# ******************************************************************************

# iCEcube Static Timer

# Version:            2017.08.27940

# Build Date:         Sep 11 2017 16:53:46

# File Generated:     Jul 25 2020 17:39:28

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device: iCE40HX1K
Derating factors (Best:Typical:Worst) :-  ( 0.563724 : 0.623363 : 0.701346 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for top|i_Clk
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (top|i_Clk:R vs. top|i_Clk:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
			6.1.1::Path details for port: i_Switch_1
			6.1.2::Path details for port: i_UART_RX
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: o_Segment1_A
			6.2.2::Path details for port: o_Segment1_B
			6.2.3::Path details for port: o_Segment1_C
			6.2.4::Path details for port: o_Segment1_D
			6.2.5::Path details for port: o_Segment1_E
			6.2.6::Path details for port: o_Segment1_F
			6.2.7::Path details for port: o_Segment1_G
			6.2.8::Path details for port: o_Segment2_A
			6.2.9::Path details for port: o_Segment2_B
			6.2.10::Path details for port: o_Segment2_C
			6.2.11::Path details for port: o_Segment2_D
			6.2.12::Path details for port: o_Segment2_E
			6.2.13::Path details for port: o_Segment2_F
			6.2.14::Path details for port: o_Segment2_G
			6.2.15::Path details for port: o_UART_TX
		6.3::PI to PO Path Details
			6.3.1::Path details for port: o_LED_1
		6.4::Hold Times Path Details
			6.4.1::Path details for port: i_Switch_1
			6.4.2::Path details for port: i_UART_RX
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: o_Segment1_A
			6.5.2::Path details for port: o_Segment1_B
			6.5.3::Path details for port: o_Segment1_C
			6.5.4::Path details for port: o_Segment1_D
			6.5.5::Path details for port: o_Segment1_E
			6.5.6::Path details for port: o_Segment1_F
			6.5.7::Path details for port: o_Segment1_G
			6.5.8::Path details for port: o_Segment2_A
			6.5.9::Path details for port: o_Segment2_B
			6.5.10::Path details for port: o_Segment2_C
			6.5.11::Path details for port: o_Segment2_D
			6.5.12::Path details for port: o_Segment2_E
			6.5.13::Path details for port: o_Segment2_F
			6.5.14::Path details for port: o_Segment2_G
			6.5.15::Path details for port: o_UART_TX
		6.6::Minimum Pad To Pad Path Details
			6.6.1::Path details for port: o_LED_1
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 1
Clock: top|i_Clk  | Frequency: 193.20 MHz  | Target: 122.40 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
top|i_Clk     top|i_Clk      8170             2994        N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port   Clock Port  Setup Times  Clock Reference:Phase  
----------  ----------  -----------  ---------------------  
i_Switch_1  i_Clk       2190         top|i_Clk:R            
i_UART_RX   i_Clk       2625         top|i_Clk:R            


                       3.2::Clock to Out
                       -----------------

Data Port     Clock Port  Clock to Out  Clock Reference:Phase  
------------  ----------  ------------  ---------------------  
o_Segment1_A  i_Clk       7836          top|i_Clk:R            
o_Segment1_B  i_Clk       7836          top|i_Clk:R            
o_Segment1_C  i_Clk       8186          top|i_Clk:R            
o_Segment1_D  i_Clk       8186          top|i_Clk:R            
o_Segment1_E  i_Clk       8186          top|i_Clk:R            
o_Segment1_F  i_Clk       7836          top|i_Clk:R            
o_Segment1_G  i_Clk       7836          top|i_Clk:R            
o_Segment2_A  i_Clk       7836          top|i_Clk:R            
o_Segment2_B  i_Clk       7836          top|i_Clk:R            
o_Segment2_C  i_Clk       7836          top|i_Clk:R            
o_Segment2_D  i_Clk       8327          top|i_Clk:R            
o_Segment2_E  i_Clk       8186          top|i_Clk:R            
o_Segment2_F  i_Clk       8474          top|i_Clk:R            
o_Segment2_G  i_Clk       8186          top|i_Clk:R            
o_UART_TX     i_Clk       8719          top|i_Clk:R            


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  
i_Switch_1         o_LED_1             6392        


                         3.4::Hold Times
                         ---------------

Data Port   Clock Port  Hold Times  Clock Reference:Phase  
----------  ----------  ----------  ---------------------  
i_Switch_1  i_Clk       -450        top|i_Clk:R            
i_UART_RX   i_Clk       -709        top|i_Clk:R            


               3.5::Minimum Clock to Out
               -------------------------

Data Port     Clock Port  Minimum Clock to Out  Clock Reference:Phase  
------------  ----------  --------------------  ---------------------  
o_Segment1_A  i_Clk       7367                  top|i_Clk:R            
o_Segment1_B  i_Clk       7367                  top|i_Clk:R            
o_Segment1_C  i_Clk       7739                  top|i_Clk:R            
o_Segment1_D  i_Clk       7739                  top|i_Clk:R            
o_Segment1_E  i_Clk       7739                  top|i_Clk:R            
o_Segment1_F  i_Clk       7367                  top|i_Clk:R            
o_Segment1_G  i_Clk       7367                  top|i_Clk:R            
o_Segment2_A  i_Clk       7367                  top|i_Clk:R            
o_Segment2_B  i_Clk       7367                  top|i_Clk:R            
o_Segment2_C  i_Clk       7367                  top|i_Clk:R            
o_Segment2_D  i_Clk       7907                  top|i_Clk:R            
o_Segment2_E  i_Clk       7739                  top|i_Clk:R            
o_Segment2_F  i_Clk       8062                  top|i_Clk:R            
o_Segment2_G  i_Clk       7739                  top|i_Clk:R            
o_UART_TX     i_Clk       8286                  top|i_Clk:R            


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  
i_Switch_1         o_LED_1             5740                

 =====================================================================
                    End of Datasheet Report
 #####################################################################
 #####################################################################
                    4::Path Details for Clock Frequency Summary
 =====================================================================
4.1::Critical Path Report for top|i_Clk
***************************************
Clock: top|i_Clk
Frequency: 193.20 MHz | Target: 122.40 MHz

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : uart_tx.state_0_LC_5_9_6/lcout
Path End         : uart_tx.counter_9_LC_6_10_1/in3
Capture Clock    : uart_tx.counter_9_LC_6_10_1/clk
Setup Constraint : 8170p
Path slack       : 2994p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -274
------------------------------------------   ----- 
End-of-path required time (ps)               10278

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           4363
-----------------------------------------   ---- 
End-of-path arrival time (ps)               7284
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__928/I                                            ClkMux                         0              2073  RISE       1
I__928/O                                            ClkMux                       309              2381  RISE       1
uart_tx.state_0_LC_5_9_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.state_0_LC_5_9_6/lcout             LogicCell40_SEQ_MODE_1000    540              2921   2994  RISE      10
I__656/I                                   LocalMux                       0              2921   2994  RISE       1
I__656/O                                   LocalMux                     330              3251   2994  RISE       1
I__660/I                                   InMux                          0              3251   2994  RISE       1
I__660/O                                   InMux                        259              3510   2994  RISE       1
uart_tx.counter_RNI1V9O_4_LC_5_9_3/in0     LogicCell40_SEQ_MODE_0000      0              3510   2994  RISE       1
uart_tx.counter_RNI1V9O_4_LC_5_9_3/lcout   LogicCell40_SEQ_MODE_0000    449              3959   2994  RISE       1
I__534/I                                   LocalMux                       0              3959   2994  RISE       1
I__534/O                                   LocalMux                     330              4289   2994  RISE       1
I__535/I                                   InMux                          0              4289   2994  RISE       1
I__535/O                                   InMux                        259              4548   2994  RISE       1
uart_tx.counter_RNI9DPM1_1_LC_5_9_1/in0    LogicCell40_SEQ_MODE_0000      0              4548   2994  RISE       1
uart_tx.counter_RNI9DPM1_1_LC_5_9_1/lcout  LogicCell40_SEQ_MODE_0000    449              4997   2994  RISE       2
I__846/I                                   LocalMux                       0              4997   2994  RISE       1
I__846/O                                   LocalMux                     330              5327   2994  RISE       1
I__848/I                                   InMux                          0              5327   2994  RISE       1
I__848/O                                   InMux                        259              5586   2994  RISE       1
I__850/I                                   CascadeMux                     0              5586   2994  RISE       1
I__850/O                                   CascadeMux                     0              5586   2994  RISE       1
uart_tx.counter_0_LC_6_9_0/in2             LogicCell40_SEQ_MODE_1000      0              5586   2994  RISE       1
uart_tx.counter_0_LC_6_9_0/carryout        LogicCell40_SEQ_MODE_1000    231              5818   2994  RISE       2
uart_tx.counter_1_LC_6_9_1/carryin         LogicCell40_SEQ_MODE_1000      0              5818   2994  RISE       1
uart_tx.counter_1_LC_6_9_1/carryout        LogicCell40_SEQ_MODE_1000    126              5944   2994  RISE       2
uart_tx.counter_2_LC_6_9_2/carryin         LogicCell40_SEQ_MODE_1000      0              5944   2994  RISE       1
uart_tx.counter_2_LC_6_9_2/carryout        LogicCell40_SEQ_MODE_1000    126              6070   2994  RISE       2
uart_tx.counter_3_LC_6_9_3/carryin         LogicCell40_SEQ_MODE_1000      0              6070   2994  RISE       1
uart_tx.counter_3_LC_6_9_3/carryout        LogicCell40_SEQ_MODE_1000    126              6197   2994  RISE       2
uart_tx.counter_4_LC_6_9_4/carryin         LogicCell40_SEQ_MODE_1000      0              6197   2994  RISE       1
uart_tx.counter_4_LC_6_9_4/carryout        LogicCell40_SEQ_MODE_1000    126              6323   2994  RISE       2
uart_tx.counter_5_LC_6_9_5/carryin         LogicCell40_SEQ_MODE_1000      0              6323   2994  RISE       1
uart_tx.counter_5_LC_6_9_5/carryout        LogicCell40_SEQ_MODE_1000    126              6449   2994  RISE       2
uart_tx.counter_6_LC_6_9_6/carryin         LogicCell40_SEQ_MODE_1000      0              6449   2994  RISE       1
uart_tx.counter_6_LC_6_9_6/carryout        LogicCell40_SEQ_MODE_1000    126              6575   2994  RISE       2
uart_tx.counter_7_LC_6_9_7/carryin         LogicCell40_SEQ_MODE_1000      0              6575   2994  RISE       1
uart_tx.counter_7_LC_6_9_7/carryout        LogicCell40_SEQ_MODE_1000    126              6702   2994  RISE       1
IN_MUX_bfv_6_10_0_/carryinitin             ICE_CARRY_IN_MUX               0              6702   2994  RISE       1
IN_MUX_bfv_6_10_0_/carryinitout            ICE_CARRY_IN_MUX             196              6898   2994  RISE       2
uart_tx.counter_8_LC_6_10_0/carryin        LogicCell40_SEQ_MODE_1000      0              6898   2994  RISE       1
uart_tx.counter_8_LC_6_10_0/carryout       LogicCell40_SEQ_MODE_1000    126              7024   2994  RISE       1
I__1019/I                                  InMux                          0              7024   2994  RISE       1
I__1019/O                                  InMux                        259              7284   2994  RISE       1
uart_tx.counter_9_LC_6_10_1/in3            LogicCell40_SEQ_MODE_1000      0              7284   2994  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__938/I                                            ClkMux                         0              2073  RISE       1
I__938/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_9_LC_6_10_1/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (top|i_Clk:R vs. top|i_Clk:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.state_0_LC_5_9_6/lcout
Path End         : uart_tx.counter_9_LC_6_10_1/in3
Capture Clock    : uart_tx.counter_9_LC_6_10_1/clk
Setup Constraint : 8170p
Path slack       : 2994p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -274
------------------------------------------   ----- 
End-of-path required time (ps)               10278

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           4363
-----------------------------------------   ---- 
End-of-path arrival time (ps)               7284
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__928/I                                            ClkMux                         0              2073  RISE       1
I__928/O                                            ClkMux                       309              2381  RISE       1
uart_tx.state_0_LC_5_9_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.state_0_LC_5_9_6/lcout             LogicCell40_SEQ_MODE_1000    540              2921   2994  RISE      10
I__656/I                                   LocalMux                       0              2921   2994  RISE       1
I__656/O                                   LocalMux                     330              3251   2994  RISE       1
I__660/I                                   InMux                          0              3251   2994  RISE       1
I__660/O                                   InMux                        259              3510   2994  RISE       1
uart_tx.counter_RNI1V9O_4_LC_5_9_3/in0     LogicCell40_SEQ_MODE_0000      0              3510   2994  RISE       1
uart_tx.counter_RNI1V9O_4_LC_5_9_3/lcout   LogicCell40_SEQ_MODE_0000    449              3959   2994  RISE       1
I__534/I                                   LocalMux                       0              3959   2994  RISE       1
I__534/O                                   LocalMux                     330              4289   2994  RISE       1
I__535/I                                   InMux                          0              4289   2994  RISE       1
I__535/O                                   InMux                        259              4548   2994  RISE       1
uart_tx.counter_RNI9DPM1_1_LC_5_9_1/in0    LogicCell40_SEQ_MODE_0000      0              4548   2994  RISE       1
uart_tx.counter_RNI9DPM1_1_LC_5_9_1/lcout  LogicCell40_SEQ_MODE_0000    449              4997   2994  RISE       2
I__846/I                                   LocalMux                       0              4997   2994  RISE       1
I__846/O                                   LocalMux                     330              5327   2994  RISE       1
I__848/I                                   InMux                          0              5327   2994  RISE       1
I__848/O                                   InMux                        259              5586   2994  RISE       1
I__850/I                                   CascadeMux                     0              5586   2994  RISE       1
I__850/O                                   CascadeMux                     0              5586   2994  RISE       1
uart_tx.counter_0_LC_6_9_0/in2             LogicCell40_SEQ_MODE_1000      0              5586   2994  RISE       1
uart_tx.counter_0_LC_6_9_0/carryout        LogicCell40_SEQ_MODE_1000    231              5818   2994  RISE       2
uart_tx.counter_1_LC_6_9_1/carryin         LogicCell40_SEQ_MODE_1000      0              5818   2994  RISE       1
uart_tx.counter_1_LC_6_9_1/carryout        LogicCell40_SEQ_MODE_1000    126              5944   2994  RISE       2
uart_tx.counter_2_LC_6_9_2/carryin         LogicCell40_SEQ_MODE_1000      0              5944   2994  RISE       1
uart_tx.counter_2_LC_6_9_2/carryout        LogicCell40_SEQ_MODE_1000    126              6070   2994  RISE       2
uart_tx.counter_3_LC_6_9_3/carryin         LogicCell40_SEQ_MODE_1000      0              6070   2994  RISE       1
uart_tx.counter_3_LC_6_9_3/carryout        LogicCell40_SEQ_MODE_1000    126              6197   2994  RISE       2
uart_tx.counter_4_LC_6_9_4/carryin         LogicCell40_SEQ_MODE_1000      0              6197   2994  RISE       1
uart_tx.counter_4_LC_6_9_4/carryout        LogicCell40_SEQ_MODE_1000    126              6323   2994  RISE       2
uart_tx.counter_5_LC_6_9_5/carryin         LogicCell40_SEQ_MODE_1000      0              6323   2994  RISE       1
uart_tx.counter_5_LC_6_9_5/carryout        LogicCell40_SEQ_MODE_1000    126              6449   2994  RISE       2
uart_tx.counter_6_LC_6_9_6/carryin         LogicCell40_SEQ_MODE_1000      0              6449   2994  RISE       1
uart_tx.counter_6_LC_6_9_6/carryout        LogicCell40_SEQ_MODE_1000    126              6575   2994  RISE       2
uart_tx.counter_7_LC_6_9_7/carryin         LogicCell40_SEQ_MODE_1000      0              6575   2994  RISE       1
uart_tx.counter_7_LC_6_9_7/carryout        LogicCell40_SEQ_MODE_1000    126              6702   2994  RISE       1
IN_MUX_bfv_6_10_0_/carryinitin             ICE_CARRY_IN_MUX               0              6702   2994  RISE       1
IN_MUX_bfv_6_10_0_/carryinitout            ICE_CARRY_IN_MUX             196              6898   2994  RISE       2
uart_tx.counter_8_LC_6_10_0/carryin        LogicCell40_SEQ_MODE_1000      0              6898   2994  RISE       1
uart_tx.counter_8_LC_6_10_0/carryout       LogicCell40_SEQ_MODE_1000    126              7024   2994  RISE       1
I__1019/I                                  InMux                          0              7024   2994  RISE       1
I__1019/O                                  InMux                        259              7284   2994  RISE       1
uart_tx.counter_9_LC_6_10_1/in3            LogicCell40_SEQ_MODE_1000      0              7284   2994  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__938/I                                            ClkMux                         0              2073  RISE       1
I__938/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_9_LC_6_10_1/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


6.1::Setup Times Path Details           
--------------------------------------------------

6.1.1::Path details for port: i_Switch_1
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : i_Switch_1
Clock Port        : i_Clk
Clock Reference   : top|i_Clk:R
Setup Time        : 2190


Data Path Delay                4571
+ Setup Time                      0
- Capture Clock Path Delay    -2381
---------------------------- ------
Setup to Clock                 2190

Data Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Switch_1                               top                        0      0                  RISE  1       
i_Switch_1_ibuf_iopad/PACKAGEPIN:in      IO_PAD                     0      0                  RISE  1       
i_Switch_1_ibuf_iopad/DOUT               IO_PAD                     510    510                RISE  1       
i_Switch_1_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
i_Switch_1_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__680/I                                 Odrv12                     0      1127               RISE  1       
I__680/O                                 Odrv12                     491    1618               RISE  1       
I__683/I                                 Span12Mux_v                0      1618               RISE  1       
I__683/O                                 Span12Mux_v                491    2109               RISE  1       
I__686/I                                 LocalMux                   0      2109               RISE  1       
I__686/O                                 LocalMux                   330    2439               RISE  1       
I__689/I                                 InMux                      0      2439               RISE  1       
I__689/O                                 InMux                      259    2698               RISE  1       
uart_rx.r_valid_RNI3IU7_LC_2_14_7/in0    LogicCell40_SEQ_MODE_0000  0      2698               RISE  1       
uart_rx.r_valid_RNI3IU7_LC_2_14_7/lcout  LogicCell40_SEQ_MODE_0000  449    3147               RISE  8       
I__619/I                                 Odrv12                     0      3147               RISE  1       
I__619/O                                 Odrv12                     491    3638               RISE  1       
I__620/I                                 LocalMux                   0      3638               RISE  1       
I__620/O                                 LocalMux                   330    3968               RISE  1       
I__621/I                                 CEMux                      0      3968               RISE  1       
I__621/O                                 CEMux                      603    4571               RISE  1       
r_uart_char_ess_3_LC_4_14_7/ce           LogicCell40_SEQ_MODE_1001  0      4571               RISE  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               top                        0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__919/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__919/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__920/I                                            GlobalMux                  0      1918               RISE  1       
I__920/O                                            GlobalMux                  154    2073               RISE  1       
I__944/I                                            ClkMux                     0      2073               RISE  1       
I__944/O                                            ClkMux                     309    2381               RISE  1       
r_uart_char_ess_3_LC_4_14_7/clk                     LogicCell40_SEQ_MODE_1001  0      2381               RISE  1       

6.1.2::Path details for port: i_UART_RX 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : i_UART_RX
Clock Port        : i_Clk
Clock Reference   : top|i_Clk:R
Setup Time        : 2625


Data Path Delay                4536
+ Setup Time                    470
- Capture Clock Path Delay    -2381
---------------------------- ------
Setup to Clock                 2625

Data Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_UART_RX                                 top                        0      0                  RISE  1       
i_UART_RX_ibuf_iopad/PACKAGEPIN:in        IO_PAD                     0      0                  RISE  1       
i_UART_RX_ibuf_iopad/DOUT                 IO_PAD                     510    510                RISE  1       
i_UART_RX_ibuf_preio/PADIN                PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
i_UART_RX_ibuf_preio/DIN0                 PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__273/I                                  Odrv4                      0      1127               RISE  1       
I__273/O                                  Odrv4                      351    1478               RISE  1       
I__274/I                                  Span4Mux_h                 0      1478               RISE  1       
I__274/O                                  Span4Mux_h                 302    1779               RISE  1       
I__275/I                                  Span4Mux_h                 0      1779               RISE  1       
I__275/O                                  Span4Mux_h                 302    2081               RISE  1       
I__276/I                                  Span4Mux_v                 0      2081               RISE  1       
I__276/O                                  Span4Mux_v                 351    2432               RISE  1       
I__278/I                                  Span4Mux_h                 0      2432               RISE  1       
I__278/O                                  Span4Mux_h                 302    2733               RISE  1       
I__282/I                                  Span4Mux_s1_h              0      2733               RISE  1       
I__282/O                                  Span4Mux_s1_h              175    2909               RISE  1       
I__287/I                                  LocalMux                   0      2909               RISE  1       
I__287/O                                  LocalMux                   330    3238               RISE  1       
I__293/I                                  InMux                      0      3238               RISE  1       
I__293/O                                  InMux                      259    3498               RISE  1       
uart_rx.state_RNIGJ841_5_LC_1_11_2/in0    LogicCell40_SEQ_MODE_0000  0      3498               RISE  1       
uart_rx.state_RNIGJ841_5_LC_1_11_2/lcout  LogicCell40_SEQ_MODE_0000  449    3947               RISE  2       
I__225/I                                  LocalMux                   0      3947               RISE  1       
I__225/O                                  LocalMux                   330    4276               RISE  1       
I__226/I                                  InMux                      0      4276               RISE  1       
I__226/O                                  InMux                      259    4536               RISE  1       
uart_rx.state_0_LC_1_12_2/in0             LogicCell40_SEQ_MODE_1000  0      4536               RISE  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               top                        0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__919/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__919/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__920/I                                            GlobalMux                  0      1918               RISE  1       
I__920/O                                            GlobalMux                  154    2073               RISE  1       
I__924/I                                            ClkMux                     0      2073               RISE  1       
I__924/O                                            ClkMux                     309    2381               RISE  1       
uart_rx.state_0_LC_1_12_2/clk                       LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

6.2::Clock to Out Path Details          
--------------------------------------------------

6.2.1::Path details for port: o_Segment1_A
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment1_A
Clock Port         : i_Clk
Clock Reference    : top|i_Clk:R
Clock to Out Delay : 7836


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              4915
---------------------------- ------
Clock To Out Delay             7836

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               top                        0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__919/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__919/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__920/I                                            GlobalMux                  0      1918               RISE  1       
I__920/O                                            GlobalMux                  154    2073               RISE  1       
I__929/I                                            ClkMux                     0      2073               RISE  1       
I__929/O                                            ClkMux                     309    2381               RISE  1       
seven_seg.r_disp2_i_6_LC_1_14_4/clk                 LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
seven_seg.r_disp2_i_6_LC_1_14_4/lcout   LogicCell40_SEQ_MODE_1000  540    2921               RISE  1       
I__255/I                                LocalMux                   0      2921               RISE  1       
I__255/O                                LocalMux                   330    3251               RISE  1       
I__256/I                                IoInMux                    0      3251               RISE  1       
I__256/O                                IoInMux                    259    3510               RISE  1       
o_Segment1_A_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      3510               RISE  1       
o_Segment1_A_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   5748               FALL  1       
o_Segment1_A_obuf_iopad/DIN             IO_PAD                     0      5748               FALL  1       
o_Segment1_A_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   7836               FALL  1       
o_Segment1_A                            top                        0      7836               FALL  1       

6.2.2::Path details for port: o_Segment1_B
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment1_B
Clock Port         : i_Clk
Clock Reference    : top|i_Clk:R
Clock to Out Delay : 7836


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              4915
---------------------------- ------
Clock To Out Delay             7836

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               top                        0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__919/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__919/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__920/I                                            GlobalMux                  0      1918               RISE  1       
I__920/O                                            GlobalMux                  154    2073               RISE  1       
I__929/I                                            ClkMux                     0      2073               RISE  1       
I__929/O                                            ClkMux                     309    2381               RISE  1       
seven_seg.r_disp2_i_5_LC_1_14_6/clk                 LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
seven_seg.r_disp2_i_5_LC_1_14_6/lcout   LogicCell40_SEQ_MODE_1000  540    2921               RISE  1       
I__253/I                                LocalMux                   0      2921               RISE  1       
I__253/O                                LocalMux                   330    3251               RISE  1       
I__254/I                                IoInMux                    0      3251               RISE  1       
I__254/O                                IoInMux                    259    3510               RISE  1       
o_Segment1_B_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      3510               RISE  1       
o_Segment1_B_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   5748               FALL  1       
o_Segment1_B_obuf_iopad/DIN             IO_PAD                     0      5748               FALL  1       
o_Segment1_B_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   7836               FALL  1       
o_Segment1_B                            top                        0      7836               FALL  1       

6.2.3::Path details for port: o_Segment1_C
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment1_C
Clock Port         : i_Clk
Clock Reference    : top|i_Clk:R
Clock to Out Delay : 8186


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5265
---------------------------- ------
Clock To Out Delay             8186

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               top                        0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__919/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__919/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__920/I                                            GlobalMux                  0      1918               RISE  1       
I__920/O                                            GlobalMux                  154    2073               RISE  1       
I__948/I                                            ClkMux                     0      2073               RISE  1       
I__948/O                                            ClkMux                     309    2381               RISE  1       
seven_seg.r_disp2_i_4_LC_5_15_7/clk                 LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
seven_seg.r_disp2_i_4_LC_5_15_7/lcout   LogicCell40_SEQ_MODE_1000  540    2921               RISE  1       
I__852/I                                Odrv4                      0      2921               RISE  1       
I__852/O                                Odrv4                      351    3272               RISE  1       
I__853/I                                LocalMux                   0      3272               RISE  1       
I__853/O                                LocalMux                   330    3602               RISE  1       
I__854/I                                IoInMux                    0      3602               RISE  1       
I__854/O                                IoInMux                    259    3861               RISE  1       
o_Segment1_C_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      3861               RISE  1       
o_Segment1_C_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   6098               FALL  1       
o_Segment1_C_obuf_iopad/DIN             IO_PAD                     0      6098               FALL  1       
o_Segment1_C_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   8186               FALL  1       
o_Segment1_C                            top                        0      8186               FALL  1       

6.2.4::Path details for port: o_Segment1_D
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment1_D
Clock Port         : i_Clk
Clock Reference    : top|i_Clk:R
Clock to Out Delay : 8186


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5265
---------------------------- ------
Clock To Out Delay             8186

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               top                        0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__919/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__919/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__920/I                                            GlobalMux                  0      1918               RISE  1       
I__920/O                                            GlobalMux                  154    2073               RISE  1       
I__948/I                                            ClkMux                     0      2073               RISE  1       
I__948/O                                            ClkMux                     309    2381               RISE  1       
seven_seg.r_disp2_i_3_LC_5_15_3/clk                 LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
seven_seg.r_disp2_i_3_LC_5_15_3/lcout   LogicCell40_SEQ_MODE_1000  540    2921               RISE  1       
I__916/I                                Odrv4                      0      2921               RISE  1       
I__916/O                                Odrv4                      351    3272               RISE  1       
I__917/I                                LocalMux                   0      3272               RISE  1       
I__917/O                                LocalMux                   330    3602               RISE  1       
I__918/I                                IoInMux                    0      3602               RISE  1       
I__918/O                                IoInMux                    259    3861               RISE  1       
o_Segment1_D_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      3861               RISE  1       
o_Segment1_D_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   6098               FALL  1       
o_Segment1_D_obuf_iopad/DIN             IO_PAD                     0      6098               FALL  1       
o_Segment1_D_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   8186               FALL  1       
o_Segment1_D                            top                        0      8186               FALL  1       

6.2.5::Path details for port: o_Segment1_E
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment1_E
Clock Port         : i_Clk
Clock Reference    : top|i_Clk:R
Clock to Out Delay : 8186


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5265
---------------------------- ------
Clock To Out Delay             8186

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               top                        0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__919/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__919/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__920/I                                            GlobalMux                  0      1918               RISE  1       
I__920/O                                            GlobalMux                  154    2073               RISE  1       
I__948/I                                            ClkMux                     0      2073               RISE  1       
I__948/O                                            ClkMux                     309    2381               RISE  1       
seven_seg.r_disp2_i_2_LC_5_15_1/clk                 LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
seven_seg.r_disp2_i_2_LC_5_15_1/lcout   LogicCell40_SEQ_MODE_1000  540    2921               RISE  1       
I__725/I                                Odrv4                      0      2921               RISE  1       
I__725/O                                Odrv4                      351    3272               RISE  1       
I__726/I                                LocalMux                   0      3272               RISE  1       
I__726/O                                LocalMux                   330    3602               RISE  1       
I__727/I                                IoInMux                    0      3602               RISE  1       
I__727/O                                IoInMux                    259    3861               RISE  1       
o_Segment1_E_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      3861               RISE  1       
o_Segment1_E_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   6098               FALL  1       
o_Segment1_E_obuf_iopad/DIN             IO_PAD                     0      6098               FALL  1       
o_Segment1_E_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   8186               FALL  1       
o_Segment1_E                            top                        0      8186               FALL  1       

6.2.6::Path details for port: o_Segment1_F
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment1_F
Clock Port         : i_Clk
Clock Reference    : top|i_Clk:R
Clock to Out Delay : 7836


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              4915
---------------------------- ------
Clock To Out Delay             7836

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               top                        0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__919/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__919/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__920/I                                            GlobalMux                  0      1918               RISE  1       
I__920/O                                            GlobalMux                  154    2073               RISE  1       
I__929/I                                            ClkMux                     0      2073               RISE  1       
I__929/O                                            ClkMux                     309    2381               RISE  1       
seven_seg.r_disp2_i_1_LC_1_14_2/clk                 LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
seven_seg.r_disp2_i_1_LC_1_14_2/lcout   LogicCell40_SEQ_MODE_1000  540    2921               RISE  1       
I__259/I                                LocalMux                   0      2921               RISE  1       
I__259/O                                LocalMux                   330    3251               RISE  1       
I__260/I                                IoInMux                    0      3251               RISE  1       
I__260/O                                IoInMux                    259    3510               RISE  1       
o_Segment1_F_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      3510               RISE  1       
o_Segment1_F_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   5748               FALL  1       
o_Segment1_F_obuf_iopad/DIN             IO_PAD                     0      5748               FALL  1       
o_Segment1_F_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   7836               FALL  1       
o_Segment1_F                            top                        0      7836               FALL  1       

6.2.7::Path details for port: o_Segment1_G
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment1_G
Clock Port         : i_Clk
Clock Reference    : top|i_Clk:R
Clock to Out Delay : 7836


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              4915
---------------------------- ------
Clock To Out Delay             7836

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               top                        0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__919/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__919/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__920/I                                            GlobalMux                  0      1918               RISE  1       
I__920/O                                            GlobalMux                  154    2073               RISE  1       
I__929/I                                            ClkMux                     0      2073               RISE  1       
I__929/O                                            ClkMux                     309    2381               RISE  1       
seven_seg.r_disp2_i_0_LC_1_14_3/clk                 LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
seven_seg.r_disp2_i_0_LC_1_14_3/lcout   LogicCell40_SEQ_MODE_1000  540    2921               RISE  1       
I__257/I                                LocalMux                   0      2921               RISE  1       
I__257/O                                LocalMux                   330    3251               RISE  1       
I__258/I                                IoInMux                    0      3251               RISE  1       
I__258/O                                IoInMux                    259    3510               RISE  1       
o_Segment1_G_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      3510               RISE  1       
o_Segment1_G_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   5748               FALL  1       
o_Segment1_G_obuf_iopad/DIN             IO_PAD                     0      5748               FALL  1       
o_Segment1_G_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   7836               FALL  1       
o_Segment1_G                            top                        0      7836               FALL  1       

6.2.8::Path details for port: o_Segment2_A
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_A
Clock Port         : i_Clk
Clock Reference    : top|i_Clk:R
Clock to Out Delay : 7836


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              4915
---------------------------- ------
Clock To Out Delay             7836

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               top                        0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__919/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__919/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__920/I                                            GlobalMux                  0      1918               RISE  1       
I__920/O                                            GlobalMux                  154    2073               RISE  1       
I__939/I                                            ClkMux                     0      2073               RISE  1       
I__939/O                                            ClkMux                     309    2381               RISE  1       
seven_seg.r_disp1_i_6_LC_1_16_0/clk                 LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
seven_seg.r_disp1_i_6_LC_1_16_0/lcout   LogicCell40_SEQ_MODE_1000  540    2921               RISE  1       
I__235/I                                LocalMux                   0      2921               RISE  1       
I__235/O                                LocalMux                   330    3251               RISE  1       
I__236/I                                IoInMux                    0      3251               RISE  1       
I__236/O                                IoInMux                    259    3510               RISE  1       
o_Segment2_A_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      3510               RISE  1       
o_Segment2_A_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   5748               FALL  1       
o_Segment2_A_obuf_iopad/DIN             IO_PAD                     0      5748               FALL  1       
o_Segment2_A_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   7836               FALL  1       
o_Segment2_A                            top                        0      7836               FALL  1       

6.2.9::Path details for port: o_Segment2_B
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_B
Clock Port         : i_Clk
Clock Reference    : top|i_Clk:R
Clock to Out Delay : 7836


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              4915
---------------------------- ------
Clock To Out Delay             7836

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               top                        0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__919/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__919/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__920/I                                            GlobalMux                  0      1918               RISE  1       
I__920/O                                            GlobalMux                  154    2073               RISE  1       
I__943/I                                            ClkMux                     0      2073               RISE  1       
I__943/O                                            ClkMux                     309    2381               RISE  1       
seven_seg.r_disp1_i_5_LC_2_16_2/clk                 LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
seven_seg.r_disp1_i_5_LC_2_16_2/lcout   LogicCell40_SEQ_MODE_1000  540    2921               RISE  1       
I__508/I                                LocalMux                   0      2921               RISE  1       
I__508/O                                LocalMux                   330    3251               RISE  1       
I__509/I                                IoInMux                    0      3251               RISE  1       
I__509/O                                IoInMux                    259    3510               RISE  1       
o_Segment2_B_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      3510               RISE  1       
o_Segment2_B_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   5748               FALL  1       
o_Segment2_B_obuf_iopad/DIN             IO_PAD                     0      5748               FALL  1       
o_Segment2_B_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   7836               FALL  1       
o_Segment2_B                            top                        0      7836               FALL  1       

6.2.10::Path details for port: o_Segment2_C
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_C
Clock Port         : i_Clk
Clock Reference    : top|i_Clk:R
Clock to Out Delay : 7836


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              4915
---------------------------- ------
Clock To Out Delay             7836

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               top                        0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__919/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__919/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__920/I                                            GlobalMux                  0      1918               RISE  1       
I__920/O                                            GlobalMux                  154    2073               RISE  1       
I__943/I                                            ClkMux                     0      2073               RISE  1       
I__943/O                                            ClkMux                     309    2381               RISE  1       
seven_seg.r_disp1_i_4_LC_2_16_5/clk                 LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
seven_seg.r_disp1_i_4_LC_2_16_5/lcout   LogicCell40_SEQ_MODE_1000  540    2921               RISE  1       
I__506/I                                LocalMux                   0      2921               RISE  1       
I__506/O                                LocalMux                   330    3251               RISE  1       
I__507/I                                IoInMux                    0      3251               RISE  1       
I__507/O                                IoInMux                    259    3510               RISE  1       
o_Segment2_C_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      3510               RISE  1       
o_Segment2_C_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   5748               FALL  1       
o_Segment2_C_obuf_iopad/DIN             IO_PAD                     0      5748               FALL  1       
o_Segment2_C_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   7836               FALL  1       
o_Segment2_C                            top                        0      7836               FALL  1       

6.2.11::Path details for port: o_Segment2_D
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_D
Clock Port         : i_Clk
Clock Reference    : top|i_Clk:R
Clock to Out Delay : 8327


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5406
---------------------------- ------
Clock To Out Delay             8327

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               top                        0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__919/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__919/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__920/I                                            GlobalMux                  0      1918               RISE  1       
I__920/O                                            GlobalMux                  154    2073               RISE  1       
I__946/I                                            ClkMux                     0      2073               RISE  1       
I__946/O                                            ClkMux                     309    2381               RISE  1       
seven_seg.r_disp1_i_3_LC_4_15_3/clk                 LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
seven_seg.r_disp1_i_3_LC_4_15_3/lcout   LogicCell40_SEQ_MODE_1000  540    2921               RISE  1       
I__613/I                                Odrv12                     0      2921               RISE  1       
I__613/O                                Odrv12                     491    3412               RISE  1       
I__614/I                                LocalMux                   0      3412               RISE  1       
I__614/O                                LocalMux                   330    3742               RISE  1       
I__615/I                                IoInMux                    0      3742               RISE  1       
I__615/O                                IoInMux                    259    4001               RISE  1       
o_Segment2_D_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4001               RISE  1       
o_Segment2_D_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   6239               FALL  1       
o_Segment2_D_obuf_iopad/DIN             IO_PAD                     0      6239               FALL  1       
o_Segment2_D_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   8327               FALL  1       
o_Segment2_D                            top                        0      8327               FALL  1       

6.2.12::Path details for port: o_Segment2_E
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_E
Clock Port         : i_Clk
Clock Reference    : top|i_Clk:R
Clock to Out Delay : 8186


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5265
---------------------------- ------
Clock To Out Delay             8186

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               top                        0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__919/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__919/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__920/I                                            GlobalMux                  0      1918               RISE  1       
I__920/O                                            GlobalMux                  154    2073               RISE  1       
I__946/I                                            ClkMux                     0      2073               RISE  1       
I__946/O                                            ClkMux                     309    2381               RISE  1       
seven_seg.r_disp1_i_2_LC_4_15_4/clk                 LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
seven_seg.r_disp1_i_2_LC_4_15_4/lcout   LogicCell40_SEQ_MODE_1000  540    2921               RISE  1       
I__539/I                                Odrv4                      0      2921               RISE  1       
I__539/O                                Odrv4                      351    3272               RISE  1       
I__540/I                                LocalMux                   0      3272               RISE  1       
I__540/O                                LocalMux                   330    3602               RISE  1       
I__541/I                                IoInMux                    0      3602               RISE  1       
I__541/O                                IoInMux                    259    3861               RISE  1       
o_Segment2_E_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      3861               RISE  1       
o_Segment2_E_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   6098               FALL  1       
o_Segment2_E_obuf_iopad/DIN             IO_PAD                     0      6098               FALL  1       
o_Segment2_E_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   8186               FALL  1       
o_Segment2_E                            top                        0      8186               FALL  1       

6.2.13::Path details for port: o_Segment2_F
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_F
Clock Port         : i_Clk
Clock Reference    : top|i_Clk:R
Clock to Out Delay : 8474


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5553
---------------------------- ------
Clock To Out Delay             8474

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               top                        0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__919/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__919/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__920/I                                            GlobalMux                  0      1918               RISE  1       
I__920/O                                            GlobalMux                  154    2073               RISE  1       
I__929/I                                            ClkMux                     0      2073               RISE  1       
I__929/O                                            ClkMux                     309    2381               RISE  1       
seven_seg.r_disp1_i_1_LC_1_14_7/clk                 LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
seven_seg.r_disp1_i_1_LC_1_14_7/lcout   LogicCell40_SEQ_MODE_1000  540    2921               RISE  1       
I__249/I                                Odrv4                      0      2921               RISE  1       
I__249/O                                Odrv4                      351    3272               RISE  1       
I__250/I                                IoSpan4Mux                 0      3272               RISE  1       
I__250/O                                IoSpan4Mux                 288    3560               RISE  1       
I__251/I                                LocalMux                   0      3560               RISE  1       
I__251/O                                LocalMux                   330    3889               RISE  1       
I__252/I                                IoInMux                    0      3889               RISE  1       
I__252/O                                IoInMux                    259    4149               RISE  1       
o_Segment2_F_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4149               RISE  1       
o_Segment2_F_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   6386               FALL  1       
o_Segment2_F_obuf_iopad/DIN             IO_PAD                     0      6386               FALL  1       
o_Segment2_F_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   8474               FALL  1       
o_Segment2_F                            top                        0      8474               FALL  1       

6.2.14::Path details for port: o_Segment2_G
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_G
Clock Port         : i_Clk
Clock Reference    : top|i_Clk:R
Clock to Out Delay : 8186


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5265
---------------------------- ------
Clock To Out Delay             8186

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               top                        0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__919/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__919/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__920/I                                            GlobalMux                  0      1918               RISE  1       
I__920/O                                            GlobalMux                  154    2073               RISE  1       
I__946/I                                            ClkMux                     0      2073               RISE  1       
I__946/O                                            ClkMux                     309    2381               RISE  1       
seven_seg.r_disp1_i_0_LC_4_15_1/clk                 LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
seven_seg.r_disp1_i_0_LC_4_15_1/lcout   LogicCell40_SEQ_MODE_1000  540    2921               RISE  1       
I__616/I                                Odrv4                      0      2921               RISE  1       
I__616/O                                Odrv4                      351    3272               RISE  1       
I__617/I                                LocalMux                   0      3272               RISE  1       
I__617/O                                LocalMux                   330    3602               RISE  1       
I__618/I                                IoInMux                    0      3602               RISE  1       
I__618/O                                IoInMux                    259    3861               RISE  1       
o_Segment2_G_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      3861               RISE  1       
o_Segment2_G_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   6098               FALL  1       
o_Segment2_G_obuf_iopad/DIN             IO_PAD                     0      6098               FALL  1       
o_Segment2_G_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   8186               FALL  1       
o_Segment2_G                            top                        0      8186               FALL  1       

6.2.15::Path details for port: o_UART_TX
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_UART_TX
Clock Port         : i_Clk
Clock Reference    : top|i_Clk:R
Clock to Out Delay : 8719


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5798
---------------------------- ------
Clock To Out Delay             8719

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               top                        0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__919/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__919/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__920/I                                            GlobalMux                  0      1918               RISE  1       
I__920/O                                            GlobalMux                  154    2073               RISE  1       
I__941/I                                            ClkMux                     0      2073               RISE  1       
I__941/O                                            ClkMux                     309    2381               RISE  1       
uart_tx.out_data_LC_5_12_7/clk                      LogicCell40_SEQ_MODE_1001  0      2381               RISE  1       

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
uart_tx.out_data_LC_5_12_7/lcout     LogicCell40_SEQ_MODE_1001  540    2921               RISE  1       
I__769/I                             Odrv4                      0      2921               RISE  1       
I__769/O                             Odrv4                      351    3272               RISE  1       
I__770/I                             Span4Mux_h                 0      3272               RISE  1       
I__770/O                             Span4Mux_h                 302    3574               RISE  1       
I__771/I                             Span4Mux_s3_h              0      3574               RISE  1       
I__771/O                             Span4Mux_s3_h              231    3805               RISE  1       
I__772/I                             LocalMux                   0      3805               RISE  1       
I__772/O                             LocalMux                   330    4135               RISE  1       
I__773/I                             IoInMux                    0      4135               RISE  1       
I__773/O                             IoInMux                    259    4394               RISE  1       
o_UART_TX_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4394               RISE  1       
o_UART_TX_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   6631               FALL  1       
o_UART_TX_obuf_iopad/DIN             IO_PAD                     0      6631               FALL  1       
o_UART_TX_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   8719               FALL  1       
o_UART_TX                            top                        0      8719               FALL  1       

6.3::PI to PO Path Details              
--------------------------------------------------

6.3.1::Path details for port: o_LED_1   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : o_LED_1
Input Port       : i_Switch_1
Pad to Pad Delay : 6392

Pad to Pad Path
pin name                             model name              delay  cummulative delay  edge  Fanout  
-----------------------------------  ----------------------  -----  -----------------  ----  ------  
i_Switch_1                           top                     0      0                  RISE  1       
i_Switch_1_ibuf_iopad/PACKAGEPIN:in  IO_PAD                  0      0                  RISE  1       
i_Switch_1_ibuf_iopad/DOUT           IO_PAD                  510    510                RISE  1       
i_Switch_1_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001  0      510                RISE  1       
i_Switch_1_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001  617    1127               RISE  1       
I__679/I                             Odrv4                   0      1127               RISE  1       
I__679/O                             Odrv4                   351    1478               RISE  1       
I__681/I                             LocalMux                0      1478               RISE  1       
I__681/O                             LocalMux                330    1807               RISE  1       
I__684/I                             IoInMux                 0      1807               RISE  1       
I__684/O                             IoInMux                 259    2067               RISE  1       
o_LED_1_obuf_preio/DOUT0             PRE_IO_PIN_TYPE_011001  0      2067               RISE  1       
o_LED_1_obuf_preio/PADOUT            PRE_IO_PIN_TYPE_011001  2237   4304               FALL  1       
o_LED_1_obuf_iopad/DIN               IO_PAD                  0      4304               FALL  1       
o_LED_1_obuf_iopad/PACKAGEPIN:out    IO_PAD                  2088   6392               FALL  1       
o_LED_1                              top                     0      6392               FALL  1       

6.4::Hold Times Path Details            
--------------------------------------------------

6.4.1::Path details for port: i_Switch_1
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : i_Switch_1
Clock Port        : i_Clk
Clock Reference   : top|i_Clk:R
Hold Time         : -450


Capture Clock Path Delay       2381
+ Hold  Time                      0
- Data Path Delay             -2831
---------------------------- ------
Hold Time                      -450

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Switch_1                           top                        0      0                  FALL  1       
i_Switch_1_ibuf_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
i_Switch_1_ibuf_iopad/DOUT           IO_PAD                     460    460                FALL  1       
i_Switch_1_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
i_Switch_1_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001     463    923                FALL  1       
I__679/I                             Odrv4                      0      923                FALL  1       
I__679/O                             Odrv4                      372    1295               FALL  1       
I__682/I                             IoSpan4Mux                 0      1295               FALL  1       
I__682/O                             IoSpan4Mux                 323    1617               FALL  1       
I__685/I                             Span4Mux_h                 0      1617               FALL  1       
I__685/O                             Span4Mux_h                 316    1933               FALL  1       
I__688/I                             Span4Mux_v                 0      1933               FALL  1       
I__688/O                             Span4Mux_v                 372    2305               FALL  1       
I__691/I                             LocalMux                   0      2305               FALL  1       
I__691/O                             LocalMux                   309    2613               FALL  1       
I__695/I                             InMux                      0      2613               FALL  1       
I__695/O                             InMux                      217    2831               FALL  1       
I__699/I                             CascadeMux                 0      2831               FALL  1       
I__699/O                             CascadeMux                 0      2831               FALL  1       
uart_rx_tvalid_LC_5_10_7/in2         LogicCell40_SEQ_MODE_1000  0      2831               FALL  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               top                        0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__919/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__919/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__920/I                                            GlobalMux                  0      1918               RISE  1       
I__920/O                                            GlobalMux                  154    2073               RISE  1       
I__932/I                                            ClkMux                     0      2073               RISE  1       
I__932/O                                            ClkMux                     309    2381               RISE  1       
uart_rx_tvalid_LC_5_10_7/clk                        LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

6.4.2::Path details for port: i_UART_RX 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : i_UART_RX
Clock Port        : i_Clk
Clock Reference   : top|i_Clk:R
Hold Time         : -709


Capture Clock Path Delay       2381
+ Hold  Time                      0
- Data Path Delay             -3090
---------------------------- ------
Hold Time                      -709

Data Path
pin name                               model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_UART_RX                              top                        0      0                  FALL  1       
i_UART_RX_ibuf_iopad/PACKAGEPIN:in     IO_PAD                     0      0                  FALL  1       
i_UART_RX_ibuf_iopad/DOUT              IO_PAD                     460    460                FALL  1       
i_UART_RX_ibuf_preio/PADIN             PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
i_UART_RX_ibuf_preio/DIN0              PRE_IO_PIN_TYPE_000001     463    923                FALL  1       
I__273/I                               Odrv4                      0      923                FALL  1       
I__273/O                               Odrv4                      372    1295               FALL  1       
I__274/I                               Span4Mux_h                 0      1295               FALL  1       
I__274/O                               Span4Mux_h                 316    1610               FALL  1       
I__275/I                               Span4Mux_h                 0      1610               FALL  1       
I__275/O                               Span4Mux_h                 316    1926               FALL  1       
I__276/I                               Span4Mux_v                 0      1926               FALL  1       
I__276/O                               Span4Mux_v                 372    2298               FALL  1       
I__277/I                               LocalMux                   0      2298               FALL  1       
I__277/O                               LocalMux                   309    2606               FALL  1       
I__279/I                               InMux                      0      2606               FALL  1       
I__279/O                               InMux                      217    2824               FALL  1       
uart_rx.state_RNO_0_1_LC_1_13_4/in3    LogicCell40_SEQ_MODE_0000  0      2824               FALL  1       
uart_rx.state_RNO_0_1_LC_1_13_4/ltout  LogicCell40_SEQ_MODE_0000  267    3090               RISE  1       
I__219/I                               CascadeMux                 0      3090               RISE  1       
I__219/O                               CascadeMux                 0      3090               RISE  1       
uart_rx.state_1_LC_1_13_5/in2          LogicCell40_SEQ_MODE_1000  0      3090               RISE  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               top                        0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__919/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__919/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__920/I                                            GlobalMux                  0      1918               RISE  1       
I__920/O                                            GlobalMux                  154    2073               RISE  1       
I__926/I                                            ClkMux                     0      2073               RISE  1       
I__926/O                                            ClkMux                     309    2381               RISE  1       
uart_rx.state_1_LC_1_13_5/clk                       LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: o_Segment1_A
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment1_A
Clock Port         : i_Clk
Clock Reference    : top|i_Clk:R
Clock to Out Delay : 7367


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              4446
---------------------------- ------
Clock To Out Delay             7367

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               top                        0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__919/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__919/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__920/I                                            GlobalMux                  0      1918               RISE  1       
I__920/O                                            GlobalMux                  154    2073               RISE  1       
I__929/I                                            ClkMux                     0      2073               RISE  1       
I__929/O                                            ClkMux                     309    2381               RISE  1       
seven_seg.r_disp2_i_6_LC_1_14_4/clk                 LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
seven_seg.r_disp2_i_6_LC_1_14_4/lcout   LogicCell40_SEQ_MODE_1000  540    2921               FALL  1       
I__255/I                                LocalMux                   0      2921               FALL  1       
I__255/O                                LocalMux                   309    3230               FALL  1       
I__256/I                                IoInMux                    0      3230               FALL  1       
I__256/O                                IoInMux                    217    3447               FALL  1       
o_Segment1_A_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      3447               FALL  1       
o_Segment1_A_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   5453               RISE  1       
o_Segment1_A_obuf_iopad/DIN             IO_PAD                     0      5453               RISE  1       
o_Segment1_A_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   7367               RISE  1       
o_Segment1_A                            top                        0      7367               RISE  1       

6.5.2::Path details for port: o_Segment1_B
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment1_B
Clock Port         : i_Clk
Clock Reference    : top|i_Clk:R
Clock to Out Delay : 7367


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              4446
---------------------------- ------
Clock To Out Delay             7367

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               top                        0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__919/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__919/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__920/I                                            GlobalMux                  0      1918               RISE  1       
I__920/O                                            GlobalMux                  154    2073               RISE  1       
I__929/I                                            ClkMux                     0      2073               RISE  1       
I__929/O                                            ClkMux                     309    2381               RISE  1       
seven_seg.r_disp2_i_5_LC_1_14_6/clk                 LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
seven_seg.r_disp2_i_5_LC_1_14_6/lcout   LogicCell40_SEQ_MODE_1000  540    2921               FALL  1       
I__253/I                                LocalMux                   0      2921               FALL  1       
I__253/O                                LocalMux                   309    3230               FALL  1       
I__254/I                                IoInMux                    0      3230               FALL  1       
I__254/O                                IoInMux                    217    3447               FALL  1       
o_Segment1_B_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      3447               FALL  1       
o_Segment1_B_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   5453               RISE  1       
o_Segment1_B_obuf_iopad/DIN             IO_PAD                     0      5453               RISE  1       
o_Segment1_B_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   7367               RISE  1       
o_Segment1_B                            top                        0      7367               RISE  1       

6.5.3::Path details for port: o_Segment1_C
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment1_C
Clock Port         : i_Clk
Clock Reference    : top|i_Clk:R
Clock to Out Delay : 7739


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              4818
---------------------------- ------
Clock To Out Delay             7739

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               top                        0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__919/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__919/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__920/I                                            GlobalMux                  0      1918               RISE  1       
I__920/O                                            GlobalMux                  154    2073               RISE  1       
I__948/I                                            ClkMux                     0      2073               RISE  1       
I__948/O                                            ClkMux                     309    2381               RISE  1       
seven_seg.r_disp2_i_4_LC_5_15_7/clk                 LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
seven_seg.r_disp2_i_4_LC_5_15_7/lcout   LogicCell40_SEQ_MODE_1000  540    2921               FALL  1       
I__852/I                                Odrv4                      0      2921               FALL  1       
I__852/O                                Odrv4                      372    3293               FALL  1       
I__853/I                                LocalMux                   0      3293               FALL  1       
I__853/O                                LocalMux                   309    3602               FALL  1       
I__854/I                                IoInMux                    0      3602               FALL  1       
I__854/O                                IoInMux                    217    3819               FALL  1       
o_Segment1_C_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      3819               FALL  1       
o_Segment1_C_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   5825               RISE  1       
o_Segment1_C_obuf_iopad/DIN             IO_PAD                     0      5825               RISE  1       
o_Segment1_C_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   7739               RISE  1       
o_Segment1_C                            top                        0      7739               RISE  1       

6.5.4::Path details for port: o_Segment1_D
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment1_D
Clock Port         : i_Clk
Clock Reference    : top|i_Clk:R
Clock to Out Delay : 7739


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              4818
---------------------------- ------
Clock To Out Delay             7739

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               top                        0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__919/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__919/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__920/I                                            GlobalMux                  0      1918               RISE  1       
I__920/O                                            GlobalMux                  154    2073               RISE  1       
I__948/I                                            ClkMux                     0      2073               RISE  1       
I__948/O                                            ClkMux                     309    2381               RISE  1       
seven_seg.r_disp2_i_3_LC_5_15_3/clk                 LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
seven_seg.r_disp2_i_3_LC_5_15_3/lcout   LogicCell40_SEQ_MODE_1000  540    2921               FALL  1       
I__916/I                                Odrv4                      0      2921               FALL  1       
I__916/O                                Odrv4                      372    3293               FALL  1       
I__917/I                                LocalMux                   0      3293               FALL  1       
I__917/O                                LocalMux                   309    3602               FALL  1       
I__918/I                                IoInMux                    0      3602               FALL  1       
I__918/O                                IoInMux                    217    3819               FALL  1       
o_Segment1_D_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      3819               FALL  1       
o_Segment1_D_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   5825               RISE  1       
o_Segment1_D_obuf_iopad/DIN             IO_PAD                     0      5825               RISE  1       
o_Segment1_D_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   7739               RISE  1       
o_Segment1_D                            top                        0      7739               RISE  1       

6.5.5::Path details for port: o_Segment1_E
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment1_E
Clock Port         : i_Clk
Clock Reference    : top|i_Clk:R
Clock to Out Delay : 7739


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              4818
---------------------------- ------
Clock To Out Delay             7739

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               top                        0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__919/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__919/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__920/I                                            GlobalMux                  0      1918               RISE  1       
I__920/O                                            GlobalMux                  154    2073               RISE  1       
I__948/I                                            ClkMux                     0      2073               RISE  1       
I__948/O                                            ClkMux                     309    2381               RISE  1       
seven_seg.r_disp2_i_2_LC_5_15_1/clk                 LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
seven_seg.r_disp2_i_2_LC_5_15_1/lcout   LogicCell40_SEQ_MODE_1000  540    2921               FALL  1       
I__725/I                                Odrv4                      0      2921               FALL  1       
I__725/O                                Odrv4                      372    3293               FALL  1       
I__726/I                                LocalMux                   0      3293               FALL  1       
I__726/O                                LocalMux                   309    3602               FALL  1       
I__727/I                                IoInMux                    0      3602               FALL  1       
I__727/O                                IoInMux                    217    3819               FALL  1       
o_Segment1_E_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      3819               FALL  1       
o_Segment1_E_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   5825               RISE  1       
o_Segment1_E_obuf_iopad/DIN             IO_PAD                     0      5825               RISE  1       
o_Segment1_E_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   7739               RISE  1       
o_Segment1_E                            top                        0      7739               RISE  1       

6.5.6::Path details for port: o_Segment1_F
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment1_F
Clock Port         : i_Clk
Clock Reference    : top|i_Clk:R
Clock to Out Delay : 7367


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              4446
---------------------------- ------
Clock To Out Delay             7367

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               top                        0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__919/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__919/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__920/I                                            GlobalMux                  0      1918               RISE  1       
I__920/O                                            GlobalMux                  154    2073               RISE  1       
I__929/I                                            ClkMux                     0      2073               RISE  1       
I__929/O                                            ClkMux                     309    2381               RISE  1       
seven_seg.r_disp2_i_1_LC_1_14_2/clk                 LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
seven_seg.r_disp2_i_1_LC_1_14_2/lcout   LogicCell40_SEQ_MODE_1000  540    2921               FALL  1       
I__259/I                                LocalMux                   0      2921               FALL  1       
I__259/O                                LocalMux                   309    3230               FALL  1       
I__260/I                                IoInMux                    0      3230               FALL  1       
I__260/O                                IoInMux                    217    3447               FALL  1       
o_Segment1_F_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      3447               FALL  1       
o_Segment1_F_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   5453               RISE  1       
o_Segment1_F_obuf_iopad/DIN             IO_PAD                     0      5453               RISE  1       
o_Segment1_F_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   7367               RISE  1       
o_Segment1_F                            top                        0      7367               RISE  1       

6.5.7::Path details for port: o_Segment1_G
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment1_G
Clock Port         : i_Clk
Clock Reference    : top|i_Clk:R
Clock to Out Delay : 7367


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              4446
---------------------------- ------
Clock To Out Delay             7367

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               top                        0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__919/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__919/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__920/I                                            GlobalMux                  0      1918               RISE  1       
I__920/O                                            GlobalMux                  154    2073               RISE  1       
I__929/I                                            ClkMux                     0      2073               RISE  1       
I__929/O                                            ClkMux                     309    2381               RISE  1       
seven_seg.r_disp2_i_0_LC_1_14_3/clk                 LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
seven_seg.r_disp2_i_0_LC_1_14_3/lcout   LogicCell40_SEQ_MODE_1000  540    2921               FALL  1       
I__257/I                                LocalMux                   0      2921               FALL  1       
I__257/O                                LocalMux                   309    3230               FALL  1       
I__258/I                                IoInMux                    0      3230               FALL  1       
I__258/O                                IoInMux                    217    3447               FALL  1       
o_Segment1_G_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      3447               FALL  1       
o_Segment1_G_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   5453               RISE  1       
o_Segment1_G_obuf_iopad/DIN             IO_PAD                     0      5453               RISE  1       
o_Segment1_G_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   7367               RISE  1       
o_Segment1_G                            top                        0      7367               RISE  1       

6.5.8::Path details for port: o_Segment2_A
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_A
Clock Port         : i_Clk
Clock Reference    : top|i_Clk:R
Clock to Out Delay : 7367


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              4446
---------------------------- ------
Clock To Out Delay             7367

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               top                        0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__919/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__919/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__920/I                                            GlobalMux                  0      1918               RISE  1       
I__920/O                                            GlobalMux                  154    2073               RISE  1       
I__939/I                                            ClkMux                     0      2073               RISE  1       
I__939/O                                            ClkMux                     309    2381               RISE  1       
seven_seg.r_disp1_i_6_LC_1_16_0/clk                 LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
seven_seg.r_disp1_i_6_LC_1_16_0/lcout   LogicCell40_SEQ_MODE_1000  540    2921               FALL  1       
I__235/I                                LocalMux                   0      2921               FALL  1       
I__235/O                                LocalMux                   309    3230               FALL  1       
I__236/I                                IoInMux                    0      3230               FALL  1       
I__236/O                                IoInMux                    217    3447               FALL  1       
o_Segment2_A_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      3447               FALL  1       
o_Segment2_A_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   5453               RISE  1       
o_Segment2_A_obuf_iopad/DIN             IO_PAD                     0      5453               RISE  1       
o_Segment2_A_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   7367               RISE  1       
o_Segment2_A                            top                        0      7367               RISE  1       

6.5.9::Path details for port: o_Segment2_B
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_B
Clock Port         : i_Clk
Clock Reference    : top|i_Clk:R
Clock to Out Delay : 7367


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              4446
---------------------------- ------
Clock To Out Delay             7367

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               top                        0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__919/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__919/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__920/I                                            GlobalMux                  0      1918               RISE  1       
I__920/O                                            GlobalMux                  154    2073               RISE  1       
I__943/I                                            ClkMux                     0      2073               RISE  1       
I__943/O                                            ClkMux                     309    2381               RISE  1       
seven_seg.r_disp1_i_5_LC_2_16_2/clk                 LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
seven_seg.r_disp1_i_5_LC_2_16_2/lcout   LogicCell40_SEQ_MODE_1000  540    2921               FALL  1       
I__508/I                                LocalMux                   0      2921               FALL  1       
I__508/O                                LocalMux                   309    3230               FALL  1       
I__509/I                                IoInMux                    0      3230               FALL  1       
I__509/O                                IoInMux                    217    3447               FALL  1       
o_Segment2_B_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      3447               FALL  1       
o_Segment2_B_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   5453               RISE  1       
o_Segment2_B_obuf_iopad/DIN             IO_PAD                     0      5453               RISE  1       
o_Segment2_B_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   7367               RISE  1       
o_Segment2_B                            top                        0      7367               RISE  1       

6.5.10::Path details for port: o_Segment2_C
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_C
Clock Port         : i_Clk
Clock Reference    : top|i_Clk:R
Clock to Out Delay : 7367


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              4446
---------------------------- ------
Clock To Out Delay             7367

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               top                        0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__919/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__919/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__920/I                                            GlobalMux                  0      1918               RISE  1       
I__920/O                                            GlobalMux                  154    2073               RISE  1       
I__943/I                                            ClkMux                     0      2073               RISE  1       
I__943/O                                            ClkMux                     309    2381               RISE  1       
seven_seg.r_disp1_i_4_LC_2_16_5/clk                 LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
seven_seg.r_disp1_i_4_LC_2_16_5/lcout   LogicCell40_SEQ_MODE_1000  540    2921               FALL  1       
I__506/I                                LocalMux                   0      2921               FALL  1       
I__506/O                                LocalMux                   309    3230               FALL  1       
I__507/I                                IoInMux                    0      3230               FALL  1       
I__507/O                                IoInMux                    217    3447               FALL  1       
o_Segment2_C_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      3447               FALL  1       
o_Segment2_C_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   5453               RISE  1       
o_Segment2_C_obuf_iopad/DIN             IO_PAD                     0      5453               RISE  1       
o_Segment2_C_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   7367               RISE  1       
o_Segment2_C                            top                        0      7367               RISE  1       

6.5.11::Path details for port: o_Segment2_D
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_D
Clock Port         : i_Clk
Clock Reference    : top|i_Clk:R
Clock to Out Delay : 7907


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              4986
---------------------------- ------
Clock To Out Delay             7907

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               top                        0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__919/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__919/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__920/I                                            GlobalMux                  0      1918               RISE  1       
I__920/O                                            GlobalMux                  154    2073               RISE  1       
I__946/I                                            ClkMux                     0      2073               RISE  1       
I__946/O                                            ClkMux                     309    2381               RISE  1       
seven_seg.r_disp1_i_3_LC_4_15_3/clk                 LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
seven_seg.r_disp1_i_3_LC_4_15_3/lcout   LogicCell40_SEQ_MODE_1000  540    2921               FALL  1       
I__613/I                                Odrv12                     0      2921               FALL  1       
I__613/O                                Odrv12                     540    3461               FALL  1       
I__614/I                                LocalMux                   0      3461               FALL  1       
I__614/O                                LocalMux                   309    3770               FALL  1       
I__615/I                                IoInMux                    0      3770               FALL  1       
I__615/O                                IoInMux                    217    3987               FALL  1       
o_Segment2_D_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      3987               FALL  1       
o_Segment2_D_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   5993               RISE  1       
o_Segment2_D_obuf_iopad/DIN             IO_PAD                     0      5993               RISE  1       
o_Segment2_D_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   7907               RISE  1       
o_Segment2_D                            top                        0      7907               RISE  1       

6.5.12::Path details for port: o_Segment2_E
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_E
Clock Port         : i_Clk
Clock Reference    : top|i_Clk:R
Clock to Out Delay : 7739


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              4818
---------------------------- ------
Clock To Out Delay             7739

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               top                        0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__919/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__919/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__920/I                                            GlobalMux                  0      1918               RISE  1       
I__920/O                                            GlobalMux                  154    2073               RISE  1       
I__946/I                                            ClkMux                     0      2073               RISE  1       
I__946/O                                            ClkMux                     309    2381               RISE  1       
seven_seg.r_disp1_i_2_LC_4_15_4/clk                 LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
seven_seg.r_disp1_i_2_LC_4_15_4/lcout   LogicCell40_SEQ_MODE_1000  540    2921               FALL  1       
I__539/I                                Odrv4                      0      2921               FALL  1       
I__539/O                                Odrv4                      372    3293               FALL  1       
I__540/I                                LocalMux                   0      3293               FALL  1       
I__540/O                                LocalMux                   309    3602               FALL  1       
I__541/I                                IoInMux                    0      3602               FALL  1       
I__541/O                                IoInMux                    217    3819               FALL  1       
o_Segment2_E_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      3819               FALL  1       
o_Segment2_E_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   5825               RISE  1       
o_Segment2_E_obuf_iopad/DIN             IO_PAD                     0      5825               RISE  1       
o_Segment2_E_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   7739               RISE  1       
o_Segment2_E                            top                        0      7739               RISE  1       

6.5.13::Path details for port: o_Segment2_F
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_F
Clock Port         : i_Clk
Clock Reference    : top|i_Clk:R
Clock to Out Delay : 8062


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5141
---------------------------- ------
Clock To Out Delay             8062

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               top                        0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__919/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__919/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__920/I                                            GlobalMux                  0      1918               RISE  1       
I__920/O                                            GlobalMux                  154    2073               RISE  1       
I__929/I                                            ClkMux                     0      2073               RISE  1       
I__929/O                                            ClkMux                     309    2381               RISE  1       
seven_seg.r_disp1_i_1_LC_1_14_7/clk                 LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
seven_seg.r_disp1_i_1_LC_1_14_7/lcout   LogicCell40_SEQ_MODE_1000  540    2921               FALL  1       
I__249/I                                Odrv4                      0      2921               FALL  1       
I__249/O                                Odrv4                      372    3293               FALL  1       
I__250/I                                IoSpan4Mux                 0      3293               FALL  1       
I__250/O                                IoSpan4Mux                 323    3616               FALL  1       
I__251/I                                LocalMux                   0      3616               FALL  1       
I__251/O                                LocalMux                   309    3924               FALL  1       
I__252/I                                IoInMux                    0      3924               FALL  1       
I__252/O                                IoInMux                    217    4142               FALL  1       
o_Segment2_F_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4142               FALL  1       
o_Segment2_F_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   6148               RISE  1       
o_Segment2_F_obuf_iopad/DIN             IO_PAD                     0      6148               RISE  1       
o_Segment2_F_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   8062               RISE  1       
o_Segment2_F                            top                        0      8062               RISE  1       

6.5.14::Path details for port: o_Segment2_G
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_G
Clock Port         : i_Clk
Clock Reference    : top|i_Clk:R
Clock to Out Delay : 7739


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              4818
---------------------------- ------
Clock To Out Delay             7739

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               top                        0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__919/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__919/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__920/I                                            GlobalMux                  0      1918               RISE  1       
I__920/O                                            GlobalMux                  154    2073               RISE  1       
I__946/I                                            ClkMux                     0      2073               RISE  1       
I__946/O                                            ClkMux                     309    2381               RISE  1       
seven_seg.r_disp1_i_0_LC_4_15_1/clk                 LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
seven_seg.r_disp1_i_0_LC_4_15_1/lcout   LogicCell40_SEQ_MODE_1000  540    2921               FALL  1       
I__616/I                                Odrv4                      0      2921               FALL  1       
I__616/O                                Odrv4                      372    3293               FALL  1       
I__617/I                                LocalMux                   0      3293               FALL  1       
I__617/O                                LocalMux                   309    3602               FALL  1       
I__618/I                                IoInMux                    0      3602               FALL  1       
I__618/O                                IoInMux                    217    3819               FALL  1       
o_Segment2_G_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      3819               FALL  1       
o_Segment2_G_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   5825               RISE  1       
o_Segment2_G_obuf_iopad/DIN             IO_PAD                     0      5825               RISE  1       
o_Segment2_G_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   7739               RISE  1       
o_Segment2_G                            top                        0      7739               RISE  1       

6.5.15::Path details for port: o_UART_TX
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_UART_TX
Clock Port         : i_Clk
Clock Reference    : top|i_Clk:R
Clock to Out Delay : 8286


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5365
---------------------------- ------
Clock To Out Delay             8286

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               top                        0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__919/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__919/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__920/I                                            GlobalMux                  0      1918               RISE  1       
I__920/O                                            GlobalMux                  154    2073               RISE  1       
I__941/I                                            ClkMux                     0      2073               RISE  1       
I__941/O                                            ClkMux                     309    2381               RISE  1       
uart_tx.out_data_LC_5_12_7/clk                      LogicCell40_SEQ_MODE_1001  0      2381               RISE  1       

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
uart_tx.out_data_LC_5_12_7/lcout     LogicCell40_SEQ_MODE_1001  540    2921               FALL  1       
I__769/I                             Odrv4                      0      2921               FALL  1       
I__769/O                             Odrv4                      372    3293               FALL  1       
I__770/I                             Span4Mux_h                 0      3293               FALL  1       
I__770/O                             Span4Mux_h                 316    3609               FALL  1       
I__771/I                             Span4Mux_s3_h              0      3609               FALL  1       
I__771/O                             Span4Mux_s3_h              231    3840               FALL  1       
I__772/I                             LocalMux                   0      3840               FALL  1       
I__772/O                             LocalMux                   309    4149               FALL  1       
I__773/I                             IoInMux                    0      4149               FALL  1       
I__773/O                             IoInMux                    217    4366               FALL  1       
o_UART_TX_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4366               FALL  1       
o_UART_TX_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   6372               RISE  1       
o_UART_TX_obuf_iopad/DIN             IO_PAD                     0      6372               RISE  1       
o_UART_TX_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   8286               RISE  1       
o_UART_TX                            top                        0      8286               RISE  1       

6.6::Min PI to PO Path Details          
--------------------------------------------------

6.6.1::Path details for port: o_LED_1   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : o_LED_1
Input Port       : i_Switch_1
Pad to Pad Delay : 5740

Pad to Pad Path
pin name                             model name              delay  cummulative delay  edge  Fanout  
-----------------------------------  ----------------------  -----  -----------------  ----  ------  
i_Switch_1                           top                     0      0                  FALL  1       
i_Switch_1_ibuf_iopad/PACKAGEPIN:in  IO_PAD                  0      0                  FALL  1       
i_Switch_1_ibuf_iopad/DOUT           IO_PAD                  460    460                FALL  1       
i_Switch_1_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001  0      460                FALL  1       
i_Switch_1_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001  463    923                FALL  1       
I__679/I                             Odrv4                   0      923                FALL  1       
I__679/O                             Odrv4                   372    1295               FALL  1       
I__681/I                             LocalMux                0      1295               FALL  1       
I__681/O                             LocalMux                309    1603               FALL  1       
I__684/I                             IoInMux                 0      1603               FALL  1       
I__684/O                             IoInMux                 217    1821               FALL  1       
o_LED_1_obuf_preio/DOUT0             PRE_IO_PIN_TYPE_011001  0      1821               FALL  1       
o_LED_1_obuf_preio/PADOUT            PRE_IO_PIN_TYPE_011001  2006   3826               RISE  1       
o_LED_1_obuf_iopad/DIN               IO_PAD                  0      3826               RISE  1       
o_LED_1_obuf_iopad/PACKAGEPIN:out    IO_PAD                  1914   5740               RISE  1       
o_LED_1                              top                     0      5740               RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

##################################################################### 
                    Detailed Setup Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.state_0_LC_5_9_6/lcout
Path End         : uart_tx.counter_9_LC_6_10_1/in3
Capture Clock    : uart_tx.counter_9_LC_6_10_1/clk
Setup Constraint : 8170p
Path slack       : 2994p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -274
------------------------------------------   ----- 
End-of-path required time (ps)               10278

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           4363
-----------------------------------------   ---- 
End-of-path arrival time (ps)               7284
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__928/I                                            ClkMux                         0              2073  RISE       1
I__928/O                                            ClkMux                       309              2381  RISE       1
uart_tx.state_0_LC_5_9_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.state_0_LC_5_9_6/lcout             LogicCell40_SEQ_MODE_1000    540              2921   2994  RISE      10
I__656/I                                   LocalMux                       0              2921   2994  RISE       1
I__656/O                                   LocalMux                     330              3251   2994  RISE       1
I__660/I                                   InMux                          0              3251   2994  RISE       1
I__660/O                                   InMux                        259              3510   2994  RISE       1
uart_tx.counter_RNI1V9O_4_LC_5_9_3/in0     LogicCell40_SEQ_MODE_0000      0              3510   2994  RISE       1
uart_tx.counter_RNI1V9O_4_LC_5_9_3/lcout   LogicCell40_SEQ_MODE_0000    449              3959   2994  RISE       1
I__534/I                                   LocalMux                       0              3959   2994  RISE       1
I__534/O                                   LocalMux                     330              4289   2994  RISE       1
I__535/I                                   InMux                          0              4289   2994  RISE       1
I__535/O                                   InMux                        259              4548   2994  RISE       1
uart_tx.counter_RNI9DPM1_1_LC_5_9_1/in0    LogicCell40_SEQ_MODE_0000      0              4548   2994  RISE       1
uart_tx.counter_RNI9DPM1_1_LC_5_9_1/lcout  LogicCell40_SEQ_MODE_0000    449              4997   2994  RISE       2
I__846/I                                   LocalMux                       0              4997   2994  RISE       1
I__846/O                                   LocalMux                     330              5327   2994  RISE       1
I__848/I                                   InMux                          0              5327   2994  RISE       1
I__848/O                                   InMux                        259              5586   2994  RISE       1
I__850/I                                   CascadeMux                     0              5586   2994  RISE       1
I__850/O                                   CascadeMux                     0              5586   2994  RISE       1
uart_tx.counter_0_LC_6_9_0/in2             LogicCell40_SEQ_MODE_1000      0              5586   2994  RISE       1
uart_tx.counter_0_LC_6_9_0/carryout        LogicCell40_SEQ_MODE_1000    231              5818   2994  RISE       2
uart_tx.counter_1_LC_6_9_1/carryin         LogicCell40_SEQ_MODE_1000      0              5818   2994  RISE       1
uart_tx.counter_1_LC_6_9_1/carryout        LogicCell40_SEQ_MODE_1000    126              5944   2994  RISE       2
uart_tx.counter_2_LC_6_9_2/carryin         LogicCell40_SEQ_MODE_1000      0              5944   2994  RISE       1
uart_tx.counter_2_LC_6_9_2/carryout        LogicCell40_SEQ_MODE_1000    126              6070   2994  RISE       2
uart_tx.counter_3_LC_6_9_3/carryin         LogicCell40_SEQ_MODE_1000      0              6070   2994  RISE       1
uart_tx.counter_3_LC_6_9_3/carryout        LogicCell40_SEQ_MODE_1000    126              6197   2994  RISE       2
uart_tx.counter_4_LC_6_9_4/carryin         LogicCell40_SEQ_MODE_1000      0              6197   2994  RISE       1
uart_tx.counter_4_LC_6_9_4/carryout        LogicCell40_SEQ_MODE_1000    126              6323   2994  RISE       2
uart_tx.counter_5_LC_6_9_5/carryin         LogicCell40_SEQ_MODE_1000      0              6323   2994  RISE       1
uart_tx.counter_5_LC_6_9_5/carryout        LogicCell40_SEQ_MODE_1000    126              6449   2994  RISE       2
uart_tx.counter_6_LC_6_9_6/carryin         LogicCell40_SEQ_MODE_1000      0              6449   2994  RISE       1
uart_tx.counter_6_LC_6_9_6/carryout        LogicCell40_SEQ_MODE_1000    126              6575   2994  RISE       2
uart_tx.counter_7_LC_6_9_7/carryin         LogicCell40_SEQ_MODE_1000      0              6575   2994  RISE       1
uart_tx.counter_7_LC_6_9_7/carryout        LogicCell40_SEQ_MODE_1000    126              6702   2994  RISE       1
IN_MUX_bfv_6_10_0_/carryinitin             ICE_CARRY_IN_MUX               0              6702   2994  RISE       1
IN_MUX_bfv_6_10_0_/carryinitout            ICE_CARRY_IN_MUX             196              6898   2994  RISE       2
uart_tx.counter_8_LC_6_10_0/carryin        LogicCell40_SEQ_MODE_1000      0              6898   2994  RISE       1
uart_tx.counter_8_LC_6_10_0/carryout       LogicCell40_SEQ_MODE_1000    126              7024   2994  RISE       1
I__1019/I                                  InMux                          0              7024   2994  RISE       1
I__1019/O                                  InMux                        259              7284   2994  RISE       1
uart_tx.counter_9_LC_6_10_1/in3            LogicCell40_SEQ_MODE_1000      0              7284   2994  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__938/I                                            ClkMux                         0              2073  RISE       1
I__938/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_9_LC_6_10_1/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.state_0_LC_5_9_6/lcout
Path End         : uart_tx.counter_8_LC_6_10_0/in3
Capture Clock    : uart_tx.counter_8_LC_6_10_0/clk
Setup Constraint : 8170p
Path slack       : 3121p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -274
------------------------------------------   ----- 
End-of-path required time (ps)               10278

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           4236
-----------------------------------------   ---- 
End-of-path arrival time (ps)               7157
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__928/I                                            ClkMux                         0              2073  RISE       1
I__928/O                                            ClkMux                       309              2381  RISE       1
uart_tx.state_0_LC_5_9_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.state_0_LC_5_9_6/lcout             LogicCell40_SEQ_MODE_1000    540              2921   2994  RISE      10
I__656/I                                   LocalMux                       0              2921   2994  RISE       1
I__656/O                                   LocalMux                     330              3251   2994  RISE       1
I__660/I                                   InMux                          0              3251   2994  RISE       1
I__660/O                                   InMux                        259              3510   2994  RISE       1
uart_tx.counter_RNI1V9O_4_LC_5_9_3/in0     LogicCell40_SEQ_MODE_0000      0              3510   2994  RISE       1
uart_tx.counter_RNI1V9O_4_LC_5_9_3/lcout   LogicCell40_SEQ_MODE_0000    449              3959   2994  RISE       1
I__534/I                                   LocalMux                       0              3959   2994  RISE       1
I__534/O                                   LocalMux                     330              4289   2994  RISE       1
I__535/I                                   InMux                          0              4289   2994  RISE       1
I__535/O                                   InMux                        259              4548   2994  RISE       1
uart_tx.counter_RNI9DPM1_1_LC_5_9_1/in0    LogicCell40_SEQ_MODE_0000      0              4548   2994  RISE       1
uart_tx.counter_RNI9DPM1_1_LC_5_9_1/lcout  LogicCell40_SEQ_MODE_0000    449              4997   2994  RISE       2
I__846/I                                   LocalMux                       0              4997   2994  RISE       1
I__846/O                                   LocalMux                     330              5327   2994  RISE       1
I__848/I                                   InMux                          0              5327   2994  RISE       1
I__848/O                                   InMux                        259              5586   2994  RISE       1
I__850/I                                   CascadeMux                     0              5586   2994  RISE       1
I__850/O                                   CascadeMux                     0              5586   2994  RISE       1
uart_tx.counter_0_LC_6_9_0/in2             LogicCell40_SEQ_MODE_1000      0              5586   2994  RISE       1
uart_tx.counter_0_LC_6_9_0/carryout        LogicCell40_SEQ_MODE_1000    231              5818   2994  RISE       2
uart_tx.counter_1_LC_6_9_1/carryin         LogicCell40_SEQ_MODE_1000      0              5818   2994  RISE       1
uart_tx.counter_1_LC_6_9_1/carryout        LogicCell40_SEQ_MODE_1000    126              5944   2994  RISE       2
uart_tx.counter_2_LC_6_9_2/carryin         LogicCell40_SEQ_MODE_1000      0              5944   2994  RISE       1
uart_tx.counter_2_LC_6_9_2/carryout        LogicCell40_SEQ_MODE_1000    126              6070   2994  RISE       2
uart_tx.counter_3_LC_6_9_3/carryin         LogicCell40_SEQ_MODE_1000      0              6070   2994  RISE       1
uart_tx.counter_3_LC_6_9_3/carryout        LogicCell40_SEQ_MODE_1000    126              6197   2994  RISE       2
uart_tx.counter_4_LC_6_9_4/carryin         LogicCell40_SEQ_MODE_1000      0              6197   2994  RISE       1
uart_tx.counter_4_LC_6_9_4/carryout        LogicCell40_SEQ_MODE_1000    126              6323   2994  RISE       2
uart_tx.counter_5_LC_6_9_5/carryin         LogicCell40_SEQ_MODE_1000      0              6323   2994  RISE       1
uart_tx.counter_5_LC_6_9_5/carryout        LogicCell40_SEQ_MODE_1000    126              6449   2994  RISE       2
uart_tx.counter_6_LC_6_9_6/carryin         LogicCell40_SEQ_MODE_1000      0              6449   2994  RISE       1
uart_tx.counter_6_LC_6_9_6/carryout        LogicCell40_SEQ_MODE_1000    126              6575   2994  RISE       2
uart_tx.counter_7_LC_6_9_7/carryin         LogicCell40_SEQ_MODE_1000      0              6575   2994  RISE       1
uart_tx.counter_7_LC_6_9_7/carryout        LogicCell40_SEQ_MODE_1000    126              6702   2994  RISE       1
IN_MUX_bfv_6_10_0_/carryinitin             ICE_CARRY_IN_MUX               0              6702   2994  RISE       1
IN_MUX_bfv_6_10_0_/carryinitout            ICE_CARRY_IN_MUX             196              6898   2994  RISE       2
I__1020/I                                  InMux                          0              6898   3120  RISE       1
I__1020/O                                  InMux                        259              7157   3120  RISE       1
uart_tx.counter_8_LC_6_10_0/in3            LogicCell40_SEQ_MODE_1000      0              7157   3120  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__938/I                                            ClkMux                         0              2073  RISE       1
I__938/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_8_LC_6_10_0/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.state_0_LC_5_9_6/lcout
Path End         : uart_tx.counter_7_LC_6_9_7/in3
Capture Clock    : uart_tx.counter_7_LC_6_9_7/clk
Setup Constraint : 8170p
Path slack       : 3443p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -274
------------------------------------------   ----- 
End-of-path required time (ps)               10278

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           3914
-----------------------------------------   ---- 
End-of-path arrival time (ps)               6835
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__928/I                                            ClkMux                         0              2073  RISE       1
I__928/O                                            ClkMux                       309              2381  RISE       1
uart_tx.state_0_LC_5_9_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.state_0_LC_5_9_6/lcout             LogicCell40_SEQ_MODE_1000    540              2921   2994  RISE      10
I__656/I                                   LocalMux                       0              2921   2994  RISE       1
I__656/O                                   LocalMux                     330              3251   2994  RISE       1
I__660/I                                   InMux                          0              3251   2994  RISE       1
I__660/O                                   InMux                        259              3510   2994  RISE       1
uart_tx.counter_RNI1V9O_4_LC_5_9_3/in0     LogicCell40_SEQ_MODE_0000      0              3510   2994  RISE       1
uart_tx.counter_RNI1V9O_4_LC_5_9_3/lcout   LogicCell40_SEQ_MODE_0000    449              3959   2994  RISE       1
I__534/I                                   LocalMux                       0              3959   2994  RISE       1
I__534/O                                   LocalMux                     330              4289   2994  RISE       1
I__535/I                                   InMux                          0              4289   2994  RISE       1
I__535/O                                   InMux                        259              4548   2994  RISE       1
uart_tx.counter_RNI9DPM1_1_LC_5_9_1/in0    LogicCell40_SEQ_MODE_0000      0              4548   2994  RISE       1
uart_tx.counter_RNI9DPM1_1_LC_5_9_1/lcout  LogicCell40_SEQ_MODE_0000    449              4997   2994  RISE       2
I__846/I                                   LocalMux                       0              4997   2994  RISE       1
I__846/O                                   LocalMux                     330              5327   2994  RISE       1
I__848/I                                   InMux                          0              5327   2994  RISE       1
I__848/O                                   InMux                        259              5586   2994  RISE       1
I__850/I                                   CascadeMux                     0              5586   2994  RISE       1
I__850/O                                   CascadeMux                     0              5586   2994  RISE       1
uart_tx.counter_0_LC_6_9_0/in2             LogicCell40_SEQ_MODE_1000      0              5586   2994  RISE       1
uart_tx.counter_0_LC_6_9_0/carryout        LogicCell40_SEQ_MODE_1000    231              5818   2994  RISE       2
uart_tx.counter_1_LC_6_9_1/carryin         LogicCell40_SEQ_MODE_1000      0              5818   2994  RISE       1
uart_tx.counter_1_LC_6_9_1/carryout        LogicCell40_SEQ_MODE_1000    126              5944   2994  RISE       2
uart_tx.counter_2_LC_6_9_2/carryin         LogicCell40_SEQ_MODE_1000      0              5944   2994  RISE       1
uart_tx.counter_2_LC_6_9_2/carryout        LogicCell40_SEQ_MODE_1000    126              6070   2994  RISE       2
uart_tx.counter_3_LC_6_9_3/carryin         LogicCell40_SEQ_MODE_1000      0              6070   2994  RISE       1
uart_tx.counter_3_LC_6_9_3/carryout        LogicCell40_SEQ_MODE_1000    126              6197   2994  RISE       2
uart_tx.counter_4_LC_6_9_4/carryin         LogicCell40_SEQ_MODE_1000      0              6197   2994  RISE       1
uart_tx.counter_4_LC_6_9_4/carryout        LogicCell40_SEQ_MODE_1000    126              6323   2994  RISE       2
uart_tx.counter_5_LC_6_9_5/carryin         LogicCell40_SEQ_MODE_1000      0              6323   2994  RISE       1
uart_tx.counter_5_LC_6_9_5/carryout        LogicCell40_SEQ_MODE_1000    126              6449   2994  RISE       2
uart_tx.counter_6_LC_6_9_6/carryin         LogicCell40_SEQ_MODE_1000      0              6449   2994  RISE       1
uart_tx.counter_6_LC_6_9_6/carryout        LogicCell40_SEQ_MODE_1000    126              6575   2994  RISE       2
I__1029/I                                  InMux                          0              6575   3443  RISE       1
I__1029/O                                  InMux                        259              6835   3443  RISE       1
uart_tx.counter_7_LC_6_9_7/in3             LogicCell40_SEQ_MODE_1000      0              6835   3443  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_7_LC_6_9_7/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.state_0_LC_5_9_6/lcout
Path End         : uart_tx.counter_6_LC_6_9_6/in3
Capture Clock    : uart_tx.counter_6_LC_6_9_6/clk
Setup Constraint : 8170p
Path slack       : 3569p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -274
------------------------------------------   ----- 
End-of-path required time (ps)               10278

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           3788
-----------------------------------------   ---- 
End-of-path arrival time (ps)               6709
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__928/I                                            ClkMux                         0              2073  RISE       1
I__928/O                                            ClkMux                       309              2381  RISE       1
uart_tx.state_0_LC_5_9_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.state_0_LC_5_9_6/lcout             LogicCell40_SEQ_MODE_1000    540              2921   2994  RISE      10
I__656/I                                   LocalMux                       0              2921   2994  RISE       1
I__656/O                                   LocalMux                     330              3251   2994  RISE       1
I__660/I                                   InMux                          0              3251   2994  RISE       1
I__660/O                                   InMux                        259              3510   2994  RISE       1
uart_tx.counter_RNI1V9O_4_LC_5_9_3/in0     LogicCell40_SEQ_MODE_0000      0              3510   2994  RISE       1
uart_tx.counter_RNI1V9O_4_LC_5_9_3/lcout   LogicCell40_SEQ_MODE_0000    449              3959   2994  RISE       1
I__534/I                                   LocalMux                       0              3959   2994  RISE       1
I__534/O                                   LocalMux                     330              4289   2994  RISE       1
I__535/I                                   InMux                          0              4289   2994  RISE       1
I__535/O                                   InMux                        259              4548   2994  RISE       1
uart_tx.counter_RNI9DPM1_1_LC_5_9_1/in0    LogicCell40_SEQ_MODE_0000      0              4548   2994  RISE       1
uart_tx.counter_RNI9DPM1_1_LC_5_9_1/lcout  LogicCell40_SEQ_MODE_0000    449              4997   2994  RISE       2
I__846/I                                   LocalMux                       0              4997   2994  RISE       1
I__846/O                                   LocalMux                     330              5327   2994  RISE       1
I__848/I                                   InMux                          0              5327   2994  RISE       1
I__848/O                                   InMux                        259              5586   2994  RISE       1
I__850/I                                   CascadeMux                     0              5586   2994  RISE       1
I__850/O                                   CascadeMux                     0              5586   2994  RISE       1
uart_tx.counter_0_LC_6_9_0/in2             LogicCell40_SEQ_MODE_1000      0              5586   2994  RISE       1
uart_tx.counter_0_LC_6_9_0/carryout        LogicCell40_SEQ_MODE_1000    231              5818   2994  RISE       2
uart_tx.counter_1_LC_6_9_1/carryin         LogicCell40_SEQ_MODE_1000      0              5818   2994  RISE       1
uart_tx.counter_1_LC_6_9_1/carryout        LogicCell40_SEQ_MODE_1000    126              5944   2994  RISE       2
uart_tx.counter_2_LC_6_9_2/carryin         LogicCell40_SEQ_MODE_1000      0              5944   2994  RISE       1
uart_tx.counter_2_LC_6_9_2/carryout        LogicCell40_SEQ_MODE_1000    126              6070   2994  RISE       2
uart_tx.counter_3_LC_6_9_3/carryin         LogicCell40_SEQ_MODE_1000      0              6070   2994  RISE       1
uart_tx.counter_3_LC_6_9_3/carryout        LogicCell40_SEQ_MODE_1000    126              6197   2994  RISE       2
uart_tx.counter_4_LC_6_9_4/carryin         LogicCell40_SEQ_MODE_1000      0              6197   2994  RISE       1
uart_tx.counter_4_LC_6_9_4/carryout        LogicCell40_SEQ_MODE_1000    126              6323   2994  RISE       2
uart_tx.counter_5_LC_6_9_5/carryin         LogicCell40_SEQ_MODE_1000      0              6323   2994  RISE       1
uart_tx.counter_5_LC_6_9_5/carryout        LogicCell40_SEQ_MODE_1000    126              6449   2994  RISE       2
I__1042/I                                  InMux                          0              6449   3569  RISE       1
I__1042/O                                  InMux                        259              6709   3569  RISE       1
uart_tx.counter_6_LC_6_9_6/in3             LogicCell40_SEQ_MODE_1000      0              6709   3569  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_6_LC_6_9_6/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.counter_5_LC_6_9_5/lcout
Path End         : uart_tx.counter_7_LC_6_9_7/sr
Capture Clock    : uart_tx.counter_7_LC_6_9_7/clk
Setup Constraint : 8170p
Path slack       : 3639p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -203
------------------------------------------   ----- 
End-of-path required time (ps)               10348

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           3788
-----------------------------------------   ---- 
End-of-path arrival time (ps)               6709
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_5_LC_6_9_5/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.counter_5_LC_6_9_5/lcout           LogicCell40_SEQ_MODE_1000    540              2921   3639  RISE       3
I__800/I                                   LocalMux                       0              2921   3639  RISE       1
I__800/O                                   LocalMux                     330              3251   3639  RISE       1
I__803/I                                   InMux                          0              3251   3639  RISE       1
I__803/O                                   InMux                        259              3510   3639  RISE       1
uart_tx.counter_RNI5L34_9_LC_5_10_0/in0    LogicCell40_SEQ_MODE_0000      0              3510   3639  RISE       1
uart_tx.counter_RNI5L34_9_LC_5_10_0/lcout  LogicCell40_SEQ_MODE_0000    449              3959   3639  RISE       4
I__991/I                                   Odrv4                          0              3959   3639  RISE       1
I__991/O                                   Odrv4                        351              4310   3639  RISE       1
I__995/I                                   LocalMux                       0              4310   3639  RISE       1
I__995/O                                   LocalMux                     330              4640   3639  RISE       1
I__998/I                                   InMux                          0              4640   3639  RISE       1
I__998/O                                   InMux                        259              4899   3639  RISE       1
uart_tx.state_RNICAH01_0_LC_5_10_6/in3     LogicCell40_SEQ_MODE_0000      0              4899   3639  RISE       1
uart_tx.state_RNICAH01_0_LC_5_10_6/lcout   LogicCell40_SEQ_MODE_0000    316              5215   3639  RISE      10
I__1004/I                                  Odrv4                          0              5215   3639  RISE       1
I__1004/O                                  Odrv4                        351              5565   3639  RISE       1
I__1006/I                                  Span4Mux_v                     0              5565   3639  RISE       1
I__1006/O                                  Span4Mux_v                   351              5916   3639  RISE       1
I__1008/I                                  LocalMux                       0              5916   3639  RISE       1
I__1008/O                                  LocalMux                     330              6246   3639  RISE       1
I__1009/I                                  SRMux                          0              6246   3639  RISE       1
I__1009/O                                  SRMux                        463              6709   3639  RISE       1
uart_tx.counter_7_LC_6_9_7/sr              LogicCell40_SEQ_MODE_1000      0              6709   3639  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_7_LC_6_9_7/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.counter_5_LC_6_9_5/lcout
Path End         : uart_tx.counter_6_LC_6_9_6/sr
Capture Clock    : uart_tx.counter_6_LC_6_9_6/clk
Setup Constraint : 8170p
Path slack       : 3639p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -203
------------------------------------------   ----- 
End-of-path required time (ps)               10348

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           3788
-----------------------------------------   ---- 
End-of-path arrival time (ps)               6709
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_5_LC_6_9_5/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.counter_5_LC_6_9_5/lcout           LogicCell40_SEQ_MODE_1000    540              2921   3639  RISE       3
I__800/I                                   LocalMux                       0              2921   3639  RISE       1
I__800/O                                   LocalMux                     330              3251   3639  RISE       1
I__803/I                                   InMux                          0              3251   3639  RISE       1
I__803/O                                   InMux                        259              3510   3639  RISE       1
uart_tx.counter_RNI5L34_9_LC_5_10_0/in0    LogicCell40_SEQ_MODE_0000      0              3510   3639  RISE       1
uart_tx.counter_RNI5L34_9_LC_5_10_0/lcout  LogicCell40_SEQ_MODE_0000    449              3959   3639  RISE       4
I__991/I                                   Odrv4                          0              3959   3639  RISE       1
I__991/O                                   Odrv4                        351              4310   3639  RISE       1
I__995/I                                   LocalMux                       0              4310   3639  RISE       1
I__995/O                                   LocalMux                     330              4640   3639  RISE       1
I__998/I                                   InMux                          0              4640   3639  RISE       1
I__998/O                                   InMux                        259              4899   3639  RISE       1
uart_tx.state_RNICAH01_0_LC_5_10_6/in3     LogicCell40_SEQ_MODE_0000      0              4899   3639  RISE       1
uart_tx.state_RNICAH01_0_LC_5_10_6/lcout   LogicCell40_SEQ_MODE_0000    316              5215   3639  RISE      10
I__1004/I                                  Odrv4                          0              5215   3639  RISE       1
I__1004/O                                  Odrv4                        351              5565   3639  RISE       1
I__1006/I                                  Span4Mux_v                     0              5565   3639  RISE       1
I__1006/O                                  Span4Mux_v                   351              5916   3639  RISE       1
I__1008/I                                  LocalMux                       0              5916   3639  RISE       1
I__1008/O                                  LocalMux                     330              6246   3639  RISE       1
I__1009/I                                  SRMux                          0              6246   3639  RISE       1
I__1009/O                                  SRMux                        463              6709   3639  RISE       1
uart_tx.counter_6_LC_6_9_6/sr              LogicCell40_SEQ_MODE_1000      0              6709   3639  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_6_LC_6_9_6/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.counter_5_LC_6_9_5/lcout
Path End         : uart_tx.counter_5_LC_6_9_5/sr
Capture Clock    : uart_tx.counter_5_LC_6_9_5/clk
Setup Constraint : 8170p
Path slack       : 3639p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -203
------------------------------------------   ----- 
End-of-path required time (ps)               10348

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           3788
-----------------------------------------   ---- 
End-of-path arrival time (ps)               6709
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_5_LC_6_9_5/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.counter_5_LC_6_9_5/lcout           LogicCell40_SEQ_MODE_1000    540              2921   3639  RISE       3
I__800/I                                   LocalMux                       0              2921   3639  RISE       1
I__800/O                                   LocalMux                     330              3251   3639  RISE       1
I__803/I                                   InMux                          0              3251   3639  RISE       1
I__803/O                                   InMux                        259              3510   3639  RISE       1
uart_tx.counter_RNI5L34_9_LC_5_10_0/in0    LogicCell40_SEQ_MODE_0000      0              3510   3639  RISE       1
uart_tx.counter_RNI5L34_9_LC_5_10_0/lcout  LogicCell40_SEQ_MODE_0000    449              3959   3639  RISE       4
I__991/I                                   Odrv4                          0              3959   3639  RISE       1
I__991/O                                   Odrv4                        351              4310   3639  RISE       1
I__995/I                                   LocalMux                       0              4310   3639  RISE       1
I__995/O                                   LocalMux                     330              4640   3639  RISE       1
I__998/I                                   InMux                          0              4640   3639  RISE       1
I__998/O                                   InMux                        259              4899   3639  RISE       1
uart_tx.state_RNICAH01_0_LC_5_10_6/in3     LogicCell40_SEQ_MODE_0000      0              4899   3639  RISE       1
uart_tx.state_RNICAH01_0_LC_5_10_6/lcout   LogicCell40_SEQ_MODE_0000    316              5215   3639  RISE      10
I__1004/I                                  Odrv4                          0              5215   3639  RISE       1
I__1004/O                                  Odrv4                        351              5565   3639  RISE       1
I__1006/I                                  Span4Mux_v                     0              5565   3639  RISE       1
I__1006/O                                  Span4Mux_v                   351              5916   3639  RISE       1
I__1008/I                                  LocalMux                       0              5916   3639  RISE       1
I__1008/O                                  LocalMux                     330              6246   3639  RISE       1
I__1009/I                                  SRMux                          0              6246   3639  RISE       1
I__1009/O                                  SRMux                        463              6709   3639  RISE       1
uart_tx.counter_5_LC_6_9_5/sr              LogicCell40_SEQ_MODE_1000      0              6709   3639  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_5_LC_6_9_5/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.counter_5_LC_6_9_5/lcout
Path End         : uart_tx.counter_4_LC_6_9_4/sr
Capture Clock    : uart_tx.counter_4_LC_6_9_4/clk
Setup Constraint : 8170p
Path slack       : 3639p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -203
------------------------------------------   ----- 
End-of-path required time (ps)               10348

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           3788
-----------------------------------------   ---- 
End-of-path arrival time (ps)               6709
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_5_LC_6_9_5/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.counter_5_LC_6_9_5/lcout           LogicCell40_SEQ_MODE_1000    540              2921   3639  RISE       3
I__800/I                                   LocalMux                       0              2921   3639  RISE       1
I__800/O                                   LocalMux                     330              3251   3639  RISE       1
I__803/I                                   InMux                          0              3251   3639  RISE       1
I__803/O                                   InMux                        259              3510   3639  RISE       1
uart_tx.counter_RNI5L34_9_LC_5_10_0/in0    LogicCell40_SEQ_MODE_0000      0              3510   3639  RISE       1
uart_tx.counter_RNI5L34_9_LC_5_10_0/lcout  LogicCell40_SEQ_MODE_0000    449              3959   3639  RISE       4
I__991/I                                   Odrv4                          0              3959   3639  RISE       1
I__991/O                                   Odrv4                        351              4310   3639  RISE       1
I__995/I                                   LocalMux                       0              4310   3639  RISE       1
I__995/O                                   LocalMux                     330              4640   3639  RISE       1
I__998/I                                   InMux                          0              4640   3639  RISE       1
I__998/O                                   InMux                        259              4899   3639  RISE       1
uart_tx.state_RNICAH01_0_LC_5_10_6/in3     LogicCell40_SEQ_MODE_0000      0              4899   3639  RISE       1
uart_tx.state_RNICAH01_0_LC_5_10_6/lcout   LogicCell40_SEQ_MODE_0000    316              5215   3639  RISE      10
I__1004/I                                  Odrv4                          0              5215   3639  RISE       1
I__1004/O                                  Odrv4                        351              5565   3639  RISE       1
I__1006/I                                  Span4Mux_v                     0              5565   3639  RISE       1
I__1006/O                                  Span4Mux_v                   351              5916   3639  RISE       1
I__1008/I                                  LocalMux                       0              5916   3639  RISE       1
I__1008/O                                  LocalMux                     330              6246   3639  RISE       1
I__1009/I                                  SRMux                          0              6246   3639  RISE       1
I__1009/O                                  SRMux                        463              6709   3639  RISE       1
uart_tx.counter_4_LC_6_9_4/sr              LogicCell40_SEQ_MODE_1000      0              6709   3639  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_4_LC_6_9_4/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.counter_5_LC_6_9_5/lcout
Path End         : uart_tx.counter_3_LC_6_9_3/sr
Capture Clock    : uart_tx.counter_3_LC_6_9_3/clk
Setup Constraint : 8170p
Path slack       : 3639p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -203
------------------------------------------   ----- 
End-of-path required time (ps)               10348

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           3788
-----------------------------------------   ---- 
End-of-path arrival time (ps)               6709
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_5_LC_6_9_5/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.counter_5_LC_6_9_5/lcout           LogicCell40_SEQ_MODE_1000    540              2921   3639  RISE       3
I__800/I                                   LocalMux                       0              2921   3639  RISE       1
I__800/O                                   LocalMux                     330              3251   3639  RISE       1
I__803/I                                   InMux                          0              3251   3639  RISE       1
I__803/O                                   InMux                        259              3510   3639  RISE       1
uart_tx.counter_RNI5L34_9_LC_5_10_0/in0    LogicCell40_SEQ_MODE_0000      0              3510   3639  RISE       1
uart_tx.counter_RNI5L34_9_LC_5_10_0/lcout  LogicCell40_SEQ_MODE_0000    449              3959   3639  RISE       4
I__991/I                                   Odrv4                          0              3959   3639  RISE       1
I__991/O                                   Odrv4                        351              4310   3639  RISE       1
I__995/I                                   LocalMux                       0              4310   3639  RISE       1
I__995/O                                   LocalMux                     330              4640   3639  RISE       1
I__998/I                                   InMux                          0              4640   3639  RISE       1
I__998/O                                   InMux                        259              4899   3639  RISE       1
uart_tx.state_RNICAH01_0_LC_5_10_6/in3     LogicCell40_SEQ_MODE_0000      0              4899   3639  RISE       1
uart_tx.state_RNICAH01_0_LC_5_10_6/lcout   LogicCell40_SEQ_MODE_0000    316              5215   3639  RISE      10
I__1004/I                                  Odrv4                          0              5215   3639  RISE       1
I__1004/O                                  Odrv4                        351              5565   3639  RISE       1
I__1006/I                                  Span4Mux_v                     0              5565   3639  RISE       1
I__1006/O                                  Span4Mux_v                   351              5916   3639  RISE       1
I__1008/I                                  LocalMux                       0              5916   3639  RISE       1
I__1008/O                                  LocalMux                     330              6246   3639  RISE       1
I__1009/I                                  SRMux                          0              6246   3639  RISE       1
I__1009/O                                  SRMux                        463              6709   3639  RISE       1
uart_tx.counter_3_LC_6_9_3/sr              LogicCell40_SEQ_MODE_1000      0              6709   3639  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_3_LC_6_9_3/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.counter_5_LC_6_9_5/lcout
Path End         : uart_tx.counter_2_LC_6_9_2/sr
Capture Clock    : uart_tx.counter_2_LC_6_9_2/clk
Setup Constraint : 8170p
Path slack       : 3639p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -203
------------------------------------------   ----- 
End-of-path required time (ps)               10348

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           3788
-----------------------------------------   ---- 
End-of-path arrival time (ps)               6709
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_5_LC_6_9_5/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.counter_5_LC_6_9_5/lcout           LogicCell40_SEQ_MODE_1000    540              2921   3639  RISE       3
I__800/I                                   LocalMux                       0              2921   3639  RISE       1
I__800/O                                   LocalMux                     330              3251   3639  RISE       1
I__803/I                                   InMux                          0              3251   3639  RISE       1
I__803/O                                   InMux                        259              3510   3639  RISE       1
uart_tx.counter_RNI5L34_9_LC_5_10_0/in0    LogicCell40_SEQ_MODE_0000      0              3510   3639  RISE       1
uart_tx.counter_RNI5L34_9_LC_5_10_0/lcout  LogicCell40_SEQ_MODE_0000    449              3959   3639  RISE       4
I__991/I                                   Odrv4                          0              3959   3639  RISE       1
I__991/O                                   Odrv4                        351              4310   3639  RISE       1
I__995/I                                   LocalMux                       0              4310   3639  RISE       1
I__995/O                                   LocalMux                     330              4640   3639  RISE       1
I__998/I                                   InMux                          0              4640   3639  RISE       1
I__998/O                                   InMux                        259              4899   3639  RISE       1
uart_tx.state_RNICAH01_0_LC_5_10_6/in3     LogicCell40_SEQ_MODE_0000      0              4899   3639  RISE       1
uart_tx.state_RNICAH01_0_LC_5_10_6/lcout   LogicCell40_SEQ_MODE_0000    316              5215   3639  RISE      10
I__1004/I                                  Odrv4                          0              5215   3639  RISE       1
I__1004/O                                  Odrv4                        351              5565   3639  RISE       1
I__1006/I                                  Span4Mux_v                     0              5565   3639  RISE       1
I__1006/O                                  Span4Mux_v                   351              5916   3639  RISE       1
I__1008/I                                  LocalMux                       0              5916   3639  RISE       1
I__1008/O                                  LocalMux                     330              6246   3639  RISE       1
I__1009/I                                  SRMux                          0              6246   3639  RISE       1
I__1009/O                                  SRMux                        463              6709   3639  RISE       1
uart_tx.counter_2_LC_6_9_2/sr              LogicCell40_SEQ_MODE_1000      0              6709   3639  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_2_LC_6_9_2/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.counter_5_LC_6_9_5/lcout
Path End         : uart_tx.counter_1_LC_6_9_1/sr
Capture Clock    : uart_tx.counter_1_LC_6_9_1/clk
Setup Constraint : 8170p
Path slack       : 3639p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -203
------------------------------------------   ----- 
End-of-path required time (ps)               10348

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           3788
-----------------------------------------   ---- 
End-of-path arrival time (ps)               6709
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_5_LC_6_9_5/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.counter_5_LC_6_9_5/lcout           LogicCell40_SEQ_MODE_1000    540              2921   3639  RISE       3
I__800/I                                   LocalMux                       0              2921   3639  RISE       1
I__800/O                                   LocalMux                     330              3251   3639  RISE       1
I__803/I                                   InMux                          0              3251   3639  RISE       1
I__803/O                                   InMux                        259              3510   3639  RISE       1
uart_tx.counter_RNI5L34_9_LC_5_10_0/in0    LogicCell40_SEQ_MODE_0000      0              3510   3639  RISE       1
uart_tx.counter_RNI5L34_9_LC_5_10_0/lcout  LogicCell40_SEQ_MODE_0000    449              3959   3639  RISE       4
I__991/I                                   Odrv4                          0              3959   3639  RISE       1
I__991/O                                   Odrv4                        351              4310   3639  RISE       1
I__995/I                                   LocalMux                       0              4310   3639  RISE       1
I__995/O                                   LocalMux                     330              4640   3639  RISE       1
I__998/I                                   InMux                          0              4640   3639  RISE       1
I__998/O                                   InMux                        259              4899   3639  RISE       1
uart_tx.state_RNICAH01_0_LC_5_10_6/in3     LogicCell40_SEQ_MODE_0000      0              4899   3639  RISE       1
uart_tx.state_RNICAH01_0_LC_5_10_6/lcout   LogicCell40_SEQ_MODE_0000    316              5215   3639  RISE      10
I__1004/I                                  Odrv4                          0              5215   3639  RISE       1
I__1004/O                                  Odrv4                        351              5565   3639  RISE       1
I__1006/I                                  Span4Mux_v                     0              5565   3639  RISE       1
I__1006/O                                  Span4Mux_v                   351              5916   3639  RISE       1
I__1008/I                                  LocalMux                       0              5916   3639  RISE       1
I__1008/O                                  LocalMux                     330              6246   3639  RISE       1
I__1009/I                                  SRMux                          0              6246   3639  RISE       1
I__1009/O                                  SRMux                        463              6709   3639  RISE       1
uart_tx.counter_1_LC_6_9_1/sr              LogicCell40_SEQ_MODE_1000      0              6709   3639  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_1_LC_6_9_1/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.counter_5_LC_6_9_5/lcout
Path End         : uart_tx.counter_0_LC_6_9_0/sr
Capture Clock    : uart_tx.counter_0_LC_6_9_0/clk
Setup Constraint : 8170p
Path slack       : 3639p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -203
------------------------------------------   ----- 
End-of-path required time (ps)               10348

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           3788
-----------------------------------------   ---- 
End-of-path arrival time (ps)               6709
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_5_LC_6_9_5/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.counter_5_LC_6_9_5/lcout           LogicCell40_SEQ_MODE_1000    540              2921   3639  RISE       3
I__800/I                                   LocalMux                       0              2921   3639  RISE       1
I__800/O                                   LocalMux                     330              3251   3639  RISE       1
I__803/I                                   InMux                          0              3251   3639  RISE       1
I__803/O                                   InMux                        259              3510   3639  RISE       1
uart_tx.counter_RNI5L34_9_LC_5_10_0/in0    LogicCell40_SEQ_MODE_0000      0              3510   3639  RISE       1
uart_tx.counter_RNI5L34_9_LC_5_10_0/lcout  LogicCell40_SEQ_MODE_0000    449              3959   3639  RISE       4
I__991/I                                   Odrv4                          0              3959   3639  RISE       1
I__991/O                                   Odrv4                        351              4310   3639  RISE       1
I__995/I                                   LocalMux                       0              4310   3639  RISE       1
I__995/O                                   LocalMux                     330              4640   3639  RISE       1
I__998/I                                   InMux                          0              4640   3639  RISE       1
I__998/O                                   InMux                        259              4899   3639  RISE       1
uart_tx.state_RNICAH01_0_LC_5_10_6/in3     LogicCell40_SEQ_MODE_0000      0              4899   3639  RISE       1
uart_tx.state_RNICAH01_0_LC_5_10_6/lcout   LogicCell40_SEQ_MODE_0000    316              5215   3639  RISE      10
I__1004/I                                  Odrv4                          0              5215   3639  RISE       1
I__1004/O                                  Odrv4                        351              5565   3639  RISE       1
I__1006/I                                  Span4Mux_v                     0              5565   3639  RISE       1
I__1006/O                                  Span4Mux_v                   351              5916   3639  RISE       1
I__1008/I                                  LocalMux                       0              5916   3639  RISE       1
I__1008/O                                  LocalMux                     330              6246   3639  RISE       1
I__1009/I                                  SRMux                          0              6246   3639  RISE       1
I__1009/O                                  SRMux                        463              6709   3639  RISE       1
uart_tx.counter_0_LC_6_9_0/sr              LogicCell40_SEQ_MODE_1000      0              6709   3639  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_0_LC_6_9_0/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.state_0_LC_5_9_6/lcout
Path End         : uart_tx.counter_5_LC_6_9_5/in3
Capture Clock    : uart_tx.counter_5_LC_6_9_5/clk
Setup Constraint : 8170p
Path slack       : 3696p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -274
------------------------------------------   ----- 
End-of-path required time (ps)               10278

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           3661
-----------------------------------------   ---- 
End-of-path arrival time (ps)               6582
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__928/I                                            ClkMux                         0              2073  RISE       1
I__928/O                                            ClkMux                       309              2381  RISE       1
uart_tx.state_0_LC_5_9_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.state_0_LC_5_9_6/lcout             LogicCell40_SEQ_MODE_1000    540              2921   2994  RISE      10
I__656/I                                   LocalMux                       0              2921   2994  RISE       1
I__656/O                                   LocalMux                     330              3251   2994  RISE       1
I__660/I                                   InMux                          0              3251   2994  RISE       1
I__660/O                                   InMux                        259              3510   2994  RISE       1
uart_tx.counter_RNI1V9O_4_LC_5_9_3/in0     LogicCell40_SEQ_MODE_0000      0              3510   2994  RISE       1
uart_tx.counter_RNI1V9O_4_LC_5_9_3/lcout   LogicCell40_SEQ_MODE_0000    449              3959   2994  RISE       1
I__534/I                                   LocalMux                       0              3959   2994  RISE       1
I__534/O                                   LocalMux                     330              4289   2994  RISE       1
I__535/I                                   InMux                          0              4289   2994  RISE       1
I__535/O                                   InMux                        259              4548   2994  RISE       1
uart_tx.counter_RNI9DPM1_1_LC_5_9_1/in0    LogicCell40_SEQ_MODE_0000      0              4548   2994  RISE       1
uart_tx.counter_RNI9DPM1_1_LC_5_9_1/lcout  LogicCell40_SEQ_MODE_0000    449              4997   2994  RISE       2
I__846/I                                   LocalMux                       0              4997   2994  RISE       1
I__846/O                                   LocalMux                     330              5327   2994  RISE       1
I__848/I                                   InMux                          0              5327   2994  RISE       1
I__848/O                                   InMux                        259              5586   2994  RISE       1
I__850/I                                   CascadeMux                     0              5586   2994  RISE       1
I__850/O                                   CascadeMux                     0              5586   2994  RISE       1
uart_tx.counter_0_LC_6_9_0/in2             LogicCell40_SEQ_MODE_1000      0              5586   2994  RISE       1
uart_tx.counter_0_LC_6_9_0/carryout        LogicCell40_SEQ_MODE_1000    231              5818   2994  RISE       2
uart_tx.counter_1_LC_6_9_1/carryin         LogicCell40_SEQ_MODE_1000      0              5818   2994  RISE       1
uart_tx.counter_1_LC_6_9_1/carryout        LogicCell40_SEQ_MODE_1000    126              5944   2994  RISE       2
uart_tx.counter_2_LC_6_9_2/carryin         LogicCell40_SEQ_MODE_1000      0              5944   2994  RISE       1
uart_tx.counter_2_LC_6_9_2/carryout        LogicCell40_SEQ_MODE_1000    126              6070   2994  RISE       2
uart_tx.counter_3_LC_6_9_3/carryin         LogicCell40_SEQ_MODE_1000      0              6070   2994  RISE       1
uart_tx.counter_3_LC_6_9_3/carryout        LogicCell40_SEQ_MODE_1000    126              6197   2994  RISE       2
uart_tx.counter_4_LC_6_9_4/carryin         LogicCell40_SEQ_MODE_1000      0              6197   2994  RISE       1
uart_tx.counter_4_LC_6_9_4/carryout        LogicCell40_SEQ_MODE_1000    126              6323   2994  RISE       2
I__799/I                                   InMux                          0              6323   3695  RISE       1
I__799/O                                   InMux                        259              6582   3695  RISE       1
uart_tx.counter_5_LC_6_9_5/in3             LogicCell40_SEQ_MODE_1000      0              6582   3695  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_5_LC_6_9_5/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.state_0_LC_5_9_6/lcout
Path End         : uart_tx.counter_4_LC_6_9_4/in3
Capture Clock    : uart_tx.counter_4_LC_6_9_4/clk
Setup Constraint : 8170p
Path slack       : 3822p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -274
------------------------------------------   ----- 
End-of-path required time (ps)               10278

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           3535
-----------------------------------------   ---- 
End-of-path arrival time (ps)               6456
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__928/I                                            ClkMux                         0              2073  RISE       1
I__928/O                                            ClkMux                       309              2381  RISE       1
uart_tx.state_0_LC_5_9_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.state_0_LC_5_9_6/lcout             LogicCell40_SEQ_MODE_1000    540              2921   2994  RISE      10
I__656/I                                   LocalMux                       0              2921   2994  RISE       1
I__656/O                                   LocalMux                     330              3251   2994  RISE       1
I__660/I                                   InMux                          0              3251   2994  RISE       1
I__660/O                                   InMux                        259              3510   2994  RISE       1
uart_tx.counter_RNI1V9O_4_LC_5_9_3/in0     LogicCell40_SEQ_MODE_0000      0              3510   2994  RISE       1
uart_tx.counter_RNI1V9O_4_LC_5_9_3/lcout   LogicCell40_SEQ_MODE_0000    449              3959   2994  RISE       1
I__534/I                                   LocalMux                       0              3959   2994  RISE       1
I__534/O                                   LocalMux                     330              4289   2994  RISE       1
I__535/I                                   InMux                          0              4289   2994  RISE       1
I__535/O                                   InMux                        259              4548   2994  RISE       1
uart_tx.counter_RNI9DPM1_1_LC_5_9_1/in0    LogicCell40_SEQ_MODE_0000      0              4548   2994  RISE       1
uart_tx.counter_RNI9DPM1_1_LC_5_9_1/lcout  LogicCell40_SEQ_MODE_0000    449              4997   2994  RISE       2
I__846/I                                   LocalMux                       0              4997   2994  RISE       1
I__846/O                                   LocalMux                     330              5327   2994  RISE       1
I__848/I                                   InMux                          0              5327   2994  RISE       1
I__848/O                                   InMux                        259              5586   2994  RISE       1
I__850/I                                   CascadeMux                     0              5586   2994  RISE       1
I__850/O                                   CascadeMux                     0              5586   2994  RISE       1
uart_tx.counter_0_LC_6_9_0/in2             LogicCell40_SEQ_MODE_1000      0              5586   2994  RISE       1
uart_tx.counter_0_LC_6_9_0/carryout        LogicCell40_SEQ_MODE_1000    231              5818   2994  RISE       2
uart_tx.counter_1_LC_6_9_1/carryin         LogicCell40_SEQ_MODE_1000      0              5818   2994  RISE       1
uart_tx.counter_1_LC_6_9_1/carryout        LogicCell40_SEQ_MODE_1000    126              5944   2994  RISE       2
uart_tx.counter_2_LC_6_9_2/carryin         LogicCell40_SEQ_MODE_1000      0              5944   2994  RISE       1
uart_tx.counter_2_LC_6_9_2/carryout        LogicCell40_SEQ_MODE_1000    126              6070   2994  RISE       2
uart_tx.counter_3_LC_6_9_3/carryin         LogicCell40_SEQ_MODE_1000      0              6070   2994  RISE       1
uart_tx.counter_3_LC_6_9_3/carryout        LogicCell40_SEQ_MODE_1000    126              6197   2994  RISE       2
I__806/I                                   InMux                          0              6197   3822  RISE       1
I__806/O                                   InMux                        259              6456   3822  RISE       1
uart_tx.counter_4_LC_6_9_4/in3             LogicCell40_SEQ_MODE_1000      0              6456   3822  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_4_LC_6_9_4/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.state_0_LC_5_9_6/lcout
Path End         : uart_tx.counter_3_LC_6_9_3/in3
Capture Clock    : uart_tx.counter_3_LC_6_9_3/clk
Setup Constraint : 8170p
Path slack       : 3948p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -274
------------------------------------------   ----- 
End-of-path required time (ps)               10278

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           3409
-----------------------------------------   ---- 
End-of-path arrival time (ps)               6330
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__928/I                                            ClkMux                         0              2073  RISE       1
I__928/O                                            ClkMux                       309              2381  RISE       1
uart_tx.state_0_LC_5_9_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.state_0_LC_5_9_6/lcout             LogicCell40_SEQ_MODE_1000    540              2921   2994  RISE      10
I__656/I                                   LocalMux                       0              2921   2994  RISE       1
I__656/O                                   LocalMux                     330              3251   2994  RISE       1
I__660/I                                   InMux                          0              3251   2994  RISE       1
I__660/O                                   InMux                        259              3510   2994  RISE       1
uart_tx.counter_RNI1V9O_4_LC_5_9_3/in0     LogicCell40_SEQ_MODE_0000      0              3510   2994  RISE       1
uart_tx.counter_RNI1V9O_4_LC_5_9_3/lcout   LogicCell40_SEQ_MODE_0000    449              3959   2994  RISE       1
I__534/I                                   LocalMux                       0              3959   2994  RISE       1
I__534/O                                   LocalMux                     330              4289   2994  RISE       1
I__535/I                                   InMux                          0              4289   2994  RISE       1
I__535/O                                   InMux                        259              4548   2994  RISE       1
uart_tx.counter_RNI9DPM1_1_LC_5_9_1/in0    LogicCell40_SEQ_MODE_0000      0              4548   2994  RISE       1
uart_tx.counter_RNI9DPM1_1_LC_5_9_1/lcout  LogicCell40_SEQ_MODE_0000    449              4997   2994  RISE       2
I__846/I                                   LocalMux                       0              4997   2994  RISE       1
I__846/O                                   LocalMux                     330              5327   2994  RISE       1
I__848/I                                   InMux                          0              5327   2994  RISE       1
I__848/O                                   InMux                        259              5586   2994  RISE       1
I__850/I                                   CascadeMux                     0              5586   2994  RISE       1
I__850/O                                   CascadeMux                     0              5586   2994  RISE       1
uart_tx.counter_0_LC_6_9_0/in2             LogicCell40_SEQ_MODE_1000      0              5586   2994  RISE       1
uart_tx.counter_0_LC_6_9_0/carryout        LogicCell40_SEQ_MODE_1000    231              5818   2994  RISE       2
uart_tx.counter_1_LC_6_9_1/carryin         LogicCell40_SEQ_MODE_1000      0              5818   2994  RISE       1
uart_tx.counter_1_LC_6_9_1/carryout        LogicCell40_SEQ_MODE_1000    126              5944   2994  RISE       2
uart_tx.counter_2_LC_6_9_2/carryin         LogicCell40_SEQ_MODE_1000      0              5944   2994  RISE       1
uart_tx.counter_2_LC_6_9_2/carryout        LogicCell40_SEQ_MODE_1000    126              6070   2994  RISE       2
I__814/I                                   InMux                          0              6070   3948  RISE       1
I__814/O                                   InMux                        259              6330   3948  RISE       1
uart_tx.counter_3_LC_6_9_3/in3             LogicCell40_SEQ_MODE_1000      0              6330   3948  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_3_LC_6_9_3/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.counter_5_LC_6_9_5/lcout
Path End         : uart_tx.counter_9_LC_6_10_1/sr
Capture Clock    : uart_tx.counter_9_LC_6_10_1/clk
Setup Constraint : 8170p
Path slack       : 3990p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -203
------------------------------------------   ----- 
End-of-path required time (ps)               10348

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           3437
-----------------------------------------   ---- 
End-of-path arrival time (ps)               6358
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_5_LC_6_9_5/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.counter_5_LC_6_9_5/lcout           LogicCell40_SEQ_MODE_1000    540              2921   3639  RISE       3
I__800/I                                   LocalMux                       0              2921   3639  RISE       1
I__800/O                                   LocalMux                     330              3251   3639  RISE       1
I__803/I                                   InMux                          0              3251   3639  RISE       1
I__803/O                                   InMux                        259              3510   3639  RISE       1
uart_tx.counter_RNI5L34_9_LC_5_10_0/in0    LogicCell40_SEQ_MODE_0000      0              3510   3639  RISE       1
uart_tx.counter_RNI5L34_9_LC_5_10_0/lcout  LogicCell40_SEQ_MODE_0000    449              3959   3639  RISE       4
I__991/I                                   Odrv4                          0              3959   3639  RISE       1
I__991/O                                   Odrv4                        351              4310   3639  RISE       1
I__995/I                                   LocalMux                       0              4310   3639  RISE       1
I__995/O                                   LocalMux                     330              4640   3639  RISE       1
I__998/I                                   InMux                          0              4640   3639  RISE       1
I__998/O                                   InMux                        259              4899   3639  RISE       1
uart_tx.state_RNICAH01_0_LC_5_10_6/in3     LogicCell40_SEQ_MODE_0000      0              4899   3639  RISE       1
uart_tx.state_RNICAH01_0_LC_5_10_6/lcout   LogicCell40_SEQ_MODE_0000    316              5215   3639  RISE      10
I__1004/I                                  Odrv4                          0              5215   3639  RISE       1
I__1004/O                                  Odrv4                        351              5565   3639  RISE       1
I__1005/I                                  LocalMux                       0              5565   3990  RISE       1
I__1005/O                                  LocalMux                     330              5895   3990  RISE       1
I__1007/I                                  SRMux                          0              5895   3990  RISE       1
I__1007/O                                  SRMux                        463              6358   3990  RISE       1
uart_tx.counter_9_LC_6_10_1/sr             LogicCell40_SEQ_MODE_1000      0              6358   3990  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__938/I                                            ClkMux                         0              2073  RISE       1
I__938/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_9_LC_6_10_1/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.counter_5_LC_6_9_5/lcout
Path End         : uart_tx.counter_8_LC_6_10_0/sr
Capture Clock    : uart_tx.counter_8_LC_6_10_0/clk
Setup Constraint : 8170p
Path slack       : 3990p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -203
------------------------------------------   ----- 
End-of-path required time (ps)               10348

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           3437
-----------------------------------------   ---- 
End-of-path arrival time (ps)               6358
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_5_LC_6_9_5/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.counter_5_LC_6_9_5/lcout           LogicCell40_SEQ_MODE_1000    540              2921   3639  RISE       3
I__800/I                                   LocalMux                       0              2921   3639  RISE       1
I__800/O                                   LocalMux                     330              3251   3639  RISE       1
I__803/I                                   InMux                          0              3251   3639  RISE       1
I__803/O                                   InMux                        259              3510   3639  RISE       1
uart_tx.counter_RNI5L34_9_LC_5_10_0/in0    LogicCell40_SEQ_MODE_0000      0              3510   3639  RISE       1
uart_tx.counter_RNI5L34_9_LC_5_10_0/lcout  LogicCell40_SEQ_MODE_0000    449              3959   3639  RISE       4
I__991/I                                   Odrv4                          0              3959   3639  RISE       1
I__991/O                                   Odrv4                        351              4310   3639  RISE       1
I__995/I                                   LocalMux                       0              4310   3639  RISE       1
I__995/O                                   LocalMux                     330              4640   3639  RISE       1
I__998/I                                   InMux                          0              4640   3639  RISE       1
I__998/O                                   InMux                        259              4899   3639  RISE       1
uart_tx.state_RNICAH01_0_LC_5_10_6/in3     LogicCell40_SEQ_MODE_0000      0              4899   3639  RISE       1
uart_tx.state_RNICAH01_0_LC_5_10_6/lcout   LogicCell40_SEQ_MODE_0000    316              5215   3639  RISE      10
I__1004/I                                  Odrv4                          0              5215   3639  RISE       1
I__1004/O                                  Odrv4                        351              5565   3639  RISE       1
I__1005/I                                  LocalMux                       0              5565   3990  RISE       1
I__1005/O                                  LocalMux                     330              5895   3990  RISE       1
I__1007/I                                  SRMux                          0              5895   3990  RISE       1
I__1007/O                                  SRMux                        463              6358   3990  RISE       1
uart_tx.counter_8_LC_6_10_0/sr             LogicCell40_SEQ_MODE_1000      0              6358   3990  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__938/I                                            ClkMux                         0              2073  RISE       1
I__938/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_8_LC_6_10_0/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.state_0_LC_5_9_6/lcout
Path End         : uart_tx.counter_2_LC_6_9_2/in3
Capture Clock    : uart_tx.counter_2_LC_6_9_2/clk
Setup Constraint : 8170p
Path slack       : 4074p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -274
------------------------------------------   ----- 
End-of-path required time (ps)               10278

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           3283
-----------------------------------------   ---- 
End-of-path arrival time (ps)               6204
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__928/I                                            ClkMux                         0              2073  RISE       1
I__928/O                                            ClkMux                       309              2381  RISE       1
uart_tx.state_0_LC_5_9_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.state_0_LC_5_9_6/lcout             LogicCell40_SEQ_MODE_1000    540              2921   2994  RISE      10
I__656/I                                   LocalMux                       0              2921   2994  RISE       1
I__656/O                                   LocalMux                     330              3251   2994  RISE       1
I__660/I                                   InMux                          0              3251   2994  RISE       1
I__660/O                                   InMux                        259              3510   2994  RISE       1
uart_tx.counter_RNI1V9O_4_LC_5_9_3/in0     LogicCell40_SEQ_MODE_0000      0              3510   2994  RISE       1
uart_tx.counter_RNI1V9O_4_LC_5_9_3/lcout   LogicCell40_SEQ_MODE_0000    449              3959   2994  RISE       1
I__534/I                                   LocalMux                       0              3959   2994  RISE       1
I__534/O                                   LocalMux                     330              4289   2994  RISE       1
I__535/I                                   InMux                          0              4289   2994  RISE       1
I__535/O                                   InMux                        259              4548   2994  RISE       1
uart_tx.counter_RNI9DPM1_1_LC_5_9_1/in0    LogicCell40_SEQ_MODE_0000      0              4548   2994  RISE       1
uart_tx.counter_RNI9DPM1_1_LC_5_9_1/lcout  LogicCell40_SEQ_MODE_0000    449              4997   2994  RISE       2
I__846/I                                   LocalMux                       0              4997   2994  RISE       1
I__846/O                                   LocalMux                     330              5327   2994  RISE       1
I__848/I                                   InMux                          0              5327   2994  RISE       1
I__848/O                                   InMux                        259              5586   2994  RISE       1
I__850/I                                   CascadeMux                     0              5586   2994  RISE       1
I__850/O                                   CascadeMux                     0              5586   2994  RISE       1
uart_tx.counter_0_LC_6_9_0/in2             LogicCell40_SEQ_MODE_1000      0              5586   2994  RISE       1
uart_tx.counter_0_LC_6_9_0/carryout        LogicCell40_SEQ_MODE_1000    231              5818   2994  RISE       2
uart_tx.counter_1_LC_6_9_1/carryin         LogicCell40_SEQ_MODE_1000      0              5818   2994  RISE       1
uart_tx.counter_1_LC_6_9_1/carryout        LogicCell40_SEQ_MODE_1000    126              5944   2994  RISE       2
I__822/I                                   InMux                          0              5944   4074  RISE       1
I__822/O                                   InMux                        259              6204   4074  RISE       1
uart_tx.counter_2_LC_6_9_2/in3             LogicCell40_SEQ_MODE_1000      0              6204   4074  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_2_LC_6_9_2/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.state_0_LC_5_9_6/lcout
Path End         : uart_tx.counter_1_LC_6_9_1/in3
Capture Clock    : uart_tx.counter_1_LC_6_9_1/clk
Setup Constraint : 8170p
Path slack       : 4201p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -274
------------------------------------------   ----- 
End-of-path required time (ps)               10278

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           3156
-----------------------------------------   ---- 
End-of-path arrival time (ps)               6077
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__928/I                                            ClkMux                         0              2073  RISE       1
I__928/O                                            ClkMux                       309              2381  RISE       1
uart_tx.state_0_LC_5_9_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.state_0_LC_5_9_6/lcout             LogicCell40_SEQ_MODE_1000    540              2921   2994  RISE      10
I__656/I                                   LocalMux                       0              2921   2994  RISE       1
I__656/O                                   LocalMux                     330              3251   2994  RISE       1
I__660/I                                   InMux                          0              3251   2994  RISE       1
I__660/O                                   InMux                        259              3510   2994  RISE       1
uart_tx.counter_RNI1V9O_4_LC_5_9_3/in0     LogicCell40_SEQ_MODE_0000      0              3510   2994  RISE       1
uart_tx.counter_RNI1V9O_4_LC_5_9_3/lcout   LogicCell40_SEQ_MODE_0000    449              3959   2994  RISE       1
I__534/I                                   LocalMux                       0              3959   2994  RISE       1
I__534/O                                   LocalMux                     330              4289   2994  RISE       1
I__535/I                                   InMux                          0              4289   2994  RISE       1
I__535/O                                   InMux                        259              4548   2994  RISE       1
uart_tx.counter_RNI9DPM1_1_LC_5_9_1/in0    LogicCell40_SEQ_MODE_0000      0              4548   2994  RISE       1
uart_tx.counter_RNI9DPM1_1_LC_5_9_1/lcout  LogicCell40_SEQ_MODE_0000    449              4997   2994  RISE       2
I__846/I                                   LocalMux                       0              4997   2994  RISE       1
I__846/O                                   LocalMux                     330              5327   2994  RISE       1
I__848/I                                   InMux                          0              5327   2994  RISE       1
I__848/O                                   InMux                        259              5586   2994  RISE       1
I__850/I                                   CascadeMux                     0              5586   2994  RISE       1
I__850/O                                   CascadeMux                     0              5586   2994  RISE       1
uart_tx.counter_0_LC_6_9_0/in2             LogicCell40_SEQ_MODE_1000      0              5586   2994  RISE       1
uart_tx.counter_0_LC_6_9_0/carryout        LogicCell40_SEQ_MODE_1000    231              5818   2994  RISE       2
I__831/I                                   InMux                          0              5818   4200  RISE       1
I__831/O                                   InMux                        259              6077   4200  RISE       1
uart_tx.counter_1_LC_6_9_1/in3             LogicCell40_SEQ_MODE_1000      0              6077   4200  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_1_LC_6_9_1/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_3_LC_1_11_4/lcout
Path End         : uart_rx.timer_8_LC_2_13_0/in3
Capture Clock    : uart_rx.timer_8_LC_2_13_0/clk
Setup Constraint : 8170p
Path slack       : 4208p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -274
------------------------------------------   ----- 
End-of-path required time (ps)               10278

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           3149
-----------------------------------------   ---- 
End-of-path arrival time (ps)               6070
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__923/I                                            ClkMux                         0              2073  RISE       1
I__923/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_3_LC_1_11_4/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_3_LC_1_11_4/lcout          LogicCell40_SEQ_MODE_1000    540              2921   4207  RISE       4
I__177/I                                 LocalMux                       0              2921   4207  RISE       1
I__177/O                                 LocalMux                     330              3251   4207  RISE       1
I__179/I                                 InMux                          0              3251   4207  RISE       1
I__179/O                                 InMux                        259              3510   4207  RISE       1
uart_rx.state_RNISTIG_1_LC_1_12_6/in1    LogicCell40_SEQ_MODE_0000      0              3510   4207  RISE       1
uart_rx.state_RNISTIG_1_LC_1_12_6/lcout  LogicCell40_SEQ_MODE_0000    400              3910   4207  RISE       2
I__425/I                                 LocalMux                       0              3910   4207  RISE       1
I__425/O                                 LocalMux                     330              4240   4207  RISE       1
I__427/I                                 InMux                          0              4240   4207  RISE       1
I__427/O                                 InMux                        259              4499   4207  RISE       1
I__429/I                                 CascadeMux                     0              4499   4207  RISE       1
I__429/O                                 CascadeMux                     0              4499   4207  RISE       1
uart_rx.timer_0_LC_2_12_0/in2            LogicCell40_SEQ_MODE_1000      0              4499   4207  RISE       1
uart_rx.timer_0_LC_2_12_0/carryout       LogicCell40_SEQ_MODE_1000    231              4731   4207  RISE       2
uart_rx.timer_1_LC_2_12_1/carryin        LogicCell40_SEQ_MODE_1000      0              4731   4207  RISE       1
uart_rx.timer_1_LC_2_12_1/carryout       LogicCell40_SEQ_MODE_1000    126              4857   4207  RISE       2
uart_rx.timer_2_LC_2_12_2/carryin        LogicCell40_SEQ_MODE_1000      0              4857   4207  RISE       1
uart_rx.timer_2_LC_2_12_2/carryout       LogicCell40_SEQ_MODE_1000    126              4983   4207  RISE       2
uart_rx.timer_3_LC_2_12_3/carryin        LogicCell40_SEQ_MODE_1000      0              4983   4207  RISE       1
uart_rx.timer_3_LC_2_12_3/carryout       LogicCell40_SEQ_MODE_1000    126              5110   4207  RISE       2
uart_rx.timer_4_LC_2_12_4/carryin        LogicCell40_SEQ_MODE_1000      0              5110   4207  RISE       1
uart_rx.timer_4_LC_2_12_4/carryout       LogicCell40_SEQ_MODE_1000    126              5236   4207  RISE       2
uart_rx.timer_5_LC_2_12_5/carryin        LogicCell40_SEQ_MODE_1000      0              5236   4207  RISE       1
uart_rx.timer_5_LC_2_12_5/carryout       LogicCell40_SEQ_MODE_1000    126              5362   4207  RISE       2
uart_rx.timer_6_LC_2_12_6/carryin        LogicCell40_SEQ_MODE_1000      0              5362   4207  RISE       1
uart_rx.timer_6_LC_2_12_6/carryout       LogicCell40_SEQ_MODE_1000    126              5488   4207  RISE       2
uart_rx.timer_7_LC_2_12_7/carryin        LogicCell40_SEQ_MODE_1000      0              5488   4207  RISE       1
uart_rx.timer_7_LC_2_12_7/carryout       LogicCell40_SEQ_MODE_1000    126              5615   4207  RISE       1
IN_MUX_bfv_2_13_0_/carryinitin           ICE_CARRY_IN_MUX               0              5615   4207  RISE       1
IN_MUX_bfv_2_13_0_/carryinitout          ICE_CARRY_IN_MUX             196              5811   4207  RISE       1
I__486/I                                 InMux                          0              5811   4207  RISE       1
I__486/O                                 InMux                        259              6070   4207  RISE       1
uart_rx.timer_8_LC_2_13_0/in3            LogicCell40_SEQ_MODE_1000      0              6070   4207  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__930/I                                            ClkMux                         0              2073  RISE       1
I__930/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_8_LC_2_13_0/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.state_0_LC_5_9_6/lcout
Path End         : uart_tx.counter_0_LC_6_9_0/in3
Capture Clock    : uart_tx.counter_0_LC_6_9_0/clk
Setup Constraint : 8170p
Path slack       : 4341p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -274
------------------------------------------   ----- 
End-of-path required time (ps)               10278

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           3016
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5937
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__928/I                                            ClkMux                         0              2073  RISE       1
I__928/O                                            ClkMux                       309              2381  RISE       1
uart_tx.state_0_LC_5_9_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.state_0_LC_5_9_6/lcout             LogicCell40_SEQ_MODE_1000    540              2921   2994  RISE      10
I__656/I                                   LocalMux                       0              2921   2994  RISE       1
I__656/O                                   LocalMux                     330              3251   2994  RISE       1
I__660/I                                   InMux                          0              3251   2994  RISE       1
I__660/O                                   InMux                        259              3510   2994  RISE       1
uart_tx.counter_RNI1V9O_4_LC_5_9_3/in0     LogicCell40_SEQ_MODE_0000      0              3510   2994  RISE       1
uart_tx.counter_RNI1V9O_4_LC_5_9_3/lcout   LogicCell40_SEQ_MODE_0000    449              3959   2994  RISE       1
I__534/I                                   LocalMux                       0              3959   2994  RISE       1
I__534/O                                   LocalMux                     330              4289   2994  RISE       1
I__535/I                                   InMux                          0              4289   2994  RISE       1
I__535/O                                   InMux                        259              4548   2994  RISE       1
uart_tx.counter_RNI9DPM1_1_LC_5_9_1/in0    LogicCell40_SEQ_MODE_0000      0              4548   2994  RISE       1
uart_tx.counter_RNI9DPM1_1_LC_5_9_1/lcout  LogicCell40_SEQ_MODE_0000    449              4997   2994  RISE       2
I__847/I                                   Odrv4                          0              4997   4341  RISE       1
I__847/O                                   Odrv4                        351              5348   4341  RISE       1
I__849/I                                   LocalMux                       0              5348   4341  RISE       1
I__849/O                                   LocalMux                     330              5678   4341  RISE       1
I__851/I                                   InMux                          0              5678   4341  RISE       1
I__851/O                                   InMux                        259              5937   4341  RISE       1
uart_tx.counter_0_LC_6_9_0/in3             LogicCell40_SEQ_MODE_1000      0              5937   4341  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_0_LC_6_9_0/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_0_LC_1_12_2/lcout
Path End         : uart_rx.out_data_5_LC_5_14_4/ce
Capture Clock    : uart_rx.out_data_5_LC_5_14_4/clk
Setup Constraint : 8170p
Path slack       : 4453p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
------------------------------------------   ----- 
End-of-path required time (ps)               10551

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           3177
-----------------------------------------   ---- 
End-of-path arrival time (ps)               6098
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__924/I                                            ClkMux                         0              2073  RISE       1
I__924/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_0_LC_1_12_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_0_LC_1_12_2/lcout          LogicCell40_SEQ_MODE_1000    540              2921   4453  RISE       4
I__460/I                                 Odrv4                          0              2921   4453  RISE       1
I__460/O                                 Odrv4                        351              3272   4453  RISE       1
I__463/I                                 LocalMux                       0              3272   4453  RISE       1
I__463/O                                 LocalMux                     330              3602   4453  RISE       1
I__466/I                                 InMux                          0              3602   4453  RISE       1
I__466/O                                 InMux                        259              3861   4453  RISE       1
uart_rx.state_RNIIKQG_6_LC_2_14_0/in1    LogicCell40_SEQ_MODE_0000      0              3861   4453  RISE       1
uart_rx.state_RNIIKQG_6_LC_2_14_0/lcout  LogicCell40_SEQ_MODE_0000    400              4261   4453  RISE       8
I__728/I                                 Odrv4                          0              4261   4453  RISE       1
I__728/O                                 Odrv4                        351              4612   4453  RISE       1
I__729/I                                 Span4Mux_s2_v                  0              4612   4453  RISE       1
I__729/O                                 Span4Mux_s2_v                252              4864   4453  RISE       1
I__732/I                                 Span4Mux_h                     0              4864   4453  RISE       1
I__732/O                                 Span4Mux_h                   302              5166   4453  RISE       1
I__735/I                                 LocalMux                       0              5166   4453  RISE       1
I__735/O                                 LocalMux                     330              5495   4453  RISE       1
I__736/I                                 CEMux                          0              5495   4453  RISE       1
I__736/O                                 CEMux                        603              6098   4453  RISE       1
uart_rx.out_data_5_LC_5_14_4/ce          LogicCell40_SEQ_MODE_1000      0              6098   4453  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__947/I                                            ClkMux                         0              2073  RISE       1
I__947/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_5_LC_5_14_4/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.counter_2_LC_6_9_2/lcout
Path End         : uart_tx.index_3_LC_5_11_0/in0
Capture Clock    : uart_tx.index_3_LC_5_11_0/clk
Setup Constraint : 8170p
Path slack       : 4495p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -470
------------------------------------------   ----- 
End-of-path required time (ps)               10081

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2665
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5586
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_2_LC_6_9_2/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.counter_2_LC_6_9_2/lcout           LogicCell40_SEQ_MODE_1000    540              2921   3127  RISE       4
I__825/I                                   LocalMux                       0              2921   4495  RISE       1
I__825/O                                   LocalMux                     330              3251   4495  RISE       1
I__829/I                                   InMux                          0              3251   4495  RISE       1
I__829/O                                   InMux                        259              3510   4495  RISE       1
uart_tx.counter_RNI6M34_1_LC_5_10_3/in0    LogicCell40_SEQ_MODE_0000      0              3510   4495  RISE       1
uart_tx.counter_RNI6M34_1_LC_5_10_3/lcout  LogicCell40_SEQ_MODE_0000    449              3959   4495  RISE       1
I__1002/I                                  LocalMux                       0              3959   4495  RISE       1
I__1002/O                                  LocalMux                     330              4289   4495  RISE       1
I__1003/I                                  InMux                          0              4289   4495  RISE       1
I__1003/O                                  InMux                        259              4548   4495  RISE       1
uart_tx.state_RNIBCLB1_1_LC_6_11_6/in0     LogicCell40_SEQ_MODE_0000      0              4548   4495  RISE       1
uart_tx.state_RNIBCLB1_1_LC_6_11_6/lcout   LogicCell40_SEQ_MODE_0000    449              4997   4495  RISE       4
I__983/I                                   LocalMux                       0              4997   4495  RISE       1
I__983/O                                   LocalMux                     330              5327   4495  RISE       1
I__987/I                                   InMux                          0              5327   4495  RISE       1
I__987/O                                   InMux                        259              5586   4495  RISE       1
uart_tx.index_3_LC_5_11_0/in0              LogicCell40_SEQ_MODE_1000      0              5586   4495  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__937/I                                            ClkMux                         0              2073  RISE       1
I__937/O                                            ClkMux                       309              2381  RISE       1
uart_tx.index_3_LC_5_11_0/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_3_LC_1_11_4/lcout
Path End         : uart_rx.timer_7_LC_2_12_7/in3
Capture Clock    : uart_rx.timer_7_LC_2_12_7/clk
Setup Constraint : 8170p
Path slack       : 4530p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -274
------------------------------------------   ----- 
End-of-path required time (ps)               10278

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2827
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5748
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__923/I                                            ClkMux                         0              2073  RISE       1
I__923/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_3_LC_1_11_4/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_3_LC_1_11_4/lcout          LogicCell40_SEQ_MODE_1000    540              2921   4207  RISE       4
I__177/I                                 LocalMux                       0              2921   4207  RISE       1
I__177/O                                 LocalMux                     330              3251   4207  RISE       1
I__179/I                                 InMux                          0              3251   4207  RISE       1
I__179/O                                 InMux                        259              3510   4207  RISE       1
uart_rx.state_RNISTIG_1_LC_1_12_6/in1    LogicCell40_SEQ_MODE_0000      0              3510   4207  RISE       1
uart_rx.state_RNISTIG_1_LC_1_12_6/lcout  LogicCell40_SEQ_MODE_0000    400              3910   4207  RISE       2
I__425/I                                 LocalMux                       0              3910   4207  RISE       1
I__425/O                                 LocalMux                     330              4240   4207  RISE       1
I__427/I                                 InMux                          0              4240   4207  RISE       1
I__427/O                                 InMux                        259              4499   4207  RISE       1
I__429/I                                 CascadeMux                     0              4499   4207  RISE       1
I__429/O                                 CascadeMux                     0              4499   4207  RISE       1
uart_rx.timer_0_LC_2_12_0/in2            LogicCell40_SEQ_MODE_1000      0              4499   4207  RISE       1
uart_rx.timer_0_LC_2_12_0/carryout       LogicCell40_SEQ_MODE_1000    231              4731   4207  RISE       2
uart_rx.timer_1_LC_2_12_1/carryin        LogicCell40_SEQ_MODE_1000      0              4731   4207  RISE       1
uart_rx.timer_1_LC_2_12_1/carryout       LogicCell40_SEQ_MODE_1000    126              4857   4207  RISE       2
uart_rx.timer_2_LC_2_12_2/carryin        LogicCell40_SEQ_MODE_1000      0              4857   4207  RISE       1
uart_rx.timer_2_LC_2_12_2/carryout       LogicCell40_SEQ_MODE_1000    126              4983   4207  RISE       2
uart_rx.timer_3_LC_2_12_3/carryin        LogicCell40_SEQ_MODE_1000      0              4983   4207  RISE       1
uart_rx.timer_3_LC_2_12_3/carryout       LogicCell40_SEQ_MODE_1000    126              5110   4207  RISE       2
uart_rx.timer_4_LC_2_12_4/carryin        LogicCell40_SEQ_MODE_1000      0              5110   4207  RISE       1
uart_rx.timer_4_LC_2_12_4/carryout       LogicCell40_SEQ_MODE_1000    126              5236   4207  RISE       2
uart_rx.timer_5_LC_2_12_5/carryin        LogicCell40_SEQ_MODE_1000      0              5236   4207  RISE       1
uart_rx.timer_5_LC_2_12_5/carryout       LogicCell40_SEQ_MODE_1000    126              5362   4207  RISE       2
uart_rx.timer_6_LC_2_12_6/carryin        LogicCell40_SEQ_MODE_1000      0              5362   4207  RISE       1
uart_rx.timer_6_LC_2_12_6/carryout       LogicCell40_SEQ_MODE_1000    126              5488   4207  RISE       2
I__487/I                                 InMux                          0              5488   4530  RISE       1
I__487/O                                 InMux                        259              5748   4530  RISE       1
uart_rx.timer_7_LC_2_12_7/in3            LogicCell40_SEQ_MODE_1000      0              5748   4530  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__927/I                                            ClkMux                         0              2073  RISE       1
I__927/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_7_LC_2_12_7/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.timer_0_LC_2_12_0/lcout
Path End         : uart_rx.state_iso_0_LC_1_12_7/in0
Capture Clock    : uart_rx.state_iso_0_LC_1_12_7/clk
Setup Constraint : 8170p
Path slack       : 4544p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -470
------------------------------------------   ----- 
End-of-path required time (ps)               10081

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2616
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5537
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__927/I                                            ClkMux                         0              2073  RISE       1
I__927/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_0_LC_2_12_0/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.timer_0_LC_2_12_0/lcout           LogicCell40_SEQ_MODE_1000    540              2921   4544  RISE       3
I__420/I                                  LocalMux                       0              2921   4544  RISE       1
I__420/O                                  LocalMux                     330              3251   4544  RISE       1
I__422/I                                  InMux                          0              3251   4544  RISE       1
I__422/O                                  InMux                        259              3510   4544  RISE       1
uart_rx.timer_RNIOEPH_0_LC_1_13_0/in0     LogicCell40_SEQ_MODE_0000      0              3510   4544  RISE       1
uart_rx.timer_RNIOEPH_0_LC_1_13_0/lcout   LogicCell40_SEQ_MODE_0000    449              3959   4544  RISE       1
I__223/I                                  LocalMux                       0              3959   4544  RISE       1
I__223/O                                  LocalMux                     330              4289   4544  RISE       1
I__224/I                                  InMux                          0              4289   4544  RISE       1
I__224/O                                  InMux                        259              4548   4544  RISE       1
uart_rx.state_RNITIMT1_1_LC_1_13_2/in1    LogicCell40_SEQ_MODE_0000      0              4548   4544  RISE       1
uart_rx.state_RNITIMT1_1_LC_1_13_2/lcout  LogicCell40_SEQ_MODE_0000    400              4948   4544  RISE       3
I__215/I                                  LocalMux                       0              4948   4544  RISE       1
I__215/O                                  LocalMux                     330              5278   4544  RISE       1
I__218/I                                  InMux                          0              5278   4544  RISE       1
I__218/O                                  InMux                        259              5537   4544  RISE       1
uart_rx.state_iso_0_LC_1_12_7/in0         LogicCell40_SEQ_MODE_1000      0              5537   4544  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__924/I                                            ClkMux                         0              2073  RISE       1
I__924/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_iso_0_LC_1_12_7/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.state_0_LC_5_9_6/lcout
Path End         : uart_tx.out_data_LC_5_12_7/in3
Capture Clock    : uart_tx.out_data_LC_5_12_7/clk
Setup Constraint : 8170p
Path slack       : 4558p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -274
------------------------------------------   ----- 
End-of-path required time (ps)               10278

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2799
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5720
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__928/I                                            ClkMux                         0              2073  RISE       1
I__928/O                                            ClkMux                       309              2381  RISE       1
uart_tx.state_0_LC_5_9_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.state_0_LC_5_9_6/lcout          LogicCell40_SEQ_MODE_1000    540              2921   2994  RISE      10
I__657/I                                Odrv4                          0              2921   4558  RISE       1
I__657/O                                Odrv4                        351              3272   4558  RISE       1
I__664/I                                Span4Mux_h                     0              3272   4558  RISE       1
I__664/O                                Span4Mux_h                   302              3574   4558  RISE       1
I__669/I                                LocalMux                       0              3574   4558  RISE       1
I__669/O                                LocalMux                     330              3903   4558  RISE       1
I__671/I                                InMux                          0              3903   4558  RISE       1
I__671/O                                InMux                        259              4163   4558  RISE       1
uart_tx.out_data_RNO_1_LC_2_11_7/in3    LogicCell40_SEQ_MODE_0000      0              4163   4558  RISE       1
uart_tx.out_data_RNO_1_LC_2_11_7/lcout  LogicCell40_SEQ_MODE_0000    316              4478   4558  RISE       1
I__774/I                                Odrv4                          0              4478   4558  RISE       1
I__774/O                                Odrv4                        351              4829   4558  RISE       1
I__775/I                                Span4Mux_h                     0              4829   4558  RISE       1
I__775/O                                Span4Mux_h                   302              5131   4558  RISE       1
I__776/I                                LocalMux                       0              5131   4558  RISE       1
I__776/O                                LocalMux                     330              5460   4558  RISE       1
I__777/I                                InMux                          0              5460   4558  RISE       1
I__777/O                                InMux                        259              5720   4558  RISE       1
uart_tx.out_data_LC_5_12_7/in3          LogicCell40_SEQ_MODE_1001      0              5720   4558  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__941/I                                            ClkMux                         0              2073  RISE       1
I__941/O                                            ClkMux                       309              2381  RISE       1
uart_tx.out_data_LC_5_12_7/clk                      LogicCell40_SEQ_MODE_1001      0              2381  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.counter_2_LC_6_9_2/lcout
Path End         : uart_tx.index_0_LC_5_12_2/in1
Capture Clock    : uart_tx.index_0_LC_5_12_2/clk
Setup Constraint : 8170p
Path slack       : 4566p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -400
------------------------------------------   ----- 
End-of-path required time (ps)               10152

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2665
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5586
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_2_LC_6_9_2/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.counter_2_LC_6_9_2/lcout           LogicCell40_SEQ_MODE_1000    540              2921   3127  RISE       4
I__825/I                                   LocalMux                       0              2921   4495  RISE       1
I__825/O                                   LocalMux                     330              3251   4495  RISE       1
I__829/I                                   InMux                          0              3251   4495  RISE       1
I__829/O                                   InMux                        259              3510   4495  RISE       1
uart_tx.counter_RNI6M34_1_LC_5_10_3/in0    LogicCell40_SEQ_MODE_0000      0              3510   4495  RISE       1
uart_tx.counter_RNI6M34_1_LC_5_10_3/lcout  LogicCell40_SEQ_MODE_0000    449              3959   4495  RISE       1
I__1002/I                                  LocalMux                       0              3959   4495  RISE       1
I__1002/O                                  LocalMux                     330              4289   4495  RISE       1
I__1003/I                                  InMux                          0              4289   4495  RISE       1
I__1003/O                                  InMux                        259              4548   4495  RISE       1
uart_tx.state_RNIBCLB1_1_LC_6_11_6/in0     LogicCell40_SEQ_MODE_0000      0              4548   4495  RISE       1
uart_tx.state_RNIBCLB1_1_LC_6_11_6/lcout   LogicCell40_SEQ_MODE_0000    449              4997   4495  RISE       4
I__984/I                                   LocalMux                       0              4997   4565  RISE       1
I__984/O                                   LocalMux                     330              5327   4565  RISE       1
I__988/I                                   InMux                          0              5327   4565  RISE       1
I__988/O                                   InMux                        259              5586   4565  RISE       1
uart_tx.index_0_LC_5_12_2/in1              LogicCell40_SEQ_MODE_1000      0              5586   4565  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__941/I                                            ClkMux                         0              2073  RISE       1
I__941/O                                            ClkMux                       309              2381  RISE       1
uart_tx.index_0_LC_5_12_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.counter_2_LC_6_9_2/lcout
Path End         : uart_tx.index_1_LC_5_11_1/in1
Capture Clock    : uart_tx.index_1_LC_5_11_1/clk
Setup Constraint : 8170p
Path slack       : 4566p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -400
------------------------------------------   ----- 
End-of-path required time (ps)               10152

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2665
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5586
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_2_LC_6_9_2/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.counter_2_LC_6_9_2/lcout           LogicCell40_SEQ_MODE_1000    540              2921   3127  RISE       4
I__825/I                                   LocalMux                       0              2921   4495  RISE       1
I__825/O                                   LocalMux                     330              3251   4495  RISE       1
I__829/I                                   InMux                          0              3251   4495  RISE       1
I__829/O                                   InMux                        259              3510   4495  RISE       1
uart_tx.counter_RNI6M34_1_LC_5_10_3/in0    LogicCell40_SEQ_MODE_0000      0              3510   4495  RISE       1
uart_tx.counter_RNI6M34_1_LC_5_10_3/lcout  LogicCell40_SEQ_MODE_0000    449              3959   4495  RISE       1
I__1002/I                                  LocalMux                       0              3959   4495  RISE       1
I__1002/O                                  LocalMux                     330              4289   4495  RISE       1
I__1003/I                                  InMux                          0              4289   4495  RISE       1
I__1003/O                                  InMux                        259              4548   4495  RISE       1
uart_tx.state_RNIBCLB1_1_LC_6_11_6/in0     LogicCell40_SEQ_MODE_0000      0              4548   4495  RISE       1
uart_tx.state_RNIBCLB1_1_LC_6_11_6/lcout   LogicCell40_SEQ_MODE_0000    449              4997   4495  RISE       4
I__983/I                                   LocalMux                       0              4997   4495  RISE       1
I__983/O                                   LocalMux                     330              5327   4495  RISE       1
I__986/I                                   InMux                          0              5327   4565  RISE       1
I__986/O                                   InMux                        259              5586   4565  RISE       1
uart_tx.index_1_LC_5_11_1/in1              LogicCell40_SEQ_MODE_1000      0              5586   4565  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__937/I                                            ClkMux                         0              2073  RISE       1
I__937/O                                            ClkMux                       309              2381  RISE       1
uart_tx.index_1_LC_5_11_1/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.state_0_LC_5_9_6/lcout
Path End         : uart_tx.counter_0_LC_6_9_0/in2
Capture Clock    : uart_tx.counter_0_LC_6_9_0/clk
Setup Constraint : 8170p
Path slack       : 4594p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -372
------------------------------------------   ----- 
End-of-path required time (ps)               10180

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2665
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5586
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__928/I                                            ClkMux                         0              2073  RISE       1
I__928/O                                            ClkMux                       309              2381  RISE       1
uart_tx.state_0_LC_5_9_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.state_0_LC_5_9_6/lcout             LogicCell40_SEQ_MODE_1000    540              2921   2994  RISE      10
I__656/I                                   LocalMux                       0              2921   2994  RISE       1
I__656/O                                   LocalMux                     330              3251   2994  RISE       1
I__660/I                                   InMux                          0              3251   2994  RISE       1
I__660/O                                   InMux                        259              3510   2994  RISE       1
uart_tx.counter_RNI1V9O_4_LC_5_9_3/in0     LogicCell40_SEQ_MODE_0000      0              3510   2994  RISE       1
uart_tx.counter_RNI1V9O_4_LC_5_9_3/lcout   LogicCell40_SEQ_MODE_0000    449              3959   2994  RISE       1
I__534/I                                   LocalMux                       0              3959   2994  RISE       1
I__534/O                                   LocalMux                     330              4289   2994  RISE       1
I__535/I                                   InMux                          0              4289   2994  RISE       1
I__535/O                                   InMux                        259              4548   2994  RISE       1
uart_tx.counter_RNI9DPM1_1_LC_5_9_1/in0    LogicCell40_SEQ_MODE_0000      0              4548   2994  RISE       1
uart_tx.counter_RNI9DPM1_1_LC_5_9_1/lcout  LogicCell40_SEQ_MODE_0000    449              4997   2994  RISE       2
I__846/I                                   LocalMux                       0              4997   2994  RISE       1
I__846/O                                   LocalMux                     330              5327   2994  RISE       1
I__848/I                                   InMux                          0              5327   2994  RISE       1
I__848/O                                   InMux                        259              5586   2994  RISE       1
I__850/I                                   CascadeMux                     0              5586   2994  RISE       1
I__850/O                                   CascadeMux                     0              5586   2994  RISE       1
uart_tx.counter_0_LC_6_9_0/in2             LogicCell40_SEQ_MODE_1000      0              5586   4593  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_0_LC_6_9_0/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.state_1_LC_5_9_4/lcout
Path End         : uart_tx.r_data_7_LC_5_13_3/ce
Capture Clock    : uart_tx.r_data_7_LC_5_13_3/clk
Setup Constraint : 8170p
Path slack       : 4607p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
------------------------------------------   ----- 
End-of-path required time (ps)               10551

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           3023
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5944
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__928/I                                            ClkMux                         0              2073  RISE       1
I__928/O                                            ClkMux                       309              2381  RISE       1
uart_tx.state_1_LC_5_9_4/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.state_1_LC_5_9_4/lcout           LogicCell40_SEQ_MODE_1000    540              2921   3064  RISE      11
I__963/I                                 Odrv4                          0              2921   4593  RISE       1
I__963/O                                 Odrv4                        351              3272   4593  RISE       1
I__970/I                                 LocalMux                       0              3272   4607  RISE       1
I__970/O                                 LocalMux                     330              3602   4607  RISE       1
I__977/I                                 InMux                          0              3602   4607  RISE       1
I__977/O                                 InMux                        259              3861   4607  RISE       1
uart_tx.state_RNI562Q_0_LC_5_11_2/in0    LogicCell40_SEQ_MODE_0000      0              3861   4607  RISE       1
uart_tx.state_RNI562Q_0_LC_5_11_2/lcout  LogicCell40_SEQ_MODE_0000    449              4310   4607  RISE       9
I__744/I                                 Odrv4                          0              4310   4607  RISE       1
I__744/O                                 Odrv4                        351              4661   4607  RISE       1
I__747/I                                 Span4Mux_v                     0              4661   4607  RISE       1
I__747/O                                 Span4Mux_v                   351              5011   4607  RISE       1
I__749/I                                 LocalMux                       0              5011   4607  RISE       1
I__749/O                                 LocalMux                     330              5341   4607  RISE       1
I__750/I                                 CEMux                          0              5341   4607  RISE       1
I__750/O                                 CEMux                        603              5944   4607  RISE       1
uart_tx.r_data_7_LC_5_13_3/ce            LogicCell40_SEQ_MODE_1000      0              5944   4607  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__945/I                                            ClkMux                         0              2073  RISE       1
I__945/O                                            ClkMux                       309              2381  RISE       1
uart_tx.r_data_7_LC_5_13_3/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.state_1_LC_5_9_4/lcout
Path End         : uart_tx.r_data_6_LC_5_13_2/ce
Capture Clock    : uart_tx.r_data_6_LC_5_13_2/clk
Setup Constraint : 8170p
Path slack       : 4607p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
------------------------------------------   ----- 
End-of-path required time (ps)               10551

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           3023
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5944
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__928/I                                            ClkMux                         0              2073  RISE       1
I__928/O                                            ClkMux                       309              2381  RISE       1
uart_tx.state_1_LC_5_9_4/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.state_1_LC_5_9_4/lcout           LogicCell40_SEQ_MODE_1000    540              2921   3064  RISE      11
I__963/I                                 Odrv4                          0              2921   4593  RISE       1
I__963/O                                 Odrv4                        351              3272   4593  RISE       1
I__970/I                                 LocalMux                       0              3272   4607  RISE       1
I__970/O                                 LocalMux                     330              3602   4607  RISE       1
I__977/I                                 InMux                          0              3602   4607  RISE       1
I__977/O                                 InMux                        259              3861   4607  RISE       1
uart_tx.state_RNI562Q_0_LC_5_11_2/in0    LogicCell40_SEQ_MODE_0000      0              3861   4607  RISE       1
uart_tx.state_RNI562Q_0_LC_5_11_2/lcout  LogicCell40_SEQ_MODE_0000    449              4310   4607  RISE       9
I__744/I                                 Odrv4                          0              4310   4607  RISE       1
I__744/O                                 Odrv4                        351              4661   4607  RISE       1
I__747/I                                 Span4Mux_v                     0              4661   4607  RISE       1
I__747/O                                 Span4Mux_v                   351              5011   4607  RISE       1
I__749/I                                 LocalMux                       0              5011   4607  RISE       1
I__749/O                                 LocalMux                     330              5341   4607  RISE       1
I__750/I                                 CEMux                          0              5341   4607  RISE       1
I__750/O                                 CEMux                        603              5944   4607  RISE       1
uart_tx.r_data_6_LC_5_13_2/ce            LogicCell40_SEQ_MODE_1000      0              5944   4607  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__945/I                                            ClkMux                         0              2073  RISE       1
I__945/O                                            ClkMux                       309              2381  RISE       1
uart_tx.r_data_6_LC_5_13_2/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.state_1_LC_5_9_4/lcout
Path End         : uart_tx.r_data_3_LC_5_13_1/ce
Capture Clock    : uart_tx.r_data_3_LC_5_13_1/clk
Setup Constraint : 8170p
Path slack       : 4607p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
------------------------------------------   ----- 
End-of-path required time (ps)               10551

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           3023
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5944
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__928/I                                            ClkMux                         0              2073  RISE       1
I__928/O                                            ClkMux                       309              2381  RISE       1
uart_tx.state_1_LC_5_9_4/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.state_1_LC_5_9_4/lcout           LogicCell40_SEQ_MODE_1000    540              2921   3064  RISE      11
I__963/I                                 Odrv4                          0              2921   4593  RISE       1
I__963/O                                 Odrv4                        351              3272   4593  RISE       1
I__970/I                                 LocalMux                       0              3272   4607  RISE       1
I__970/O                                 LocalMux                     330              3602   4607  RISE       1
I__977/I                                 InMux                          0              3602   4607  RISE       1
I__977/O                                 InMux                        259              3861   4607  RISE       1
uart_tx.state_RNI562Q_0_LC_5_11_2/in0    LogicCell40_SEQ_MODE_0000      0              3861   4607  RISE       1
uart_tx.state_RNI562Q_0_LC_5_11_2/lcout  LogicCell40_SEQ_MODE_0000    449              4310   4607  RISE       9
I__744/I                                 Odrv4                          0              4310   4607  RISE       1
I__744/O                                 Odrv4                        351              4661   4607  RISE       1
I__747/I                                 Span4Mux_v                     0              4661   4607  RISE       1
I__747/O                                 Span4Mux_v                   351              5011   4607  RISE       1
I__749/I                                 LocalMux                       0              5011   4607  RISE       1
I__749/O                                 LocalMux                     330              5341   4607  RISE       1
I__750/I                                 CEMux                          0              5341   4607  RISE       1
I__750/O                                 CEMux                        603              5944   4607  RISE       1
uart_tx.r_data_3_LC_5_13_1/ce            LogicCell40_SEQ_MODE_1000      0              5944   4607  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__945/I                                            ClkMux                         0              2073  RISE       1
I__945/O                                            ClkMux                       309              2381  RISE       1
uart_tx.r_data_3_LC_5_13_1/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.state_1_LC_5_9_4/lcout
Path End         : uart_tx.r_data_2_LC_5_13_0/ce
Capture Clock    : uart_tx.r_data_2_LC_5_13_0/clk
Setup Constraint : 8170p
Path slack       : 4607p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
------------------------------------------   ----- 
End-of-path required time (ps)               10551

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           3023
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5944
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__928/I                                            ClkMux                         0              2073  RISE       1
I__928/O                                            ClkMux                       309              2381  RISE       1
uart_tx.state_1_LC_5_9_4/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.state_1_LC_5_9_4/lcout           LogicCell40_SEQ_MODE_1000    540              2921   3064  RISE      11
I__963/I                                 Odrv4                          0              2921   4593  RISE       1
I__963/O                                 Odrv4                        351              3272   4593  RISE       1
I__970/I                                 LocalMux                       0              3272   4607  RISE       1
I__970/O                                 LocalMux                     330              3602   4607  RISE       1
I__977/I                                 InMux                          0              3602   4607  RISE       1
I__977/O                                 InMux                        259              3861   4607  RISE       1
uart_tx.state_RNI562Q_0_LC_5_11_2/in0    LogicCell40_SEQ_MODE_0000      0              3861   4607  RISE       1
uart_tx.state_RNI562Q_0_LC_5_11_2/lcout  LogicCell40_SEQ_MODE_0000    449              4310   4607  RISE       9
I__744/I                                 Odrv4                          0              4310   4607  RISE       1
I__744/O                                 Odrv4                        351              4661   4607  RISE       1
I__747/I                                 Span4Mux_v                     0              4661   4607  RISE       1
I__747/O                                 Span4Mux_v                   351              5011   4607  RISE       1
I__749/I                                 LocalMux                       0              5011   4607  RISE       1
I__749/O                                 LocalMux                     330              5341   4607  RISE       1
I__750/I                                 CEMux                          0              5341   4607  RISE       1
I__750/O                                 CEMux                        603              5944   4607  RISE       1
uart_tx.r_data_2_LC_5_13_0/ce            LogicCell40_SEQ_MODE_1000      0              5944   4607  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__945/I                                            ClkMux                         0              2073  RISE       1
I__945/O                                            ClkMux                       309              2381  RISE       1
uart_tx.r_data_2_LC_5_13_0/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_3_LC_1_11_4/lcout
Path End         : uart_rx.timer_6_LC_2_12_6/in3
Capture Clock    : uart_rx.timer_6_LC_2_12_6/clk
Setup Constraint : 8170p
Path slack       : 4656p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -274
------------------------------------------   ----- 
End-of-path required time (ps)               10278

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2701
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5622
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__923/I                                            ClkMux                         0              2073  RISE       1
I__923/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_3_LC_1_11_4/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_3_LC_1_11_4/lcout          LogicCell40_SEQ_MODE_1000    540              2921   4207  RISE       4
I__177/I                                 LocalMux                       0              2921   4207  RISE       1
I__177/O                                 LocalMux                     330              3251   4207  RISE       1
I__179/I                                 InMux                          0              3251   4207  RISE       1
I__179/O                                 InMux                        259              3510   4207  RISE       1
uart_rx.state_RNISTIG_1_LC_1_12_6/in1    LogicCell40_SEQ_MODE_0000      0              3510   4207  RISE       1
uart_rx.state_RNISTIG_1_LC_1_12_6/lcout  LogicCell40_SEQ_MODE_0000    400              3910   4207  RISE       2
I__425/I                                 LocalMux                       0              3910   4207  RISE       1
I__425/O                                 LocalMux                     330              4240   4207  RISE       1
I__427/I                                 InMux                          0              4240   4207  RISE       1
I__427/O                                 InMux                        259              4499   4207  RISE       1
I__429/I                                 CascadeMux                     0              4499   4207  RISE       1
I__429/O                                 CascadeMux                     0              4499   4207  RISE       1
uart_rx.timer_0_LC_2_12_0/in2            LogicCell40_SEQ_MODE_1000      0              4499   4207  RISE       1
uart_rx.timer_0_LC_2_12_0/carryout       LogicCell40_SEQ_MODE_1000    231              4731   4207  RISE       2
uart_rx.timer_1_LC_2_12_1/carryin        LogicCell40_SEQ_MODE_1000      0              4731   4207  RISE       1
uart_rx.timer_1_LC_2_12_1/carryout       LogicCell40_SEQ_MODE_1000    126              4857   4207  RISE       2
uart_rx.timer_2_LC_2_12_2/carryin        LogicCell40_SEQ_MODE_1000      0              4857   4207  RISE       1
uart_rx.timer_2_LC_2_12_2/carryout       LogicCell40_SEQ_MODE_1000    126              4983   4207  RISE       2
uart_rx.timer_3_LC_2_12_3/carryin        LogicCell40_SEQ_MODE_1000      0              4983   4207  RISE       1
uart_rx.timer_3_LC_2_12_3/carryout       LogicCell40_SEQ_MODE_1000    126              5110   4207  RISE       2
uart_rx.timer_4_LC_2_12_4/carryin        LogicCell40_SEQ_MODE_1000      0              5110   4207  RISE       1
uart_rx.timer_4_LC_2_12_4/carryout       LogicCell40_SEQ_MODE_1000    126              5236   4207  RISE       2
uart_rx.timer_5_LC_2_12_5/carryin        LogicCell40_SEQ_MODE_1000      0              5236   4207  RISE       1
uart_rx.timer_5_LC_2_12_5/carryout       LogicCell40_SEQ_MODE_1000    126              5362   4207  RISE       2
I__372/I                                 InMux                          0              5362   4656  RISE       1
I__372/O                                 InMux                        259              5622   4656  RISE       1
uart_rx.timer_6_LC_2_12_6/in3            LogicCell40_SEQ_MODE_1000      0              5622   4656  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__927/I                                            ClkMux                         0              2073  RISE       1
I__927/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_6_LC_2_12_6/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.counter_2_LC_6_9_2/lcout
Path End         : uart_tx.index_2_LC_5_12_3/in3
Capture Clock    : uart_tx.index_2_LC_5_12_3/clk
Setup Constraint : 8170p
Path slack       : 4692p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -274
------------------------------------------   ----- 
End-of-path required time (ps)               10278

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2665
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5586
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_2_LC_6_9_2/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.counter_2_LC_6_9_2/lcout           LogicCell40_SEQ_MODE_1000    540              2921   3127  RISE       4
I__825/I                                   LocalMux                       0              2921   4495  RISE       1
I__825/O                                   LocalMux                     330              3251   4495  RISE       1
I__829/I                                   InMux                          0              3251   4495  RISE       1
I__829/O                                   InMux                        259              3510   4495  RISE       1
uart_tx.counter_RNI6M34_1_LC_5_10_3/in0    LogicCell40_SEQ_MODE_0000      0              3510   4495  RISE       1
uart_tx.counter_RNI6M34_1_LC_5_10_3/lcout  LogicCell40_SEQ_MODE_0000    449              3959   4495  RISE       1
I__1002/I                                  LocalMux                       0              3959   4495  RISE       1
I__1002/O                                  LocalMux                     330              4289   4495  RISE       1
I__1003/I                                  InMux                          0              4289   4495  RISE       1
I__1003/O                                  InMux                        259              4548   4495  RISE       1
uart_tx.state_RNIBCLB1_1_LC_6_11_6/in0     LogicCell40_SEQ_MODE_0000      0              4548   4495  RISE       1
uart_tx.state_RNIBCLB1_1_LC_6_11_6/lcout   LogicCell40_SEQ_MODE_0000    449              4997   4495  RISE       4
I__985/I                                   LocalMux                       0              4997   4691  RISE       1
I__985/O                                   LocalMux                     330              5327   4691  RISE       1
I__989/I                                   InMux                          0              5327   4691  RISE       1
I__989/O                                   InMux                        259              5586   4691  RISE       1
uart_tx.index_2_LC_5_12_3/in3              LogicCell40_SEQ_MODE_1000      0              5586   4691  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__941/I                                            ClkMux                         0              2073  RISE       1
I__941/O                                            ClkMux                       309              2381  RISE       1
uart_tx.index_2_LC_5_12_3/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.index_0_LC_5_12_2/lcout
Path End         : uart_tx.state_0_LC_5_9_6/in2
Capture Clock    : uart_tx.state_0_LC_5_9_6/clk
Setup Constraint : 8170p
Path slack       : 4713p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -372
------------------------------------------   ----- 
End-of-path required time (ps)               10180

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2546
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5467
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__941/I                                            ClkMux                         0              2073  RISE       1
I__941/O                                            ClkMux                       309              2381  RISE       1
uart_tx.index_0_LC_5_12_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.index_0_LC_5_12_2/lcout        LogicCell40_SEQ_MODE_1000    540              2921   4712  RISE       7
I__629/I                               LocalMux                       0              2921   4712  RISE       1
I__629/O                               LocalMux                     330              3251   4712  RISE       1
I__632/I                               InMux                          0              3251   4712  RISE       1
I__632/O                               InMux                        259              3510   4712  RISE       1
uart_tx.state_RNO_1_0_LC_4_12_6/in0    LogicCell40_SEQ_MODE_0000      0              3510   4712  RISE       1
uart_tx.state_RNO_1_0_LC_4_12_6/lcout  LogicCell40_SEQ_MODE_0000    449              3959   4712  RISE       1
I__625/I                               Odrv4                          0              3959   4712  RISE       1
I__625/O                               Odrv4                        351              4310   4712  RISE       1
I__626/I                               Span4Mux_h                     0              4310   4712  RISE       1
I__626/O                               Span4Mux_h                   302              4612   4712  RISE       1
I__627/I                               LocalMux                       0              4612   4712  RISE       1
I__627/O                               LocalMux                     330              4941   4712  RISE       1
I__628/I                               InMux                          0              4941   4712  RISE       1
I__628/O                               InMux                        259              5201   4712  RISE       1
uart_tx.state_RNO_0_0_LC_5_9_5/in3     LogicCell40_SEQ_MODE_0000      0              5201   4712  RISE       1
uart_tx.state_RNO_0_0_LC_5_9_5/ltout   LogicCell40_SEQ_MODE_0000    267              5467   4712  RISE       1
I__624/I                               CascadeMux                     0              5467   4712  RISE       1
I__624/O                               CascadeMux                     0              5467   4712  RISE       1
uart_tx.state_0_LC_5_9_6/in2           LogicCell40_SEQ_MODE_1000      0              5467   4712  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__928/I                                            ClkMux                         0              2073  RISE       1
I__928/O                                            ClkMux                       309              2381  RISE       1
uart_tx.state_0_LC_5_9_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.state_1_LC_5_9_4/lcout
Path End         : uart_tx.index_1_LC_5_11_1/sr
Capture Clock    : uart_tx.index_1_LC_5_11_1/clk
Setup Constraint : 8170p
Path slack       : 4726p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -203
------------------------------------------   ----- 
End-of-path required time (ps)               10348

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2701
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5622
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__928/I                                            ClkMux                         0              2073  RISE       1
I__928/O                                            ClkMux                       309              2381  RISE       1
uart_tx.state_1_LC_5_9_4/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.state_1_LC_5_9_4/lcout             LogicCell40_SEQ_MODE_1000    540              2921   3064  RISE      11
I__963/I                                   Odrv4                          0              2921   4593  RISE       1
I__963/O                                   Odrv4                        351              3272   4593  RISE       1
I__971/I                                   LocalMux                       0              3272   4593  RISE       1
I__971/O                                   LocalMux                     330              3602   4593  RISE       1
I__979/I                                   InMux                          0              3602   4726  RISE       1
I__979/O                                   InMux                        259              3861   4726  RISE       1
uart_tx.state_RNIT28M_0_0_LC_5_10_2/in3    LogicCell40_SEQ_MODE_0000      0              3861   4726  RISE       1
uart_tx.state_RNIT28M_0_0_LC_5_10_2/lcout  LogicCell40_SEQ_MODE_0000    316              4177   4726  RISE       6
I__954/I                                   Odrv4                          0              4177   4726  RISE       1
I__954/O                                   Odrv4                        351              4527   4726  RISE       1
I__957/I                                   Span4Mux_h                     0              4527   4726  RISE       1
I__957/O                                   Span4Mux_h                   302              4829   4726  RISE       1
I__959/I                                   LocalMux                       0              4829   4726  RISE       1
I__959/O                                   LocalMux                     330              5159   4726  RISE       1
I__961/I                                   SRMux                          0              5159   4726  RISE       1
I__961/O                                   SRMux                        463              5622   4726  RISE       1
uart_tx.index_1_LC_5_11_1/sr               LogicCell40_SEQ_MODE_1000      0              5622   4726  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__937/I                                            ClkMux                         0              2073  RISE       1
I__937/O                                            ClkMux                       309              2381  RISE       1
uart_tx.index_1_LC_5_11_1/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.state_1_LC_5_9_4/lcout
Path End         : uart_tx.index_3_LC_5_11_0/sr
Capture Clock    : uart_tx.index_3_LC_5_11_0/clk
Setup Constraint : 8170p
Path slack       : 4726p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -203
------------------------------------------   ----- 
End-of-path required time (ps)               10348

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2701
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5622
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__928/I                                            ClkMux                         0              2073  RISE       1
I__928/O                                            ClkMux                       309              2381  RISE       1
uart_tx.state_1_LC_5_9_4/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.state_1_LC_5_9_4/lcout             LogicCell40_SEQ_MODE_1000    540              2921   3064  RISE      11
I__963/I                                   Odrv4                          0              2921   4593  RISE       1
I__963/O                                   Odrv4                        351              3272   4593  RISE       1
I__971/I                                   LocalMux                       0              3272   4593  RISE       1
I__971/O                                   LocalMux                     330              3602   4593  RISE       1
I__979/I                                   InMux                          0              3602   4726  RISE       1
I__979/O                                   InMux                        259              3861   4726  RISE       1
uart_tx.state_RNIT28M_0_0_LC_5_10_2/in3    LogicCell40_SEQ_MODE_0000      0              3861   4726  RISE       1
uart_tx.state_RNIT28M_0_0_LC_5_10_2/lcout  LogicCell40_SEQ_MODE_0000    316              4177   4726  RISE       6
I__954/I                                   Odrv4                          0              4177   4726  RISE       1
I__954/O                                   Odrv4                        351              4527   4726  RISE       1
I__957/I                                   Span4Mux_h                     0              4527   4726  RISE       1
I__957/O                                   Span4Mux_h                   302              4829   4726  RISE       1
I__959/I                                   LocalMux                       0              4829   4726  RISE       1
I__959/O                                   LocalMux                     330              5159   4726  RISE       1
I__961/I                                   SRMux                          0              5159   4726  RISE       1
I__961/O                                   SRMux                        463              5622   4726  RISE       1
uart_tx.index_3_LC_5_11_0/sr               LogicCell40_SEQ_MODE_1000      0              5622   4726  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__937/I                                            ClkMux                         0              2073  RISE       1
I__937/O                                            ClkMux                       309              2381  RISE       1
uart_tx.index_3_LC_5_11_0/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.timer_0_LC_2_12_0/lcout
Path End         : uart_rx.state_1_LC_1_13_5/in3
Capture Clock    : uart_rx.state_1_LC_1_13_5/clk
Setup Constraint : 8170p
Path slack       : 4741p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -274
------------------------------------------   ----- 
End-of-path required time (ps)               10278

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2616
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5537
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__927/I                                            ClkMux                         0              2073  RISE       1
I__927/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_0_LC_2_12_0/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.timer_0_LC_2_12_0/lcout           LogicCell40_SEQ_MODE_1000    540              2921   4544  RISE       3
I__420/I                                  LocalMux                       0              2921   4544  RISE       1
I__420/O                                  LocalMux                     330              3251   4544  RISE       1
I__422/I                                  InMux                          0              3251   4544  RISE       1
I__422/O                                  InMux                        259              3510   4544  RISE       1
uart_rx.timer_RNIOEPH_0_LC_1_13_0/in0     LogicCell40_SEQ_MODE_0000      0              3510   4544  RISE       1
uart_rx.timer_RNIOEPH_0_LC_1_13_0/lcout   LogicCell40_SEQ_MODE_0000    449              3959   4544  RISE       1
I__223/I                                  LocalMux                       0              3959   4544  RISE       1
I__223/O                                  LocalMux                     330              4289   4544  RISE       1
I__224/I                                  InMux                          0              4289   4544  RISE       1
I__224/O                                  InMux                        259              4548   4544  RISE       1
uart_rx.state_RNITIMT1_1_LC_1_13_2/in1    LogicCell40_SEQ_MODE_0000      0              4548   4544  RISE       1
uart_rx.state_RNITIMT1_1_LC_1_13_2/lcout  LogicCell40_SEQ_MODE_0000    400              4948   4544  RISE       3
I__214/I                                  LocalMux                       0              4948   4740  RISE       1
I__214/O                                  LocalMux                     330              5278   4740  RISE       1
I__216/I                                  InMux                          0              5278   4740  RISE       1
I__216/O                                  InMux                        259              5537   4740  RISE       1
uart_rx.state_1_LC_1_13_5/in3             LogicCell40_SEQ_MODE_1000      0              5537   4740  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__926/I                                            ClkMux                         0              2073  RISE       1
I__926/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_1_LC_1_13_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.timer_0_LC_2_12_0/lcout
Path End         : uart_rx.state_0_LC_1_12_2/in3
Capture Clock    : uart_rx.state_0_LC_1_12_2/clk
Setup Constraint : 8170p
Path slack       : 4741p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -274
------------------------------------------   ----- 
End-of-path required time (ps)               10278

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2616
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5537
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__927/I                                            ClkMux                         0              2073  RISE       1
I__927/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_0_LC_2_12_0/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.timer_0_LC_2_12_0/lcout           LogicCell40_SEQ_MODE_1000    540              2921   4544  RISE       3
I__420/I                                  LocalMux                       0              2921   4544  RISE       1
I__420/O                                  LocalMux                     330              3251   4544  RISE       1
I__422/I                                  InMux                          0              3251   4544  RISE       1
I__422/O                                  InMux                        259              3510   4544  RISE       1
uart_rx.timer_RNIOEPH_0_LC_1_13_0/in0     LogicCell40_SEQ_MODE_0000      0              3510   4544  RISE       1
uart_rx.timer_RNIOEPH_0_LC_1_13_0/lcout   LogicCell40_SEQ_MODE_0000    449              3959   4544  RISE       1
I__223/I                                  LocalMux                       0              3959   4544  RISE       1
I__223/O                                  LocalMux                     330              4289   4544  RISE       1
I__224/I                                  InMux                          0              4289   4544  RISE       1
I__224/O                                  InMux                        259              4548   4544  RISE       1
uart_rx.state_RNITIMT1_1_LC_1_13_2/in1    LogicCell40_SEQ_MODE_0000      0              4548   4544  RISE       1
uart_rx.state_RNITIMT1_1_LC_1_13_2/lcout  LogicCell40_SEQ_MODE_0000    400              4948   4544  RISE       3
I__215/I                                  LocalMux                       0              4948   4544  RISE       1
I__215/O                                  LocalMux                     330              5278   4544  RISE       1
I__217/I                                  InMux                          0              5278   4740  RISE       1
I__217/O                                  InMux                        259              5537   4740  RISE       1
uart_rx.state_0_LC_1_12_2/in3             LogicCell40_SEQ_MODE_1000      0              5537   4740  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__924/I                                            ClkMux                         0              2073  RISE       1
I__924/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_0_LC_1_12_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_0_LC_1_12_2/lcout
Path End         : uart_rx.out_data_4_LC_2_15_6/ce
Capture Clock    : uart_rx.out_data_4_LC_2_15_6/clk
Setup Constraint : 8170p
Path slack       : 4754p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
------------------------------------------   ----- 
End-of-path required time (ps)               10551

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2876
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5797
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__924/I                                            ClkMux                         0              2073  RISE       1
I__924/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_0_LC_1_12_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_0_LC_1_12_2/lcout          LogicCell40_SEQ_MODE_1000    540              2921   4453  RISE       4
I__460/I                                 Odrv4                          0              2921   4453  RISE       1
I__460/O                                 Odrv4                        351              3272   4453  RISE       1
I__463/I                                 LocalMux                       0              3272   4453  RISE       1
I__463/O                                 LocalMux                     330              3602   4453  RISE       1
I__466/I                                 InMux                          0              3602   4453  RISE       1
I__466/O                                 InMux                        259              3861   4453  RISE       1
uart_rx.state_RNIIKQG_6_LC_2_14_0/in1    LogicCell40_SEQ_MODE_0000      0              3861   4453  RISE       1
uart_rx.state_RNIIKQG_6_LC_2_14_0/lcout  LogicCell40_SEQ_MODE_0000    400              4261   4453  RISE       8
I__728/I                                 Odrv4                          0              4261   4453  RISE       1
I__728/O                                 Odrv4                        351              4612   4453  RISE       1
I__729/I                                 Span4Mux_s2_v                  0              4612   4453  RISE       1
I__729/O                                 Span4Mux_s2_v                252              4864   4453  RISE       1
I__730/I                                 LocalMux                       0              4864   4754  RISE       1
I__730/O                                 LocalMux                     330              5194   4754  RISE       1
I__733/I                                 CEMux                          0              5194   4754  RISE       1
I__733/O                                 CEMux                        603              5797   4754  RISE       1
uart_rx.out_data_4_LC_2_15_6/ce          LogicCell40_SEQ_MODE_1000      0              5797   4754  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_4_LC_2_15_6/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_0_LC_1_12_2/lcout
Path End         : uart_rx.out_data_3_LC_2_15_4/ce
Capture Clock    : uart_rx.out_data_3_LC_2_15_4/clk
Setup Constraint : 8170p
Path slack       : 4754p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
------------------------------------------   ----- 
End-of-path required time (ps)               10551

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2876
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5797
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__924/I                                            ClkMux                         0              2073  RISE       1
I__924/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_0_LC_1_12_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_0_LC_1_12_2/lcout          LogicCell40_SEQ_MODE_1000    540              2921   4453  RISE       4
I__460/I                                 Odrv4                          0              2921   4453  RISE       1
I__460/O                                 Odrv4                        351              3272   4453  RISE       1
I__463/I                                 LocalMux                       0              3272   4453  RISE       1
I__463/O                                 LocalMux                     330              3602   4453  RISE       1
I__466/I                                 InMux                          0              3602   4453  RISE       1
I__466/O                                 InMux                        259              3861   4453  RISE       1
uart_rx.state_RNIIKQG_6_LC_2_14_0/in1    LogicCell40_SEQ_MODE_0000      0              3861   4453  RISE       1
uart_rx.state_RNIIKQG_6_LC_2_14_0/lcout  LogicCell40_SEQ_MODE_0000    400              4261   4453  RISE       8
I__728/I                                 Odrv4                          0              4261   4453  RISE       1
I__728/O                                 Odrv4                        351              4612   4453  RISE       1
I__729/I                                 Span4Mux_s2_v                  0              4612   4453  RISE       1
I__729/O                                 Span4Mux_s2_v                252              4864   4453  RISE       1
I__730/I                                 LocalMux                       0              4864   4754  RISE       1
I__730/O                                 LocalMux                     330              5194   4754  RISE       1
I__733/I                                 CEMux                          0              5194   4754  RISE       1
I__733/O                                 CEMux                        603              5797   4754  RISE       1
uart_rx.out_data_3_LC_2_15_4/ce          LogicCell40_SEQ_MODE_1000      0              5797   4754  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_3_LC_2_15_4/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_0_LC_1_12_2/lcout
Path End         : uart_rx.out_data_1_LC_2_15_2/ce
Capture Clock    : uart_rx.out_data_1_LC_2_15_2/clk
Setup Constraint : 8170p
Path slack       : 4754p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
------------------------------------------   ----- 
End-of-path required time (ps)               10551

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2876
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5797
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__924/I                                            ClkMux                         0              2073  RISE       1
I__924/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_0_LC_1_12_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_0_LC_1_12_2/lcout          LogicCell40_SEQ_MODE_1000    540              2921   4453  RISE       4
I__460/I                                 Odrv4                          0              2921   4453  RISE       1
I__460/O                                 Odrv4                        351              3272   4453  RISE       1
I__463/I                                 LocalMux                       0              3272   4453  RISE       1
I__463/O                                 LocalMux                     330              3602   4453  RISE       1
I__466/I                                 InMux                          0              3602   4453  RISE       1
I__466/O                                 InMux                        259              3861   4453  RISE       1
uart_rx.state_RNIIKQG_6_LC_2_14_0/in1    LogicCell40_SEQ_MODE_0000      0              3861   4453  RISE       1
uart_rx.state_RNIIKQG_6_LC_2_14_0/lcout  LogicCell40_SEQ_MODE_0000    400              4261   4453  RISE       8
I__728/I                                 Odrv4                          0              4261   4453  RISE       1
I__728/O                                 Odrv4                        351              4612   4453  RISE       1
I__729/I                                 Span4Mux_s2_v                  0              4612   4453  RISE       1
I__729/O                                 Span4Mux_s2_v                252              4864   4453  RISE       1
I__730/I                                 LocalMux                       0              4864   4754  RISE       1
I__730/O                                 LocalMux                     330              5194   4754  RISE       1
I__733/I                                 CEMux                          0              5194   4754  RISE       1
I__733/O                                 CEMux                        603              5797   4754  RISE       1
uart_rx.out_data_1_LC_2_15_2/ce          LogicCell40_SEQ_MODE_1000      0              5797   4754  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_1_LC_2_15_2/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_0_LC_1_12_2/lcout
Path End         : uart_rx.out_data_6_LC_2_15_1/ce
Capture Clock    : uart_rx.out_data_6_LC_2_15_1/clk
Setup Constraint : 8170p
Path slack       : 4754p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
------------------------------------------   ----- 
End-of-path required time (ps)               10551

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2876
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5797
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__924/I                                            ClkMux                         0              2073  RISE       1
I__924/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_0_LC_1_12_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_0_LC_1_12_2/lcout          LogicCell40_SEQ_MODE_1000    540              2921   4453  RISE       4
I__460/I                                 Odrv4                          0              2921   4453  RISE       1
I__460/O                                 Odrv4                        351              3272   4453  RISE       1
I__463/I                                 LocalMux                       0              3272   4453  RISE       1
I__463/O                                 LocalMux                     330              3602   4453  RISE       1
I__466/I                                 InMux                          0              3602   4453  RISE       1
I__466/O                                 InMux                        259              3861   4453  RISE       1
uart_rx.state_RNIIKQG_6_LC_2_14_0/in1    LogicCell40_SEQ_MODE_0000      0              3861   4453  RISE       1
uart_rx.state_RNIIKQG_6_LC_2_14_0/lcout  LogicCell40_SEQ_MODE_0000    400              4261   4453  RISE       8
I__728/I                                 Odrv4                          0              4261   4453  RISE       1
I__728/O                                 Odrv4                        351              4612   4453  RISE       1
I__729/I                                 Span4Mux_s2_v                  0              4612   4453  RISE       1
I__729/O                                 Span4Mux_s2_v                252              4864   4453  RISE       1
I__730/I                                 LocalMux                       0              4864   4754  RISE       1
I__730/O                                 LocalMux                     330              5194   4754  RISE       1
I__733/I                                 CEMux                          0              5194   4754  RISE       1
I__733/O                                 CEMux                        603              5797   4754  RISE       1
uart_rx.out_data_6_LC_2_15_1/ce          LogicCell40_SEQ_MODE_1000      0              5797   4754  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_6_LC_2_15_1/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_0_LC_1_12_2/lcout
Path End         : uart_rx.out_data_7_LC_2_15_0/ce
Capture Clock    : uart_rx.out_data_7_LC_2_15_0/clk
Setup Constraint : 8170p
Path slack       : 4754p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
------------------------------------------   ----- 
End-of-path required time (ps)               10551

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2876
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5797
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__924/I                                            ClkMux                         0              2073  RISE       1
I__924/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_0_LC_1_12_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_0_LC_1_12_2/lcout          LogicCell40_SEQ_MODE_1000    540              2921   4453  RISE       4
I__460/I                                 Odrv4                          0              2921   4453  RISE       1
I__460/O                                 Odrv4                        351              3272   4453  RISE       1
I__463/I                                 LocalMux                       0              3272   4453  RISE       1
I__463/O                                 LocalMux                     330              3602   4453  RISE       1
I__466/I                                 InMux                          0              3602   4453  RISE       1
I__466/O                                 InMux                        259              3861   4453  RISE       1
uart_rx.state_RNIIKQG_6_LC_2_14_0/in1    LogicCell40_SEQ_MODE_0000      0              3861   4453  RISE       1
uart_rx.state_RNIIKQG_6_LC_2_14_0/lcout  LogicCell40_SEQ_MODE_0000    400              4261   4453  RISE       8
I__728/I                                 Odrv4                          0              4261   4453  RISE       1
I__728/O                                 Odrv4                        351              4612   4453  RISE       1
I__729/I                                 Span4Mux_s2_v                  0              4612   4453  RISE       1
I__729/O                                 Span4Mux_s2_v                252              4864   4453  RISE       1
I__730/I                                 LocalMux                       0              4864   4754  RISE       1
I__730/O                                 LocalMux                     330              5194   4754  RISE       1
I__733/I                                 CEMux                          0              5194   4754  RISE       1
I__733/O                                 CEMux                        603              5797   4754  RISE       1
uart_rx.out_data_7_LC_2_15_0/ce          LogicCell40_SEQ_MODE_1000      0              5797   4754  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_7_LC_2_15_0/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_0_LC_1_12_2/lcout
Path End         : uart_rx.out_data_0_LC_1_15_7/ce
Capture Clock    : uart_rx.out_data_0_LC_1_15_7/clk
Setup Constraint : 8170p
Path slack       : 4754p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
------------------------------------------   ----- 
End-of-path required time (ps)               10551

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2876
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5797
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__924/I                                            ClkMux                         0              2073  RISE       1
I__924/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_0_LC_1_12_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_0_LC_1_12_2/lcout          LogicCell40_SEQ_MODE_1000    540              2921   4453  RISE       4
I__460/I                                 Odrv4                          0              2921   4453  RISE       1
I__460/O                                 Odrv4                        351              3272   4453  RISE       1
I__463/I                                 LocalMux                       0              3272   4453  RISE       1
I__463/O                                 LocalMux                     330              3602   4453  RISE       1
I__466/I                                 InMux                          0              3602   4453  RISE       1
I__466/O                                 InMux                        259              3861   4453  RISE       1
uart_rx.state_RNIIKQG_6_LC_2_14_0/in1    LogicCell40_SEQ_MODE_0000      0              3861   4453  RISE       1
uart_rx.state_RNIIKQG_6_LC_2_14_0/lcout  LogicCell40_SEQ_MODE_0000    400              4261   4453  RISE       8
I__728/I                                 Odrv4                          0              4261   4453  RISE       1
I__728/O                                 Odrv4                        351              4612   4453  RISE       1
I__729/I                                 Span4Mux_s2_v                  0              4612   4453  RISE       1
I__729/O                                 Span4Mux_s2_v                252              4864   4453  RISE       1
I__731/I                                 LocalMux                       0              4864   4754  RISE       1
I__731/O                                 LocalMux                     330              5194   4754  RISE       1
I__734/I                                 CEMux                          0              5194   4754  RISE       1
I__734/O                                 CEMux                        603              5797   4754  RISE       1
uart_rx.out_data_0_LC_1_15_7/ce          LogicCell40_SEQ_MODE_1000      0              5797   4754  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__934/I                                            ClkMux                         0              2073  RISE       1
I__934/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_0_LC_1_15_7/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_0_LC_1_12_2/lcout
Path End         : uart_rx.out_data_2_LC_1_15_6/ce
Capture Clock    : uart_rx.out_data_2_LC_1_15_6/clk
Setup Constraint : 8170p
Path slack       : 4754p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
------------------------------------------   ----- 
End-of-path required time (ps)               10551

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2876
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5797
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__924/I                                            ClkMux                         0              2073  RISE       1
I__924/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_0_LC_1_12_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_0_LC_1_12_2/lcout          LogicCell40_SEQ_MODE_1000    540              2921   4453  RISE       4
I__460/I                                 Odrv4                          0              2921   4453  RISE       1
I__460/O                                 Odrv4                        351              3272   4453  RISE       1
I__463/I                                 LocalMux                       0              3272   4453  RISE       1
I__463/O                                 LocalMux                     330              3602   4453  RISE       1
I__466/I                                 InMux                          0              3602   4453  RISE       1
I__466/O                                 InMux                        259              3861   4453  RISE       1
uart_rx.state_RNIIKQG_6_LC_2_14_0/in1    LogicCell40_SEQ_MODE_0000      0              3861   4453  RISE       1
uart_rx.state_RNIIKQG_6_LC_2_14_0/lcout  LogicCell40_SEQ_MODE_0000    400              4261   4453  RISE       8
I__728/I                                 Odrv4                          0              4261   4453  RISE       1
I__728/O                                 Odrv4                        351              4612   4453  RISE       1
I__729/I                                 Span4Mux_s2_v                  0              4612   4453  RISE       1
I__729/O                                 Span4Mux_s2_v                252              4864   4453  RISE       1
I__731/I                                 LocalMux                       0              4864   4754  RISE       1
I__731/O                                 LocalMux                     330              5194   4754  RISE       1
I__734/I                                 CEMux                          0              5194   4754  RISE       1
I__734/O                                 CEMux                        603              5797   4754  RISE       1
uart_rx.out_data_2_LC_1_15_6/ce          LogicCell40_SEQ_MODE_1000      0              5797   4754  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__934/I                                            ClkMux                         0              2073  RISE       1
I__934/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_2_LC_1_15_6/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_3_LC_1_11_4/lcout
Path End         : uart_rx.timer_5_LC_2_12_5/in3
Capture Clock    : uart_rx.timer_5_LC_2_12_5/clk
Setup Constraint : 8170p
Path slack       : 4783p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -274
------------------------------------------   ----- 
End-of-path required time (ps)               10278

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2574
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5495
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__923/I                                            ClkMux                         0              2073  RISE       1
I__923/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_3_LC_1_11_4/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_3_LC_1_11_4/lcout          LogicCell40_SEQ_MODE_1000    540              2921   4207  RISE       4
I__177/I                                 LocalMux                       0              2921   4207  RISE       1
I__177/O                                 LocalMux                     330              3251   4207  RISE       1
I__179/I                                 InMux                          0              3251   4207  RISE       1
I__179/O                                 InMux                        259              3510   4207  RISE       1
uart_rx.state_RNISTIG_1_LC_1_12_6/in1    LogicCell40_SEQ_MODE_0000      0              3510   4207  RISE       1
uart_rx.state_RNISTIG_1_LC_1_12_6/lcout  LogicCell40_SEQ_MODE_0000    400              3910   4207  RISE       2
I__425/I                                 LocalMux                       0              3910   4207  RISE       1
I__425/O                                 LocalMux                     330              4240   4207  RISE       1
I__427/I                                 InMux                          0              4240   4207  RISE       1
I__427/O                                 InMux                        259              4499   4207  RISE       1
I__429/I                                 CascadeMux                     0              4499   4207  RISE       1
I__429/O                                 CascadeMux                     0              4499   4207  RISE       1
uart_rx.timer_0_LC_2_12_0/in2            LogicCell40_SEQ_MODE_1000      0              4499   4207  RISE       1
uart_rx.timer_0_LC_2_12_0/carryout       LogicCell40_SEQ_MODE_1000    231              4731   4207  RISE       2
uart_rx.timer_1_LC_2_12_1/carryin        LogicCell40_SEQ_MODE_1000      0              4731   4207  RISE       1
uart_rx.timer_1_LC_2_12_1/carryout       LogicCell40_SEQ_MODE_1000    126              4857   4207  RISE       2
uart_rx.timer_2_LC_2_12_2/carryin        LogicCell40_SEQ_MODE_1000      0              4857   4207  RISE       1
uart_rx.timer_2_LC_2_12_2/carryout       LogicCell40_SEQ_MODE_1000    126              4983   4207  RISE       2
uart_rx.timer_3_LC_2_12_3/carryin        LogicCell40_SEQ_MODE_1000      0              4983   4207  RISE       1
uart_rx.timer_3_LC_2_12_3/carryout       LogicCell40_SEQ_MODE_1000    126              5110   4207  RISE       2
uart_rx.timer_4_LC_2_12_4/carryin        LogicCell40_SEQ_MODE_1000      0              5110   4207  RISE       1
uart_rx.timer_4_LC_2_12_4/carryout       LogicCell40_SEQ_MODE_1000    126              5236   4207  RISE       2
I__377/I                                 InMux                          0              5236   4783  RISE       1
I__377/O                                 InMux                        259              5495   4783  RISE       1
uart_rx.timer_5_LC_2_12_5/in3            LogicCell40_SEQ_MODE_1000      0              5495   4783  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__927/I                                            ClkMux                         0              2073  RISE       1
I__927/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_5_LC_2_12_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.timer_8_LC_2_13_0/lcout
Path End         : uart_rx.state_4_LC_1_11_5/in0
Capture Clock    : uart_rx.state_4_LC_1_11_5/clk
Setup Constraint : 8170p
Path slack       : 4873p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -470
------------------------------------------   ----- 
End-of-path required time (ps)               10081

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2287
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5208
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__930/I                                            ClkMux                         0              2073  RISE       1
I__930/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_8_LC_2_13_0/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.timer_8_LC_2_13_0/lcout          LogicCell40_SEQ_MODE_1000    540              2921   4677  RISE       2
I__482/I                                 LocalMux                       0              2921   4677  RISE       1
I__482/O                                 LocalMux                     330              3251   4677  RISE       1
I__484/I                                 InMux                          0              3251   4677  RISE       1
I__484/O                                 InMux                        259              3510   4677  RISE       1
uart_rx.timer_RNI60SB_8_LC_1_13_6/in1    LogicCell40_SEQ_MODE_0000      0              3510   4677  RISE       1
uart_rx.timer_RNI60SB_8_LC_1_13_6/ltout  LogicCell40_SEQ_MODE_0000    379              3889   4874  FALL       1
I__205/I                                 CascadeMux                     0              3889   4874  FALL       1
I__205/O                                 CascadeMux                     0              3889   4874  FALL       1
uart_rx.timer_RNIUELT_0_LC_1_13_7/in2    LogicCell40_SEQ_MODE_0000      0              3889   4874  FALL       1
uart_rx.timer_RNIUELT_0_LC_1_13_7/lcout  LogicCell40_SEQ_MODE_0000    379              4268   4874  RISE       3
I__200/I                                 Odrv4                          0              4268   4874  RISE       1
I__200/O                                 Odrv4                        351              4619   4874  RISE       1
I__202/I                                 LocalMux                       0              4619   4874  RISE       1
I__202/O                                 LocalMux                     330              4948   4874  RISE       1
I__204/I                                 InMux                          0              4948   4874  RISE       1
I__204/O                                 InMux                        259              5208   4874  RISE       1
uart_rx.state_4_LC_1_11_5/in0            LogicCell40_SEQ_MODE_1000      0              5208   4874  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__923/I                                            ClkMux                         0              2073  RISE       1
I__923/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_4_LC_1_11_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.counter_7_LC_6_9_7/lcout
Path End         : uart_tx.state_0_LC_5_9_6/in0
Capture Clock    : uart_tx.state_0_LC_5_9_6/clk
Setup Constraint : 8170p
Path slack       : 4908p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -470
------------------------------------------   ----- 
End-of-path required time (ps)               10081

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2252
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5173
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_7_LC_6_9_7/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.counter_7_LC_6_9_7/lcout             LogicCell40_SEQ_MODE_1000    540              2921   3197  RISE       4
I__1031/I                                    Odrv4                          0              2921   3927  RISE       1
I__1031/O                                    Odrv4                        351              3272   3927  RISE       1
I__1035/I                                    LocalMux                       0              3272   3927  RISE       1
I__1035/O                                    LocalMux                     330              3602   3927  RISE       1
I__1039/I                                    InMux                          0              3602   3927  RISE       1
I__1039/O                                    InMux                        259              3861   3927  RISE       1
I__1041/I                                    CascadeMux                     0              3861   3927  RISE       1
I__1041/O                                    CascadeMux                     0              3861   3927  RISE       1
uart_tx.counter_RNI6M34_1_1_LC_5_10_4/in2    LogicCell40_SEQ_MODE_0000      0              3861   3927  RISE       1
uart_tx.counter_RNI6M34_1_1_LC_5_10_4/ltout  LogicCell40_SEQ_MODE_0000    344              4205   3927  FALL       1
I__724/I                                     CascadeMux                     0              4205   3927  FALL       1
I__724/O                                     CascadeMux                     0              4205   3927  FALL       1
uart_tx.counter_RNIAI56_4_LC_5_10_5/in2      LogicCell40_SEQ_MODE_0000      0              4205   3927  FALL       1
uart_tx.counter_RNIAI56_4_LC_5_10_5/lcout    LogicCell40_SEQ_MODE_0000    379              4584   4909  RISE       2
I__720/I                                     LocalMux                       0              4584   4909  RISE       1
I__720/O                                     LocalMux                     330              4913   4909  RISE       1
I__721/I                                     InMux                          0              4913   4909  RISE       1
I__721/O                                     InMux                        259              5173   4909  RISE       1
uart_tx.state_0_LC_5_9_6/in0                 LogicCell40_SEQ_MODE_1000      0              5173   4909  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__928/I                                            ClkMux                         0              2073  RISE       1
I__928/O                                            ClkMux                       309              2381  RISE       1
uart_tx.state_0_LC_5_9_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_3_LC_1_11_4/lcout
Path End         : uart_rx.timer_4_LC_2_12_4/in3
Capture Clock    : uart_rx.timer_4_LC_2_12_4/clk
Setup Constraint : 8170p
Path slack       : 4909p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -274
------------------------------------------   ----- 
End-of-path required time (ps)               10278

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2448
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5369
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__923/I                                            ClkMux                         0              2073  RISE       1
I__923/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_3_LC_1_11_4/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_3_LC_1_11_4/lcout          LogicCell40_SEQ_MODE_1000    540              2921   4207  RISE       4
I__177/I                                 LocalMux                       0              2921   4207  RISE       1
I__177/O                                 LocalMux                     330              3251   4207  RISE       1
I__179/I                                 InMux                          0              3251   4207  RISE       1
I__179/O                                 InMux                        259              3510   4207  RISE       1
uart_rx.state_RNISTIG_1_LC_1_12_6/in1    LogicCell40_SEQ_MODE_0000      0              3510   4207  RISE       1
uart_rx.state_RNISTIG_1_LC_1_12_6/lcout  LogicCell40_SEQ_MODE_0000    400              3910   4207  RISE       2
I__425/I                                 LocalMux                       0              3910   4207  RISE       1
I__425/O                                 LocalMux                     330              4240   4207  RISE       1
I__427/I                                 InMux                          0              4240   4207  RISE       1
I__427/O                                 InMux                        259              4499   4207  RISE       1
I__429/I                                 CascadeMux                     0              4499   4207  RISE       1
I__429/O                                 CascadeMux                     0              4499   4207  RISE       1
uart_rx.timer_0_LC_2_12_0/in2            LogicCell40_SEQ_MODE_1000      0              4499   4207  RISE       1
uart_rx.timer_0_LC_2_12_0/carryout       LogicCell40_SEQ_MODE_1000    231              4731   4207  RISE       2
uart_rx.timer_1_LC_2_12_1/carryin        LogicCell40_SEQ_MODE_1000      0              4731   4207  RISE       1
uart_rx.timer_1_LC_2_12_1/carryout       LogicCell40_SEQ_MODE_1000    126              4857   4207  RISE       2
uart_rx.timer_2_LC_2_12_2/carryin        LogicCell40_SEQ_MODE_1000      0              4857   4207  RISE       1
uart_rx.timer_2_LC_2_12_2/carryout       LogicCell40_SEQ_MODE_1000    126              4983   4207  RISE       2
uart_rx.timer_3_LC_2_12_3/carryin        LogicCell40_SEQ_MODE_1000      0              4983   4207  RISE       1
uart_rx.timer_3_LC_2_12_3/carryout       LogicCell40_SEQ_MODE_1000    126              5110   4207  RISE       2
I__389/I                                 InMux                          0              5110   4909  RISE       1
I__389/O                                 InMux                        259              5369   4909  RISE       1
uart_rx.timer_4_LC_2_12_4/in3            LogicCell40_SEQ_MODE_1000      0              5369   4909  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__927/I                                            ClkMux                         0              2073  RISE       1
I__927/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_4_LC_2_12_4/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.index_2_LC_5_12_3/lcout
Path End         : uart_tx.out_data_LC_5_12_7/in2
Capture Clock    : uart_tx.out_data_LC_5_12_7/clk
Setup Constraint : 8170p
Path slack       : 4951p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -372
------------------------------------------   ----- 
End-of-path required time (ps)               10180

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2308
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5229
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__941/I                                            ClkMux                         0              2073  RISE       1
I__941/O                                            ClkMux                       309              2381  RISE       1
uart_tx.index_2_LC_5_12_3/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.index_2_LC_5_12_3/lcout         LogicCell40_SEQ_MODE_1000    540              2921   4783  RISE       6
I__640/I                                LocalMux                       0              2921   4951  RISE       1
I__640/O                                LocalMux                     330              3251   4951  RISE       1
I__646/I                                InMux                          0              3251   4951  RISE       1
I__646/O                                InMux                        259              3510   4951  RISE       1
uart_tx.out_data_RNO_5_LC_4_12_1/in0    LogicCell40_SEQ_MODE_0000      0              3510   4951  RISE       1
uart_tx.out_data_RNO_5_LC_4_12_1/ltout  LogicCell40_SEQ_MODE_0000    386              3896   4951  FALL       1
I__495/I                                CascadeMux                     0              3896   4951  FALL       1
I__495/O                                CascadeMux                     0              3896   4951  FALL       1
uart_tx.out_data_RNO_3_LC_4_12_2/in2    LogicCell40_SEQ_MODE_0000      0              3896   4951  FALL       1
uart_tx.out_data_RNO_3_LC_4_12_2/lcout  LogicCell40_SEQ_MODE_0000    379              4275   4951  RISE       1
I__796/I                                LocalMux                       0              4275   4951  RISE       1
I__796/O                                LocalMux                     330              4605   4951  RISE       1
I__797/I                                InMux                          0              4605   4951  RISE       1
I__797/O                                InMux                        259              4864   4951  RISE       1
uart_tx.out_data_RNO_0_LC_5_12_6/in0    LogicCell40_SEQ_MODE_0000      0              4864   4951  RISE       1
uart_tx.out_data_RNO_0_LC_5_12_6/ltout  LogicCell40_SEQ_MODE_0000    365              5229   4951  RISE       1
I__778/I                                CascadeMux                     0              5229   4951  RISE       1
I__778/O                                CascadeMux                     0              5229   4951  RISE       1
uart_tx.out_data_LC_5_12_7/in2          LogicCell40_SEQ_MODE_1001      0              5229   4951  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__941/I                                            ClkMux                         0              2073  RISE       1
I__941/O                                            ClkMux                       309              2381  RISE       1
uart_tx.out_data_LC_5_12_7/clk                      LogicCell40_SEQ_MODE_1001      0              2381  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.counter_7_LC_6_9_7/lcout
Path End         : uart_tx.state_1_LC_5_9_4/in2
Capture Clock    : uart_tx.state_1_LC_5_9_4/clk
Setup Constraint : 8170p
Path slack       : 5007p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -372
------------------------------------------   ----- 
End-of-path required time (ps)               10180

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2252
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5173
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_7_LC_6_9_7/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.counter_7_LC_6_9_7/lcout             LogicCell40_SEQ_MODE_1000    540              2921   3197  RISE       4
I__1031/I                                    Odrv4                          0              2921   3927  RISE       1
I__1031/O                                    Odrv4                        351              3272   3927  RISE       1
I__1035/I                                    LocalMux                       0              3272   3927  RISE       1
I__1035/O                                    LocalMux                     330              3602   3927  RISE       1
I__1039/I                                    InMux                          0              3602   3927  RISE       1
I__1039/O                                    InMux                        259              3861   3927  RISE       1
I__1041/I                                    CascadeMux                     0              3861   3927  RISE       1
I__1041/O                                    CascadeMux                     0              3861   3927  RISE       1
uart_tx.counter_RNI6M34_1_1_LC_5_10_4/in2    LogicCell40_SEQ_MODE_0000      0              3861   3927  RISE       1
uart_tx.counter_RNI6M34_1_1_LC_5_10_4/ltout  LogicCell40_SEQ_MODE_0000    344              4205   3927  FALL       1
I__724/I                                     CascadeMux                     0              4205   3927  FALL       1
I__724/O                                     CascadeMux                     0              4205   3927  FALL       1
uart_tx.counter_RNIAI56_4_LC_5_10_5/in2      LogicCell40_SEQ_MODE_0000      0              4205   3927  FALL       1
uart_tx.counter_RNIAI56_4_LC_5_10_5/lcout    LogicCell40_SEQ_MODE_0000    379              4584   4909  RISE       2
I__720/I                                     LocalMux                       0              4584   4909  RISE       1
I__720/O                                     LocalMux                     330              4913   4909  RISE       1
I__722/I                                     InMux                          0              4913   5007  RISE       1
I__722/O                                     InMux                        259              5173   5007  RISE       1
I__723/I                                     CascadeMux                     0              5173   5007  RISE       1
I__723/O                                     CascadeMux                     0              5173   5007  RISE       1
uart_tx.state_1_LC_5_9_4/in2                 LogicCell40_SEQ_MODE_1000      0              5173   5007  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__928/I                                            ClkMux                         0              2073  RISE       1
I__928/O                                            ClkMux                       309              2381  RISE       1
uart_tx.state_1_LC_5_9_4/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.state_1_LC_5_9_4/lcout
Path End         : uart_tx.out_data_LC_5_12_7/sr
Capture Clock    : uart_tx.out_data_LC_5_12_7/clk
Setup Constraint : 8170p
Path slack       : 5028p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -203
------------------------------------------   ----- 
End-of-path required time (ps)               10348

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2399
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5320
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__928/I                                            ClkMux                         0              2073  RISE       1
I__928/O                                            ClkMux                       309              2381  RISE       1
uart_tx.state_1_LC_5_9_4/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.state_1_LC_5_9_4/lcout             LogicCell40_SEQ_MODE_1000    540              2921   3064  RISE      11
I__963/I                                   Odrv4                          0              2921   4593  RISE       1
I__963/O                                   Odrv4                        351              3272   4593  RISE       1
I__971/I                                   LocalMux                       0              3272   4593  RISE       1
I__971/O                                   LocalMux                     330              3602   4593  RISE       1
I__979/I                                   InMux                          0              3602   4726  RISE       1
I__979/O                                   InMux                        259              3861   4726  RISE       1
uart_tx.state_RNIT28M_0_0_LC_5_10_2/in3    LogicCell40_SEQ_MODE_0000      0              3861   4726  RISE       1
uart_tx.state_RNIT28M_0_0_LC_5_10_2/lcout  LogicCell40_SEQ_MODE_0000    316              4177   4726  RISE       6
I__955/I                                   Odrv4                          0              4177   5028  RISE       1
I__955/O                                   Odrv4                        351              4527   5028  RISE       1
I__958/I                                   LocalMux                       0              4527   5028  RISE       1
I__958/O                                   LocalMux                     330              4857   5028  RISE       1
I__960/I                                   SRMux                          0              4857   5028  RISE       1
I__960/O                                   SRMux                        463              5320   5028  RISE       1
uart_tx.out_data_LC_5_12_7/sr              LogicCell40_SEQ_MODE_1001      0              5320   5028  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__941/I                                            ClkMux                         0              2073  RISE       1
I__941/O                                            ClkMux                       309              2381  RISE       1
uart_tx.out_data_LC_5_12_7/clk                      LogicCell40_SEQ_MODE_1001      0              2381  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.state_1_LC_5_9_4/lcout
Path End         : uart_tx.index_2_LC_5_12_3/sr
Capture Clock    : uart_tx.index_2_LC_5_12_3/clk
Setup Constraint : 8170p
Path slack       : 5028p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -203
------------------------------------------   ----- 
End-of-path required time (ps)               10348

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2399
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5320
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__928/I                                            ClkMux                         0              2073  RISE       1
I__928/O                                            ClkMux                       309              2381  RISE       1
uart_tx.state_1_LC_5_9_4/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.state_1_LC_5_9_4/lcout             LogicCell40_SEQ_MODE_1000    540              2921   3064  RISE      11
I__963/I                                   Odrv4                          0              2921   4593  RISE       1
I__963/O                                   Odrv4                        351              3272   4593  RISE       1
I__971/I                                   LocalMux                       0              3272   4593  RISE       1
I__971/O                                   LocalMux                     330              3602   4593  RISE       1
I__979/I                                   InMux                          0              3602   4726  RISE       1
I__979/O                                   InMux                        259              3861   4726  RISE       1
uart_tx.state_RNIT28M_0_0_LC_5_10_2/in3    LogicCell40_SEQ_MODE_0000      0              3861   4726  RISE       1
uart_tx.state_RNIT28M_0_0_LC_5_10_2/lcout  LogicCell40_SEQ_MODE_0000    316              4177   4726  RISE       6
I__955/I                                   Odrv4                          0              4177   5028  RISE       1
I__955/O                                   Odrv4                        351              4527   5028  RISE       1
I__958/I                                   LocalMux                       0              4527   5028  RISE       1
I__958/O                                   LocalMux                     330              4857   5028  RISE       1
I__960/I                                   SRMux                          0              4857   5028  RISE       1
I__960/O                                   SRMux                        463              5320   5028  RISE       1
uart_tx.index_2_LC_5_12_3/sr               LogicCell40_SEQ_MODE_1000      0              5320   5028  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__941/I                                            ClkMux                         0              2073  RISE       1
I__941/O                                            ClkMux                       309              2381  RISE       1
uart_tx.index_2_LC_5_12_3/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.state_1_LC_5_9_4/lcout
Path End         : uart_tx.index_0_LC_5_12_2/sr
Capture Clock    : uart_tx.index_0_LC_5_12_2/clk
Setup Constraint : 8170p
Path slack       : 5028p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -203
------------------------------------------   ----- 
End-of-path required time (ps)               10348

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2399
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5320
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__928/I                                            ClkMux                         0              2073  RISE       1
I__928/O                                            ClkMux                       309              2381  RISE       1
uart_tx.state_1_LC_5_9_4/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.state_1_LC_5_9_4/lcout             LogicCell40_SEQ_MODE_1000    540              2921   3064  RISE      11
I__963/I                                   Odrv4                          0              2921   4593  RISE       1
I__963/O                                   Odrv4                        351              3272   4593  RISE       1
I__971/I                                   LocalMux                       0              3272   4593  RISE       1
I__971/O                                   LocalMux                     330              3602   4593  RISE       1
I__979/I                                   InMux                          0              3602   4726  RISE       1
I__979/O                                   InMux                        259              3861   4726  RISE       1
uart_tx.state_RNIT28M_0_0_LC_5_10_2/in3    LogicCell40_SEQ_MODE_0000      0              3861   4726  RISE       1
uart_tx.state_RNIT28M_0_0_LC_5_10_2/lcout  LogicCell40_SEQ_MODE_0000    316              4177   4726  RISE       6
I__955/I                                   Odrv4                          0              4177   5028  RISE       1
I__955/O                                   Odrv4                        351              4527   5028  RISE       1
I__958/I                                   LocalMux                       0              4527   5028  RISE       1
I__958/O                                   LocalMux                     330              4857   5028  RISE       1
I__960/I                                   SRMux                          0              4857   5028  RISE       1
I__960/O                                   SRMux                        463              5320   5028  RISE       1
uart_tx.index_0_LC_5_12_2/sr               LogicCell40_SEQ_MODE_1000      0              5320   5028  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__941/I                                            ClkMux                         0              2073  RISE       1
I__941/O                                            ClkMux                       309              2381  RISE       1
uart_tx.index_0_LC_5_12_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_3_LC_1_11_4/lcout
Path End         : uart_rx.timer_3_LC_2_12_3/in3
Capture Clock    : uart_rx.timer_3_LC_2_12_3/clk
Setup Constraint : 8170p
Path slack       : 5035p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -274
------------------------------------------   ----- 
End-of-path required time (ps)               10278

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2322
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5243
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__923/I                                            ClkMux                         0              2073  RISE       1
I__923/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_3_LC_1_11_4/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_3_LC_1_11_4/lcout          LogicCell40_SEQ_MODE_1000    540              2921   4207  RISE       4
I__177/I                                 LocalMux                       0              2921   4207  RISE       1
I__177/O                                 LocalMux                     330              3251   4207  RISE       1
I__179/I                                 InMux                          0              3251   4207  RISE       1
I__179/O                                 InMux                        259              3510   4207  RISE       1
uart_rx.state_RNISTIG_1_LC_1_12_6/in1    LogicCell40_SEQ_MODE_0000      0              3510   4207  RISE       1
uart_rx.state_RNISTIG_1_LC_1_12_6/lcout  LogicCell40_SEQ_MODE_0000    400              3910   4207  RISE       2
I__425/I                                 LocalMux                       0              3910   4207  RISE       1
I__425/O                                 LocalMux                     330              4240   4207  RISE       1
I__427/I                                 InMux                          0              4240   4207  RISE       1
I__427/O                                 InMux                        259              4499   4207  RISE       1
I__429/I                                 CascadeMux                     0              4499   4207  RISE       1
I__429/O                                 CascadeMux                     0              4499   4207  RISE       1
uart_rx.timer_0_LC_2_12_0/in2            LogicCell40_SEQ_MODE_1000      0              4499   4207  RISE       1
uart_rx.timer_0_LC_2_12_0/carryout       LogicCell40_SEQ_MODE_1000    231              4731   4207  RISE       2
uart_rx.timer_1_LC_2_12_1/carryin        LogicCell40_SEQ_MODE_1000      0              4731   4207  RISE       1
uart_rx.timer_1_LC_2_12_1/carryout       LogicCell40_SEQ_MODE_1000    126              4857   4207  RISE       2
uart_rx.timer_2_LC_2_12_2/carryin        LogicCell40_SEQ_MODE_1000      0              4857   4207  RISE       1
uart_rx.timer_2_LC_2_12_2/carryout       LogicCell40_SEQ_MODE_1000    126              4983   4207  RISE       2
I__399/I                                 InMux                          0              4983   5035  RISE       1
I__399/O                                 InMux                        259              5243   5035  RISE       1
uart_rx.timer_3_LC_2_12_3/in3            LogicCell40_SEQ_MODE_1000      0              5243   5035  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__927/I                                            ClkMux                         0              2073  RISE       1
I__927/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_3_LC_2_12_3/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.timer_8_LC_2_13_0/lcout
Path End         : uart_rx.state_3_LC_1_11_4/in3
Capture Clock    : uart_rx.state_3_LC_1_11_4/clk
Setup Constraint : 8170p
Path slack       : 5070p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -274
------------------------------------------   ----- 
End-of-path required time (ps)               10278

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2287
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5208
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__930/I                                            ClkMux                         0              2073  RISE       1
I__930/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_8_LC_2_13_0/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.timer_8_LC_2_13_0/lcout          LogicCell40_SEQ_MODE_1000    540              2921   4677  RISE       2
I__482/I                                 LocalMux                       0              2921   4677  RISE       1
I__482/O                                 LocalMux                     330              3251   4677  RISE       1
I__484/I                                 InMux                          0              3251   4677  RISE       1
I__484/O                                 InMux                        259              3510   4677  RISE       1
uart_rx.timer_RNI60SB_8_LC_1_13_6/in1    LogicCell40_SEQ_MODE_0000      0              3510   4677  RISE       1
uart_rx.timer_RNI60SB_8_LC_1_13_6/ltout  LogicCell40_SEQ_MODE_0000    379              3889   4874  FALL       1
I__205/I                                 CascadeMux                     0              3889   4874  FALL       1
I__205/O                                 CascadeMux                     0              3889   4874  FALL       1
uart_rx.timer_RNIUELT_0_LC_1_13_7/in2    LogicCell40_SEQ_MODE_0000      0              3889   4874  FALL       1
uart_rx.timer_RNIUELT_0_LC_1_13_7/lcout  LogicCell40_SEQ_MODE_0000    379              4268   4874  RISE       3
I__200/I                                 Odrv4                          0              4268   4874  RISE       1
I__200/O                                 Odrv4                        351              4619   4874  RISE       1
I__202/I                                 LocalMux                       0              4619   4874  RISE       1
I__202/O                                 LocalMux                     330              4948   4874  RISE       1
I__203/I                                 InMux                          0              4948   5070  RISE       1
I__203/O                                 InMux                        259              5208   5070  RISE       1
uart_rx.state_3_LC_1_11_4/in3            LogicCell40_SEQ_MODE_1000      0              5208   5070  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__923/I                                            ClkMux                         0              2073  RISE       1
I__923/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_3_LC_1_11_4/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_0_LC_1_12_2/lcout
Path End         : uart_rx.timer_7_LC_2_12_7/sr
Capture Clock    : uart_rx.timer_7_LC_2_12_7/clk
Setup Constraint : 8170p
Path slack       : 5091p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -203
------------------------------------------   ----- 
End-of-path required time (ps)               10348

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2336
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5257
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__924/I                                            ClkMux                         0              2073  RISE       1
I__924/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_0_LC_1_12_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_0_LC_1_12_2/lcout          LogicCell40_SEQ_MODE_1000    540              2921   4453  RISE       4
I__459/I                                 LocalMux                       0              2921   5091  RISE       1
I__459/O                                 LocalMux                     330              3251   5091  RISE       1
I__462/I                                 InMux                          0              3251   5091  RISE       1
I__462/O                                 InMux                        259              3510   5091  RISE       1
uart_rx.state_RNIQRIG_2_LC_2_11_6/in1    LogicCell40_SEQ_MODE_0000      0              3510   5091  RISE       1
uart_rx.state_RNIQRIG_2_LC_2_11_6/lcout  LogicCell40_SEQ_MODE_0000    400              3910   5091  RISE       9
I__475/I                                 Odrv4                          0              3910   5091  RISE       1
I__475/O                                 Odrv4                        351              4261   5091  RISE       1
I__477/I                                 Span4Mux_s2_h                  0              4261   5091  RISE       1
I__477/O                                 Span4Mux_s2_h                203              4464   5091  RISE       1
I__479/I                                 LocalMux                       0              4464   5091  RISE       1
I__479/O                                 LocalMux                     330              4794   5091  RISE       1
I__481/I                                 SRMux                          0              4794   5091  RISE       1
I__481/O                                 SRMux                        463              5257   5091  RISE       1
uart_rx.timer_7_LC_2_12_7/sr             LogicCell40_SEQ_MODE_1000      0              5257   5091  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__927/I                                            ClkMux                         0              2073  RISE       1
I__927/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_7_LC_2_12_7/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_0_LC_1_12_2/lcout
Path End         : uart_rx.timer_6_LC_2_12_6/sr
Capture Clock    : uart_rx.timer_6_LC_2_12_6/clk
Setup Constraint : 8170p
Path slack       : 5091p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -203
------------------------------------------   ----- 
End-of-path required time (ps)               10348

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2336
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5257
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__924/I                                            ClkMux                         0              2073  RISE       1
I__924/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_0_LC_1_12_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_0_LC_1_12_2/lcout          LogicCell40_SEQ_MODE_1000    540              2921   4453  RISE       4
I__459/I                                 LocalMux                       0              2921   5091  RISE       1
I__459/O                                 LocalMux                     330              3251   5091  RISE       1
I__462/I                                 InMux                          0              3251   5091  RISE       1
I__462/O                                 InMux                        259              3510   5091  RISE       1
uart_rx.state_RNIQRIG_2_LC_2_11_6/in1    LogicCell40_SEQ_MODE_0000      0              3510   5091  RISE       1
uart_rx.state_RNIQRIG_2_LC_2_11_6/lcout  LogicCell40_SEQ_MODE_0000    400              3910   5091  RISE       9
I__475/I                                 Odrv4                          0              3910   5091  RISE       1
I__475/O                                 Odrv4                        351              4261   5091  RISE       1
I__477/I                                 Span4Mux_s2_h                  0              4261   5091  RISE       1
I__477/O                                 Span4Mux_s2_h                203              4464   5091  RISE       1
I__479/I                                 LocalMux                       0              4464   5091  RISE       1
I__479/O                                 LocalMux                     330              4794   5091  RISE       1
I__481/I                                 SRMux                          0              4794   5091  RISE       1
I__481/O                                 SRMux                        463              5257   5091  RISE       1
uart_rx.timer_6_LC_2_12_6/sr             LogicCell40_SEQ_MODE_1000      0              5257   5091  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__927/I                                            ClkMux                         0              2073  RISE       1
I__927/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_6_LC_2_12_6/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_0_LC_1_12_2/lcout
Path End         : uart_rx.timer_5_LC_2_12_5/sr
Capture Clock    : uart_rx.timer_5_LC_2_12_5/clk
Setup Constraint : 8170p
Path slack       : 5091p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -203
------------------------------------------   ----- 
End-of-path required time (ps)               10348

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2336
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5257
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__924/I                                            ClkMux                         0              2073  RISE       1
I__924/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_0_LC_1_12_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_0_LC_1_12_2/lcout          LogicCell40_SEQ_MODE_1000    540              2921   4453  RISE       4
I__459/I                                 LocalMux                       0              2921   5091  RISE       1
I__459/O                                 LocalMux                     330              3251   5091  RISE       1
I__462/I                                 InMux                          0              3251   5091  RISE       1
I__462/O                                 InMux                        259              3510   5091  RISE       1
uart_rx.state_RNIQRIG_2_LC_2_11_6/in1    LogicCell40_SEQ_MODE_0000      0              3510   5091  RISE       1
uart_rx.state_RNIQRIG_2_LC_2_11_6/lcout  LogicCell40_SEQ_MODE_0000    400              3910   5091  RISE       9
I__475/I                                 Odrv4                          0              3910   5091  RISE       1
I__475/O                                 Odrv4                        351              4261   5091  RISE       1
I__477/I                                 Span4Mux_s2_h                  0              4261   5091  RISE       1
I__477/O                                 Span4Mux_s2_h                203              4464   5091  RISE       1
I__479/I                                 LocalMux                       0              4464   5091  RISE       1
I__479/O                                 LocalMux                     330              4794   5091  RISE       1
I__481/I                                 SRMux                          0              4794   5091  RISE       1
I__481/O                                 SRMux                        463              5257   5091  RISE       1
uart_rx.timer_5_LC_2_12_5/sr             LogicCell40_SEQ_MODE_1000      0              5257   5091  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__927/I                                            ClkMux                         0              2073  RISE       1
I__927/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_5_LC_2_12_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_0_LC_1_12_2/lcout
Path End         : uart_rx.timer_4_LC_2_12_4/sr
Capture Clock    : uart_rx.timer_4_LC_2_12_4/clk
Setup Constraint : 8170p
Path slack       : 5091p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -203
------------------------------------------   ----- 
End-of-path required time (ps)               10348

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2336
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5257
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__924/I                                            ClkMux                         0              2073  RISE       1
I__924/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_0_LC_1_12_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_0_LC_1_12_2/lcout          LogicCell40_SEQ_MODE_1000    540              2921   4453  RISE       4
I__459/I                                 LocalMux                       0              2921   5091  RISE       1
I__459/O                                 LocalMux                     330              3251   5091  RISE       1
I__462/I                                 InMux                          0              3251   5091  RISE       1
I__462/O                                 InMux                        259              3510   5091  RISE       1
uart_rx.state_RNIQRIG_2_LC_2_11_6/in1    LogicCell40_SEQ_MODE_0000      0              3510   5091  RISE       1
uart_rx.state_RNIQRIG_2_LC_2_11_6/lcout  LogicCell40_SEQ_MODE_0000    400              3910   5091  RISE       9
I__475/I                                 Odrv4                          0              3910   5091  RISE       1
I__475/O                                 Odrv4                        351              4261   5091  RISE       1
I__477/I                                 Span4Mux_s2_h                  0              4261   5091  RISE       1
I__477/O                                 Span4Mux_s2_h                203              4464   5091  RISE       1
I__479/I                                 LocalMux                       0              4464   5091  RISE       1
I__479/O                                 LocalMux                     330              4794   5091  RISE       1
I__481/I                                 SRMux                          0              4794   5091  RISE       1
I__481/O                                 SRMux                        463              5257   5091  RISE       1
uart_rx.timer_4_LC_2_12_4/sr             LogicCell40_SEQ_MODE_1000      0              5257   5091  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__927/I                                            ClkMux                         0              2073  RISE       1
I__927/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_4_LC_2_12_4/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_0_LC_1_12_2/lcout
Path End         : uart_rx.timer_3_LC_2_12_3/sr
Capture Clock    : uart_rx.timer_3_LC_2_12_3/clk
Setup Constraint : 8170p
Path slack       : 5091p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -203
------------------------------------------   ----- 
End-of-path required time (ps)               10348

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2336
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5257
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__924/I                                            ClkMux                         0              2073  RISE       1
I__924/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_0_LC_1_12_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_0_LC_1_12_2/lcout          LogicCell40_SEQ_MODE_1000    540              2921   4453  RISE       4
I__459/I                                 LocalMux                       0              2921   5091  RISE       1
I__459/O                                 LocalMux                     330              3251   5091  RISE       1
I__462/I                                 InMux                          0              3251   5091  RISE       1
I__462/O                                 InMux                        259              3510   5091  RISE       1
uart_rx.state_RNIQRIG_2_LC_2_11_6/in1    LogicCell40_SEQ_MODE_0000      0              3510   5091  RISE       1
uart_rx.state_RNIQRIG_2_LC_2_11_6/lcout  LogicCell40_SEQ_MODE_0000    400              3910   5091  RISE       9
I__475/I                                 Odrv4                          0              3910   5091  RISE       1
I__475/O                                 Odrv4                        351              4261   5091  RISE       1
I__477/I                                 Span4Mux_s2_h                  0              4261   5091  RISE       1
I__477/O                                 Span4Mux_s2_h                203              4464   5091  RISE       1
I__479/I                                 LocalMux                       0              4464   5091  RISE       1
I__479/O                                 LocalMux                     330              4794   5091  RISE       1
I__481/I                                 SRMux                          0              4794   5091  RISE       1
I__481/O                                 SRMux                        463              5257   5091  RISE       1
uart_rx.timer_3_LC_2_12_3/sr             LogicCell40_SEQ_MODE_1000      0              5257   5091  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__927/I                                            ClkMux                         0              2073  RISE       1
I__927/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_3_LC_2_12_3/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_0_LC_1_12_2/lcout
Path End         : uart_rx.timer_2_LC_2_12_2/sr
Capture Clock    : uart_rx.timer_2_LC_2_12_2/clk
Setup Constraint : 8170p
Path slack       : 5091p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -203
------------------------------------------   ----- 
End-of-path required time (ps)               10348

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2336
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5257
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__924/I                                            ClkMux                         0              2073  RISE       1
I__924/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_0_LC_1_12_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_0_LC_1_12_2/lcout          LogicCell40_SEQ_MODE_1000    540              2921   4453  RISE       4
I__459/I                                 LocalMux                       0              2921   5091  RISE       1
I__459/O                                 LocalMux                     330              3251   5091  RISE       1
I__462/I                                 InMux                          0              3251   5091  RISE       1
I__462/O                                 InMux                        259              3510   5091  RISE       1
uart_rx.state_RNIQRIG_2_LC_2_11_6/in1    LogicCell40_SEQ_MODE_0000      0              3510   5091  RISE       1
uart_rx.state_RNIQRIG_2_LC_2_11_6/lcout  LogicCell40_SEQ_MODE_0000    400              3910   5091  RISE       9
I__475/I                                 Odrv4                          0              3910   5091  RISE       1
I__475/O                                 Odrv4                        351              4261   5091  RISE       1
I__477/I                                 Span4Mux_s2_h                  0              4261   5091  RISE       1
I__477/O                                 Span4Mux_s2_h                203              4464   5091  RISE       1
I__479/I                                 LocalMux                       0              4464   5091  RISE       1
I__479/O                                 LocalMux                     330              4794   5091  RISE       1
I__481/I                                 SRMux                          0              4794   5091  RISE       1
I__481/O                                 SRMux                        463              5257   5091  RISE       1
uart_rx.timer_2_LC_2_12_2/sr             LogicCell40_SEQ_MODE_1000      0              5257   5091  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__927/I                                            ClkMux                         0              2073  RISE       1
I__927/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_2_LC_2_12_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_0_LC_1_12_2/lcout
Path End         : uart_rx.timer_1_LC_2_12_1/sr
Capture Clock    : uart_rx.timer_1_LC_2_12_1/clk
Setup Constraint : 8170p
Path slack       : 5091p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -203
------------------------------------------   ----- 
End-of-path required time (ps)               10348

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2336
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5257
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__924/I                                            ClkMux                         0              2073  RISE       1
I__924/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_0_LC_1_12_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_0_LC_1_12_2/lcout          LogicCell40_SEQ_MODE_1000    540              2921   4453  RISE       4
I__459/I                                 LocalMux                       0              2921   5091  RISE       1
I__459/O                                 LocalMux                     330              3251   5091  RISE       1
I__462/I                                 InMux                          0              3251   5091  RISE       1
I__462/O                                 InMux                        259              3510   5091  RISE       1
uart_rx.state_RNIQRIG_2_LC_2_11_6/in1    LogicCell40_SEQ_MODE_0000      0              3510   5091  RISE       1
uart_rx.state_RNIQRIG_2_LC_2_11_6/lcout  LogicCell40_SEQ_MODE_0000    400              3910   5091  RISE       9
I__475/I                                 Odrv4                          0              3910   5091  RISE       1
I__475/O                                 Odrv4                        351              4261   5091  RISE       1
I__477/I                                 Span4Mux_s2_h                  0              4261   5091  RISE       1
I__477/O                                 Span4Mux_s2_h                203              4464   5091  RISE       1
I__479/I                                 LocalMux                       0              4464   5091  RISE       1
I__479/O                                 LocalMux                     330              4794   5091  RISE       1
I__481/I                                 SRMux                          0              4794   5091  RISE       1
I__481/O                                 SRMux                        463              5257   5091  RISE       1
uart_rx.timer_1_LC_2_12_1/sr             LogicCell40_SEQ_MODE_1000      0              5257   5091  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__927/I                                            ClkMux                         0              2073  RISE       1
I__927/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_1_LC_2_12_1/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_0_LC_1_12_2/lcout
Path End         : uart_rx.timer_0_LC_2_12_0/sr
Capture Clock    : uart_rx.timer_0_LC_2_12_0/clk
Setup Constraint : 8170p
Path slack       : 5091p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -203
------------------------------------------   ----- 
End-of-path required time (ps)               10348

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2336
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5257
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__924/I                                            ClkMux                         0              2073  RISE       1
I__924/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_0_LC_1_12_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_0_LC_1_12_2/lcout          LogicCell40_SEQ_MODE_1000    540              2921   4453  RISE       4
I__459/I                                 LocalMux                       0              2921   5091  RISE       1
I__459/O                                 LocalMux                     330              3251   5091  RISE       1
I__462/I                                 InMux                          0              3251   5091  RISE       1
I__462/O                                 InMux                        259              3510   5091  RISE       1
uart_rx.state_RNIQRIG_2_LC_2_11_6/in1    LogicCell40_SEQ_MODE_0000      0              3510   5091  RISE       1
uart_rx.state_RNIQRIG_2_LC_2_11_6/lcout  LogicCell40_SEQ_MODE_0000    400              3910   5091  RISE       9
I__475/I                                 Odrv4                          0              3910   5091  RISE       1
I__475/O                                 Odrv4                        351              4261   5091  RISE       1
I__477/I                                 Span4Mux_s2_h                  0              4261   5091  RISE       1
I__477/O                                 Span4Mux_s2_h                203              4464   5091  RISE       1
I__479/I                                 LocalMux                       0              4464   5091  RISE       1
I__479/O                                 LocalMux                     330              4794   5091  RISE       1
I__481/I                                 SRMux                          0              4794   5091  RISE       1
I__481/O                                 SRMux                        463              5257   5091  RISE       1
uart_rx.timer_0_LC_2_12_0/sr             LogicCell40_SEQ_MODE_1000      0              5257   5091  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__927/I                                            ClkMux                         0              2073  RISE       1
I__927/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_0_LC_2_12_0/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_3_LC_1_11_4/lcout
Path End         : uart_rx.timer_2_LC_2_12_2/in3
Capture Clock    : uart_rx.timer_2_LC_2_12_2/clk
Setup Constraint : 8170p
Path slack       : 5161p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -274
------------------------------------------   ----- 
End-of-path required time (ps)               10278

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2196
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5117
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__923/I                                            ClkMux                         0              2073  RISE       1
I__923/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_3_LC_1_11_4/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_3_LC_1_11_4/lcout          LogicCell40_SEQ_MODE_1000    540              2921   4207  RISE       4
I__177/I                                 LocalMux                       0              2921   4207  RISE       1
I__177/O                                 LocalMux                     330              3251   4207  RISE       1
I__179/I                                 InMux                          0              3251   4207  RISE       1
I__179/O                                 InMux                        259              3510   4207  RISE       1
uart_rx.state_RNISTIG_1_LC_1_12_6/in1    LogicCell40_SEQ_MODE_0000      0              3510   4207  RISE       1
uart_rx.state_RNISTIG_1_LC_1_12_6/lcout  LogicCell40_SEQ_MODE_0000    400              3910   4207  RISE       2
I__425/I                                 LocalMux                       0              3910   4207  RISE       1
I__425/O                                 LocalMux                     330              4240   4207  RISE       1
I__427/I                                 InMux                          0              4240   4207  RISE       1
I__427/O                                 InMux                        259              4499   4207  RISE       1
I__429/I                                 CascadeMux                     0              4499   4207  RISE       1
I__429/O                                 CascadeMux                     0              4499   4207  RISE       1
uart_rx.timer_0_LC_2_12_0/in2            LogicCell40_SEQ_MODE_1000      0              4499   4207  RISE       1
uart_rx.timer_0_LC_2_12_0/carryout       LogicCell40_SEQ_MODE_1000    231              4731   4207  RISE       2
uart_rx.timer_1_LC_2_12_1/carryin        LogicCell40_SEQ_MODE_1000      0              4731   4207  RISE       1
uart_rx.timer_1_LC_2_12_1/carryout       LogicCell40_SEQ_MODE_1000    126              4857   4207  RISE       2
I__406/I                                 InMux                          0              4857   5161  RISE       1
I__406/O                                 InMux                        259              5117   5161  RISE       1
uart_rx.timer_2_LC_2_12_2/in3            LogicCell40_SEQ_MODE_1000      0              5117   5161  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__927/I                                            ClkMux                         0              2073  RISE       1
I__927/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_2_LC_2_12_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_2_LC_1_12_5/lcout
Path End         : uart_rx.state_0_LC_1_12_2/in0
Capture Clock    : uart_rx.state_0_LC_1_12_2/clk
Setup Constraint : 8170p
Path slack       : 5224p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -470
------------------------------------------   ----- 
End-of-path required time (ps)               10081

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1936
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4857
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__924/I                                            ClkMux                         0              2073  RISE       1
I__924/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_2_LC_1_12_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_2_LC_1_12_5/lcout           LogicCell40_SEQ_MODE_1000    540              2921   5175  RISE       3
I__430/I                                  LocalMux                       0              2921   5224  RISE       1
I__430/O                                  LocalMux                     330              3251   5224  RISE       1
I__433/I                                  InMux                          0              3251   5224  RISE       1
I__433/O                                  InMux                        259              3510   5224  RISE       1
uart_rx.state_RNITUIG_2_LC_1_11_1/in1     LogicCell40_SEQ_MODE_0000      0              3510   5224  RISE       1
uart_rx.state_RNITUIG_2_LC_1_11_1/ltout   LogicCell40_SEQ_MODE_0000    379              3889   5224  FALL       1
I__172/I                                  CascadeMux                     0              3889   5224  FALL       1
I__172/O                                  CascadeMux                     0              3889   5224  FALL       1
uart_rx.state_RNIGJ841_5_LC_1_11_2/in2    LogicCell40_SEQ_MODE_0000      0              3889   5224  FALL       1
uart_rx.state_RNIGJ841_5_LC_1_11_2/lcout  LogicCell40_SEQ_MODE_0000    379              4268   5224  RISE       2
I__225/I                                  LocalMux                       0              4268   5224  RISE       1
I__225/O                                  LocalMux                     330              4598   5224  RISE       1
I__226/I                                  InMux                          0              4598   5224  RISE       1
I__226/O                                  InMux                        259              4857   5224  RISE       1
uart_rx.state_0_LC_1_12_2/in0             LogicCell40_SEQ_MODE_1000      0              4857   5224  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__924/I                                            ClkMux                         0              2073  RISE       1
I__924/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_0_LC_1_12_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_4_LC_1_11_5/lcout
Path End         : uart_rx.r_data_2_LC_1_10_4/in0
Capture Clock    : uart_rx.r_data_2_LC_1_10_4/clk
Setup Constraint : 8170p
Path slack       : 5231p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -470
------------------------------------------   ----- 
End-of-path required time (ps)               10081

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1929
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4850
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__923/I                                            ClkMux                         0              2073  RISE       1
I__923/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_4_LC_1_11_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_4_LC_1_11_5/lcout            LogicCell40_SEQ_MODE_1000    540              2921   5231  RISE       9
I__314/I                                   Odrv4                          0              2921   5231  RISE       1
I__314/O                                   Odrv4                        351              3272   5231  RISE       1
I__319/I                                   LocalMux                       0              3272   5231  RISE       1
I__319/O                                   LocalMux                     330              3602   5231  RISE       1
I__325/I                                   InMux                          0              3602   5231  RISE       1
I__325/O                                   InMux                        259              3861   5231  RISE       1
uart_rx.index_RNI8GO31_1_0_LC_1_9_2/in1    LogicCell40_SEQ_MODE_0000      0              3861   5231  RISE       1
uart_rx.index_RNI8GO31_1_0_LC_1_9_2/lcout  LogicCell40_SEQ_MODE_0000    400              4261   5231  RISE       2
I__173/I                                   LocalMux                       0              4261   5231  RISE       1
I__173/O                                   LocalMux                     330              4591   5231  RISE       1
I__175/I                                   InMux                          0              4591   5231  RISE       1
I__175/O                                   InMux                        259              4850   5231  RISE       1
uart_rx.r_data_2_LC_1_10_4/in0             LogicCell40_SEQ_MODE_1000      0              4850   5231  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__921/I                                            ClkMux                         0              2073  RISE       1
I__921/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_2_LC_1_10_4/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.timer_2_LC_2_12_2/lcout
Path End         : uart_rx.state_2_LC_1_12_5/in2
Capture Clock    : uart_rx.state_2_LC_1_12_5/clk
Setup Constraint : 8170p
Path slack       : 5267p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -372
------------------------------------------   ----- 
End-of-path required time (ps)               10180

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1992
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4913
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__927/I                                            ClkMux                         0              2073  RISE       1
I__927/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_2_LC_2_12_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.timer_2_LC_2_12_2/lcout        LogicCell40_SEQ_MODE_1000    540              2921   5217  RISE       4
I__407/I                               LocalMux                       0              2921   5217  RISE       1
I__407/O                               LocalMux                     330              3251   5217  RISE       1
I__411/I                               InMux                          0              3251   5266  RISE       1
I__411/O                               InMux                        259              3510   5266  RISE       1
uart_rx.state_RNO_1_2_LC_1_13_3/in0    LogicCell40_SEQ_MODE_0000      0              3510   5266  RISE       1
uart_rx.state_RNO_1_2_LC_1_13_3/lcout  LogicCell40_SEQ_MODE_0000    449              3959   5266  RISE       1
I__220/I                               LocalMux                       0              3959   5266  RISE       1
I__220/O                               LocalMux                     330              4289   5266  RISE       1
I__221/I                               InMux                          0              4289   5266  RISE       1
I__221/O                               InMux                        259              4548   5266  RISE       1
uart_rx.state_RNO_0_2_LC_1_12_4/in0    LogicCell40_SEQ_MODE_0000      0              4548   5266  RISE       1
uart_rx.state_RNO_0_2_LC_1_12_4/ltout  LogicCell40_SEQ_MODE_0000    365              4913   5266  RISE       1
I__183/I                               CascadeMux                     0              4913   5266  RISE       1
I__183/O                               CascadeMux                     0              4913   5266  RISE       1
uart_rx.state_2_LC_1_12_5/in2          LogicCell40_SEQ_MODE_1000      0              4913   5266  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__924/I                                            ClkMux                         0              2073  RISE       1
I__924/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_2_LC_1_12_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_3_LC_1_11_4/lcout
Path End         : uart_rx.timer_1_LC_2_12_1/in3
Capture Clock    : uart_rx.timer_1_LC_2_12_1/clk
Setup Constraint : 8170p
Path slack       : 5288p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -274
------------------------------------------   ----- 
End-of-path required time (ps)               10278

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2069
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4990
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__923/I                                            ClkMux                         0              2073  RISE       1
I__923/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_3_LC_1_11_4/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_3_LC_1_11_4/lcout          LogicCell40_SEQ_MODE_1000    540              2921   4207  RISE       4
I__177/I                                 LocalMux                       0              2921   4207  RISE       1
I__177/O                                 LocalMux                     330              3251   4207  RISE       1
I__179/I                                 InMux                          0              3251   4207  RISE       1
I__179/O                                 InMux                        259              3510   4207  RISE       1
uart_rx.state_RNISTIG_1_LC_1_12_6/in1    LogicCell40_SEQ_MODE_0000      0              3510   4207  RISE       1
uart_rx.state_RNISTIG_1_LC_1_12_6/lcout  LogicCell40_SEQ_MODE_0000    400              3910   4207  RISE       2
I__425/I                                 LocalMux                       0              3910   4207  RISE       1
I__425/O                                 LocalMux                     330              4240   4207  RISE       1
I__427/I                                 InMux                          0              4240   4207  RISE       1
I__427/O                                 InMux                        259              4499   4207  RISE       1
I__429/I                                 CascadeMux                     0              4499   4207  RISE       1
I__429/O                                 CascadeMux                     0              4499   4207  RISE       1
uart_rx.timer_0_LC_2_12_0/in2            LogicCell40_SEQ_MODE_1000      0              4499   4207  RISE       1
uart_rx.timer_0_LC_2_12_0/carryout       LogicCell40_SEQ_MODE_1000    231              4731   4207  RISE       2
I__414/I                                 InMux                          0              4731   5287  RISE       1
I__414/O                                 InMux                        259              4990   5287  RISE       1
uart_rx.timer_1_LC_2_12_1/in3            LogicCell40_SEQ_MODE_1000      0              4990   5287  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__927/I                                            ClkMux                         0              2073  RISE       1
I__927/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_1_LC_2_12_1/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_0_LC_1_12_2/lcout
Path End         : uart_rx.timer_8_LC_2_13_0/sr
Capture Clock    : uart_rx.timer_8_LC_2_13_0/clk
Setup Constraint : 8170p
Path slack       : 5295p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -203
------------------------------------------   ----- 
End-of-path required time (ps)               10348

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2132
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5053
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__924/I                                            ClkMux                         0              2073  RISE       1
I__924/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_0_LC_1_12_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_0_LC_1_12_2/lcout          LogicCell40_SEQ_MODE_1000    540              2921   4453  RISE       4
I__459/I                                 LocalMux                       0              2921   5091  RISE       1
I__459/O                                 LocalMux                     330              3251   5091  RISE       1
I__462/I                                 InMux                          0              3251   5091  RISE       1
I__462/O                                 InMux                        259              3510   5091  RISE       1
uart_rx.state_RNIQRIG_2_LC_2_11_6/in1    LogicCell40_SEQ_MODE_0000      0              3510   5091  RISE       1
uart_rx.state_RNIQRIG_2_LC_2_11_6/lcout  LogicCell40_SEQ_MODE_0000    400              3910   5091  RISE       9
I__476/I                                 Odrv4                          0              3910   5294  RISE       1
I__476/O                                 Odrv4                        351              4261   5294  RISE       1
I__478/I                                 LocalMux                       0              4261   5294  RISE       1
I__478/O                                 LocalMux                     330              4591   5294  RISE       1
I__480/I                                 SRMux                          0              4591   5294  RISE       1
I__480/O                                 SRMux                        463              5053   5294  RISE       1
uart_rx.timer_8_LC_2_13_0/sr             LogicCell40_SEQ_MODE_1000      0              5053   5294  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__930/I                                            ClkMux                         0              2073  RISE       1
I__930/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_8_LC_2_13_0/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_4_LC_1_11_5/lcout
Path End         : uart_rx.r_data_0_LC_1_10_5/in1
Capture Clock    : uart_rx.r_data_0_LC_1_10_5/clk
Setup Constraint : 8170p
Path slack       : 5302p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -400
------------------------------------------   ----- 
End-of-path required time (ps)               10152

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1929
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4850
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__923/I                                            ClkMux                         0              2073  RISE       1
I__923/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_4_LC_1_11_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_4_LC_1_11_5/lcout            LogicCell40_SEQ_MODE_1000    540              2921   5231  RISE       9
I__314/I                                   Odrv4                          0              2921   5231  RISE       1
I__314/O                                   Odrv4                        351              3272   5231  RISE       1
I__319/I                                   LocalMux                       0              3272   5231  RISE       1
I__319/O                                   LocalMux                     330              3602   5231  RISE       1
I__325/I                                   InMux                          0              3602   5231  RISE       1
I__325/O                                   InMux                        259              3861   5231  RISE       1
uart_rx.index_RNI8GO31_1_0_LC_1_9_2/in1    LogicCell40_SEQ_MODE_0000      0              3861   5231  RISE       1
uart_rx.index_RNI8GO31_1_0_LC_1_9_2/lcout  LogicCell40_SEQ_MODE_0000    400              4261   5231  RISE       2
I__173/I                                   LocalMux                       0              4261   5231  RISE       1
I__173/O                                   LocalMux                     330              4591   5231  RISE       1
I__174/I                                   InMux                          0              4591   5301  RISE       1
I__174/O                                   InMux                        259              4850   5301  RISE       1
uart_rx.r_data_0_LC_1_10_5/in1             LogicCell40_SEQ_MODE_1000      0              4850   5301  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__921/I                                            ClkMux                         0              2073  RISE       1
I__921/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_0_LC_1_10_5/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_valid_LC_2_14_5/lcout
Path End         : r_uart_char_ess_3_LC_4_14_7/ce
Capture Clock    : r_uart_char_ess_3_LC_4_14_7/clk
Setup Constraint : 8170p
Path slack       : 5301p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
------------------------------------------   ----- 
End-of-path required time (ps)               10551

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2329
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5250
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__935/I                                            ClkMux                         0              2073  RISE       1
I__935/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_valid_LC_2_14_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_valid_LC_2_14_5/lcout          LogicCell40_SEQ_MODE_1000    540              2921   4754  RISE       4
I__711/I                                 LocalMux                       0              2921   4754  RISE       1
I__711/O                                 LocalMux                     330              3251   4754  RISE       1
I__713/I                                 InMux                          0              3251   5301  RISE       1
I__713/O                                 InMux                        259              3510   5301  RISE       1
uart_rx.r_valid_RNI3IU7_LC_2_14_7/in3    LogicCell40_SEQ_MODE_0000      0              3510   5301  RISE       1
uart_rx.r_valid_RNI3IU7_LC_2_14_7/lcout  LogicCell40_SEQ_MODE_0000    316              3826   5301  RISE       8
I__619/I                                 Odrv12                         0              3826   5301  RISE       1
I__619/O                                 Odrv12                       491              4317   5301  RISE       1
I__620/I                                 LocalMux                       0              4317   5301  RISE       1
I__620/O                                 LocalMux                     330              4647   5301  RISE       1
I__621/I                                 CEMux                          0              4647   5301  RISE       1
I__621/O                                 CEMux                        603              5250   5301  RISE       1
r_uart_char_ess_3_LC_4_14_7/ce           LogicCell40_SEQ_MODE_1001      0              5250   5301  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__944/I                                            ClkMux                         0              2073  RISE       1
I__944/O                                            ClkMux                       309              2381  RISE       1
r_uart_char_ess_3_LC_4_14_7/clk                     LogicCell40_SEQ_MODE_1001      0              2381  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_valid_LC_2_14_5/lcout
Path End         : r_uart_char_esr_7_LC_4_14_6/ce
Capture Clock    : r_uart_char_esr_7_LC_4_14_6/clk
Setup Constraint : 8170p
Path slack       : 5301p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
------------------------------------------   ----- 
End-of-path required time (ps)               10551

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2329
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5250
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__935/I                                            ClkMux                         0              2073  RISE       1
I__935/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_valid_LC_2_14_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_valid_LC_2_14_5/lcout          LogicCell40_SEQ_MODE_1000    540              2921   4754  RISE       4
I__711/I                                 LocalMux                       0              2921   4754  RISE       1
I__711/O                                 LocalMux                     330              3251   4754  RISE       1
I__713/I                                 InMux                          0              3251   5301  RISE       1
I__713/O                                 InMux                        259              3510   5301  RISE       1
uart_rx.r_valid_RNI3IU7_LC_2_14_7/in3    LogicCell40_SEQ_MODE_0000      0              3510   5301  RISE       1
uart_rx.r_valid_RNI3IU7_LC_2_14_7/lcout  LogicCell40_SEQ_MODE_0000    316              3826   5301  RISE       8
I__619/I                                 Odrv12                         0              3826   5301  RISE       1
I__619/O                                 Odrv12                       491              4317   5301  RISE       1
I__620/I                                 LocalMux                       0              4317   5301  RISE       1
I__620/O                                 LocalMux                     330              4647   5301  RISE       1
I__621/I                                 CEMux                          0              4647   5301  RISE       1
I__621/O                                 CEMux                        603              5250   5301  RISE       1
r_uart_char_esr_7_LC_4_14_6/ce           LogicCell40_SEQ_MODE_1000      0              5250   5301  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__944/I                                            ClkMux                         0              2073  RISE       1
I__944/O                                            ClkMux                       309              2381  RISE       1
r_uart_char_esr_7_LC_4_14_6/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_valid_LC_2_14_5/lcout
Path End         : r_uart_char_esr_6_LC_4_14_5/ce
Capture Clock    : r_uart_char_esr_6_LC_4_14_5/clk
Setup Constraint : 8170p
Path slack       : 5301p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
------------------------------------------   ----- 
End-of-path required time (ps)               10551

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2329
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5250
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__935/I                                            ClkMux                         0              2073  RISE       1
I__935/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_valid_LC_2_14_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_valid_LC_2_14_5/lcout          LogicCell40_SEQ_MODE_1000    540              2921   4754  RISE       4
I__711/I                                 LocalMux                       0              2921   4754  RISE       1
I__711/O                                 LocalMux                     330              3251   4754  RISE       1
I__713/I                                 InMux                          0              3251   5301  RISE       1
I__713/O                                 InMux                        259              3510   5301  RISE       1
uart_rx.r_valid_RNI3IU7_LC_2_14_7/in3    LogicCell40_SEQ_MODE_0000      0              3510   5301  RISE       1
uart_rx.r_valid_RNI3IU7_LC_2_14_7/lcout  LogicCell40_SEQ_MODE_0000    316              3826   5301  RISE       8
I__619/I                                 Odrv12                         0              3826   5301  RISE       1
I__619/O                                 Odrv12                       491              4317   5301  RISE       1
I__620/I                                 LocalMux                       0              4317   5301  RISE       1
I__620/O                                 LocalMux                     330              4647   5301  RISE       1
I__621/I                                 CEMux                          0              4647   5301  RISE       1
I__621/O                                 CEMux                        603              5250   5301  RISE       1
r_uart_char_esr_6_LC_4_14_5/ce           LogicCell40_SEQ_MODE_1000      0              5250   5301  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__944/I                                            ClkMux                         0              2073  RISE       1
I__944/O                                            ClkMux                       309              2381  RISE       1
r_uart_char_esr_6_LC_4_14_5/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_valid_LC_2_14_5/lcout
Path End         : r_uart_char_esr_5_LC_4_14_4/ce
Capture Clock    : r_uart_char_esr_5_LC_4_14_4/clk
Setup Constraint : 8170p
Path slack       : 5301p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
------------------------------------------   ----- 
End-of-path required time (ps)               10551

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2329
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5250
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__935/I                                            ClkMux                         0              2073  RISE       1
I__935/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_valid_LC_2_14_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_valid_LC_2_14_5/lcout          LogicCell40_SEQ_MODE_1000    540              2921   4754  RISE       4
I__711/I                                 LocalMux                       0              2921   4754  RISE       1
I__711/O                                 LocalMux                     330              3251   4754  RISE       1
I__713/I                                 InMux                          0              3251   5301  RISE       1
I__713/O                                 InMux                        259              3510   5301  RISE       1
uart_rx.r_valid_RNI3IU7_LC_2_14_7/in3    LogicCell40_SEQ_MODE_0000      0              3510   5301  RISE       1
uart_rx.r_valid_RNI3IU7_LC_2_14_7/lcout  LogicCell40_SEQ_MODE_0000    316              3826   5301  RISE       8
I__619/I                                 Odrv12                         0              3826   5301  RISE       1
I__619/O                                 Odrv12                       491              4317   5301  RISE       1
I__620/I                                 LocalMux                       0              4317   5301  RISE       1
I__620/O                                 LocalMux                     330              4647   5301  RISE       1
I__621/I                                 CEMux                          0              4647   5301  RISE       1
I__621/O                                 CEMux                        603              5250   5301  RISE       1
r_uart_char_esr_5_LC_4_14_4/ce           LogicCell40_SEQ_MODE_1000      0              5250   5301  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__944/I                                            ClkMux                         0              2073  RISE       1
I__944/O                                            ClkMux                       309              2381  RISE       1
r_uart_char_esr_5_LC_4_14_4/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_valid_LC_2_14_5/lcout
Path End         : r_uart_char_esr_4_LC_4_14_3/ce
Capture Clock    : r_uart_char_esr_4_LC_4_14_3/clk
Setup Constraint : 8170p
Path slack       : 5301p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
------------------------------------------   ----- 
End-of-path required time (ps)               10551

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2329
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5250
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__935/I                                            ClkMux                         0              2073  RISE       1
I__935/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_valid_LC_2_14_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_valid_LC_2_14_5/lcout          LogicCell40_SEQ_MODE_1000    540              2921   4754  RISE       4
I__711/I                                 LocalMux                       0              2921   4754  RISE       1
I__711/O                                 LocalMux                     330              3251   4754  RISE       1
I__713/I                                 InMux                          0              3251   5301  RISE       1
I__713/O                                 InMux                        259              3510   5301  RISE       1
uart_rx.r_valid_RNI3IU7_LC_2_14_7/in3    LogicCell40_SEQ_MODE_0000      0              3510   5301  RISE       1
uart_rx.r_valid_RNI3IU7_LC_2_14_7/lcout  LogicCell40_SEQ_MODE_0000    316              3826   5301  RISE       8
I__619/I                                 Odrv12                         0              3826   5301  RISE       1
I__619/O                                 Odrv12                       491              4317   5301  RISE       1
I__620/I                                 LocalMux                       0              4317   5301  RISE       1
I__620/O                                 LocalMux                     330              4647   5301  RISE       1
I__621/I                                 CEMux                          0              4647   5301  RISE       1
I__621/O                                 CEMux                        603              5250   5301  RISE       1
r_uart_char_esr_4_LC_4_14_3/ce           LogicCell40_SEQ_MODE_1000      0              5250   5301  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__944/I                                            ClkMux                         0              2073  RISE       1
I__944/O                                            ClkMux                       309              2381  RISE       1
r_uart_char_esr_4_LC_4_14_3/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_valid_LC_2_14_5/lcout
Path End         : r_uart_char_esr_2_LC_4_14_2/ce
Capture Clock    : r_uart_char_esr_2_LC_4_14_2/clk
Setup Constraint : 8170p
Path slack       : 5301p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
------------------------------------------   ----- 
End-of-path required time (ps)               10551

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2329
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5250
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__935/I                                            ClkMux                         0              2073  RISE       1
I__935/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_valid_LC_2_14_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_valid_LC_2_14_5/lcout          LogicCell40_SEQ_MODE_1000    540              2921   4754  RISE       4
I__711/I                                 LocalMux                       0              2921   4754  RISE       1
I__711/O                                 LocalMux                     330              3251   4754  RISE       1
I__713/I                                 InMux                          0              3251   5301  RISE       1
I__713/O                                 InMux                        259              3510   5301  RISE       1
uart_rx.r_valid_RNI3IU7_LC_2_14_7/in3    LogicCell40_SEQ_MODE_0000      0              3510   5301  RISE       1
uart_rx.r_valid_RNI3IU7_LC_2_14_7/lcout  LogicCell40_SEQ_MODE_0000    316              3826   5301  RISE       8
I__619/I                                 Odrv12                         0              3826   5301  RISE       1
I__619/O                                 Odrv12                       491              4317   5301  RISE       1
I__620/I                                 LocalMux                       0              4317   5301  RISE       1
I__620/O                                 LocalMux                     330              4647   5301  RISE       1
I__621/I                                 CEMux                          0              4647   5301  RISE       1
I__621/O                                 CEMux                        603              5250   5301  RISE       1
r_uart_char_esr_2_LC_4_14_2/ce           LogicCell40_SEQ_MODE_1000      0              5250   5301  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__944/I                                            ClkMux                         0              2073  RISE       1
I__944/O                                            ClkMux                       309              2381  RISE       1
r_uart_char_esr_2_LC_4_14_2/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_valid_LC_2_14_5/lcout
Path End         : r_uart_char_esr_1_LC_4_14_1/ce
Capture Clock    : r_uart_char_esr_1_LC_4_14_1/clk
Setup Constraint : 8170p
Path slack       : 5301p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
------------------------------------------   ----- 
End-of-path required time (ps)               10551

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2329
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5250
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__935/I                                            ClkMux                         0              2073  RISE       1
I__935/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_valid_LC_2_14_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_valid_LC_2_14_5/lcout          LogicCell40_SEQ_MODE_1000    540              2921   4754  RISE       4
I__711/I                                 LocalMux                       0              2921   4754  RISE       1
I__711/O                                 LocalMux                     330              3251   4754  RISE       1
I__713/I                                 InMux                          0              3251   5301  RISE       1
I__713/O                                 InMux                        259              3510   5301  RISE       1
uart_rx.r_valid_RNI3IU7_LC_2_14_7/in3    LogicCell40_SEQ_MODE_0000      0              3510   5301  RISE       1
uart_rx.r_valid_RNI3IU7_LC_2_14_7/lcout  LogicCell40_SEQ_MODE_0000    316              3826   5301  RISE       8
I__619/I                                 Odrv12                         0              3826   5301  RISE       1
I__619/O                                 Odrv12                       491              4317   5301  RISE       1
I__620/I                                 LocalMux                       0              4317   5301  RISE       1
I__620/O                                 LocalMux                     330              4647   5301  RISE       1
I__621/I                                 CEMux                          0              4647   5301  RISE       1
I__621/O                                 CEMux                        603              5250   5301  RISE       1
r_uart_char_esr_1_LC_4_14_1/ce           LogicCell40_SEQ_MODE_1000      0              5250   5301  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__944/I                                            ClkMux                         0              2073  RISE       1
I__944/O                                            ClkMux                       309              2381  RISE       1
r_uart_char_esr_1_LC_4_14_1/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_valid_LC_2_14_5/lcout
Path End         : r_uart_char_esr_0_LC_4_14_0/ce
Capture Clock    : r_uart_char_esr_0_LC_4_14_0/clk
Setup Constraint : 8170p
Path slack       : 5301p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
------------------------------------------   ----- 
End-of-path required time (ps)               10551

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2329
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5250
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__935/I                                            ClkMux                         0              2073  RISE       1
I__935/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_valid_LC_2_14_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_valid_LC_2_14_5/lcout          LogicCell40_SEQ_MODE_1000    540              2921   4754  RISE       4
I__711/I                                 LocalMux                       0              2921   4754  RISE       1
I__711/O                                 LocalMux                     330              3251   4754  RISE       1
I__713/I                                 InMux                          0              3251   5301  RISE       1
I__713/O                                 InMux                        259              3510   5301  RISE       1
uart_rx.r_valid_RNI3IU7_LC_2_14_7/in3    LogicCell40_SEQ_MODE_0000      0              3510   5301  RISE       1
uart_rx.r_valid_RNI3IU7_LC_2_14_7/lcout  LogicCell40_SEQ_MODE_0000    316              3826   5301  RISE       8
I__619/I                                 Odrv12                         0              3826   5301  RISE       1
I__619/O                                 Odrv12                       491              4317   5301  RISE       1
I__620/I                                 LocalMux                       0              4317   5301  RISE       1
I__620/O                                 LocalMux                     330              4647   5301  RISE       1
I__621/I                                 CEMux                          0              4647   5301  RISE       1
I__621/O                                 CEMux                        603              5250   5301  RISE       1
r_uart_char_esr_0_LC_4_14_0/ce           LogicCell40_SEQ_MODE_1000      0              5250   5301  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__944/I                                            ClkMux                         0              2073  RISE       1
I__944/O                                            ClkMux                       309              2381  RISE       1
r_uart_char_esr_0_LC_4_14_0/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.state_1_LC_5_9_4/lcout
Path End         : uart_tx.r_data_0_LC_4_11_5/ce
Capture Clock    : uart_tx.r_data_0_LC_4_11_5/clk
Setup Constraint : 8170p
Path slack       : 5308p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
------------------------------------------   ----- 
End-of-path required time (ps)               10551

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2322
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5243
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__928/I                                            ClkMux                         0              2073  RISE       1
I__928/O                                            ClkMux                       309              2381  RISE       1
uart_tx.state_1_LC_5_9_4/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.state_1_LC_5_9_4/lcout           LogicCell40_SEQ_MODE_1000    540              2921   3064  RISE      11
I__963/I                                 Odrv4                          0              2921   4593  RISE       1
I__963/O                                 Odrv4                        351              3272   4593  RISE       1
I__970/I                                 LocalMux                       0              3272   4607  RISE       1
I__970/O                                 LocalMux                     330              3602   4607  RISE       1
I__977/I                                 InMux                          0              3602   4607  RISE       1
I__977/O                                 InMux                        259              3861   4607  RISE       1
uart_tx.state_RNI562Q_0_LC_5_11_2/in0    LogicCell40_SEQ_MODE_0000      0              3861   4607  RISE       1
uart_tx.state_RNI562Q_0_LC_5_11_2/lcout  LogicCell40_SEQ_MODE_0000    449              4310   4607  RISE       9
I__743/I                                 LocalMux                       0              4310   5309  RISE       1
I__743/O                                 LocalMux                     330              4640   5309  RISE       1
I__746/I                                 CEMux                          0              4640   5309  RISE       1
I__746/O                                 CEMux                        603              5243   5309  RISE       1
uart_tx.r_data_0_LC_4_11_5/ce            LogicCell40_SEQ_MODE_1000      0              5243   5309  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__931/I                                            ClkMux                         0              2073  RISE       1
I__931/O                                            ClkMux                       309              2381  RISE       1
uart_tx.r_data_0_LC_4_11_5/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.state_1_LC_5_9_4/lcout
Path End         : uart_tx.r_data_5_LC_4_11_4/ce
Capture Clock    : uart_tx.r_data_5_LC_4_11_4/clk
Setup Constraint : 8170p
Path slack       : 5308p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
------------------------------------------   ----- 
End-of-path required time (ps)               10551

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2322
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5243
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__928/I                                            ClkMux                         0              2073  RISE       1
I__928/O                                            ClkMux                       309              2381  RISE       1
uart_tx.state_1_LC_5_9_4/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.state_1_LC_5_9_4/lcout           LogicCell40_SEQ_MODE_1000    540              2921   3064  RISE      11
I__963/I                                 Odrv4                          0              2921   4593  RISE       1
I__963/O                                 Odrv4                        351              3272   4593  RISE       1
I__970/I                                 LocalMux                       0              3272   4607  RISE       1
I__970/O                                 LocalMux                     330              3602   4607  RISE       1
I__977/I                                 InMux                          0              3602   4607  RISE       1
I__977/O                                 InMux                        259              3861   4607  RISE       1
uart_tx.state_RNI562Q_0_LC_5_11_2/in0    LogicCell40_SEQ_MODE_0000      0              3861   4607  RISE       1
uart_tx.state_RNI562Q_0_LC_5_11_2/lcout  LogicCell40_SEQ_MODE_0000    449              4310   4607  RISE       9
I__743/I                                 LocalMux                       0              4310   5309  RISE       1
I__743/O                                 LocalMux                     330              4640   5309  RISE       1
I__746/I                                 CEMux                          0              4640   5309  RISE       1
I__746/O                                 CEMux                        603              5243   5309  RISE       1
uart_tx.r_data_5_LC_4_11_4/ce            LogicCell40_SEQ_MODE_1000      0              5243   5309  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__931/I                                            ClkMux                         0              2073  RISE       1
I__931/O                                            ClkMux                       309              2381  RISE       1
uart_tx.r_data_5_LC_4_11_4/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.state_1_LC_5_9_4/lcout
Path End         : uart_tx.r_data_8_LC_4_11_0/ce
Capture Clock    : uart_tx.r_data_8_LC_4_11_0/clk
Setup Constraint : 8170p
Path slack       : 5308p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
------------------------------------------   ----- 
End-of-path required time (ps)               10551

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2322
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5243
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__928/I                                            ClkMux                         0              2073  RISE       1
I__928/O                                            ClkMux                       309              2381  RISE       1
uart_tx.state_1_LC_5_9_4/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.state_1_LC_5_9_4/lcout           LogicCell40_SEQ_MODE_1000    540              2921   3064  RISE      11
I__963/I                                 Odrv4                          0              2921   4593  RISE       1
I__963/O                                 Odrv4                        351              3272   4593  RISE       1
I__970/I                                 LocalMux                       0              3272   4607  RISE       1
I__970/O                                 LocalMux                     330              3602   4607  RISE       1
I__977/I                                 InMux                          0              3602   4607  RISE       1
I__977/O                                 InMux                        259              3861   4607  RISE       1
uart_tx.state_RNI562Q_0_LC_5_11_2/in0    LogicCell40_SEQ_MODE_0000      0              3861   4607  RISE       1
uart_tx.state_RNI562Q_0_LC_5_11_2/lcout  LogicCell40_SEQ_MODE_0000    449              4310   4607  RISE       9
I__743/I                                 LocalMux                       0              4310   5309  RISE       1
I__743/O                                 LocalMux                     330              4640   5309  RISE       1
I__746/I                                 CEMux                          0              4640   5309  RISE       1
I__746/O                                 CEMux                        603              5243   5309  RISE       1
uart_tx.r_data_8_LC_4_11_0/ce            LogicCell40_SEQ_MODE_1000      0              5243   5309  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__931/I                                            ClkMux                         0              2073  RISE       1
I__931/O                                            ClkMux                       309              2381  RISE       1
uart_tx.r_data_8_LC_4_11_0/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.state_1_LC_5_9_4/lcout
Path End         : uart_tx.r_data_4_LC_4_12_4/ce
Capture Clock    : uart_tx.r_data_4_LC_4_12_4/clk
Setup Constraint : 8170p
Path slack       : 5308p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
------------------------------------------   ----- 
End-of-path required time (ps)               10551

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2322
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5243
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__928/I                                            ClkMux                         0              2073  RISE       1
I__928/O                                            ClkMux                       309              2381  RISE       1
uart_tx.state_1_LC_5_9_4/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.state_1_LC_5_9_4/lcout           LogicCell40_SEQ_MODE_1000    540              2921   3064  RISE      11
I__963/I                                 Odrv4                          0              2921   4593  RISE       1
I__963/O                                 Odrv4                        351              3272   4593  RISE       1
I__970/I                                 LocalMux                       0              3272   4607  RISE       1
I__970/O                                 LocalMux                     330              3602   4607  RISE       1
I__977/I                                 InMux                          0              3602   4607  RISE       1
I__977/O                                 InMux                        259              3861   4607  RISE       1
uart_tx.state_RNI562Q_0_LC_5_11_2/in0    LogicCell40_SEQ_MODE_0000      0              3861   4607  RISE       1
uart_tx.state_RNI562Q_0_LC_5_11_2/lcout  LogicCell40_SEQ_MODE_0000    449              4310   4607  RISE       9
I__745/I                                 LocalMux                       0              4310   5309  RISE       1
I__745/O                                 LocalMux                     330              4640   5309  RISE       1
I__748/I                                 CEMux                          0              4640   5309  RISE       1
I__748/O                                 CEMux                        603              5243   5309  RISE       1
uart_tx.r_data_4_LC_4_12_4/ce            LogicCell40_SEQ_MODE_1000      0              5243   5309  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__936/I                                            ClkMux                         0              2073  RISE       1
I__936/O                                            ClkMux                       309              2381  RISE       1
uart_tx.r_data_4_LC_4_12_4/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.state_1_LC_5_9_4/lcout
Path End         : uart_tx.r_data_1_LC_4_12_3/ce
Capture Clock    : uart_tx.r_data_1_LC_4_12_3/clk
Setup Constraint : 8170p
Path slack       : 5308p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
------------------------------------------   ----- 
End-of-path required time (ps)               10551

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2322
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5243
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__928/I                                            ClkMux                         0              2073  RISE       1
I__928/O                                            ClkMux                       309              2381  RISE       1
uart_tx.state_1_LC_5_9_4/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.state_1_LC_5_9_4/lcout           LogicCell40_SEQ_MODE_1000    540              2921   3064  RISE      11
I__963/I                                 Odrv4                          0              2921   4593  RISE       1
I__963/O                                 Odrv4                        351              3272   4593  RISE       1
I__970/I                                 LocalMux                       0              3272   4607  RISE       1
I__970/O                                 LocalMux                     330              3602   4607  RISE       1
I__977/I                                 InMux                          0              3602   4607  RISE       1
I__977/O                                 InMux                        259              3861   4607  RISE       1
uart_tx.state_RNI562Q_0_LC_5_11_2/in0    LogicCell40_SEQ_MODE_0000      0              3861   4607  RISE       1
uart_tx.state_RNI562Q_0_LC_5_11_2/lcout  LogicCell40_SEQ_MODE_0000    449              4310   4607  RISE       9
I__745/I                                 LocalMux                       0              4310   5309  RISE       1
I__745/O                                 LocalMux                     330              4640   5309  RISE       1
I__748/I                                 CEMux                          0              4640   5309  RISE       1
I__748/O                                 CEMux                        603              5243   5309  RISE       1
uart_tx.r_data_1_LC_4_12_3/ce            LogicCell40_SEQ_MODE_1000      0              5243   5309  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__936/I                                            ClkMux                         0              2073  RISE       1
I__936/O                                            ClkMux                       309              2381  RISE       1
uart_tx.r_data_1_LC_4_12_3/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.timer_7_LC_2_12_7/lcout
Path End         : uart_rx.state_3_LC_1_11_4/in2
Capture Clock    : uart_rx.state_3_LC_1_11_4/clk
Setup Constraint : 8170p
Path slack       : 5351p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -323
------------------------------------------   ----- 
End-of-path required time (ps)               10229

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1957
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4878
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__927/I                                            ClkMux                         0              2073  RISE       1
I__927/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_7_LC_2_12_7/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.timer_7_LC_2_12_7/lcout          LogicCell40_SEQ_MODE_1000    540              2921   5224  RISE       4
I__489/I                                 LocalMux                       0              2921   5351  RISE       1
I__489/O                                 LocalMux                     330              3251   5351  RISE       1
I__493/I                                 InMux                          0              3251   5351  RISE       1
I__493/O                                 InMux                        259              3510   5351  RISE       1
uart_rx.timer_RNI1RRB_2_LC_1_12_0/in1    LogicCell40_SEQ_MODE_0000      0              3510   5351  RISE       1
uart_rx.timer_RNI1RRB_2_LC_1_12_0/lcout  LogicCell40_SEQ_MODE_0000    400              3910   5351  RISE       2
I__195/I                                 LocalMux                       0              3910   5351  RISE       1
I__195/O                                 LocalMux                     330              4240   5351  RISE       1
I__196/I                                 InMux                          0              4240   5351  RISE       1
I__196/O                                 InMux                        259              4499   5351  RISE       1
uart_rx.state_RNO_0_3_LC_1_11_3/in1      LogicCell40_SEQ_MODE_0000      0              4499   5351  RISE       1
uart_rx.state_RNO_0_3_LC_1_11_3/ltout    LogicCell40_SEQ_MODE_0000    379              4878   5351  FALL       1
I__169/I                                 CascadeMux                     0              4878   5351  FALL       1
I__169/O                                 CascadeMux                     0              4878   5351  FALL       1
uart_rx.state_3_LC_1_11_4/in2            LogicCell40_SEQ_MODE_1000      0              4878   5351  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__923/I                                            ClkMux                         0              2073  RISE       1
I__923/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_3_LC_1_11_4/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_iso_0_LC_1_12_7/lcout
Path End         : uart_rx.r_data_1_LC_2_9_7/sr
Capture Clock    : uart_rx.r_data_1_LC_2_9_7/clk
Setup Constraint : 8170p
Path slack       : 5407p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -203
------------------------------------------   ----- 
End-of-path required time (ps)               10348

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2020
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4941
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__924/I                                            ClkMux                         0              2073  RISE       1
I__924/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_iso_0_LC_1_12_7/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_iso_0_LC_1_12_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   5407  RISE      12
I__261/I                             Odrv4                          0              2921   5407  RISE       1
I__261/O                             Odrv4                        351              3272   5407  RISE       1
I__262/I                             Span4Mux_s1_h                  0              3272   5407  RISE       1
I__262/O                             Span4Mux_s1_h                175              3447   5407  RISE       1
I__264/I                             Span4Mux_v                     0              3447   5407  RISE       1
I__264/O                             Span4Mux_v                   351              3798   5407  RISE       1
I__267/I                             Span4Mux_v                     0              3798   5407  RISE       1
I__267/O                             Span4Mux_v                   351              4149   5407  RISE       1
I__269/I                             LocalMux                       0              4149   5407  RISE       1
I__269/O                             LocalMux                     330              4478   5407  RISE       1
I__270/I                             SRMux                          0              4478   5407  RISE       1
I__270/O                             SRMux                        463              4941   5407  RISE       1
uart_rx.r_data_1_LC_2_9_7/sr         LogicCell40_SEQ_MODE_1000      0              4941   5407  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__922/I                                            ClkMux                         0              2073  RISE       1
I__922/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_1_LC_2_9_7/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_iso_0_LC_1_12_7/lcout
Path End         : uart_rx.r_data_4_LC_2_9_4/sr
Capture Clock    : uart_rx.r_data_4_LC_2_9_4/clk
Setup Constraint : 8170p
Path slack       : 5407p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -203
------------------------------------------   ----- 
End-of-path required time (ps)               10348

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2020
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4941
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__924/I                                            ClkMux                         0              2073  RISE       1
I__924/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_iso_0_LC_1_12_7/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_iso_0_LC_1_12_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   5407  RISE      12
I__261/I                             Odrv4                          0              2921   5407  RISE       1
I__261/O                             Odrv4                        351              3272   5407  RISE       1
I__262/I                             Span4Mux_s1_h                  0              3272   5407  RISE       1
I__262/O                             Span4Mux_s1_h                175              3447   5407  RISE       1
I__264/I                             Span4Mux_v                     0              3447   5407  RISE       1
I__264/O                             Span4Mux_v                   351              3798   5407  RISE       1
I__267/I                             Span4Mux_v                     0              3798   5407  RISE       1
I__267/O                             Span4Mux_v                   351              4149   5407  RISE       1
I__269/I                             LocalMux                       0              4149   5407  RISE       1
I__269/O                             LocalMux                     330              4478   5407  RISE       1
I__270/I                             SRMux                          0              4478   5407  RISE       1
I__270/O                             SRMux                        463              4941   5407  RISE       1
uart_rx.r_data_4_LC_2_9_4/sr         LogicCell40_SEQ_MODE_1000      0              4941   5407  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__922/I                                            ClkMux                         0              2073  RISE       1
I__922/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_4_LC_2_9_4/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_iso_0_LC_1_12_7/lcout
Path End         : uart_rx.r_data_6_LC_2_9_3/sr
Capture Clock    : uart_rx.r_data_6_LC_2_9_3/clk
Setup Constraint : 8170p
Path slack       : 5407p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -203
------------------------------------------   ----- 
End-of-path required time (ps)               10348

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2020
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4941
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__924/I                                            ClkMux                         0              2073  RISE       1
I__924/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_iso_0_LC_1_12_7/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_iso_0_LC_1_12_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   5407  RISE      12
I__261/I                             Odrv4                          0              2921   5407  RISE       1
I__261/O                             Odrv4                        351              3272   5407  RISE       1
I__262/I                             Span4Mux_s1_h                  0              3272   5407  RISE       1
I__262/O                             Span4Mux_s1_h                175              3447   5407  RISE       1
I__264/I                             Span4Mux_v                     0              3447   5407  RISE       1
I__264/O                             Span4Mux_v                   351              3798   5407  RISE       1
I__267/I                             Span4Mux_v                     0              3798   5407  RISE       1
I__267/O                             Span4Mux_v                   351              4149   5407  RISE       1
I__269/I                             LocalMux                       0              4149   5407  RISE       1
I__269/O                             LocalMux                     330              4478   5407  RISE       1
I__270/I                             SRMux                          0              4478   5407  RISE       1
I__270/O                             SRMux                        463              4941   5407  RISE       1
uart_rx.r_data_6_LC_2_9_3/sr         LogicCell40_SEQ_MODE_1000      0              4941   5407  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__922/I                                            ClkMux                         0              2073  RISE       1
I__922/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_6_LC_2_9_3/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_iso_0_LC_1_12_7/lcout
Path End         : uart_rx.r_data_3_LC_2_9_2/sr
Capture Clock    : uart_rx.r_data_3_LC_2_9_2/clk
Setup Constraint : 8170p
Path slack       : 5407p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -203
------------------------------------------   ----- 
End-of-path required time (ps)               10348

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2020
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4941
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__924/I                                            ClkMux                         0              2073  RISE       1
I__924/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_iso_0_LC_1_12_7/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_iso_0_LC_1_12_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   5407  RISE      12
I__261/I                             Odrv4                          0              2921   5407  RISE       1
I__261/O                             Odrv4                        351              3272   5407  RISE       1
I__262/I                             Span4Mux_s1_h                  0              3272   5407  RISE       1
I__262/O                             Span4Mux_s1_h                175              3447   5407  RISE       1
I__264/I                             Span4Mux_v                     0              3447   5407  RISE       1
I__264/O                             Span4Mux_v                   351              3798   5407  RISE       1
I__267/I                             Span4Mux_v                     0              3798   5407  RISE       1
I__267/O                             Span4Mux_v                   351              4149   5407  RISE       1
I__269/I                             LocalMux                       0              4149   5407  RISE       1
I__269/O                             LocalMux                     330              4478   5407  RISE       1
I__270/I                             SRMux                          0              4478   5407  RISE       1
I__270/O                             SRMux                        463              4941   5407  RISE       1
uart_rx.r_data_3_LC_2_9_2/sr         LogicCell40_SEQ_MODE_1000      0              4941   5407  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__922/I                                            ClkMux                         0              2073  RISE       1
I__922/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_3_LC_2_9_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.timer_8_LC_2_13_0/lcout
Path End         : uart_rx.state_2_LC_1_12_5/in3
Capture Clock    : uart_rx.state_2_LC_1_12_5/clk
Setup Constraint : 8170p
Path slack       : 5421p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -274
------------------------------------------   ----- 
End-of-path required time (ps)               10278

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1936
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4857
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__930/I                                            ClkMux                         0              2073  RISE       1
I__930/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_8_LC_2_13_0/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.timer_8_LC_2_13_0/lcout          LogicCell40_SEQ_MODE_1000    540              2921   4677  RISE       2
I__482/I                                 LocalMux                       0              2921   4677  RISE       1
I__482/O                                 LocalMux                     330              3251   4677  RISE       1
I__484/I                                 InMux                          0              3251   4677  RISE       1
I__484/O                                 InMux                        259              3510   4677  RISE       1
uart_rx.timer_RNI60SB_8_LC_1_13_6/in1    LogicCell40_SEQ_MODE_0000      0              3510   4677  RISE       1
uart_rx.timer_RNI60SB_8_LC_1_13_6/ltout  LogicCell40_SEQ_MODE_0000    379              3889   4874  FALL       1
I__205/I                                 CascadeMux                     0              3889   4874  FALL       1
I__205/O                                 CascadeMux                     0              3889   4874  FALL       1
uart_rx.timer_RNIUELT_0_LC_1_13_7/in2    LogicCell40_SEQ_MODE_0000      0              3889   4874  FALL       1
uart_rx.timer_RNIUELT_0_LC_1_13_7/lcout  LogicCell40_SEQ_MODE_0000    379              4268   4874  RISE       3
I__199/I                                 LocalMux                       0              4268   5421  RISE       1
I__199/O                                 LocalMux                     330              4598   5421  RISE       1
I__201/I                                 InMux                          0              4598   5421  RISE       1
I__201/O                                 InMux                        259              4857   5421  RISE       1
uart_rx.state_2_LC_1_12_5/in3            LogicCell40_SEQ_MODE_1000      0              4857   5421  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__924/I                                            ClkMux                         0              2073  RISE       1
I__924/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_2_LC_1_12_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_2_LC_1_12_5/lcout
Path End         : uart_rx.state_iso_0_LC_1_12_7/in3
Capture Clock    : uart_rx.state_iso_0_LC_1_12_7/clk
Setup Constraint : 8170p
Path slack       : 5421p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -274
------------------------------------------   ----- 
End-of-path required time (ps)               10278

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1936
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4857
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__924/I                                            ClkMux                         0              2073  RISE       1
I__924/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_2_LC_1_12_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_2_LC_1_12_5/lcout           LogicCell40_SEQ_MODE_1000    540              2921   5175  RISE       3
I__430/I                                  LocalMux                       0              2921   5224  RISE       1
I__430/O                                  LocalMux                     330              3251   5224  RISE       1
I__433/I                                  InMux                          0              3251   5224  RISE       1
I__433/O                                  InMux                        259              3510   5224  RISE       1
uart_rx.state_RNITUIG_2_LC_1_11_1/in1     LogicCell40_SEQ_MODE_0000      0              3510   5224  RISE       1
uart_rx.state_RNITUIG_2_LC_1_11_1/ltout   LogicCell40_SEQ_MODE_0000    379              3889   5224  FALL       1
I__172/I                                  CascadeMux                     0              3889   5224  FALL       1
I__172/O                                  CascadeMux                     0              3889   5224  FALL       1
uart_rx.state_RNIGJ841_5_LC_1_11_2/in2    LogicCell40_SEQ_MODE_0000      0              3889   5224  FALL       1
uart_rx.state_RNIGJ841_5_LC_1_11_2/lcout  LogicCell40_SEQ_MODE_0000    379              4268   5224  RISE       2
I__225/I                                  LocalMux                       0              4268   5224  RISE       1
I__225/O                                  LocalMux                     330              4598   5224  RISE       1
I__227/I                                  InMux                          0              4598   5421  RISE       1
I__227/O                                  InMux                        259              4857   5421  RISE       1
uart_rx.state_iso_0_LC_1_12_7/in3         LogicCell40_SEQ_MODE_1000      0              4857   5421  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__924/I                                            ClkMux                         0              2073  RISE       1
I__924/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_iso_0_LC_1_12_7/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.state_1_LC_5_9_4/lcout
Path End         : uart_tx.tready_LC_6_11_7/in3
Capture Clock    : uart_tx.tready_LC_6_11_7/clk
Setup Constraint : 8170p
Path slack       : 5512p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -274
------------------------------------------   ----- 
End-of-path required time (ps)               10278

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1845
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4766
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__928/I                                            ClkMux                         0              2073  RISE       1
I__928/O                                            ClkMux                       309              2381  RISE       1
uart_tx.state_1_LC_5_9_4/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.state_1_LC_5_9_4/lcout             LogicCell40_SEQ_MODE_1000    540              2921   3064  RISE      11
I__963/I                                   Odrv4                          0              2921   4593  RISE       1
I__963/O                                   Odrv4                        351              3272   4593  RISE       1
I__971/I                                   LocalMux                       0              3272   4593  RISE       1
I__971/O                                   LocalMux                     330              3602   4593  RISE       1
I__979/I                                   InMux                          0              3602   4726  RISE       1
I__979/O                                   InMux                        259              3861   4726  RISE       1
uart_tx.state_RNIT28M_0_0_LC_5_10_2/in3    LogicCell40_SEQ_MODE_0000      0              3861   4726  RISE       1
uart_tx.state_RNIT28M_0_0_LC_5_10_2/lcout  LogicCell40_SEQ_MODE_0000    316              4177   4726  RISE       6
I__953/I                                   LocalMux                       0              4177   5512  RISE       1
I__953/O                                   LocalMux                     330              4506   5512  RISE       1
I__956/I                                   InMux                          0              4506   5512  RISE       1
I__956/O                                   InMux                        259              4766   5512  RISE       1
uart_tx.tready_LC_6_11_7/in3               LogicCell40_SEQ_MODE_1000      0              4766   5512  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__942/I                                            ClkMux                         0              2073  RISE       1
I__942/O                                            ClkMux                       309              2381  RISE       1
uart_tx.tready_LC_6_11_7/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.index_2_LC_1_10_2/lcout
Path End         : uart_rx.r_data_3_LC_2_9_2/in0
Capture Clock    : uart_rx.r_data_3_LC_2_9_2/clk
Setup Constraint : 8170p
Path slack       : 5533p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -470
------------------------------------------   ----- 
End-of-path required time (ps)               10081

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1627
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4548
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__921/I                                            ClkMux                         0              2073  RISE       1
I__921/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_2_LC_1_10_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.index_2_LC_1_10_2/lcout             LogicCell40_SEQ_MODE_1000    540              2921   5533  RISE       6
I__342/I                                    LocalMux                       0              2921   5533  RISE       1
I__342/O                                    LocalMux                     330              3251   5533  RISE       1
I__346/I                                    InMux                          0              3251   5533  RISE       1
I__346/O                                    InMux                        259              3510   5533  RISE       1
uart_rx.index_RNI8GO31_0_0_LC_2_10_6/in0    LogicCell40_SEQ_MODE_0000      0              3510   5533  RISE       1
uart_rx.index_RNI8GO31_0_0_LC_2_10_6/lcout  LogicCell40_SEQ_MODE_0000    449              3959   5533  RISE       2
I__328/I                                    LocalMux                       0              3959   5533  RISE       1
I__328/O                                    LocalMux                     330              4289   5533  RISE       1
I__330/I                                    InMux                          0              4289   5533  RISE       1
I__330/O                                    InMux                        259              4548   5533  RISE       1
uart_rx.r_data_3_LC_2_9_2/in0               LogicCell40_SEQ_MODE_1000      0              4548   5533  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__922/I                                            ClkMux                         0              2073  RISE       1
I__922/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_3_LC_2_9_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.counter_5_LC_6_9_5/lcout
Path End         : uart_tx.state_1_LC_5_9_4/in0
Capture Clock    : uart_tx.state_1_LC_5_9_4/clk
Setup Constraint : 8170p
Path slack       : 5533p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -470
------------------------------------------   ----- 
End-of-path required time (ps)               10081

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1627
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4548
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_5_LC_6_9_5/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.counter_5_LC_6_9_5/lcout           LogicCell40_SEQ_MODE_1000    540              2921   3639  RISE       3
I__800/I                                   LocalMux                       0              2921   3639  RISE       1
I__800/O                                   LocalMux                     330              3251   3639  RISE       1
I__803/I                                   InMux                          0              3251   3639  RISE       1
I__803/O                                   InMux                        259              3510   3639  RISE       1
uart_tx.counter_RNI5L34_9_LC_5_10_0/in0    LogicCell40_SEQ_MODE_0000      0              3510   3639  RISE       1
uart_tx.counter_RNI5L34_9_LC_5_10_0/lcout  LogicCell40_SEQ_MODE_0000    449              3959   3639  RISE       4
I__993/I                                   LocalMux                       0              3959   5533  RISE       1
I__993/O                                   LocalMux                     330              4289   5533  RISE       1
I__997/I                                   InMux                          0              4289   5533  RISE       1
I__997/O                                   InMux                        259              4548   5533  RISE       1
uart_tx.state_1_LC_5_9_4/in0               LogicCell40_SEQ_MODE_1000      0              4548   5533  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__928/I                                            ClkMux                         0              2073  RISE       1
I__928/O                                            ClkMux                       309              2381  RISE       1
uart_tx.state_1_LC_5_9_4/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.index_3_LC_1_10_3/lcout
Path End         : uart_rx.r_data_4_LC_2_9_4/in0
Capture Clock    : uart_rx.r_data_4_LC_2_9_4/clk
Setup Constraint : 8170p
Path slack       : 5582p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -470
------------------------------------------   ----- 
End-of-path required time (ps)               10081

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1578
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4499
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__921/I                                            ClkMux                         0              2073  RISE       1
I__921/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_3_LC_1_10_3/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.index_3_LC_1_10_3/lcout            LogicCell40_SEQ_MODE_1000    540              2921   5582  RISE       4
I__364/I                                   LocalMux                       0              2921   5582  RISE       1
I__364/O                                   LocalMux                     330              3251   5582  RISE       1
I__368/I                                   InMux                          0              3251   5582  RISE       1
I__368/O                                   InMux                        259              3510   5582  RISE       1
uart_rx.index_RNIA1FR_0_3_LC_2_10_3/in1    LogicCell40_SEQ_MODE_0000      0              3510   5582  RISE       1
uart_rx.index_RNIA1FR_0_3_LC_2_10_3/lcout  LogicCell40_SEQ_MODE_0000    400              3910   5582  RISE       4
I__303/I                                   LocalMux                       0              3910   5582  RISE       1
I__303/O                                   LocalMux                     330              4240   5582  RISE       1
I__307/I                                   InMux                          0              4240   5582  RISE       1
I__307/O                                   InMux                        259              4499   5582  RISE       1
uart_rx.r_data_4_LC_2_9_4/in0              LogicCell40_SEQ_MODE_1000      0              4499   5582  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__922/I                                            ClkMux                         0              2073  RISE       1
I__922/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_4_LC_2_9_4/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.index_1_LC_1_10_1/lcout
Path End         : uart_rx.r_data_6_LC_2_9_3/in0
Capture Clock    : uart_rx.r_data_6_LC_2_9_3/clk
Setup Constraint : 8170p
Path slack       : 5582p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -470
------------------------------------------   ----- 
End-of-path required time (ps)               10081

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1578
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4499
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__921/I                                            ClkMux                         0              2073  RISE       1
I__921/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_1_LC_1_10_1/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.index_1_LC_1_10_1/lcout         LogicCell40_SEQ_MODE_1000    540              2921   5582  RISE       4
I__357/I                                LocalMux                       0              2921   5582  RISE       1
I__357/O                                LocalMux                     330              3251   5582  RISE       1
I__361/I                                InMux                          0              3251   5582  RISE       1
I__361/O                                InMux                        259              3510   5582  RISE       1
uart_rx.index_RNIA1FR_3_LC_1_9_6/in1    LogicCell40_SEQ_MODE_0000      0              3510   5582  RISE       1
uart_rx.index_RNIA1FR_3_LC_1_9_6/lcout  LogicCell40_SEQ_MODE_0000    400              3910   5582  RISE       3
I__231/I                                LocalMux                       0              3910   5582  RISE       1
I__231/O                                LocalMux                     330              4240   5582  RISE       1
I__234/I                                InMux                          0              4240   5582  RISE       1
I__234/O                                InMux                        259              4499   5582  RISE       1
uart_rx.r_data_6_LC_2_9_3/in0           LogicCell40_SEQ_MODE_1000      0              4499   5582  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__922/I                                            ClkMux                         0              2073  RISE       1
I__922/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_6_LC_2_9_3/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.index_3_LC_1_10_3/lcout
Path End         : uart_rx.r_data_5_LC_2_11_3/in0
Capture Clock    : uart_rx.r_data_5_LC_2_11_3/clk
Setup Constraint : 8170p
Path slack       : 5582p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -470
------------------------------------------   ----- 
End-of-path required time (ps)               10081

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1578
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4499
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__921/I                                            ClkMux                         0              2073  RISE       1
I__921/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_3_LC_1_10_3/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.index_3_LC_1_10_3/lcout            LogicCell40_SEQ_MODE_1000    540              2921   5582  RISE       4
I__364/I                                   LocalMux                       0              2921   5582  RISE       1
I__364/O                                   LocalMux                     330              3251   5582  RISE       1
I__368/I                                   InMux                          0              3251   5582  RISE       1
I__368/O                                   InMux                        259              3510   5582  RISE       1
uart_rx.index_RNIA1FR_0_3_LC_2_10_3/in1    LogicCell40_SEQ_MODE_0000      0              3510   5582  RISE       1
uart_rx.index_RNIA1FR_0_3_LC_2_10_3/lcout  LogicCell40_SEQ_MODE_0000    400              3910   5582  RISE       4
I__304/I                                   LocalMux                       0              3910   5582  RISE       1
I__304/O                                   LocalMux                     330              4240   5582  RISE       1
I__308/I                                   InMux                          0              4240   5582  RISE       1
I__308/O                                   InMux                        259              4499   5582  RISE       1
uart_rx.r_data_5_LC_2_11_3/in0             LogicCell40_SEQ_MODE_1000      0              4499   5582  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__925/I                                            ClkMux                         0              2073  RISE       1
I__925/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_5_LC_2_11_3/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_3_LC_1_11_4/lcout
Path End         : uart_rx.state_iso_0_LC_1_12_7/in1
Capture Clock    : uart_rx.state_iso_0_LC_1_12_7/clk
Setup Constraint : 8170p
Path slack       : 5604p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -400
------------------------------------------   ----- 
End-of-path required time (ps)               10152

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1627
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4548
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__923/I                                            ClkMux                         0              2073  RISE       1
I__923/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_3_LC_1_11_4/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_3_LC_1_11_4/lcout          LogicCell40_SEQ_MODE_1000    540              2921   4207  RISE       4
I__177/I                                 LocalMux                       0              2921   4207  RISE       1
I__177/O                                 LocalMux                     330              3251   4207  RISE       1
I__180/I                                 InMux                          0              3251   5603  RISE       1
I__180/O                                 InMux                        259              3510   5603  RISE       1
uart_rx.state_RNI1KSO_6_LC_1_12_1/in0    LogicCell40_SEQ_MODE_0000      0              3510   5603  RISE       1
uart_rx.state_RNI1KSO_6_LC_1_12_1/lcout  LogicCell40_SEQ_MODE_0000    449              3959   5603  RISE       1
I__228/I                                 LocalMux                       0              3959   5603  RISE       1
I__228/O                                 LocalMux                     330              4289   5603  RISE       1
I__229/I                                 InMux                          0              4289   5603  RISE       1
I__229/O                                 InMux                        259              4548   5603  RISE       1
uart_rx.state_iso_0_LC_1_12_7/in1        LogicCell40_SEQ_MODE_1000      0              4548   5603  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__924/I                                            ClkMux                         0              2073  RISE       1
I__924/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_iso_0_LC_1_12_7/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.index_2_LC_1_10_2/lcout
Path End         : uart_rx.r_data_1_LC_2_9_7/in1
Capture Clock    : uart_rx.r_data_1_LC_2_9_7/clk
Setup Constraint : 8170p
Path slack       : 5604p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -400
------------------------------------------   ----- 
End-of-path required time (ps)               10152

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1627
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4548
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__921/I                                            ClkMux                         0              2073  RISE       1
I__921/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_2_LC_1_10_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.index_2_LC_1_10_2/lcout             LogicCell40_SEQ_MODE_1000    540              2921   5533  RISE       6
I__342/I                                    LocalMux                       0              2921   5533  RISE       1
I__342/O                                    LocalMux                     330              3251   5533  RISE       1
I__346/I                                    InMux                          0              3251   5533  RISE       1
I__346/O                                    InMux                        259              3510   5533  RISE       1
uart_rx.index_RNI8GO31_0_0_LC_2_10_6/in0    LogicCell40_SEQ_MODE_0000      0              3510   5533  RISE       1
uart_rx.index_RNI8GO31_0_0_LC_2_10_6/lcout  LogicCell40_SEQ_MODE_0000    449              3959   5533  RISE       2
I__328/I                                    LocalMux                       0              3959   5533  RISE       1
I__328/O                                    LocalMux                     330              4289   5533  RISE       1
I__329/I                                    InMux                          0              4289   5603  RISE       1
I__329/O                                    InMux                        259              4548   5603  RISE       1
uart_rx.r_data_1_LC_2_9_7/in1               LogicCell40_SEQ_MODE_1000      0              4548   5603  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__922/I                                            ClkMux                         0              2073  RISE       1
I__922/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_1_LC_2_9_7/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.counter_5_LC_6_9_5/lcout
Path End         : uart_tx.state_0_LC_5_9_6/in1
Capture Clock    : uart_tx.state_0_LC_5_9_6/clk
Setup Constraint : 8170p
Path slack       : 5604p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -400
------------------------------------------   ----- 
End-of-path required time (ps)               10152

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1627
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4548
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_5_LC_6_9_5/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.counter_5_LC_6_9_5/lcout           LogicCell40_SEQ_MODE_1000    540              2921   3639  RISE       3
I__800/I                                   LocalMux                       0              2921   3639  RISE       1
I__800/O                                   LocalMux                     330              3251   3639  RISE       1
I__803/I                                   InMux                          0              3251   3639  RISE       1
I__803/O                                   InMux                        259              3510   3639  RISE       1
uart_tx.counter_RNI5L34_9_LC_5_10_0/in0    LogicCell40_SEQ_MODE_0000      0              3510   3639  RISE       1
uart_tx.counter_RNI5L34_9_LC_5_10_0/lcout  LogicCell40_SEQ_MODE_0000    449              3959   3639  RISE       4
I__992/I                                   LocalMux                       0              3959   5603  RISE       1
I__992/O                                   LocalMux                     330              4289   5603  RISE       1
I__996/I                                   InMux                          0              4289   5603  RISE       1
I__996/O                                   InMux                        259              4548   5603  RISE       1
uart_tx.state_0_LC_5_9_6/in1               LogicCell40_SEQ_MODE_1000      0              4548   5603  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__928/I                                            ClkMux                         0              2073  RISE       1
I__928/O                                            ClkMux                       309              2381  RISE       1
uart_tx.state_0_LC_5_9_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.index_1_LC_5_11_1/lcout
Path End         : uart_tx.index_2_LC_5_12_3/in1
Capture Clock    : uart_tx.index_2_LC_5_12_3/clk
Setup Constraint : 8170p
Path slack       : 5604p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -400
------------------------------------------   ----- 
End-of-path required time (ps)               10152

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1627
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4548
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__937/I                                            ClkMux                         0              2073  RISE       1
I__937/O                                            ClkMux                       309              2381  RISE       1
uart_tx.index_1_LC_5_11_1/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.index_1_LC_5_11_1/lcout          LogicCell40_SEQ_MODE_1000    540              2921   4761  RISE       4
I__789/I                                 LocalMux                       0              2921   4761  RISE       1
I__789/O                                 LocalMux                     330              3251   4761  RISE       1
I__793/I                                 InMux                          0              3251   5603  RISE       1
I__793/O                                 InMux                        259              3510   5603  RISE       1
uart_tx.index_RNIB641_1_LC_4_12_7/in0    LogicCell40_SEQ_MODE_0000      0              3510   5603  RISE       1
uart_tx.index_RNIB641_1_LC_4_12_7/lcout  LogicCell40_SEQ_MODE_0000    449              3959   5603  RISE       2
I__651/I                                 LocalMux                       0              3959   5603  RISE       1
I__651/O                                 LocalMux                     330              4289   5603  RISE       1
I__653/I                                 InMux                          0              4289   5603  RISE       1
I__653/O                                 InMux                        259              4548   5603  RISE       1
uart_tx.index_2_LC_5_12_3/in1            LogicCell40_SEQ_MODE_1000      0              4548   5603  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__941/I                                            ClkMux                         0              2073  RISE       1
I__941/O                                            ClkMux                       309              2381  RISE       1
uart_tx.index_2_LC_5_12_3/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.index_2_LC_1_10_2/lcout
Path End         : uart_rx.r_data_6_LC_2_9_3/in2
Capture Clock    : uart_rx.r_data_6_LC_2_9_3/clk
Setup Constraint : 8170p
Path slack       : 5632p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -372
------------------------------------------   ----- 
End-of-path required time (ps)               10180

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1627
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4548
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__921/I                                            ClkMux                         0              2073  RISE       1
I__921/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_2_LC_1_10_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.index_2_LC_1_10_2/lcout           LogicCell40_SEQ_MODE_1000    540              2921   5533  RISE       6
I__342/I                                  LocalMux                       0              2921   5533  RISE       1
I__342/O                                  LocalMux                     330              3251   5533  RISE       1
I__347/I                                  InMux                          0              3251   5631  RISE       1
I__347/O                                  InMux                        259              3510   5631  RISE       1
uart_rx.index_RNI8GO31_0_LC_2_10_4/in0    LogicCell40_SEQ_MODE_0000      0              3510   5631  RISE       1
uart_rx.index_RNI8GO31_0_LC_2_10_4/lcout  LogicCell40_SEQ_MODE_0000    449              3959   5631  RISE       2
I__352/I                                  LocalMux                       0              3959   5631  RISE       1
I__352/O                                  LocalMux                     330              4289   5631  RISE       1
I__354/I                                  InMux                          0              4289   5631  RISE       1
I__354/O                                  InMux                        259              4548   5631  RISE       1
I__355/I                                  CascadeMux                     0              4548   5631  RISE       1
I__355/O                                  CascadeMux                     0              4548   5631  RISE       1
uart_rx.r_data_6_LC_2_9_3/in2             LogicCell40_SEQ_MODE_1000      0              4548   5631  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__922/I                                            ClkMux                         0              2073  RISE       1
I__922/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_6_LC_2_9_3/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.index_1_LC_5_11_1/lcout
Path End         : uart_tx.index_3_LC_5_11_0/in2
Capture Clock    : uart_tx.index_3_LC_5_11_0/clk
Setup Constraint : 8170p
Path slack       : 5632p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -372
------------------------------------------   ----- 
End-of-path required time (ps)               10180

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1627
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4548
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__937/I                                            ClkMux                         0              2073  RISE       1
I__937/O                                            ClkMux                       309              2381  RISE       1
uart_tx.index_1_LC_5_11_1/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.index_1_LC_5_11_1/lcout          LogicCell40_SEQ_MODE_1000    540              2921   4761  RISE       4
I__789/I                                 LocalMux                       0              2921   4761  RISE       1
I__789/O                                 LocalMux                     330              3251   4761  RISE       1
I__793/I                                 InMux                          0              3251   5603  RISE       1
I__793/O                                 InMux                        259              3510   5603  RISE       1
uart_tx.index_RNIB641_1_LC_4_12_7/in0    LogicCell40_SEQ_MODE_0000      0              3510   5603  RISE       1
uart_tx.index_RNIB641_1_LC_4_12_7/lcout  LogicCell40_SEQ_MODE_0000    449              3959   5603  RISE       2
I__652/I                                 LocalMux                       0              3959   5631  RISE       1
I__652/O                                 LocalMux                     330              4289   5631  RISE       1
I__654/I                                 InMux                          0              4289   5631  RISE       1
I__654/O                                 InMux                        259              4548   5631  RISE       1
I__655/I                                 CascadeMux                     0              4548   5631  RISE       1
I__655/O                                 CascadeMux                     0              4548   5631  RISE       1
uart_tx.index_3_LC_5_11_0/in2            LogicCell40_SEQ_MODE_1000      0              4548   5631  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__937/I                                            ClkMux                         0              2073  RISE       1
I__937/O                                            ClkMux                       309              2381  RISE       1
uart_tx.index_3_LC_5_11_0/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_3_LC_1_11_4/lcout
Path End         : uart_rx.state_4_LC_1_11_5/in2
Capture Clock    : uart_rx.state_4_LC_1_11_5/clk
Setup Constraint : 8170p
Path slack       : 5632p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -372
------------------------------------------   ----- 
End-of-path required time (ps)               10180

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1627
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4548
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__923/I                                            ClkMux                         0              2073  RISE       1
I__923/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_3_LC_1_11_4/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_3_LC_1_11_4/lcout        LogicCell40_SEQ_MODE_1000    540              2921   4207  RISE       4
I__178/I                               LocalMux                       0              2921   5330  RISE       1
I__178/O                               LocalMux                     330              3251   5330  RISE       1
I__182/I                               InMux                          0              3251   5631  RISE       1
I__182/O                               InMux                        259              3510   5631  RISE       1
uart_rx.state_RNO_0_4_LC_1_11_0/in0    LogicCell40_SEQ_MODE_0000      0              3510   5631  RISE       1
uart_rx.state_RNO_0_4_LC_1_11_0/lcout  LogicCell40_SEQ_MODE_0000    449              3959   5631  RISE       1
I__166/I                               LocalMux                       0              3959   5631  RISE       1
I__166/O                               LocalMux                     330              4289   5631  RISE       1
I__167/I                               InMux                          0              4289   5631  RISE       1
I__167/O                               InMux                        259              4548   5631  RISE       1
I__168/I                               CascadeMux                     0              4548   5631  RISE       1
I__168/O                               CascadeMux                     0              4548   5631  RISE       1
uart_rx.state_4_LC_1_11_5/in2          LogicCell40_SEQ_MODE_1000      0              4548   5631  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__923/I                                            ClkMux                         0              2073  RISE       1
I__923/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_4_LC_1_11_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_2_LC_1_12_5/lcout
Path End         : uart_rx.state_3_LC_1_11_4/in1
Capture Clock    : uart_rx.state_3_LC_1_11_4/clk
Setup Constraint : 8170p
Path slack       : 5653p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -400
------------------------------------------   ----- 
End-of-path required time (ps)               10152

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1578
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4499
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__924/I                                            ClkMux                         0              2073  RISE       1
I__924/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_2_LC_1_12_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_2_LC_1_12_5/lcout          LogicCell40_SEQ_MODE_1000    540              2921   5175  RISE       3
I__430/I                                 LocalMux                       0              2921   5224  RISE       1
I__430/O                                 LocalMux                     330              3251   5224  RISE       1
I__433/I                                 InMux                          0              3251   5224  RISE       1
I__433/O                                 InMux                        259              3510   5224  RISE       1
uart_rx.state_RNITUIG_2_LC_1_11_1/in1    LogicCell40_SEQ_MODE_0000      0              3510   5224  RISE       1
uart_rx.state_RNITUIG_2_LC_1_11_1/lcout  LogicCell40_SEQ_MODE_0000    400              3910   5652  RISE       1
I__170/I                                 LocalMux                       0              3910   5652  RISE       1
I__170/O                                 LocalMux                     330              4240   5652  RISE       1
I__171/I                                 InMux                          0              4240   5652  RISE       1
I__171/O                                 InMux                        259              4499   5652  RISE       1
uart_rx.state_3_LC_1_11_4/in1            LogicCell40_SEQ_MODE_1000      0              4499   5652  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__923/I                                            ClkMux                         0              2073  RISE       1
I__923/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_3_LC_1_11_4/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.timer_7_LC_2_12_7/lcout
Path End         : uart_rx.state_4_LC_1_11_5/in1
Capture Clock    : uart_rx.state_4_LC_1_11_5/clk
Setup Constraint : 8170p
Path slack       : 5653p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -400
------------------------------------------   ----- 
End-of-path required time (ps)               10152

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1578
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4499
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__927/I                                            ClkMux                         0              2073  RISE       1
I__927/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_7_LC_2_12_7/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.timer_7_LC_2_12_7/lcout          LogicCell40_SEQ_MODE_1000    540              2921   5224  RISE       4
I__489/I                                 LocalMux                       0              2921   5351  RISE       1
I__489/O                                 LocalMux                     330              3251   5351  RISE       1
I__493/I                                 InMux                          0              3251   5351  RISE       1
I__493/O                                 InMux                        259              3510   5351  RISE       1
uart_rx.timer_RNI1RRB_2_LC_1_12_0/in1    LogicCell40_SEQ_MODE_0000      0              3510   5351  RISE       1
uart_rx.timer_RNI1RRB_2_LC_1_12_0/lcout  LogicCell40_SEQ_MODE_0000    400              3910   5351  RISE       2
I__195/I                                 LocalMux                       0              3910   5351  RISE       1
I__195/O                                 LocalMux                     330              4240   5351  RISE       1
I__197/I                                 InMux                          0              4240   5652  RISE       1
I__197/O                                 InMux                        259              4499   5652  RISE       1
uart_rx.state_4_LC_1_11_5/in1            LogicCell40_SEQ_MODE_1000      0              4499   5652  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__923/I                                            ClkMux                         0              2073  RISE       1
I__923/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_4_LC_1_11_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_3_LC_1_11_4/lcout
Path End         : uart_rx.timer_0_LC_2_12_0/in2
Capture Clock    : uart_rx.timer_0_LC_2_12_0/clk
Setup Constraint : 8170p
Path slack       : 5681p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -372
------------------------------------------   ----- 
End-of-path required time (ps)               10180

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1578
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4499
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__923/I                                            ClkMux                         0              2073  RISE       1
I__923/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_3_LC_1_11_4/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_3_LC_1_11_4/lcout          LogicCell40_SEQ_MODE_1000    540              2921   4207  RISE       4
I__177/I                                 LocalMux                       0              2921   4207  RISE       1
I__177/O                                 LocalMux                     330              3251   4207  RISE       1
I__179/I                                 InMux                          0              3251   4207  RISE       1
I__179/O                                 InMux                        259              3510   4207  RISE       1
uart_rx.state_RNISTIG_1_LC_1_12_6/in1    LogicCell40_SEQ_MODE_0000      0              3510   4207  RISE       1
uart_rx.state_RNISTIG_1_LC_1_12_6/lcout  LogicCell40_SEQ_MODE_0000    400              3910   4207  RISE       2
I__425/I                                 LocalMux                       0              3910   4207  RISE       1
I__425/O                                 LocalMux                     330              4240   4207  RISE       1
I__427/I                                 InMux                          0              4240   4207  RISE       1
I__427/O                                 InMux                        259              4499   4207  RISE       1
I__429/I                                 CascadeMux                     0              4499   4207  RISE       1
I__429/O                                 CascadeMux                     0              4499   4207  RISE       1
uart_rx.timer_0_LC_2_12_0/in2            LogicCell40_SEQ_MODE_1000      0              4499   5680  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__927/I                                            ClkMux                         0              2073  RISE       1
I__927/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_0_LC_2_12_0/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.index_2_LC_1_10_2/lcout
Path End         : uart_rx.r_data_5_LC_2_11_3/in3
Capture Clock    : uart_rx.r_data_5_LC_2_11_3/clk
Setup Constraint : 8170p
Path slack       : 5730p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -274
------------------------------------------   ----- 
End-of-path required time (ps)               10278

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1627
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4548
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__921/I                                            ClkMux                         0              2073  RISE       1
I__921/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_2_LC_1_10_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.index_2_LC_1_10_2/lcout         LogicCell40_SEQ_MODE_1000    540              2921   5533  RISE       6
I__342/I                                LocalMux                       0              2921   5533  RISE       1
I__342/O                                LocalMux                     330              3251   5533  RISE       1
I__348/I                                InMux                          0              3251   5729  RISE       1
I__348/O                                InMux                        259              3510   5729  RISE       1
uart_rx.r_data_RNO_0_5_LC_2_10_2/in0    LogicCell40_SEQ_MODE_0000      0              3510   5729  RISE       1
uart_rx.r_data_RNO_0_5_LC_2_10_2/lcout  LogicCell40_SEQ_MODE_0000    449              3959   5729  RISE       1
I__271/I                                LocalMux                       0              3959   5729  RISE       1
I__271/O                                LocalMux                     330              4289   5729  RISE       1
I__272/I                                InMux                          0              4289   5729  RISE       1
I__272/O                                InMux                        259              4548   5729  RISE       1
uart_rx.r_data_5_LC_2_11_3/in3          LogicCell40_SEQ_MODE_1000      0              4548   5729  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__925/I                                            ClkMux                         0              2073  RISE       1
I__925/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_5_LC_2_11_3/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.index_2_LC_1_10_2/lcout
Path End         : uart_rx.r_data_4_LC_2_9_4/in3
Capture Clock    : uart_rx.r_data_4_LC_2_9_4/clk
Setup Constraint : 8170p
Path slack       : 5730p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -274
------------------------------------------   ----- 
End-of-path required time (ps)               10278

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1627
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4548
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__921/I                                            ClkMux                         0              2073  RISE       1
I__921/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_2_LC_1_10_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.index_2_LC_1_10_2/lcout           LogicCell40_SEQ_MODE_1000    540              2921   5533  RISE       6
I__342/I                                  LocalMux                       0              2921   5533  RISE       1
I__342/O                                  LocalMux                     330              3251   5533  RISE       1
I__347/I                                  InMux                          0              3251   5631  RISE       1
I__347/O                                  InMux                        259              3510   5631  RISE       1
uart_rx.index_RNI8GO31_0_LC_2_10_4/in0    LogicCell40_SEQ_MODE_0000      0              3510   5631  RISE       1
uart_rx.index_RNI8GO31_0_LC_2_10_4/lcout  LogicCell40_SEQ_MODE_0000    449              3959   5631  RISE       2
I__352/I                                  LocalMux                       0              3959   5631  RISE       1
I__352/O                                  LocalMux                     330              4289   5631  RISE       1
I__353/I                                  InMux                          0              4289   5729  RISE       1
I__353/O                                  InMux                        259              4548   5729  RISE       1
uart_rx.r_data_4_LC_2_9_4/in3             LogicCell40_SEQ_MODE_1000      0              4548   5729  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__922/I                                            ClkMux                         0              2073  RISE       1
I__922/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_4_LC_2_9_4/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.index_3_LC_1_10_3/lcout
Path End         : uart_rx.r_data_7_LC_2_11_1/in3
Capture Clock    : uart_rx.r_data_7_LC_2_11_1/clk
Setup Constraint : 8170p
Path slack       : 5730p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -274
------------------------------------------   ----- 
End-of-path required time (ps)               10278

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1627
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4548
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__921/I                                            ClkMux                         0              2073  RISE       1
I__921/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_3_LC_1_10_3/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.index_3_LC_1_10_3/lcout           LogicCell40_SEQ_MODE_1000    540              2921   5582  RISE       4
I__366/I                                  LocalMux                       0              2921   5729  RISE       1
I__366/O                                  LocalMux                     330              3251   5729  RISE       1
I__370/I                                  InMux                          0              3251   5729  RISE       1
I__370/O                                  InMux                        259              3510   5729  RISE       1
uart_rx.index_RNII0UM1_3_LC_1_11_6/in0    LogicCell40_SEQ_MODE_0000      0              3510   5729  RISE       1
uart_rx.index_RNII0UM1_3_LC_1_11_6/lcout  LogicCell40_SEQ_MODE_0000    449              3959   5729  RISE       2
I__309/I                                  LocalMux                       0              3959   5729  RISE       1
I__309/O                                  LocalMux                     330              4289   5729  RISE       1
I__311/I                                  InMux                          0              4289   5729  RISE       1
I__311/O                                  InMux                        259              4548   5729  RISE       1
uart_rx.r_data_7_LC_2_11_1/in3            LogicCell40_SEQ_MODE_1000      0              4548   5729  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__925/I                                            ClkMux                         0              2073  RISE       1
I__925/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_7_LC_2_11_1/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.index_3_LC_1_10_3/lcout
Path End         : uart_rx.state_6_LC_1_12_3/in3
Capture Clock    : uart_rx.state_6_LC_1_12_3/clk
Setup Constraint : 8170p
Path slack       : 5730p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -274
------------------------------------------   ----- 
End-of-path required time (ps)               10278

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1627
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4548
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__921/I                                            ClkMux                         0              2073  RISE       1
I__921/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_3_LC_1_10_3/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.index_3_LC_1_10_3/lcout           LogicCell40_SEQ_MODE_1000    540              2921   5582  RISE       4
I__366/I                                  LocalMux                       0              2921   5729  RISE       1
I__366/O                                  LocalMux                     330              3251   5729  RISE       1
I__370/I                                  InMux                          0              3251   5729  RISE       1
I__370/O                                  InMux                        259              3510   5729  RISE       1
uart_rx.index_RNII0UM1_3_LC_1_11_6/in0    LogicCell40_SEQ_MODE_0000      0              3510   5729  RISE       1
uart_rx.index_RNII0UM1_3_LC_1_11_6/lcout  LogicCell40_SEQ_MODE_0000    449              3959   5729  RISE       2
I__310/I                                  LocalMux                       0              3959   5729  RISE       1
I__310/O                                  LocalMux                     330              4289   5729  RISE       1
I__312/I                                  InMux                          0              4289   5729  RISE       1
I__312/O                                  InMux                        259              4548   5729  RISE       1
uart_rx.state_6_LC_1_12_3/in3             LogicCell40_SEQ_MODE_1000      0              4548   5729  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__924/I                                            ClkMux                         0              2073  RISE       1
I__924/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_6_LC_1_12_3/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_iso_0_LC_1_12_7/lcout
Path End         : uart_rx.r_data_5_LC_2_11_3/sr
Capture Clock    : uart_rx.r_data_5_LC_2_11_3/clk
Setup Constraint : 8170p
Path slack       : 5757p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -203
------------------------------------------   ----- 
End-of-path required time (ps)               10348

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1670
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4591
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__924/I                                            ClkMux                         0              2073  RISE       1
I__924/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_iso_0_LC_1_12_7/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_iso_0_LC_1_12_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   5407  RISE      12
I__261/I                             Odrv4                          0              2921   5407  RISE       1
I__261/O                             Odrv4                        351              3272   5407  RISE       1
I__262/I                             Span4Mux_s1_h                  0              3272   5407  RISE       1
I__262/O                             Span4Mux_s1_h                175              3447   5407  RISE       1
I__264/I                             Span4Mux_v                     0              3447   5407  RISE       1
I__264/O                             Span4Mux_v                   351              3798   5407  RISE       1
I__266/I                             LocalMux                       0              3798   5757  RISE       1
I__266/O                             LocalMux                     330              4128   5757  RISE       1
I__268/I                             SRMux                          0              4128   5757  RISE       1
I__268/O                             SRMux                        463              4591   5757  RISE       1
uart_rx.r_data_5_LC_2_11_3/sr        LogicCell40_SEQ_MODE_1000      0              4591   5757  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__925/I                                            ClkMux                         0              2073  RISE       1
I__925/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_5_LC_2_11_3/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_iso_0_LC_1_12_7/lcout
Path End         : uart_rx.r_data_7_LC_2_11_1/sr
Capture Clock    : uart_rx.r_data_7_LC_2_11_1/clk
Setup Constraint : 8170p
Path slack       : 5757p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -203
------------------------------------------   ----- 
End-of-path required time (ps)               10348

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1670
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4591
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__924/I                                            ClkMux                         0              2073  RISE       1
I__924/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_iso_0_LC_1_12_7/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_iso_0_LC_1_12_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   5407  RISE      12
I__261/I                             Odrv4                          0              2921   5407  RISE       1
I__261/O                             Odrv4                        351              3272   5407  RISE       1
I__262/I                             Span4Mux_s1_h                  0              3272   5407  RISE       1
I__262/O                             Span4Mux_s1_h                175              3447   5407  RISE       1
I__264/I                             Span4Mux_v                     0              3447   5407  RISE       1
I__264/O                             Span4Mux_v                   351              3798   5407  RISE       1
I__266/I                             LocalMux                       0              3798   5757  RISE       1
I__266/O                             LocalMux                     330              4128   5757  RISE       1
I__268/I                             SRMux                          0              4128   5757  RISE       1
I__268/O                             SRMux                        463              4591   5757  RISE       1
uart_rx.r_data_7_LC_2_11_1/sr        LogicCell40_SEQ_MODE_1000      0              4591   5757  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__925/I                                            ClkMux                         0              2073  RISE       1
I__925/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_7_LC_2_11_1/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.index_1_LC_1_10_1/lcout
Path End         : uart_rx.r_data_2_LC_1_10_4/in3
Capture Clock    : uart_rx.r_data_2_LC_1_10_4/clk
Setup Constraint : 8170p
Path slack       : 5779p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -274
------------------------------------------   ----- 
End-of-path required time (ps)               10278

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1578
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4499
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__921/I                                            ClkMux                         0              2073  RISE       1
I__921/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_1_LC_1_10_1/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.index_1_LC_1_10_1/lcout         LogicCell40_SEQ_MODE_1000    540              2921   5582  RISE       4
I__357/I                                LocalMux                       0              2921   5582  RISE       1
I__357/O                                LocalMux                     330              3251   5582  RISE       1
I__361/I                                InMux                          0              3251   5582  RISE       1
I__361/O                                InMux                        259              3510   5582  RISE       1
uart_rx.index_RNIA1FR_3_LC_1_9_6/in1    LogicCell40_SEQ_MODE_0000      0              3510   5582  RISE       1
uart_rx.index_RNIA1FR_3_LC_1_9_6/lcout  LogicCell40_SEQ_MODE_0000    400              3910   5582  RISE       3
I__230/I                                LocalMux                       0              3910   5778  RISE       1
I__230/O                                LocalMux                     330              4240   5778  RISE       1
I__232/I                                InMux                          0              4240   5778  RISE       1
I__232/O                                InMux                        259              4499   5778  RISE       1
uart_rx.r_data_2_LC_1_10_4/in3          LogicCell40_SEQ_MODE_1000      0              4499   5778  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__921/I                                            ClkMux                         0              2073  RISE       1
I__921/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_2_LC_1_10_4/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.index_1_LC_1_10_1/lcout
Path End         : uart_rx.r_data_3_LC_2_9_2/in3
Capture Clock    : uart_rx.r_data_3_LC_2_9_2/clk
Setup Constraint : 8170p
Path slack       : 5779p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -274
------------------------------------------   ----- 
End-of-path required time (ps)               10278

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1578
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4499
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__921/I                                            ClkMux                         0              2073  RISE       1
I__921/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_1_LC_1_10_1/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.index_1_LC_1_10_1/lcout         LogicCell40_SEQ_MODE_1000    540              2921   5582  RISE       4
I__357/I                                LocalMux                       0              2921   5582  RISE       1
I__357/O                                LocalMux                     330              3251   5582  RISE       1
I__361/I                                InMux                          0              3251   5582  RISE       1
I__361/O                                InMux                        259              3510   5582  RISE       1
uart_rx.index_RNIA1FR_3_LC_1_9_6/in1    LogicCell40_SEQ_MODE_0000      0              3510   5582  RISE       1
uart_rx.index_RNIA1FR_3_LC_1_9_6/lcout  LogicCell40_SEQ_MODE_0000    400              3910   5582  RISE       3
I__231/I                                LocalMux                       0              3910   5582  RISE       1
I__231/O                                LocalMux                     330              4240   5582  RISE       1
I__233/I                                InMux                          0              4240   5778  RISE       1
I__233/O                                InMux                        259              4499   5778  RISE       1
uart_rx.r_data_3_LC_2_9_2/in3           LogicCell40_SEQ_MODE_1000      0              4499   5778  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__922/I                                            ClkMux                         0              2073  RISE       1
I__922/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_3_LC_2_9_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.index_3_LC_1_10_3/lcout
Path End         : uart_rx.r_data_0_LC_1_10_5/in3
Capture Clock    : uart_rx.r_data_0_LC_1_10_5/clk
Setup Constraint : 8170p
Path slack       : 5779p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -274
------------------------------------------   ----- 
End-of-path required time (ps)               10278

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1578
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4499
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__921/I                                            ClkMux                         0              2073  RISE       1
I__921/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_3_LC_1_10_3/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.index_3_LC_1_10_3/lcout            LogicCell40_SEQ_MODE_1000    540              2921   5582  RISE       4
I__364/I                                   LocalMux                       0              2921   5582  RISE       1
I__364/O                                   LocalMux                     330              3251   5582  RISE       1
I__368/I                                   InMux                          0              3251   5582  RISE       1
I__368/O                                   InMux                        259              3510   5582  RISE       1
uart_rx.index_RNIA1FR_0_3_LC_2_10_3/in1    LogicCell40_SEQ_MODE_0000      0              3510   5582  RISE       1
uart_rx.index_RNIA1FR_0_3_LC_2_10_3/lcout  LogicCell40_SEQ_MODE_0000    400              3910   5582  RISE       4
I__302/I                                   LocalMux                       0              3910   5778  RISE       1
I__302/O                                   LocalMux                     330              4240   5778  RISE       1
I__305/I                                   InMux                          0              4240   5778  RISE       1
I__305/O                                   InMux                        259              4499   5778  RISE       1
uart_rx.r_data_0_LC_1_10_5/in3             LogicCell40_SEQ_MODE_1000      0              4499   5778  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__921/I                                            ClkMux                         0              2073  RISE       1
I__921/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_0_LC_1_10_5/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.index_3_LC_1_10_3/lcout
Path End         : uart_rx.r_data_1_LC_2_9_7/in3
Capture Clock    : uart_rx.r_data_1_LC_2_9_7/clk
Setup Constraint : 8170p
Path slack       : 5779p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -274
------------------------------------------   ----- 
End-of-path required time (ps)               10278

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1578
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4499
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__921/I                                            ClkMux                         0              2073  RISE       1
I__921/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_3_LC_1_10_3/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.index_3_LC_1_10_3/lcout            LogicCell40_SEQ_MODE_1000    540              2921   5582  RISE       4
I__364/I                                   LocalMux                       0              2921   5582  RISE       1
I__364/O                                   LocalMux                     330              3251   5582  RISE       1
I__368/I                                   InMux                          0              3251   5582  RISE       1
I__368/O                                   InMux                        259              3510   5582  RISE       1
uart_rx.index_RNIA1FR_0_3_LC_2_10_3/in1    LogicCell40_SEQ_MODE_0000      0              3510   5582  RISE       1
uart_rx.index_RNIA1FR_0_3_LC_2_10_3/lcout  LogicCell40_SEQ_MODE_0000    400              3910   5582  RISE       4
I__303/I                                   LocalMux                       0              3910   5582  RISE       1
I__303/O                                   LocalMux                     330              4240   5582  RISE       1
I__306/I                                   InMux                          0              4240   5778  RISE       1
I__306/O                                   InMux                        259              4499   5778  RISE       1
uart_rx.r_data_1_LC_2_9_7/in3              LogicCell40_SEQ_MODE_1000      0              4499   5778  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__922/I                                            ClkMux                         0              2073  RISE       1
I__922/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_1_LC_2_9_7/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_3_LC_1_11_4/lcout
Path End         : uart_rx.timer_0_LC_2_12_0/in3
Capture Clock    : uart_rx.timer_0_LC_2_12_0/clk
Setup Constraint : 8170p
Path slack       : 5779p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -274
------------------------------------------   ----- 
End-of-path required time (ps)               10278

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1578
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4499
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__923/I                                            ClkMux                         0              2073  RISE       1
I__923/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_3_LC_1_11_4/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_3_LC_1_11_4/lcout          LogicCell40_SEQ_MODE_1000    540              2921   4207  RISE       4
I__177/I                                 LocalMux                       0              2921   4207  RISE       1
I__177/O                                 LocalMux                     330              3251   4207  RISE       1
I__179/I                                 InMux                          0              3251   4207  RISE       1
I__179/O                                 InMux                        259              3510   4207  RISE       1
uart_rx.state_RNISTIG_1_LC_1_12_6/in1    LogicCell40_SEQ_MODE_0000      0              3510   4207  RISE       1
uart_rx.state_RNISTIG_1_LC_1_12_6/lcout  LogicCell40_SEQ_MODE_0000    400              3910   4207  RISE       2
I__426/I                                 LocalMux                       0              3910   5778  RISE       1
I__426/O                                 LocalMux                     330              4240   5778  RISE       1
I__428/I                                 InMux                          0              4240   5778  RISE       1
I__428/O                                 InMux                        259              4499   5778  RISE       1
uart_rx.timer_0_LC_2_12_0/in3            LogicCell40_SEQ_MODE_1000      0              4499   5778  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__927/I                                            ClkMux                         0              2073  RISE       1
I__927/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_0_LC_2_12_0/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_valid_LC_2_14_5/lcout
Path End         : uart_rx_tvalid_LC_5_10_7/in1
Capture Clock    : uart_rx_tvalid_LC_5_10_7/clk
Setup Constraint : 8170p
Path slack       : 5989p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -400
------------------------------------------   ----- 
End-of-path required time (ps)               10152

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1242
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4163
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__935/I                                            ClkMux                         0              2073  RISE       1
I__935/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_valid_LC_2_14_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_valid_LC_2_14_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   4754  RISE       4
I__712/I                         Odrv4                          0              2921   5989  RISE       1
I__712/O                         Odrv4                        351              3272   5989  RISE       1
I__716/I                         Span4Mux_h                     0              3272   5989  RISE       1
I__716/O                         Span4Mux_h                   302              3574   5989  RISE       1
I__717/I                         LocalMux                       0              3574   5989  RISE       1
I__717/O                         LocalMux                     330              3903   5989  RISE       1
I__718/I                         InMux                          0              3903   5989  RISE       1
I__718/O                         InMux                        259              4163   5989  RISE       1
uart_rx_tvalid_LC_5_10_7/in1     LogicCell40_SEQ_MODE_1000      0              4163   5989  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__932/I                                            ClkMux                         0              2073  RISE       1
I__932/O                                            ClkMux                       309              2381  RISE       1
uart_rx_tvalid_LC_5_10_7/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.index_0_LC_1_10_0/lcout
Path End         : uart_rx.index_3_LC_1_10_3/in3
Capture Clock    : uart_rx.index_3_LC_1_10_3/clk
Setup Constraint : 8170p
Path slack       : 5996p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -274
------------------------------------------   ----- 
End-of-path required time (ps)               10278

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1361
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4282
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__921/I                                            ClkMux                         0              2073  RISE       1
I__921/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_0_LC_1_10_0/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.index_0_LC_1_10_0/lcout     LogicCell40_SEQ_MODE_1000    540              2921   5666  RISE       6
I__332/I                            LocalMux                       0              2921   5996  RISE       1
I__332/O                            LocalMux                     330              3251   5996  RISE       1
I__336/I                            InMux                          0              3251   5996  RISE       1
I__336/O                            InMux                        259              3510   5996  RISE       1
uart_rx.index_0_LC_1_10_0/in1       LogicCell40_SEQ_MODE_1000      0              3510   5996  RISE       1
uart_rx.index_0_LC_1_10_0/carryout  LogicCell40_SEQ_MODE_1000    259              3770   5996  RISE       2
uart_rx.index_1_LC_1_10_1/carryin   LogicCell40_SEQ_MODE_1000      0              3770   5996  RISE       1
uart_rx.index_1_LC_1_10_1/carryout  LogicCell40_SEQ_MODE_1000    126              3896   5996  RISE       2
uart_rx.index_2_LC_1_10_2/carryin   LogicCell40_SEQ_MODE_1000      0              3896   5996  RISE       1
uart_rx.index_2_LC_1_10_2/carryout  LogicCell40_SEQ_MODE_1000    126              4022   5996  RISE       1
I__176/I                            InMux                          0              4022   5996  RISE       1
I__176/O                            InMux                        259              4282   5996  RISE       1
uart_rx.index_3_LC_1_10_3/in3       LogicCell40_SEQ_MODE_1000      0              4282   5996  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__921/I                                            ClkMux                         0              2073  RISE       1
I__921/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_3_LC_1_10_3/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_6_LC_2_15_1/lcout
Path End         : r_uart_char_esr_6_LC_4_14_5/in3
Capture Clock    : r_uart_char_esr_6_LC_4_14_5/clk
Setup Constraint : 8170p
Path slack       : 6066p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -274
------------------------------------------   ----- 
End-of-path required time (ps)               10278

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1291
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4212
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_6_LC_2_15_1/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_6_LC_2_15_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   6066  RISE       8
I__904/I                            Odrv4                          0              2921   6066  RISE       1
I__904/O                            Odrv4                        351              3272   6066  RISE       1
I__910/I                            Span4Mux_v                     0              3272   6066  RISE       1
I__910/O                            Span4Mux_v                   351              3623   6066  RISE       1
I__914/I                            LocalMux                       0              3623   6066  RISE       1
I__914/O                            LocalMux                     330              3952   6066  RISE       1
I__915/I                            InMux                          0              3952   6066  RISE       1
I__915/O                            InMux                        259              4212   6066  RISE       1
r_uart_char_esr_6_LC_4_14_5/in3     LogicCell40_SEQ_MODE_1000      0              4212   6066  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__944/I                                            ClkMux                         0              2073  RISE       1
I__944/O                                            ClkMux                       309              2381  RISE       1
r_uart_char_esr_6_LC_4_14_5/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_7_LC_2_15_0/lcout
Path End         : r_uart_char_esr_7_LC_4_14_6/in3
Capture Clock    : r_uart_char_esr_7_LC_4_14_6/clk
Setup Constraint : 8170p
Path slack       : 6066p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -274
------------------------------------------   ----- 
End-of-path required time (ps)               10278

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1291
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4212
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_7_LC_2_15_0/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_7_LC_2_15_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   6066  RISE       8
I__871/I                            Odrv4                          0              2921   6066  RISE       1
I__871/O                            Odrv4                        351              3272   6066  RISE       1
I__877/I                            Span4Mux_v                     0              3272   6066  RISE       1
I__877/O                            Span4Mux_v                   351              3623   6066  RISE       1
I__882/I                            LocalMux                       0              3623   6066  RISE       1
I__882/O                            LocalMux                     330              3952   6066  RISE       1
I__886/I                            InMux                          0              3952   6066  RISE       1
I__886/O                            InMux                        259              4212   6066  RISE       1
r_uart_char_esr_7_LC_4_14_6/in3     LogicCell40_SEQ_MODE_1000      0              4212   6066  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__944/I                                            ClkMux                         0              2073  RISE       1
I__944/O                                            ClkMux                       309              2381  RISE       1
r_uart_char_esr_7_LC_4_14_6/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_0_LC_1_15_7/lcout
Path End         : seven_seg.r_disp1_i_2_LC_4_15_4/in0
Capture Clock    : seven_seg.r_disp1_i_2_LC_4_15_4/clk
Setup Constraint : 8170p
Path slack       : 6080p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -470
------------------------------------------   ----- 
End-of-path required time (ps)               10081

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1080
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4001
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__934/I                                            ClkMux                         0              2073  RISE       1
I__934/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_0_LC_1_15_7/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_0_LC_1_15_7/lcout   LogicCell40_SEQ_MODE_1000    540              2921   6080  RISE       8
I__600/I                             Odrv12                         0              2921   6080  RISE       1
I__600/O                             Odrv12                       491              3412   6080  RISE       1
I__606/I                             LocalMux                       0              3412   6080  RISE       1
I__606/O                             LocalMux                     330              3742   6080  RISE       1
I__609/I                             InMux                          0              3742   6080  RISE       1
I__609/O                             InMux                        259              4001   6080  RISE       1
seven_seg.r_disp1_i_2_LC_4_15_4/in0  LogicCell40_SEQ_MODE_1000      0              4001   6080  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__946/I                                            ClkMux                         0              2073  RISE       1
I__946/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_2_LC_4_15_4/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_2_LC_1_15_6/lcout
Path End         : seven_seg.r_disp1_i_0_LC_4_15_1/in0
Capture Clock    : seven_seg.r_disp1_i_0_LC_4_15_1/clk
Setup Constraint : 8170p
Path slack       : 6080p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -470
------------------------------------------   ----- 
End-of-path required time (ps)               10081

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1080
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4001
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__934/I                                            ClkMux                         0              2073  RISE       1
I__934/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_2_LC_1_15_6/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_2_LC_1_15_6/lcout   LogicCell40_SEQ_MODE_1000    540              2921   6080  RISE       8
I__584/I                             Odrv12                         0              2921   6080  RISE       1
I__584/O                             Odrv12                       491              3412   6080  RISE       1
I__590/I                             LocalMux                       0              3412   6080  RISE       1
I__590/O                             LocalMux                     330              3742   6080  RISE       1
I__592/I                             InMux                          0              3742   6080  RISE       1
I__592/O                             InMux                        259              4001   6080  RISE       1
seven_seg.r_disp1_i_0_LC_4_15_1/in0  LogicCell40_SEQ_MODE_1000      0              4001   6080  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__946/I                                            ClkMux                         0              2073  RISE       1
I__946/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_0_LC_4_15_1/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_2_LC_1_15_6/lcout
Path End         : seven_seg.r_disp1_i_3_LC_4_15_3/in0
Capture Clock    : seven_seg.r_disp1_i_3_LC_4_15_3/clk
Setup Constraint : 8170p
Path slack       : 6080p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -470
------------------------------------------   ----- 
End-of-path required time (ps)               10081

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1080
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4001
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__934/I                                            ClkMux                         0              2073  RISE       1
I__934/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_2_LC_1_15_6/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_2_LC_1_15_6/lcout   LogicCell40_SEQ_MODE_1000    540              2921   6080  RISE       8
I__584/I                             Odrv12                         0              2921   6080  RISE       1
I__584/O                             Odrv12                       491              3412   6080  RISE       1
I__590/I                             LocalMux                       0              3412   6080  RISE       1
I__590/O                             LocalMux                     330              3742   6080  RISE       1
I__594/I                             InMux                          0              3742   6080  RISE       1
I__594/O                             InMux                        259              4001   6080  RISE       1
seven_seg.r_disp1_i_3_LC_4_15_3/in0  LogicCell40_SEQ_MODE_1000      0              4001   6080  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__946/I                                            ClkMux                         0              2073  RISE       1
I__946/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_3_LC_4_15_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_7_LC_2_11_1/lcout
Path End         : uart_rx.out_data_7_LC_2_15_0/in3
Capture Clock    : uart_rx.out_data_7_LC_2_15_0/clk
Setup Constraint : 8170p
Path slack       : 6101p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -274
------------------------------------------   ----- 
End-of-path required time (ps)               10278

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1256
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4177
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__925/I                                            ClkMux                         0              2073  RISE       1
I__925/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_7_LC_2_11_1/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_7_LC_2_11_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   6101  RISE       2
I__454/I                          Odrv4                          0              2921   6101  RISE       1
I__454/O                          Odrv4                        351              3272   6101  RISE       1
I__456/I                          Span4Mux_s3_v                  0              3272   6101  RISE       1
I__456/O                          Span4Mux_s3_v                316              3588   6101  RISE       1
I__457/I                          LocalMux                       0              3588   6101  RISE       1
I__457/O                          LocalMux                     330              3917   6101  RISE       1
I__458/I                          InMux                          0              3917   6101  RISE       1
I__458/O                          InMux                        259              4177   6101  RISE       1
uart_rx.out_data_7_LC_2_15_0/in3  LogicCell40_SEQ_MODE_1000      0              4177   6101  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_7_LC_2_15_0/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_iso_0_LC_1_12_7/lcout
Path End         : uart_rx.r_data_0_LC_1_10_5/sr
Capture Clock    : uart_rx.r_data_0_LC_1_10_5/clk
Setup Constraint : 8170p
Path slack       : 6108p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -203
------------------------------------------   ----- 
End-of-path required time (ps)               10348

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1319
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4240
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__924/I                                            ClkMux                         0              2073  RISE       1
I__924/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_iso_0_LC_1_12_7/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_iso_0_LC_1_12_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   5407  RISE      12
I__261/I                             Odrv4                          0              2921   5407  RISE       1
I__261/O                             Odrv4                        351              3272   5407  RISE       1
I__262/I                             Span4Mux_s1_h                  0              3272   5407  RISE       1
I__262/O                             Span4Mux_s1_h                175              3447   5407  RISE       1
I__263/I                             LocalMux                       0              3447   6108  RISE       1
I__263/O                             LocalMux                     330              3777   6108  RISE       1
I__265/I                             SRMux                          0              3777   6108  RISE       1
I__265/O                             SRMux                        463              4240   6108  RISE       1
uart_rx.r_data_0_LC_1_10_5/sr        LogicCell40_SEQ_MODE_1000      0              4240   6108  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__921/I                                            ClkMux                         0              2073  RISE       1
I__921/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_0_LC_1_10_5/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_iso_0_LC_1_12_7/lcout
Path End         : uart_rx.r_data_2_LC_1_10_4/sr
Capture Clock    : uart_rx.r_data_2_LC_1_10_4/clk
Setup Constraint : 8170p
Path slack       : 6108p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -203
------------------------------------------   ----- 
End-of-path required time (ps)               10348

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1319
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4240
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__924/I                                            ClkMux                         0              2073  RISE       1
I__924/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_iso_0_LC_1_12_7/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_iso_0_LC_1_12_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   5407  RISE      12
I__261/I                             Odrv4                          0              2921   5407  RISE       1
I__261/O                             Odrv4                        351              3272   5407  RISE       1
I__262/I                             Span4Mux_s1_h                  0              3272   5407  RISE       1
I__262/O                             Span4Mux_s1_h                175              3447   5407  RISE       1
I__263/I                             LocalMux                       0              3447   6108  RISE       1
I__263/O                             LocalMux                     330              3777   6108  RISE       1
I__265/I                             SRMux                          0              3777   6108  RISE       1
I__265/O                             SRMux                        463              4240   6108  RISE       1
uart_rx.r_data_2_LC_1_10_4/sr        LogicCell40_SEQ_MODE_1000      0              4240   6108  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__921/I                                            ClkMux                         0              2073  RISE       1
I__921/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_2_LC_1_10_4/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_iso_0_LC_1_12_7/lcout
Path End         : uart_rx.index_3_LC_1_10_3/sr
Capture Clock    : uart_rx.index_3_LC_1_10_3/clk
Setup Constraint : 8170p
Path slack       : 6108p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -203
------------------------------------------   ----- 
End-of-path required time (ps)               10348

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1319
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4240
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__924/I                                            ClkMux                         0              2073  RISE       1
I__924/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_iso_0_LC_1_12_7/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_iso_0_LC_1_12_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   5407  RISE      12
I__261/I                             Odrv4                          0              2921   5407  RISE       1
I__261/O                             Odrv4                        351              3272   5407  RISE       1
I__262/I                             Span4Mux_s1_h                  0              3272   5407  RISE       1
I__262/O                             Span4Mux_s1_h                175              3447   5407  RISE       1
I__263/I                             LocalMux                       0              3447   6108  RISE       1
I__263/O                             LocalMux                     330              3777   6108  RISE       1
I__265/I                             SRMux                          0              3777   6108  RISE       1
I__265/O                             SRMux                        463              4240   6108  RISE       1
uart_rx.index_3_LC_1_10_3/sr         LogicCell40_SEQ_MODE_1000      0              4240   6108  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__921/I                                            ClkMux                         0              2073  RISE       1
I__921/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_3_LC_1_10_3/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_iso_0_LC_1_12_7/lcout
Path End         : uart_rx.index_2_LC_1_10_2/sr
Capture Clock    : uart_rx.index_2_LC_1_10_2/clk
Setup Constraint : 8170p
Path slack       : 6108p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -203
------------------------------------------   ----- 
End-of-path required time (ps)               10348

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1319
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4240
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__924/I                                            ClkMux                         0              2073  RISE       1
I__924/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_iso_0_LC_1_12_7/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_iso_0_LC_1_12_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   5407  RISE      12
I__261/I                             Odrv4                          0              2921   5407  RISE       1
I__261/O                             Odrv4                        351              3272   5407  RISE       1
I__262/I                             Span4Mux_s1_h                  0              3272   5407  RISE       1
I__262/O                             Span4Mux_s1_h                175              3447   5407  RISE       1
I__263/I                             LocalMux                       0              3447   6108  RISE       1
I__263/O                             LocalMux                     330              3777   6108  RISE       1
I__265/I                             SRMux                          0              3777   6108  RISE       1
I__265/O                             SRMux                        463              4240   6108  RISE       1
uart_rx.index_2_LC_1_10_2/sr         LogicCell40_SEQ_MODE_1000      0              4240   6108  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__921/I                                            ClkMux                         0              2073  RISE       1
I__921/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_2_LC_1_10_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_iso_0_LC_1_12_7/lcout
Path End         : uart_rx.index_1_LC_1_10_1/sr
Capture Clock    : uart_rx.index_1_LC_1_10_1/clk
Setup Constraint : 8170p
Path slack       : 6108p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -203
------------------------------------------   ----- 
End-of-path required time (ps)               10348

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1319
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4240
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__924/I                                            ClkMux                         0              2073  RISE       1
I__924/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_iso_0_LC_1_12_7/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_iso_0_LC_1_12_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   5407  RISE      12
I__261/I                             Odrv4                          0              2921   5407  RISE       1
I__261/O                             Odrv4                        351              3272   5407  RISE       1
I__262/I                             Span4Mux_s1_h                  0              3272   5407  RISE       1
I__262/O                             Span4Mux_s1_h                175              3447   5407  RISE       1
I__263/I                             LocalMux                       0              3447   6108  RISE       1
I__263/O                             LocalMux                     330              3777   6108  RISE       1
I__265/I                             SRMux                          0              3777   6108  RISE       1
I__265/O                             SRMux                        463              4240   6108  RISE       1
uart_rx.index_1_LC_1_10_1/sr         LogicCell40_SEQ_MODE_1000      0              4240   6108  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__921/I                                            ClkMux                         0              2073  RISE       1
I__921/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_1_LC_1_10_1/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_iso_0_LC_1_12_7/lcout
Path End         : uart_rx.index_0_LC_1_10_0/sr
Capture Clock    : uart_rx.index_0_LC_1_10_0/clk
Setup Constraint : 8170p
Path slack       : 6108p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -203
------------------------------------------   ----- 
End-of-path required time (ps)               10348

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1319
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4240
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__924/I                                            ClkMux                         0              2073  RISE       1
I__924/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_iso_0_LC_1_12_7/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_iso_0_LC_1_12_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   5407  RISE      12
I__261/I                             Odrv4                          0              2921   5407  RISE       1
I__261/O                             Odrv4                        351              3272   5407  RISE       1
I__262/I                             Span4Mux_s1_h                  0              3272   5407  RISE       1
I__262/O                             Span4Mux_s1_h                175              3447   5407  RISE       1
I__263/I                             LocalMux                       0              3447   6108  RISE       1
I__263/O                             LocalMux                     330              3777   6108  RISE       1
I__265/I                             SRMux                          0              3777   6108  RISE       1
I__265/O                             SRMux                        463              4240   6108  RISE       1
uart_rx.index_0_LC_1_10_0/sr         LogicCell40_SEQ_MODE_1000      0              4240   6108  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__921/I                                            ClkMux                         0              2073  RISE       1
I__921/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_0_LC_1_10_0/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_4_LC_2_15_6/lcout
Path End         : r_uart_char_esr_4_LC_4_14_3/in3
Capture Clock    : r_uart_char_esr_4_LC_4_14_3/clk
Setup Constraint : 8170p
Path slack       : 6115p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -274
------------------------------------------   ----- 
End-of-path required time (ps)               10278

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1242
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4163
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_4_LC_2_15_6/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_4_LC_2_15_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   6115  RISE       8
I__857/I                            Odrv4                          0              2921   6115  RISE       1
I__857/O                            Odrv4                        351              3272   6115  RISE       1
I__863/I                            Span4Mux_h                     0              3272   6115  RISE       1
I__863/O                            Span4Mux_h                   302              3574   6115  RISE       1
I__867/I                            LocalMux                       0              3574   6115  RISE       1
I__867/O                            LocalMux                     330              3903   6115  RISE       1
I__868/I                            InMux                          0              3903   6115  RISE       1
I__868/O                            InMux                        259              4163   6115  RISE       1
r_uart_char_esr_4_LC_4_14_3/in3     LogicCell40_SEQ_MODE_1000      0              4163   6115  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__944/I                                            ClkMux                         0              2073  RISE       1
I__944/O                                            ClkMux                       309              2381  RISE       1
r_uart_char_esr_4_LC_4_14_3/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_3_LC_2_15_4/lcout
Path End         : r_uart_char_ess_3_LC_4_14_7/in3
Capture Clock    : r_uart_char_ess_3_LC_4_14_7/clk
Setup Constraint : 8170p
Path slack       : 6115p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -274
------------------------------------------   ----- 
End-of-path required time (ps)               10278

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1242
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4163
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_3_LC_2_15_4/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_3_LC_2_15_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   6115  RISE       8
I__542/I                            Odrv4                          0              2921   6115  RISE       1
I__542/O                            Odrv4                        351              3272   6115  RISE       1
I__547/I                            Span4Mux_h                     0              3272   6115  RISE       1
I__547/O                            Span4Mux_h                   302              3574   6115  RISE       1
I__553/I                            LocalMux                       0              3574   6115  RISE       1
I__553/O                            LocalMux                     330              3903   6115  RISE       1
I__560/I                            InMux                          0              3903   6115  RISE       1
I__560/O                            InMux                        259              4163   6115  RISE       1
r_uart_char_ess_3_LC_4_14_7/in3     LogicCell40_SEQ_MODE_1001      0              4163   6115  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__944/I                                            ClkMux                         0              2073  RISE       1
I__944/O                                            ClkMux                       309              2381  RISE       1
r_uart_char_ess_3_LC_4_14_7/clk                     LogicCell40_SEQ_MODE_1001      0              2381  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_1_LC_2_15_2/lcout
Path End         : r_uart_char_esr_1_LC_4_14_1/in3
Capture Clock    : r_uart_char_esr_1_LC_4_14_1/clk
Setup Constraint : 8170p
Path slack       : 6115p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -274
------------------------------------------   ----- 
End-of-path required time (ps)               10278

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1242
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4163
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_1_LC_2_15_2/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_1_LC_2_15_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   6115  RISE       8
I__563/I                            Odrv4                          0              2921   6115  RISE       1
I__563/O                            Odrv4                        351              3272   6115  RISE       1
I__568/I                            Span4Mux_h                     0              3272   6115  RISE       1
I__568/O                            Span4Mux_h                   302              3574   6115  RISE       1
I__574/I                            LocalMux                       0              3574   6115  RISE       1
I__574/O                            LocalMux                     330              3903   6115  RISE       1
I__579/I                            InMux                          0              3903   6115  RISE       1
I__579/O                            InMux                        259              4163   6115  RISE       1
r_uart_char_esr_1_LC_4_14_1/in3     LogicCell40_SEQ_MODE_1000      0              4163   6115  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__944/I                                            ClkMux                         0              2073  RISE       1
I__944/O                                            ClkMux                       309              2381  RISE       1
r_uart_char_esr_1_LC_4_14_1/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_5_LC_2_11_3/lcout
Path End         : uart_rx.out_data_5_LC_5_14_4/in3
Capture Clock    : uart_rx.out_data_5_LC_5_14_4/clk
Setup Constraint : 8170p
Path slack       : 6115p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -274
------------------------------------------   ----- 
End-of-path required time (ps)               10278

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1242
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4163
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__925/I                                            ClkMux                         0              2073  RISE       1
I__925/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_5_LC_2_11_3/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_5_LC_2_11_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   6115  RISE       2
I__738/I                          Odrv4                          0              2921   6115  RISE       1
I__738/O                          Odrv4                        351              3272   6115  RISE       1
I__740/I                          Span4Mux_h                     0              3272   6115  RISE       1
I__740/O                          Span4Mux_h                   302              3574   6115  RISE       1
I__741/I                          LocalMux                       0              3574   6115  RISE       1
I__741/O                          LocalMux                     330              3903   6115  RISE       1
I__742/I                          InMux                          0              3903   6115  RISE       1
I__742/O                          InMux                        259              4163   6115  RISE       1
uart_rx.out_data_5_LC_5_14_4/in3  LogicCell40_SEQ_MODE_1000      0              4163   6115  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__947/I                                            ClkMux                         0              2073  RISE       1
I__947/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_5_LC_5_14_4/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_2_LC_1_15_6/lcout
Path End         : r_uart_char_esr_2_LC_4_14_2/in3
Capture Clock    : r_uart_char_esr_2_LC_4_14_2/clk
Setup Constraint : 8170p
Path slack       : 6115p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -274
------------------------------------------   ----- 
End-of-path required time (ps)               10278

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1242
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4163
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__934/I                                            ClkMux                         0              2073  RISE       1
I__934/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_2_LC_1_15_6/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_2_LC_1_15_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   6080  RISE       8
I__585/I                            Odrv4                          0              2921   6115  RISE       1
I__585/O                            Odrv4                        351              3272   6115  RISE       1
I__591/I                            Span4Mux_h                     0              3272   6115  RISE       1
I__591/O                            Span4Mux_h                   302              3574   6115  RISE       1
I__595/I                            LocalMux                       0              3574   6115  RISE       1
I__595/O                            LocalMux                     330              3903   6115  RISE       1
I__596/I                            InMux                          0              3903   6115  RISE       1
I__596/O                            InMux                        259              4163   6115  RISE       1
r_uart_char_esr_2_LC_4_14_2/in3     LogicCell40_SEQ_MODE_1000      0              4163   6115  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__944/I                                            ClkMux                         0              2073  RISE       1
I__944/O                                            ClkMux                       309              2381  RISE       1
r_uart_char_esr_2_LC_4_14_2/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_0_LC_1_15_7/lcout
Path End         : r_uart_char_esr_0_LC_4_14_0/in3
Capture Clock    : r_uart_char_esr_0_LC_4_14_0/clk
Setup Constraint : 8170p
Path slack       : 6115p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -274
------------------------------------------   ----- 
End-of-path required time (ps)               10278

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1242
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4163
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__934/I                                            ClkMux                         0              2073  RISE       1
I__934/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_0_LC_1_15_7/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_0_LC_1_15_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   6080  RISE       8
I__601/I                            Odrv4                          0              2921   6115  RISE       1
I__601/O                            Odrv4                        351              3272   6115  RISE       1
I__607/I                            Span4Mux_h                     0              3272   6115  RISE       1
I__607/O                            Span4Mux_h                   302              3574   6115  RISE       1
I__611/I                            LocalMux                       0              3574   6115  RISE       1
I__611/O                            LocalMux                     330              3903   6115  RISE       1
I__612/I                            InMux                          0              3903   6115  RISE       1
I__612/O                            InMux                        259              4163   6115  RISE       1
r_uart_char_esr_0_LC_4_14_0/in3     LogicCell40_SEQ_MODE_1000      0              4163   6115  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__944/I                                            ClkMux                         0              2073  RISE       1
I__944/O                                            ClkMux                       309              2381  RISE       1
r_uart_char_esr_0_LC_4_14_0/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.index_0_LC_1_10_0/lcout
Path End         : uart_rx.index_2_LC_1_10_2/in3
Capture Clock    : uart_rx.index_2_LC_1_10_2/clk
Setup Constraint : 8170p
Path slack       : 6122p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -274
------------------------------------------   ----- 
End-of-path required time (ps)               10278

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1235
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4156
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__921/I                                            ClkMux                         0              2073  RISE       1
I__921/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_0_LC_1_10_0/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.index_0_LC_1_10_0/lcout     LogicCell40_SEQ_MODE_1000    540              2921   5666  RISE       6
I__332/I                            LocalMux                       0              2921   5996  RISE       1
I__332/O                            LocalMux                     330              3251   5996  RISE       1
I__336/I                            InMux                          0              3251   5996  RISE       1
I__336/O                            InMux                        259              3510   5996  RISE       1
uart_rx.index_0_LC_1_10_0/in1       LogicCell40_SEQ_MODE_1000      0              3510   5996  RISE       1
uart_rx.index_0_LC_1_10_0/carryout  LogicCell40_SEQ_MODE_1000    259              3770   5996  RISE       2
uart_rx.index_1_LC_1_10_1/carryin   LogicCell40_SEQ_MODE_1000      0              3770   5996  RISE       1
uart_rx.index_1_LC_1_10_1/carryout  LogicCell40_SEQ_MODE_1000    126              3896   5996  RISE       2
I__164/I                            InMux                          0              3896   6122  RISE       1
I__164/O                            InMux                        259              4156   6122  RISE       1
uart_rx.index_2_LC_1_10_2/in3       LogicCell40_SEQ_MODE_1000      0              4156   6122  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__921/I                                            ClkMux                         0              2073  RISE       1
I__921/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_2_LC_1_10_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_4_LC_2_9_4/lcout
Path End         : uart_rx.out_data_4_LC_2_15_6/in3
Capture Clock    : uart_rx.out_data_4_LC_2_15_6/clk
Setup Constraint : 8170p
Path slack       : 6129p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -274
------------------------------------------   ----- 
End-of-path required time (ps)               10278

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1228
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4149
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__922/I                                            ClkMux                         0              2073  RISE       1
I__922/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_4_LC_2_9_4/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_4_LC_2_9_4/lcout   LogicCell40_SEQ_MODE_1000    540              2921   6129  RISE       2
I__510/I                          Odrv12                         0              2921   6129  RISE       1
I__510/O                          Odrv12                       491              3412   6129  RISE       1
I__512/I                          Span12Mux_s3_v                 0              3412   6129  RISE       1
I__512/O                          Span12Mux_s3_v               147              3560   6129  RISE       1
I__514/I                          LocalMux                       0              3560   6129  RISE       1
I__514/O                          LocalMux                     330              3889   6129  RISE       1
I__516/I                          InMux                          0              3889   6129  RISE       1
I__516/O                          InMux                        259              4149   6129  RISE       1
uart_rx.out_data_4_LC_2_15_6/in3  LogicCell40_SEQ_MODE_1000      0              4149   6129  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_4_LC_2_15_6/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_2_LC_1_10_4/lcout
Path End         : uart_rx.out_data_2_LC_1_15_6/in3
Capture Clock    : uart_rx.out_data_2_LC_1_15_6/clk
Setup Constraint : 8170p
Path slack       : 6136p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -274
------------------------------------------   ----- 
End-of-path required time (ps)               10278

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1221
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4142
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__921/I                                            ClkMux                         0              2073  RISE       1
I__921/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_2_LC_1_10_4/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_2_LC_1_10_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   6136  RISE       2
I__242/I                          Odrv12                         0              2921   6136  RISE       1
I__242/O                          Odrv12                       491              3412   6136  RISE       1
I__244/I                          Span12Mux_s2_v                 0              3412   6136  RISE       1
I__244/O                          Span12Mux_s2_v               140              3553   6136  RISE       1
I__246/I                          LocalMux                       0              3553   6136  RISE       1
I__246/O                          LocalMux                     330              3882   6136  RISE       1
I__248/I                          InMux                          0              3882   6136  RISE       1
I__248/O                          InMux                        259              4142   6136  RISE       1
uart_rx.out_data_2_LC_1_15_6/in3  LogicCell40_SEQ_MODE_1000      0              4142   6136  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__934/I                                            ClkMux                         0              2073  RISE       1
I__934/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_2_LC_1_15_6/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_2_LC_1_15_6/lcout
Path End         : seven_seg.r_disp1_i_2_LC_4_15_4/in1
Capture Clock    : seven_seg.r_disp1_i_2_LC_4_15_4/clk
Setup Constraint : 8170p
Path slack       : 6151p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -400
------------------------------------------   ----- 
End-of-path required time (ps)               10152

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1080
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4001
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__934/I                                            ClkMux                         0              2073  RISE       1
I__934/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_2_LC_1_15_6/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_2_LC_1_15_6/lcout   LogicCell40_SEQ_MODE_1000    540              2921   6080  RISE       8
I__584/I                             Odrv12                         0              2921   6080  RISE       1
I__584/O                             Odrv12                       491              3412   6080  RISE       1
I__590/I                             LocalMux                       0              3412   6080  RISE       1
I__590/O                             LocalMux                     330              3742   6080  RISE       1
I__593/I                             InMux                          0              3742   6150  RISE       1
I__593/O                             InMux                        259              4001   6150  RISE       1
seven_seg.r_disp1_i_2_LC_4_15_4/in1  LogicCell40_SEQ_MODE_1000      0              4001   6150  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__946/I                                            ClkMux                         0              2073  RISE       1
I__946/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_2_LC_4_15_4/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_5_LC_5_14_4/lcout
Path End         : seven_seg.r_disp2_i_0_LC_1_14_3/in1
Capture Clock    : seven_seg.r_disp2_i_0_LC_1_14_3/clk
Setup Constraint : 8170p
Path slack       : 6151p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -400
------------------------------------------   ----- 
End-of-path required time (ps)               10152

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1080
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4001
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__947/I                                            ClkMux                         0              2073  RISE       1
I__947/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_5_LC_5_14_4/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_5_LC_5_14_4/lcout   LogicCell40_SEQ_MODE_1000    540              2921   6150  RISE       8
I__888/I                             Odrv12                         0              2921   6150  RISE       1
I__888/O                             Odrv12                       491              3412   6150  RISE       1
I__893/I                             LocalMux                       0              3412   6150  RISE       1
I__893/O                             LocalMux                     330              3742   6150  RISE       1
I__895/I                             InMux                          0              3742   6150  RISE       1
I__895/O                             InMux                        259              4001   6150  RISE       1
seven_seg.r_disp2_i_0_LC_1_14_3/in1  LogicCell40_SEQ_MODE_1000      0              4001   6150  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__929/I                                            ClkMux                         0              2073  RISE       1
I__929/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_0_LC_1_14_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_5_LC_1_11_7/lcout
Path End         : uart_rx.state_2_LC_1_12_5/in1
Capture Clock    : uart_rx.state_2_LC_1_12_5/clk
Setup Constraint : 8170p
Path slack       : 6151p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -400
------------------------------------------   ----- 
End-of-path required time (ps)               10152

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1080
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4001
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__923/I                                            ClkMux                         0              2073  RISE       1
I__923/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_5_LC_1_11_7/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_5_LC_1_11_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   5582  RISE       4
I__186/I                         Odrv12                         0              2921   6150  RISE       1
I__186/O                         Odrv12                       491              3412   6150  RISE       1
I__190/I                         LocalMux                       0              3412   6150  RISE       1
I__190/O                         LocalMux                     330              3742   6150  RISE       1
I__193/I                         InMux                          0              3742   6150  RISE       1
I__193/O                         InMux                        259              4001   6150  RISE       1
uart_rx.state_2_LC_1_12_5/in1    LogicCell40_SEQ_MODE_1000      0              4001   6150  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__924/I                                            ClkMux                         0              2073  RISE       1
I__924/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_2_LC_1_12_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_5_LC_5_14_4/lcout
Path End         : seven_seg.r_disp2_i_1_LC_1_14_2/in2
Capture Clock    : seven_seg.r_disp2_i_1_LC_1_14_2/clk
Setup Constraint : 8170p
Path slack       : 6179p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -372
------------------------------------------   ----- 
End-of-path required time (ps)               10180

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1080
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4001
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__947/I                                            ClkMux                         0              2073  RISE       1
I__947/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_5_LC_5_14_4/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_5_LC_5_14_4/lcout   LogicCell40_SEQ_MODE_1000    540              2921   6150  RISE       8
I__888/I                             Odrv12                         0              2921   6150  RISE       1
I__888/O                             Odrv12                       491              3412   6150  RISE       1
I__893/I                             LocalMux                       0              3412   6150  RISE       1
I__893/O                             LocalMux                     330              3742   6150  RISE       1
I__896/I                             InMux                          0              3742   6178  RISE       1
I__896/O                             InMux                        259              4001   6178  RISE       1
I__899/I                             CascadeMux                     0              4001   6178  RISE       1
I__899/O                             CascadeMux                     0              4001   6178  RISE       1
seven_seg.r_disp2_i_1_LC_1_14_2/in2  LogicCell40_SEQ_MODE_1000      0              4001   6178  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__929/I                                            ClkMux                         0              2073  RISE       1
I__929/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_1_LC_1_14_2/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_5_LC_5_14_4/lcout
Path End         : seven_seg.r_disp2_i_5_LC_1_14_6/in2
Capture Clock    : seven_seg.r_disp2_i_5_LC_1_14_6/clk
Setup Constraint : 8170p
Path slack       : 6179p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -372
------------------------------------------   ----- 
End-of-path required time (ps)               10180

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1080
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4001
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__947/I                                            ClkMux                         0              2073  RISE       1
I__947/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_5_LC_5_14_4/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_5_LC_5_14_4/lcout   LogicCell40_SEQ_MODE_1000    540              2921   6150  RISE       8
I__888/I                             Odrv12                         0              2921   6150  RISE       1
I__888/O                             Odrv12                       491              3412   6150  RISE       1
I__893/I                             LocalMux                       0              3412   6150  RISE       1
I__893/O                             LocalMux                     330              3742   6150  RISE       1
I__897/I                             InMux                          0              3742   6178  RISE       1
I__897/O                             InMux                        259              4001   6178  RISE       1
I__900/I                             CascadeMux                     0              4001   6178  RISE       1
I__900/O                             CascadeMux                     0              4001   6178  RISE       1
seven_seg.r_disp2_i_5_LC_1_14_6/in2  LogicCell40_SEQ_MODE_1000      0              4001   6178  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__929/I                                            ClkMux                         0              2073  RISE       1
I__929/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_5_LC_1_14_6/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_5_LC_5_14_4/lcout
Path End         : seven_seg.r_disp2_i_6_LC_1_14_4/in2
Capture Clock    : seven_seg.r_disp2_i_6_LC_1_14_4/clk
Setup Constraint : 8170p
Path slack       : 6179p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -372
------------------------------------------   ----- 
End-of-path required time (ps)               10180

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1080
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4001
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__947/I                                            ClkMux                         0              2073  RISE       1
I__947/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_5_LC_5_14_4/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_5_LC_5_14_4/lcout   LogicCell40_SEQ_MODE_1000    540              2921   6150  RISE       8
I__888/I                             Odrv12                         0              2921   6150  RISE       1
I__888/O                             Odrv12                       491              3412   6150  RISE       1
I__893/I                             LocalMux                       0              3412   6150  RISE       1
I__893/O                             LocalMux                     330              3742   6150  RISE       1
I__898/I                             InMux                          0              3742   6178  RISE       1
I__898/O                             InMux                        259              4001   6178  RISE       1
I__901/I                             CascadeMux                     0              4001   6178  RISE       1
I__901/O                             CascadeMux                     0              4001   6178  RISE       1
seven_seg.r_disp2_i_6_LC_1_14_4/in2  LogicCell40_SEQ_MODE_1000      0              4001   6178  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__929/I                                            ClkMux                         0              2073  RISE       1
I__929/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_6_LC_1_14_4/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_6_LC_1_12_3/lcout
Path End         : uart_rx.r_valid_LC_2_14_5/in0
Capture Clock    : uart_rx.r_valid_LC_2_14_5/clk
Setup Constraint : 8170p
Path slack       : 6220p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -470
------------------------------------------   ----- 
End-of-path required time (ps)               10081

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            940
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__924/I                                            ClkMux                         0              2073  RISE       1
I__924/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_6_LC_1_12_3/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_6_LC_1_12_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   4537  RISE       3
I__470/I                         Odrv4                          0              2921   4537  RISE       1
I__470/O                         Odrv4                        351              3272   4537  RISE       1
I__472/I                         LocalMux                       0              3272   4537  RISE       1
I__472/O                         LocalMux                     330              3602   4537  RISE       1
I__474/I                         InMux                          0              3602   6220  RISE       1
I__474/O                         InMux                        259              3861   6220  RISE       1
uart_rx.r_valid_LC_2_14_5/in0    LogicCell40_SEQ_MODE_1000      0              3861   6220  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__935/I                                            ClkMux                         0              2073  RISE       1
I__935/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_valid_LC_2_14_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_6_LC_2_15_1/lcout
Path End         : seven_seg.r_disp2_i_2_LC_5_15_1/in0
Capture Clock    : seven_seg.r_disp2_i_2_LC_5_15_1/clk
Setup Constraint : 8170p
Path slack       : 6220p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -470
------------------------------------------   ----- 
End-of-path required time (ps)               10081

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            940
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_6_LC_2_15_1/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_6_LC_2_15_1/lcout   LogicCell40_SEQ_MODE_1000    540              2921   6066  RISE       8
I__903/I                             Odrv4                          0              2921   6220  RISE       1
I__903/O                             Odrv4                        351              3272   6220  RISE       1
I__909/I                             LocalMux                       0              3272   6220  RISE       1
I__909/O                             LocalMux                     330              3602   6220  RISE       1
I__911/I                             InMux                          0              3602   6220  RISE       1
I__911/O                             InMux                        259              3861   6220  RISE       1
seven_seg.r_disp2_i_2_LC_5_15_1/in0  LogicCell40_SEQ_MODE_1000      0              3861   6220  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__948/I                                            ClkMux                         0              2073  RISE       1
I__948/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_2_LC_5_15_1/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_6_LC_2_15_1/lcout
Path End         : seven_seg.r_disp2_i_3_LC_5_15_3/in0
Capture Clock    : seven_seg.r_disp2_i_3_LC_5_15_3/clk
Setup Constraint : 8170p
Path slack       : 6220p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -470
------------------------------------------   ----- 
End-of-path required time (ps)               10081

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            940
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_6_LC_2_15_1/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_6_LC_2_15_1/lcout   LogicCell40_SEQ_MODE_1000    540              2921   6066  RISE       8
I__903/I                             Odrv4                          0              2921   6220  RISE       1
I__903/O                             Odrv4                        351              3272   6220  RISE       1
I__909/I                             LocalMux                       0              3272   6220  RISE       1
I__909/O                             LocalMux                     330              3602   6220  RISE       1
I__912/I                             InMux                          0              3602   6220  RISE       1
I__912/O                             InMux                        259              3861   6220  RISE       1
seven_seg.r_disp2_i_3_LC_5_15_3/in0  LogicCell40_SEQ_MODE_1000      0              3861   6220  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__948/I                                            ClkMux                         0              2073  RISE       1
I__948/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_3_LC_5_15_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_6_LC_2_15_1/lcout
Path End         : seven_seg.r_disp2_i_4_LC_5_15_7/in0
Capture Clock    : seven_seg.r_disp2_i_4_LC_5_15_7/clk
Setup Constraint : 8170p
Path slack       : 6220p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -470
------------------------------------------   ----- 
End-of-path required time (ps)               10081

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            940
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_6_LC_2_15_1/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_6_LC_2_15_1/lcout   LogicCell40_SEQ_MODE_1000    540              2921   6066  RISE       8
I__903/I                             Odrv4                          0              2921   6220  RISE       1
I__903/O                             Odrv4                        351              3272   6220  RISE       1
I__909/I                             LocalMux                       0              3272   6220  RISE       1
I__909/O                             LocalMux                     330              3602   6220  RISE       1
I__913/I                             InMux                          0              3602   6220  RISE       1
I__913/O                             InMux                        259              3861   6220  RISE       1
seven_seg.r_disp2_i_4_LC_5_15_7/in0  LogicCell40_SEQ_MODE_1000      0              3861   6220  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__948/I                                            ClkMux                         0              2073  RISE       1
I__948/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_4_LC_5_15_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.state_1_LC_5_9_4/lcout
Path End         : uart_tx.tready_LC_6_11_7/in0
Capture Clock    : uart_tx.tready_LC_6_11_7/clk
Setup Constraint : 8170p
Path slack       : 6220p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -470
------------------------------------------   ----- 
End-of-path required time (ps)               10081

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            940
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__928/I                                            ClkMux                         0              2073  RISE       1
I__928/O                                            ClkMux                       309              2381  RISE       1
uart_tx.state_1_LC_5_9_4/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.state_1_LC_5_9_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   3064  RISE      11
I__965/I                        Odrv4                          0              2921   5231  RISE       1
I__965/O                        Odrv4                        351              3272   5231  RISE       1
I__974/I                        LocalMux                       0              3272   5231  RISE       1
I__974/O                        LocalMux                     330              3602   5231  RISE       1
I__982/I                        InMux                          0              3602   6220  RISE       1
I__982/O                        InMux                        259              3861   6220  RISE       1
uart_tx.tready_LC_6_11_7/in0    LogicCell40_SEQ_MODE_1000      0              3861   6220  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__942/I                                            ClkMux                         0              2073  RISE       1
I__942/O                                            ClkMux                       309              2381  RISE       1
uart_tx.tready_LC_6_11_7/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_4_LC_1_11_5/lcout
Path End         : uart_rx.state_5_LC_1_11_7/in0
Capture Clock    : uart_rx.state_5_LC_1_11_7/clk
Setup Constraint : 8170p
Path slack       : 6220p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -470
------------------------------------------   ----- 
End-of-path required time (ps)               10081

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            940
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__923/I                                            ClkMux                         0              2073  RISE       1
I__923/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_4_LC_1_11_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_4_LC_1_11_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   5231  RISE       9
I__314/I                         Odrv4                          0              2921   5231  RISE       1
I__314/O                         Odrv4                        351              3272   5231  RISE       1
I__320/I                         LocalMux                       0              3272   5316  RISE       1
I__320/O                         LocalMux                     330              3602   5316  RISE       1
I__327/I                         InMux                          0              3602   6220  RISE       1
I__327/O                         InMux                        259              3861   6220  RISE       1
uart_rx.state_5_LC_1_11_7/in0    LogicCell40_SEQ_MODE_1000      0              3861   6220  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__923/I                                            ClkMux                         0              2073  RISE       1
I__923/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_5_LC_1_11_7/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.state_1_LC_5_9_4/lcout
Path End         : uart_tx.out_data_LC_5_12_7/in0
Capture Clock    : uart_tx.out_data_LC_5_12_7/clk
Setup Constraint : 8170p
Path slack       : 6220p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -470
------------------------------------------   ----- 
End-of-path required time (ps)               10081

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            940
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__928/I                                            ClkMux                         0              2073  RISE       1
I__928/O                                            ClkMux                       309              2381  RISE       1
uart_tx.state_1_LC_5_9_4/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.state_1_LC_5_9_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   3064  RISE      11
I__963/I                        Odrv4                          0              2921   4593  RISE       1
I__963/O                        Odrv4                        351              3272   4593  RISE       1
I__972/I                        LocalMux                       0              3272   6220  RISE       1
I__972/O                        LocalMux                     330              3602   6220  RISE       1
I__980/I                        InMux                          0              3602   6220  RISE       1
I__980/O                        InMux                        259              3861   6220  RISE       1
uart_tx.out_data_LC_5_12_7/in0  LogicCell40_SEQ_MODE_1001      0              3861   6220  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__941/I                                            ClkMux                         0              2073  RISE       1
I__941/O                                            ClkMux                       309              2381  RISE       1
uart_tx.out_data_LC_5_12_7/clk                      LogicCell40_SEQ_MODE_1001      0              2381  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.index_0_LC_1_10_0/lcout
Path End         : uart_rx.index_1_LC_1_10_1/in3
Capture Clock    : uart_rx.index_1_LC_1_10_1/clk
Setup Constraint : 8170p
Path slack       : 6249p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -274
------------------------------------------   ----- 
End-of-path required time (ps)               10278

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1108
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4029
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__921/I                                            ClkMux                         0              2073  RISE       1
I__921/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_0_LC_1_10_0/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.index_0_LC_1_10_0/lcout     LogicCell40_SEQ_MODE_1000    540              2921   5666  RISE       6
I__332/I                            LocalMux                       0              2921   5996  RISE       1
I__332/O                            LocalMux                     330              3251   5996  RISE       1
I__336/I                            InMux                          0              3251   5996  RISE       1
I__336/O                            InMux                        259              3510   5996  RISE       1
uart_rx.index_0_LC_1_10_0/in1       LogicCell40_SEQ_MODE_1000      0              3510   5996  RISE       1
uart_rx.index_0_LC_1_10_0/carryout  LogicCell40_SEQ_MODE_1000    259              3770   5996  RISE       2
I__165/I                            InMux                          0              3770   6248  RISE       1
I__165/O                            InMux                        259              4029   6248  RISE       1
uart_rx.index_1_LC_1_10_1/in3       LogicCell40_SEQ_MODE_1000      0              4029   6248  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__921/I                                            ClkMux                         0              2073  RISE       1
I__921/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_1_LC_1_10_1/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_0_LC_1_15_7/lcout
Path End         : seven_seg.r_disp1_i_0_LC_4_15_1/in3
Capture Clock    : seven_seg.r_disp1_i_0_LC_4_15_1/clk
Setup Constraint : 8170p
Path slack       : 6277p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -274
------------------------------------------   ----- 
End-of-path required time (ps)               10278

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1080
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4001
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__934/I                                            ClkMux                         0              2073  RISE       1
I__934/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_0_LC_1_15_7/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_0_LC_1_15_7/lcout   LogicCell40_SEQ_MODE_1000    540              2921   6080  RISE       8
I__600/I                             Odrv12                         0              2921   6080  RISE       1
I__600/O                             Odrv12                       491              3412   6080  RISE       1
I__606/I                             LocalMux                       0              3412   6080  RISE       1
I__606/O                             LocalMux                     330              3742   6080  RISE       1
I__608/I                             InMux                          0              3742   6276  RISE       1
I__608/O                             InMux                        259              4001   6276  RISE       1
seven_seg.r_disp1_i_0_LC_4_15_1/in3  LogicCell40_SEQ_MODE_1000      0              4001   6276  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__946/I                                            ClkMux                         0              2073  RISE       1
I__946/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_0_LC_4_15_1/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_0_LC_1_15_7/lcout
Path End         : seven_seg.r_disp1_i_3_LC_4_15_3/in3
Capture Clock    : seven_seg.r_disp1_i_3_LC_4_15_3/clk
Setup Constraint : 8170p
Path slack       : 6277p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -274
------------------------------------------   ----- 
End-of-path required time (ps)               10278

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1080
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4001
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__934/I                                            ClkMux                         0              2073  RISE       1
I__934/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_0_LC_1_15_7/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_0_LC_1_15_7/lcout   LogicCell40_SEQ_MODE_1000    540              2921   6080  RISE       8
I__600/I                             Odrv12                         0              2921   6080  RISE       1
I__600/O                             Odrv12                       491              3412   6080  RISE       1
I__606/I                             LocalMux                       0              3412   6080  RISE       1
I__606/O                             LocalMux                     330              3742   6080  RISE       1
I__610/I                             InMux                          0              3742   6276  RISE       1
I__610/O                             InMux                        259              4001   6276  RISE       1
seven_seg.r_disp1_i_3_LC_4_15_3/in3  LogicCell40_SEQ_MODE_1000      0              4001   6276  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__946/I                                            ClkMux                         0              2073  RISE       1
I__946/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_3_LC_4_15_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_uart_char_esr_1_LC_4_14_1/lcout
Path End         : uart_tx.r_data_1_LC_4_12_3/in3
Capture Clock    : uart_tx.r_data_1_LC_4_12_3/clk
Setup Constraint : 8170p
Path slack       : 6277p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -274
------------------------------------------   ----- 
End-of-path required time (ps)               10278

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1080
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4001
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__944/I                                            ClkMux                         0              2073  RISE       1
I__944/O                                            ClkMux                       309              2381  RISE       1
r_uart_char_esr_1_LC_4_14_1/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_uart_char_esr_1_LC_4_14_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   6276  RISE       1
I__523/I                           Odrv12                         0              2921   6276  RISE       1
I__523/O                           Odrv12                       491              3412   6276  RISE       1
I__524/I                           LocalMux                       0              3412   6276  RISE       1
I__524/O                           LocalMux                     330              3742   6276  RISE       1
I__525/I                           InMux                          0              3742   6276  RISE       1
I__525/O                           InMux                        259              4001   6276  RISE       1
uart_tx.r_data_1_LC_4_12_3/in3     LogicCell40_SEQ_MODE_1000      0              4001   6276  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__936/I                                            ClkMux                         0              2073  RISE       1
I__936/O                                            ClkMux                       309              2381  RISE       1
uart_tx.r_data_1_LC_4_12_3/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_1_LC_2_9_7/lcout
Path End         : uart_rx.out_data_1_LC_2_15_2/in3
Capture Clock    : uart_rx.out_data_1_LC_2_15_2/clk
Setup Constraint : 8170p
Path slack       : 6277p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -274
------------------------------------------   ----- 
End-of-path required time (ps)               10278

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1080
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4001
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__922/I                                            ClkMux                         0              2073  RISE       1
I__922/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_1_LC_2_9_7/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_1_LC_2_9_7/lcout   LogicCell40_SEQ_MODE_1000    540              2921   6276  RISE       2
I__444/I                          Odrv12                         0              2921   6276  RISE       1
I__444/O                          Odrv12                       491              3412   6276  RISE       1
I__446/I                          LocalMux                       0              3412   6276  RISE       1
I__446/O                          LocalMux                     330              3742   6276  RISE       1
I__447/I                          InMux                          0              3742   6276  RISE       1
I__447/O                          InMux                        259              4001   6276  RISE       1
uart_rx.out_data_1_LC_2_15_2/in3  LogicCell40_SEQ_MODE_1000      0              4001   6276  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_1_LC_2_15_2/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_6_LC_2_9_3/lcout
Path End         : uart_rx.out_data_6_LC_2_15_1/in3
Capture Clock    : uart_rx.out_data_6_LC_2_15_1/clk
Setup Constraint : 8170p
Path slack       : 6277p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -274
------------------------------------------   ----- 
End-of-path required time (ps)               10278

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1080
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4001
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__922/I                                            ClkMux                         0              2073  RISE       1
I__922/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_6_LC_2_9_3/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_6_LC_2_9_3/lcout   LogicCell40_SEQ_MODE_1000    540              2921   6276  RISE       2
I__449/I                          Odrv12                         0              2921   6276  RISE       1
I__449/O                          Odrv12                       491              3412   6276  RISE       1
I__451/I                          LocalMux                       0              3412   6276  RISE       1
I__451/O                          LocalMux                     330              3742   6276  RISE       1
I__452/I                          InMux                          0              3742   6276  RISE       1
I__452/O                          InMux                        259              4001   6276  RISE       1
uart_rx.out_data_6_LC_2_15_1/in3  LogicCell40_SEQ_MODE_1000      0              4001   6276  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_6_LC_2_15_1/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_3_LC_2_9_2/lcout
Path End         : uart_rx.out_data_3_LC_2_15_4/in3
Capture Clock    : uart_rx.out_data_3_LC_2_15_4/clk
Setup Constraint : 8170p
Path slack       : 6277p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -274
------------------------------------------   ----- 
End-of-path required time (ps)               10278

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1080
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4001
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__922/I                                            ClkMux                         0              2073  RISE       1
I__922/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_3_LC_2_9_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_3_LC_2_9_2/lcout   LogicCell40_SEQ_MODE_1000    540              2921   6276  RISE       2
I__437/I                          Odrv12                         0              2921   6276  RISE       1
I__437/O                          Odrv12                       491              3412   6276  RISE       1
I__439/I                          LocalMux                       0              3412   6276  RISE       1
I__439/O                          LocalMux                     330              3742   6276  RISE       1
I__441/I                          InMux                          0              3742   6276  RISE       1
I__441/O                          InMux                        259              4001   6276  RISE       1
uart_rx.out_data_3_LC_2_15_4/in3  LogicCell40_SEQ_MODE_1000      0              4001   6276  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_3_LC_2_15_4/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_0_LC_1_10_5/lcout
Path End         : uart_rx.out_data_0_LC_1_15_7/in3
Capture Clock    : uart_rx.out_data_0_LC_1_15_7/clk
Setup Constraint : 8170p
Path slack       : 6277p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -274
------------------------------------------   ----- 
End-of-path required time (ps)               10278

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1080
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4001
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__921/I                                            ClkMux                         0              2073  RISE       1
I__921/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_0_LC_1_10_5/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_0_LC_1_10_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   6276  RISE       2
I__238/I                          Odrv12                         0              2921   6276  RISE       1
I__238/O                          Odrv12                       491              3412   6276  RISE       1
I__240/I                          LocalMux                       0              3412   6276  RISE       1
I__240/O                          LocalMux                     330              3742   6276  RISE       1
I__241/I                          InMux                          0              3742   6276  RISE       1
I__241/O                          InMux                        259              4001   6276  RISE       1
uart_rx.out_data_0_LC_1_15_7/in3  LogicCell40_SEQ_MODE_1000      0              4001   6276  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__934/I                                            ClkMux                         0              2073  RISE       1
I__934/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_0_LC_1_15_7/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_4_LC_2_15_6/lcout
Path End         : seven_seg.r_disp2_i_2_LC_5_15_1/in3
Capture Clock    : seven_seg.r_disp2_i_2_LC_5_15_1/clk
Setup Constraint : 8170p
Path slack       : 6277p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -274
------------------------------------------   ----- 
End-of-path required time (ps)               10278

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1080
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4001
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_4_LC_2_15_6/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_4_LC_2_15_6/lcout   LogicCell40_SEQ_MODE_1000    540              2921   6115  RISE       8
I__856/I                             Odrv12                         0              2921   6276  RISE       1
I__856/O                             Odrv12                       491              3412   6276  RISE       1
I__862/I                             LocalMux                       0              3412   6276  RISE       1
I__862/O                             LocalMux                     330              3742   6276  RISE       1
I__864/I                             InMux                          0              3742   6276  RISE       1
I__864/O                             InMux                        259              4001   6276  RISE       1
seven_seg.r_disp2_i_2_LC_5_15_1/in3  LogicCell40_SEQ_MODE_1000      0              4001   6276  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__948/I                                            ClkMux                         0              2073  RISE       1
I__948/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_2_LC_5_15_1/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_4_LC_2_15_6/lcout
Path End         : seven_seg.r_disp2_i_3_LC_5_15_3/in3
Capture Clock    : seven_seg.r_disp2_i_3_LC_5_15_3/clk
Setup Constraint : 8170p
Path slack       : 6277p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -274
------------------------------------------   ----- 
End-of-path required time (ps)               10278

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1080
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4001
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_4_LC_2_15_6/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_4_LC_2_15_6/lcout   LogicCell40_SEQ_MODE_1000    540              2921   6115  RISE       8
I__856/I                             Odrv12                         0              2921   6276  RISE       1
I__856/O                             Odrv12                       491              3412   6276  RISE       1
I__862/I                             LocalMux                       0              3412   6276  RISE       1
I__862/O                             LocalMux                     330              3742   6276  RISE       1
I__865/I                             InMux                          0              3742   6276  RISE       1
I__865/O                             InMux                        259              4001   6276  RISE       1
seven_seg.r_disp2_i_3_LC_5_15_3/in3  LogicCell40_SEQ_MODE_1000      0              4001   6276  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__948/I                                            ClkMux                         0              2073  RISE       1
I__948/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_3_LC_5_15_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_4_LC_2_15_6/lcout
Path End         : seven_seg.r_disp2_i_4_LC_5_15_7/in3
Capture Clock    : seven_seg.r_disp2_i_4_LC_5_15_7/clk
Setup Constraint : 8170p
Path slack       : 6277p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -274
------------------------------------------   ----- 
End-of-path required time (ps)               10278

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1080
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4001
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_4_LC_2_15_6/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_4_LC_2_15_6/lcout   LogicCell40_SEQ_MODE_1000    540              2921   6115  RISE       8
I__856/I                             Odrv12                         0              2921   6276  RISE       1
I__856/O                             Odrv12                       491              3412   6276  RISE       1
I__862/I                             LocalMux                       0              3412   6276  RISE       1
I__862/O                             LocalMux                     330              3742   6276  RISE       1
I__866/I                             InMux                          0              3742   6276  RISE       1
I__866/O                             InMux                        259              4001   6276  RISE       1
seven_seg.r_disp2_i_4_LC_5_15_7/in3  LogicCell40_SEQ_MODE_1000      0              4001   6276  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__948/I                                            ClkMux                         0              2073  RISE       1
I__948/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_4_LC_5_15_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_0_LC_1_12_2/lcout
Path End         : uart_rx.state_1_LC_1_13_5/in1
Capture Clock    : uart_rx.state_1_LC_1_13_5/clk
Setup Constraint : 8170p
Path slack       : 6291p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -400
------------------------------------------   ----- 
End-of-path required time (ps)               10152

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            940
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__924/I                                            ClkMux                         0              2073  RISE       1
I__924/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_0_LC_1_12_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_0_LC_1_12_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   4453  RISE       4
I__461/I                         Odrv4                          0              2921   6290  RISE       1
I__461/O                         Odrv4                        351              3272   6290  RISE       1
I__465/I                         LocalMux                       0              3272   6290  RISE       1
I__465/O                         LocalMux                     330              3602   6290  RISE       1
I__468/I                         InMux                          0              3602   6290  RISE       1
I__468/O                         InMux                        259              3861   6290  RISE       1
uart_rx.state_1_LC_1_13_5/in1    LogicCell40_SEQ_MODE_1000      0              3861   6290  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__926/I                                            ClkMux                         0              2073  RISE       1
I__926/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_1_LC_1_13_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_1_LC_2_15_2/lcout
Path End         : seven_seg.r_disp1_i_0_LC_4_15_1/in1
Capture Clock    : seven_seg.r_disp1_i_0_LC_4_15_1/clk
Setup Constraint : 8170p
Path slack       : 6291p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -400
------------------------------------------   ----- 
End-of-path required time (ps)               10152

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            940
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_1_LC_2_15_2/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_1_LC_2_15_2/lcout   LogicCell40_SEQ_MODE_1000    540              2921   6115  RISE       8
I__564/I                             Odrv4                          0              2921   6290  RISE       1
I__564/O                             Odrv4                        351              3272   6290  RISE       1
I__569/I                             LocalMux                       0              3272   6290  RISE       1
I__569/O                             LocalMux                     330              3602   6290  RISE       1
I__575/I                             InMux                          0              3602   6290  RISE       1
I__575/O                             InMux                        259              3861   6290  RISE       1
seven_seg.r_disp1_i_0_LC_4_15_1/in1  LogicCell40_SEQ_MODE_1000      0              3861   6290  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__946/I                                            ClkMux                         0              2073  RISE       1
I__946/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_0_LC_4_15_1/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_1_LC_2_15_2/lcout
Path End         : seven_seg.r_disp1_i_3_LC_4_15_3/in1
Capture Clock    : seven_seg.r_disp1_i_3_LC_4_15_3/clk
Setup Constraint : 8170p
Path slack       : 6291p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -400
------------------------------------------   ----- 
End-of-path required time (ps)               10152

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            940
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_1_LC_2_15_2/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_1_LC_2_15_2/lcout   LogicCell40_SEQ_MODE_1000    540              2921   6115  RISE       8
I__564/I                             Odrv4                          0              2921   6290  RISE       1
I__564/O                             Odrv4                        351              3272   6290  RISE       1
I__569/I                             LocalMux                       0              3272   6290  RISE       1
I__569/O                             LocalMux                     330              3602   6290  RISE       1
I__576/I                             InMux                          0              3602   6290  RISE       1
I__576/O                             InMux                        259              3861   6290  RISE       1
seven_seg.r_disp1_i_3_LC_4_15_3/in1  LogicCell40_SEQ_MODE_1000      0              3861   6290  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__946/I                                            ClkMux                         0              2073  RISE       1
I__946/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_3_LC_4_15_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_1_LC_1_13_5/lcout
Path End         : uart_rx.state_1_LC_1_13_5/in2
Capture Clock    : uart_rx.state_1_LC_1_13_5/clk
Setup Constraint : 8170p
Path slack       : 6305p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -372
------------------------------------------   ----- 
End-of-path required time (ps)               10180

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            954
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3875
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__926/I                                            ClkMux                         0              2073  RISE       1
I__926/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_1_LC_1_13_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_1_LC_1_13_5/lcout        LogicCell40_SEQ_MODE_1000    540              2921   4292  RISE       4
I__209/I                               LocalMux                       0              2921   5400  RISE       1
I__209/O                               LocalMux                     330              3251   5400  RISE       1
I__213/I                               InMux                          0              3251   6304  RISE       1
I__213/O                               InMux                        259              3510   6304  RISE       1
uart_rx.state_RNO_0_1_LC_1_13_4/in0    LogicCell40_SEQ_MODE_0000      0              3510   6304  RISE       1
uart_rx.state_RNO_0_1_LC_1_13_4/ltout  LogicCell40_SEQ_MODE_0000    365              3875   6304  RISE       1
I__219/I                               CascadeMux                     0              3875   6304  RISE       1
I__219/O                               CascadeMux                     0              3875   6304  RISE       1
uart_rx.state_1_LC_1_13_5/in2          LogicCell40_SEQ_MODE_1000      0              3875   6304  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__926/I                                            ClkMux                         0              2073  RISE       1
I__926/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_1_LC_1_13_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_3_LC_1_11_4/lcout
Path End         : uart_rx.state_0_LC_1_12_2/in2
Capture Clock    : uart_rx.state_0_LC_1_12_2/clk
Setup Constraint : 8170p
Path slack       : 6305p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -372
------------------------------------------   ----- 
End-of-path required time (ps)               10180

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            954
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3875
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__923/I                                            ClkMux                         0              2073  RISE       1
I__923/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_3_LC_1_11_4/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_3_LC_1_11_4/lcout          LogicCell40_SEQ_MODE_1000    540              2921   4207  RISE       4
I__177/I                                 LocalMux                       0              2921   4207  RISE       1
I__177/O                                 LocalMux                     330              3251   4207  RISE       1
I__180/I                                 InMux                          0              3251   5603  RISE       1
I__180/O                                 InMux                        259              3510   5603  RISE       1
uart_rx.state_RNI1KSO_6_LC_1_12_1/in0    LogicCell40_SEQ_MODE_0000      0              3510   5603  RISE       1
uart_rx.state_RNI1KSO_6_LC_1_12_1/ltout  LogicCell40_SEQ_MODE_0000    365              3875   6304  RISE       1
I__194/I                                 CascadeMux                     0              3875   6304  RISE       1
I__194/O                                 CascadeMux                     0              3875   6304  RISE       1
uart_rx.state_0_LC_1_12_2/in2            LogicCell40_SEQ_MODE_1000      0              3875   6304  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__924/I                                            ClkMux                         0              2073  RISE       1
I__924/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_0_LC_1_12_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.index_3_LC_1_10_3/lcout
Path End         : uart_rx.state_5_LC_1_11_7/in2
Capture Clock    : uart_rx.state_5_LC_1_11_7/clk
Setup Constraint : 8170p
Path slack       : 6305p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -372
------------------------------------------   ----- 
End-of-path required time (ps)               10180

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            954
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3875
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__921/I                                            ClkMux                         0              2073  RISE       1
I__921/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_3_LC_1_10_3/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.index_3_LC_1_10_3/lcout           LogicCell40_SEQ_MODE_1000    540              2921   5582  RISE       4
I__366/I                                  LocalMux                       0              2921   5729  RISE       1
I__366/O                                  LocalMux                     330              3251   5729  RISE       1
I__370/I                                  InMux                          0              3251   5729  RISE       1
I__370/O                                  InMux                        259              3510   5729  RISE       1
uart_rx.index_RNII0UM1_3_LC_1_11_6/in0    LogicCell40_SEQ_MODE_0000      0              3510   5729  RISE       1
uart_rx.index_RNII0UM1_3_LC_1_11_6/ltout  LogicCell40_SEQ_MODE_0000    365              3875   6304  RISE       1
I__198/I                                  CascadeMux                     0              3875   6304  RISE       1
I__198/O                                  CascadeMux                     0              3875   6304  RISE       1
uart_rx.state_5_LC_1_11_7/in2             LogicCell40_SEQ_MODE_1000      0              3875   6304  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__923/I                                            ClkMux                         0              2073  RISE       1
I__923/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_5_LC_1_11_7/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_3_LC_2_15_4/lcout
Path End         : seven_seg.r_disp1_i_0_LC_4_15_1/in2
Capture Clock    : seven_seg.r_disp1_i_0_LC_4_15_1/clk
Setup Constraint : 8170p
Path slack       : 6319p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -372
------------------------------------------   ----- 
End-of-path required time (ps)               10180

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            940
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_3_LC_2_15_4/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_3_LC_2_15_4/lcout   LogicCell40_SEQ_MODE_1000    540              2921   6115  RISE       8
I__543/I                             Odrv4                          0              2921   6318  RISE       1
I__543/O                             Odrv4                        351              3272   6318  RISE       1
I__548/I                             LocalMux                       0              3272   6318  RISE       1
I__548/O                             LocalMux                     330              3602   6318  RISE       1
I__554/I                             InMux                          0              3602   6318  RISE       1
I__554/O                             InMux                        259              3861   6318  RISE       1
I__561/I                             CascadeMux                     0              3861   6318  RISE       1
I__561/O                             CascadeMux                     0              3861   6318  RISE       1
seven_seg.r_disp1_i_0_LC_4_15_1/in2  LogicCell40_SEQ_MODE_1000      0              3861   6318  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__946/I                                            ClkMux                         0              2073  RISE       1
I__946/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_0_LC_4_15_1/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_3_LC_2_15_4/lcout
Path End         : seven_seg.r_disp1_i_3_LC_4_15_3/in2
Capture Clock    : seven_seg.r_disp1_i_3_LC_4_15_3/clk
Setup Constraint : 8170p
Path slack       : 6319p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -372
------------------------------------------   ----- 
End-of-path required time (ps)               10180

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            940
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_3_LC_2_15_4/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_3_LC_2_15_4/lcout   LogicCell40_SEQ_MODE_1000    540              2921   6115  RISE       8
I__543/I                             Odrv4                          0              2921   6318  RISE       1
I__543/O                             Odrv4                        351              3272   6318  RISE       1
I__548/I                             LocalMux                       0              3272   6318  RISE       1
I__548/O                             LocalMux                     330              3602   6318  RISE       1
I__555/I                             InMux                          0              3602   6318  RISE       1
I__555/O                             InMux                        259              3861   6318  RISE       1
I__562/I                             CascadeMux                     0              3861   6318  RISE       1
I__562/O                             CascadeMux                     0              3861   6318  RISE       1
seven_seg.r_disp1_i_3_LC_4_15_3/in2  LogicCell40_SEQ_MODE_1000      0              3861   6318  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__946/I                                            ClkMux                         0              2073  RISE       1
I__946/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_3_LC_4_15_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_1_LC_2_15_2/lcout
Path End         : seven_seg.r_disp1_i_2_LC_4_15_4/in2
Capture Clock    : seven_seg.r_disp1_i_2_LC_4_15_4/clk
Setup Constraint : 8170p
Path slack       : 6319p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -372
------------------------------------------   ----- 
End-of-path required time (ps)               10180

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            940
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_1_LC_2_15_2/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_1_LC_2_15_2/lcout   LogicCell40_SEQ_MODE_1000    540              2921   6115  RISE       8
I__564/I                             Odrv4                          0              2921   6290  RISE       1
I__564/O                             Odrv4                        351              3272   6290  RISE       1
I__569/I                             LocalMux                       0              3272   6290  RISE       1
I__569/O                             LocalMux                     330              3602   6290  RISE       1
I__577/I                             InMux                          0              3602   6318  RISE       1
I__577/O                             InMux                        259              3861   6318  RISE       1
I__580/I                             CascadeMux                     0              3861   6318  RISE       1
I__580/O                             CascadeMux                     0              3861   6318  RISE       1
seven_seg.r_disp1_i_2_LC_4_15_4/in2  LogicCell40_SEQ_MODE_1000      0              3861   6318  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__946/I                                            ClkMux                         0              2073  RISE       1
I__946/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_2_LC_4_15_4/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_7_LC_2_15_0/lcout
Path End         : seven_seg.r_disp2_i_2_LC_5_15_1/in2
Capture Clock    : seven_seg.r_disp2_i_2_LC_5_15_1/clk
Setup Constraint : 8170p
Path slack       : 6319p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -372
------------------------------------------   ----- 
End-of-path required time (ps)               10180

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            940
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_7_LC_2_15_0/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_7_LC_2_15_0/lcout   LogicCell40_SEQ_MODE_1000    540              2921   6066  RISE       8
I__870/I                             Odrv4                          0              2921   6318  RISE       1
I__870/O                             Odrv4                        351              3272   6318  RISE       1
I__876/I                             LocalMux                       0              3272   6318  RISE       1
I__876/O                             LocalMux                     330              3602   6318  RISE       1
I__879/I                             InMux                          0              3602   6318  RISE       1
I__879/O                             InMux                        259              3861   6318  RISE       1
I__883/I                             CascadeMux                     0              3861   6318  RISE       1
I__883/O                             CascadeMux                     0              3861   6318  RISE       1
seven_seg.r_disp2_i_2_LC_5_15_1/in2  LogicCell40_SEQ_MODE_1000      0              3861   6318  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__948/I                                            ClkMux                         0              2073  RISE       1
I__948/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_2_LC_5_15_1/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_7_LC_2_15_0/lcout
Path End         : seven_seg.r_disp2_i_3_LC_5_15_3/in2
Capture Clock    : seven_seg.r_disp2_i_3_LC_5_15_3/clk
Setup Constraint : 8170p
Path slack       : 6319p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -372
------------------------------------------   ----- 
End-of-path required time (ps)               10180

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            940
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_7_LC_2_15_0/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_7_LC_2_15_0/lcout   LogicCell40_SEQ_MODE_1000    540              2921   6066  RISE       8
I__870/I                             Odrv4                          0              2921   6318  RISE       1
I__870/O                             Odrv4                        351              3272   6318  RISE       1
I__876/I                             LocalMux                       0              3272   6318  RISE       1
I__876/O                             LocalMux                     330              3602   6318  RISE       1
I__880/I                             InMux                          0              3602   6318  RISE       1
I__880/O                             InMux                        259              3861   6318  RISE       1
I__884/I                             CascadeMux                     0              3861   6318  RISE       1
I__884/O                             CascadeMux                     0              3861   6318  RISE       1
seven_seg.r_disp2_i_3_LC_5_15_3/in2  LogicCell40_SEQ_MODE_1000      0              3861   6318  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__948/I                                            ClkMux                         0              2073  RISE       1
I__948/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_3_LC_5_15_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_7_LC_2_15_0/lcout
Path End         : seven_seg.r_disp2_i_4_LC_5_15_7/in2
Capture Clock    : seven_seg.r_disp2_i_4_LC_5_15_7/clk
Setup Constraint : 8170p
Path slack       : 6319p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -372
------------------------------------------   ----- 
End-of-path required time (ps)               10180

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            940
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_7_LC_2_15_0/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_7_LC_2_15_0/lcout   LogicCell40_SEQ_MODE_1000    540              2921   6066  RISE       8
I__870/I                             Odrv4                          0              2921   6318  RISE       1
I__870/O                             Odrv4                        351              3272   6318  RISE       1
I__876/I                             LocalMux                       0              3272   6318  RISE       1
I__876/O                             LocalMux                     330              3602   6318  RISE       1
I__881/I                             InMux                          0              3602   6318  RISE       1
I__881/O                             InMux                        259              3861   6318  RISE       1
I__885/I                             CascadeMux                     0              3861   6318  RISE       1
I__885/O                             CascadeMux                     0              3861   6318  RISE       1
seven_seg.r_disp2_i_4_LC_5_15_7/in2  LogicCell40_SEQ_MODE_1000      0              3861   6318  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__948/I                                            ClkMux                         0              2073  RISE       1
I__948/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_4_LC_5_15_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_uart_char_esr_5_LC_4_14_4/lcout
Path End         : uart_tx.r_data_5_LC_4_11_4/in3
Capture Clock    : uart_tx.r_data_5_LC_4_11_4/clk
Setup Constraint : 8170p
Path slack       : 6417p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -274
------------------------------------------   ----- 
End-of-path required time (ps)               10278

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            940
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__944/I                                            ClkMux                         0              2073  RISE       1
I__944/O                                            ClkMux                       309              2381  RISE       1
r_uart_char_esr_5_LC_4_14_4/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_uart_char_esr_5_LC_4_14_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   6417  RISE       1
I__517/I                           Odrv4                          0              2921   6417  RISE       1
I__517/O                           Odrv4                        351              3272   6417  RISE       1
I__518/I                           LocalMux                       0              3272   6417  RISE       1
I__518/O                           LocalMux                     330              3602   6417  RISE       1
I__519/I                           InMux                          0              3602   6417  RISE       1
I__519/O                           InMux                        259              3861   6417  RISE       1
uart_tx.r_data_5_LC_4_11_4/in3     LogicCell40_SEQ_MODE_1000      0              3861   6417  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__931/I                                            ClkMux                         0              2073  RISE       1
I__931/O                                            ClkMux                       309              2381  RISE       1
uart_tx.r_data_5_LC_4_11_4/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_uart_char_esr_4_LC_4_14_3/lcout
Path End         : uart_tx.r_data_4_LC_4_12_4/in3
Capture Clock    : uart_tx.r_data_4_LC_4_12_4/clk
Setup Constraint : 8170p
Path slack       : 6417p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -274
------------------------------------------   ----- 
End-of-path required time (ps)               10278

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            940
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__944/I                                            ClkMux                         0              2073  RISE       1
I__944/O                                            ClkMux                       309              2381  RISE       1
r_uart_char_esr_4_LC_4_14_3/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_uart_char_esr_4_LC_4_14_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   6417  RISE       1
I__520/I                           Odrv4                          0              2921   6417  RISE       1
I__520/O                           Odrv4                        351              3272   6417  RISE       1
I__521/I                           LocalMux                       0              3272   6417  RISE       1
I__521/O                           LocalMux                     330              3602   6417  RISE       1
I__522/I                           InMux                          0              3602   6417  RISE       1
I__522/O                           InMux                        259              3861   6417  RISE       1
uart_tx.r_data_4_LC_4_12_4/in3     LogicCell40_SEQ_MODE_1000      0              3861   6417  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__936/I                                            ClkMux                         0              2073  RISE       1
I__936/O                                            ClkMux                       309              2381  RISE       1
uart_tx.r_data_4_LC_4_12_4/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_uart_char_esr_0_LC_4_14_0/lcout
Path End         : uart_tx.r_data_0_LC_4_11_5/in3
Capture Clock    : uart_tx.r_data_0_LC_4_11_5/clk
Setup Constraint : 8170p
Path slack       : 6417p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -274
------------------------------------------   ----- 
End-of-path required time (ps)               10278

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            940
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__944/I                                            ClkMux                         0              2073  RISE       1
I__944/O                                            ClkMux                       309              2381  RISE       1
r_uart_char_esr_0_LC_4_14_0/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_uart_char_esr_0_LC_4_14_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   6417  RISE       1
I__526/I                           Odrv4                          0              2921   6417  RISE       1
I__526/O                           Odrv4                        351              3272   6417  RISE       1
I__527/I                           LocalMux                       0              3272   6417  RISE       1
I__527/O                           LocalMux                     330              3602   6417  RISE       1
I__528/I                           InMux                          0              3602   6417  RISE       1
I__528/O                           InMux                        259              3861   6417  RISE       1
uart_tx.r_data_0_LC_4_11_5/in3     LogicCell40_SEQ_MODE_1000      0              3861   6417  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__931/I                                            ClkMux                         0              2073  RISE       1
I__931/O                                            ClkMux                       309              2381  RISE       1
uart_tx.r_data_0_LC_4_11_5/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_3_LC_2_15_4/lcout
Path End         : seven_seg.r_disp1_i_2_LC_4_15_4/in3
Capture Clock    : seven_seg.r_disp1_i_2_LC_4_15_4/clk
Setup Constraint : 8170p
Path slack       : 6417p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -274
------------------------------------------   ----- 
End-of-path required time (ps)               10278

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            940
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_3_LC_2_15_4/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_3_LC_2_15_4/lcout   LogicCell40_SEQ_MODE_1000    540              2921   6115  RISE       8
I__543/I                             Odrv4                          0              2921   6318  RISE       1
I__543/O                             Odrv4                        351              3272   6318  RISE       1
I__548/I                             LocalMux                       0              3272   6318  RISE       1
I__548/O                             LocalMux                     330              3602   6318  RISE       1
I__556/I                             InMux                          0              3602   6417  RISE       1
I__556/O                             InMux                        259              3861   6417  RISE       1
seven_seg.r_disp1_i_2_LC_4_15_4/in3  LogicCell40_SEQ_MODE_1000      0              3861   6417  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__946/I                                            ClkMux                         0              2073  RISE       1
I__946/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_2_LC_4_15_4/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_0_LC_1_12_2/lcout
Path End         : uart_rx.r_valid_LC_2_14_5/in3
Capture Clock    : uart_rx.r_valid_LC_2_14_5/clk
Setup Constraint : 8170p
Path slack       : 6417p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -274
------------------------------------------   ----- 
End-of-path required time (ps)               10278

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            940
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__924/I                                            ClkMux                         0              2073  RISE       1
I__924/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_0_LC_1_12_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_0_LC_1_12_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   4453  RISE       4
I__460/I                         Odrv4                          0              2921   4453  RISE       1
I__460/O                         Odrv4                        351              3272   4453  RISE       1
I__464/I                         LocalMux                       0              3272   6417  RISE       1
I__464/O                         LocalMux                     330              3602   6417  RISE       1
I__467/I                         InMux                          0              3602   6417  RISE       1
I__467/O                         InMux                        259              3861   6417  RISE       1
uart_rx.r_valid_LC_2_14_5/in3    LogicCell40_SEQ_MODE_1000      0              3861   6417  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__935/I                                            ClkMux                         0              2073  RISE       1
I__935/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_valid_LC_2_14_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.tready_LC_6_11_7/lcout
Path End         : uart_rx_tvalid_LC_5_10_7/in0
Capture Clock    : uart_rx_tvalid_LC_5_10_7/clk
Setup Constraint : 8170p
Path slack       : 6571p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -470
------------------------------------------   ----- 
End-of-path required time (ps)               10081

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__942/I                                            ClkMux                         0              2073  RISE       1
I__942/O                                            ClkMux                       309              2381  RISE       1
uart_tx.tready_LC_6_11_7/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.tready_LC_6_11_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   6571  RISE       2
I__950/I                        LocalMux                       0              2921   6571  RISE       1
I__950/O                        LocalMux                     330              3251   6571  RISE       1
I__952/I                        InMux                          0              3251   6571  RISE       1
I__952/O                        InMux                        259              3510   6571  RISE       1
uart_rx_tvalid_LC_5_10_7/in0    LogicCell40_SEQ_MODE_1000      0              3510   6571  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__932/I                                            ClkMux                         0              2073  RISE       1
I__932/O                                            ClkMux                       309              2381  RISE       1
uart_rx_tvalid_LC_5_10_7/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_0_LC_1_10_5/lcout
Path End         : uart_rx.r_data_0_LC_1_10_5/in0
Capture Clock    : uart_rx.r_data_0_LC_1_10_5/clk
Setup Constraint : 8170p
Path slack       : 6571p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -470
------------------------------------------   ----- 
End-of-path required time (ps)               10081

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__921/I                                            ClkMux                         0              2073  RISE       1
I__921/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_0_LC_1_10_5/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_0_LC_1_10_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   6276  RISE       2
I__237/I                          LocalMux                       0              2921   6571  RISE       1
I__237/O                          LocalMux                     330              3251   6571  RISE       1
I__239/I                          InMux                          0              3251   6571  RISE       1
I__239/O                          InMux                        259              3510   6571  RISE       1
uart_rx.r_data_0_LC_1_10_5/in0    LogicCell40_SEQ_MODE_1000      0              3510   6571  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__921/I                                            ClkMux                         0              2073  RISE       1
I__921/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_0_LC_1_10_5/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_1_LC_2_9_7/lcout
Path End         : uart_rx.r_data_1_LC_2_9_7/in0
Capture Clock    : uart_rx.r_data_1_LC_2_9_7/clk
Setup Constraint : 8170p
Path slack       : 6571p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -470
------------------------------------------   ----- 
End-of-path required time (ps)               10081

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__922/I                                            ClkMux                         0              2073  RISE       1
I__922/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_1_LC_2_9_7/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_1_LC_2_9_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   6276  RISE       2
I__443/I                         LocalMux                       0              2921   6571  RISE       1
I__443/O                         LocalMux                     330              3251   6571  RISE       1
I__445/I                         InMux                          0              3251   6571  RISE       1
I__445/O                         InMux                        259              3510   6571  RISE       1
uart_rx.r_data_1_LC_2_9_7/in0    LogicCell40_SEQ_MODE_1000      0              3510   6571  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__922/I                                            ClkMux                         0              2073  RISE       1
I__922/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_1_LC_2_9_7/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_7_LC_2_11_1/lcout
Path End         : uart_rx.r_data_7_LC_2_11_1/in0
Capture Clock    : uart_rx.r_data_7_LC_2_11_1/clk
Setup Constraint : 8170p
Path slack       : 6571p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -470
------------------------------------------   ----- 
End-of-path required time (ps)               10081

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__925/I                                            ClkMux                         0              2073  RISE       1
I__925/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_7_LC_2_11_1/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_7_LC_2_11_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   6101  RISE       2
I__453/I                          LocalMux                       0              2921   6571  RISE       1
I__453/O                          LocalMux                     330              3251   6571  RISE       1
I__455/I                          InMux                          0              3251   6571  RISE       1
I__455/O                          InMux                        259              3510   6571  RISE       1
uart_rx.r_data_7_LC_2_11_1/in0    LogicCell40_SEQ_MODE_1000      0              3510   6571  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__925/I                                            ClkMux                         0              2073  RISE       1
I__925/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_7_LC_2_11_1/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_2_LC_1_15_6/lcout
Path End         : seven_seg.r_disp1_i_1_LC_1_14_7/in0
Capture Clock    : seven_seg.r_disp1_i_1_LC_1_14_7/clk
Setup Constraint : 8170p
Path slack       : 6571p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -470
------------------------------------------   ----- 
End-of-path required time (ps)               10081

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__934/I                                            ClkMux                         0              2073  RISE       1
I__934/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_2_LC_1_15_6/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_2_LC_1_15_6/lcout   LogicCell40_SEQ_MODE_1000    540              2921   6080  RISE       8
I__581/I                             LocalMux                       0              2921   6571  RISE       1
I__581/O                             LocalMux                     330              3251   6571  RISE       1
I__586/I                             InMux                          0              3251   6571  RISE       1
I__586/O                             InMux                        259              3510   6571  RISE       1
seven_seg.r_disp1_i_1_LC_1_14_7/in0  LogicCell40_SEQ_MODE_1000      0              3510   6571  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__929/I                                            ClkMux                         0              2073  RISE       1
I__929/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_1_LC_1_14_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_2_LC_1_15_6/lcout
Path End         : seven_seg.r_disp1_i_6_LC_1_16_0/in0
Capture Clock    : seven_seg.r_disp1_i_6_LC_1_16_0/clk
Setup Constraint : 8170p
Path slack       : 6571p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -470
------------------------------------------   ----- 
End-of-path required time (ps)               10081

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__934/I                                            ClkMux                         0              2073  RISE       1
I__934/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_2_LC_1_15_6/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_2_LC_1_15_6/lcout   LogicCell40_SEQ_MODE_1000    540              2921   6080  RISE       8
I__582/I                             LocalMux                       0              2921   6571  RISE       1
I__582/O                             LocalMux                     330              3251   6571  RISE       1
I__587/I                             InMux                          0              3251   6571  RISE       1
I__587/O                             InMux                        259              3510   6571  RISE       1
seven_seg.r_disp1_i_6_LC_1_16_0/in0  LogicCell40_SEQ_MODE_1000      0              3510   6571  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__939/I                                            ClkMux                         0              2073  RISE       1
I__939/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_6_LC_1_16_0/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_2_LC_1_15_6/lcout
Path End         : seven_seg.r_disp1_i_4_LC_2_16_5/in0
Capture Clock    : seven_seg.r_disp1_i_4_LC_2_16_5/clk
Setup Constraint : 8170p
Path slack       : 6571p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -470
------------------------------------------   ----- 
End-of-path required time (ps)               10081

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__934/I                                            ClkMux                         0              2073  RISE       1
I__934/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_2_LC_1_15_6/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_2_LC_1_15_6/lcout   LogicCell40_SEQ_MODE_1000    540              2921   6080  RISE       8
I__583/I                             LocalMux                       0              2921   6571  RISE       1
I__583/O                             LocalMux                     330              3251   6571  RISE       1
I__588/I                             InMux                          0              3251   6571  RISE       1
I__588/O                             InMux                        259              3510   6571  RISE       1
seven_seg.r_disp1_i_4_LC_2_16_5/in0  LogicCell40_SEQ_MODE_1000      0              3510   6571  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__943/I                                            ClkMux                         0              2073  RISE       1
I__943/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_4_LC_2_16_5/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_0_LC_1_15_7/lcout
Path End         : seven_seg.r_disp1_i_5_LC_2_16_2/in0
Capture Clock    : seven_seg.r_disp1_i_5_LC_2_16_2/clk
Setup Constraint : 8170p
Path slack       : 6571p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -470
------------------------------------------   ----- 
End-of-path required time (ps)               10081

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__934/I                                            ClkMux                         0              2073  RISE       1
I__934/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_0_LC_1_15_7/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_0_LC_1_15_7/lcout   LogicCell40_SEQ_MODE_1000    540              2921   6080  RISE       8
I__599/I                             LocalMux                       0              2921   6571  RISE       1
I__599/O                             LocalMux                     330              3251   6571  RISE       1
I__605/I                             InMux                          0              3251   6571  RISE       1
I__605/O                             InMux                        259              3510   6571  RISE       1
seven_seg.r_disp1_i_5_LC_2_16_2/in0  LogicCell40_SEQ_MODE_1000      0              3510   6571  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__943/I                                            ClkMux                         0              2073  RISE       1
I__943/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_5_LC_2_16_2/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.index_2_LC_5_12_3/lcout
Path End         : uart_tx.index_2_LC_5_12_3/in0
Capture Clock    : uart_tx.index_2_LC_5_12_3/clk
Setup Constraint : 8170p
Path slack       : 6571p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -470
------------------------------------------   ----- 
End-of-path required time (ps)               10081

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__941/I                                            ClkMux                         0              2073  RISE       1
I__941/O                                            ClkMux                       309              2381  RISE       1
uart_tx.index_2_LC_5_12_3/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.index_2_LC_5_12_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   4783  RISE       6
I__642/I                         LocalMux                       0              2921   6571  RISE       1
I__642/O                         LocalMux                     330              3251   6571  RISE       1
I__648/I                         InMux                          0              3251   6571  RISE       1
I__648/O                         InMux                        259              3510   6571  RISE       1
uart_tx.index_2_LC_5_12_3/in0    LogicCell40_SEQ_MODE_1000      0              3510   6571  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__941/I                                            ClkMux                         0              2073  RISE       1
I__941/O                                            ClkMux                       309              2381  RISE       1
uart_tx.index_2_LC_5_12_3/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.index_1_LC_5_11_1/lcout
Path End         : uart_tx.index_1_LC_5_11_1/in0
Capture Clock    : uart_tx.index_1_LC_5_11_1/clk
Setup Constraint : 8170p
Path slack       : 6571p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -470
------------------------------------------   ----- 
End-of-path required time (ps)               10081

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__937/I                                            ClkMux                         0              2073  RISE       1
I__937/O                                            ClkMux                       309              2381  RISE       1
uart_tx.index_1_LC_5_11_1/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.index_1_LC_5_11_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   4761  RISE       4
I__791/I                         LocalMux                       0              2921   6571  RISE       1
I__791/O                         LocalMux                     330              3251   6571  RISE       1
I__795/I                         InMux                          0              3251   6571  RISE       1
I__795/O                         InMux                        259              3510   6571  RISE       1
uart_tx.index_1_LC_5_11_1/in0    LogicCell40_SEQ_MODE_1000      0              3510   6571  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__937/I                                            ClkMux                         0              2073  RISE       1
I__937/O                                            ClkMux                       309              2381  RISE       1
uart_tx.index_1_LC_5_11_1/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_4_LC_2_15_6/lcout
Path End         : seven_seg.r_disp2_i_1_LC_1_14_2/in0
Capture Clock    : seven_seg.r_disp2_i_1_LC_1_14_2/clk
Setup Constraint : 8170p
Path slack       : 6571p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -470
------------------------------------------   ----- 
End-of-path required time (ps)               10081

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_4_LC_2_15_6/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_4_LC_2_15_6/lcout   LogicCell40_SEQ_MODE_1000    540              2921   6115  RISE       8
I__855/I                             LocalMux                       0              2921   6571  RISE       1
I__855/O                             LocalMux                     330              3251   6571  RISE       1
I__859/I                             InMux                          0              3251   6571  RISE       1
I__859/O                             InMux                        259              3510   6571  RISE       1
seven_seg.r_disp2_i_1_LC_1_14_2/in0  LogicCell40_SEQ_MODE_1000      0              3510   6571  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__929/I                                            ClkMux                         0              2073  RISE       1
I__929/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_1_LC_1_14_2/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_4_LC_2_15_6/lcout
Path End         : seven_seg.r_disp2_i_5_LC_1_14_6/in0
Capture Clock    : seven_seg.r_disp2_i_5_LC_1_14_6/clk
Setup Constraint : 8170p
Path slack       : 6571p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -470
------------------------------------------   ----- 
End-of-path required time (ps)               10081

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_4_LC_2_15_6/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_4_LC_2_15_6/lcout   LogicCell40_SEQ_MODE_1000    540              2921   6115  RISE       8
I__855/I                             LocalMux                       0              2921   6571  RISE       1
I__855/O                             LocalMux                     330              3251   6571  RISE       1
I__860/I                             InMux                          0              3251   6571  RISE       1
I__860/O                             InMux                        259              3510   6571  RISE       1
seven_seg.r_disp2_i_5_LC_1_14_6/in0  LogicCell40_SEQ_MODE_1000      0              3510   6571  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__929/I                                            ClkMux                         0              2073  RISE       1
I__929/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_5_LC_1_14_6/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_4_LC_2_15_6/lcout
Path End         : seven_seg.r_disp2_i_6_LC_1_14_4/in0
Capture Clock    : seven_seg.r_disp2_i_6_LC_1_14_4/clk
Setup Constraint : 8170p
Path slack       : 6571p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -470
------------------------------------------   ----- 
End-of-path required time (ps)               10081

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_4_LC_2_15_6/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_4_LC_2_15_6/lcout   LogicCell40_SEQ_MODE_1000    540              2921   6115  RISE       8
I__855/I                             LocalMux                       0              2921   6571  RISE       1
I__855/O                             LocalMux                     330              3251   6571  RISE       1
I__861/I                             InMux                          0              3251   6571  RISE       1
I__861/O                             InMux                        259              3510   6571  RISE       1
seven_seg.r_disp2_i_6_LC_1_14_4/in0  LogicCell40_SEQ_MODE_1000      0              3510   6571  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__929/I                                            ClkMux                         0              2073  RISE       1
I__929/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_6_LC_1_14_4/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_6_LC_2_15_1/lcout
Path End         : seven_seg.r_disp2_i_0_LC_1_14_3/in0
Capture Clock    : seven_seg.r_disp2_i_0_LC_1_14_3/clk
Setup Constraint : 8170p
Path slack       : 6571p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -470
------------------------------------------   ----- 
End-of-path required time (ps)               10081

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_6_LC_2_15_1/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_6_LC_2_15_1/lcout   LogicCell40_SEQ_MODE_1000    540              2921   6066  RISE       8
I__902/I                             LocalMux                       0              2921   6571  RISE       1
I__902/O                             LocalMux                     330              3251   6571  RISE       1
I__905/I                             InMux                          0              3251   6571  RISE       1
I__905/O                             InMux                        259              3510   6571  RISE       1
seven_seg.r_disp2_i_0_LC_1_14_3/in0  LogicCell40_SEQ_MODE_1000      0              3510   6571  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__929/I                                            ClkMux                         0              2073  RISE       1
I__929/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_0_LC_1_14_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_2_LC_1_15_6/lcout
Path End         : seven_seg.r_disp1_i_5_LC_2_16_2/in1
Capture Clock    : seven_seg.r_disp1_i_5_LC_2_16_2/clk
Setup Constraint : 8170p
Path slack       : 6642p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -400
------------------------------------------   ----- 
End-of-path required time (ps)               10152

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__934/I                                            ClkMux                         0              2073  RISE       1
I__934/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_2_LC_1_15_6/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_2_LC_1_15_6/lcout   LogicCell40_SEQ_MODE_1000    540              2921   6080  RISE       8
I__583/I                             LocalMux                       0              2921   6571  RISE       1
I__583/O                             LocalMux                     330              3251   6571  RISE       1
I__589/I                             InMux                          0              3251   6641  RISE       1
I__589/O                             InMux                        259              3510   6641  RISE       1
seven_seg.r_disp1_i_5_LC_2_16_2/in1  LogicCell40_SEQ_MODE_1000      0              3510   6641  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__943/I                                            ClkMux                         0              2073  RISE       1
I__943/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_5_LC_2_16_2/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_valid_LC_2_14_5/lcout
Path End         : uart_rx.r_valid_LC_2_14_5/in1
Capture Clock    : uart_rx.r_valid_LC_2_14_5/clk
Setup Constraint : 8170p
Path slack       : 6642p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -400
------------------------------------------   ----- 
End-of-path required time (ps)               10152

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__935/I                                            ClkMux                         0              2073  RISE       1
I__935/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_valid_LC_2_14_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_valid_LC_2_14_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   4754  RISE       4
I__711/I                         LocalMux                       0              2921   4754  RISE       1
I__711/O                         LocalMux                     330              3251   4754  RISE       1
I__715/I                         InMux                          0              3251   6641  RISE       1
I__715/O                         InMux                        259              3510   6641  RISE       1
uart_rx.r_valid_LC_2_14_5/in1    LogicCell40_SEQ_MODE_1000      0              3510   6641  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__935/I                                            ClkMux                         0              2073  RISE       1
I__935/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_valid_LC_2_14_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.counter_9_LC_6_10_1/lcout
Path End         : uart_tx.counter_9_LC_6_10_1/in1
Capture Clock    : uart_tx.counter_9_LC_6_10_1/clk
Setup Constraint : 8170p
Path slack       : 6642p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -400
------------------------------------------   ----- 
End-of-path required time (ps)               10152

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__938/I                                            ClkMux                         0              2073  RISE       1
I__938/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_9_LC_6_10_1/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.counter_9_LC_6_10_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   3408  RISE       3
I__1012/I                          LocalMux                       0              2921   6641  RISE       1
I__1012/O                          LocalMux                     330              3251   6641  RISE       1
I__1015/I                          InMux                          0              3251   6641  RISE       1
I__1015/O                          InMux                        259              3510   6641  RISE       1
uart_tx.counter_9_LC_6_10_1/in1    LogicCell40_SEQ_MODE_1000      0              3510   6641  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__938/I                                            ClkMux                         0              2073  RISE       1
I__938/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_9_LC_6_10_1/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.counter_8_LC_6_10_0/lcout
Path End         : uart_tx.counter_8_LC_6_10_0/in1
Capture Clock    : uart_tx.counter_8_LC_6_10_0/clk
Setup Constraint : 8170p
Path slack       : 6642p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -400
------------------------------------------   ----- 
End-of-path required time (ps)               10152

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__938/I                                            ClkMux                         0              2073  RISE       1
I__938/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_8_LC_6_10_0/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.counter_8_LC_6_10_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   3261  RISE       4
I__1024/I                          LocalMux                       0              2921   6248  RISE       1
I__1024/O                          LocalMux                     330              3251   6248  RISE       1
I__1028/I                          InMux                          0              3251   6248  RISE       1
I__1028/O                          InMux                        259              3510   6248  RISE       1
uart_tx.counter_8_LC_6_10_0/in1    LogicCell40_SEQ_MODE_1000      0              3510   6641  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__938/I                                            ClkMux                         0              2073  RISE       1
I__938/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_8_LC_6_10_0/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.counter_6_LC_6_9_6/lcout
Path End         : uart_tx.counter_6_LC_6_9_6/in1
Capture Clock    : uart_tx.counter_6_LC_6_9_6/clk
Setup Constraint : 8170p
Path slack       : 6642p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -400
------------------------------------------   ----- 
End-of-path required time (ps)               10152

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_6_LC_6_9_6/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.counter_6_LC_6_9_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   3127  RISE       4
I__1046/I                         LocalMux                       0              2921   5799  RISE       1
I__1046/O                         LocalMux                     330              3251   5799  RISE       1
I__1050/I                         InMux                          0              3251   5799  RISE       1
I__1050/O                         InMux                        259              3510   5799  RISE       1
uart_tx.counter_6_LC_6_9_6/in1    LogicCell40_SEQ_MODE_1000      0              3510   6641  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_6_LC_6_9_6/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.counter_4_LC_6_9_4/lcout
Path End         : uart_tx.counter_4_LC_6_9_4/in1
Capture Clock    : uart_tx.counter_4_LC_6_9_4/clk
Setup Constraint : 8170p
Path slack       : 6642p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -400
------------------------------------------   ----- 
End-of-path required time (ps)               10152

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_4_LC_6_9_4/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.counter_4_LC_6_9_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   3043  RISE       4
I__809/I                          LocalMux                       0              2921   5547  RISE       1
I__809/O                          LocalMux                     330              3251   5547  RISE       1
I__813/I                          InMux                          0              3251   5547  RISE       1
I__813/O                          InMux                        259              3510   5547  RISE       1
uart_tx.counter_4_LC_6_9_4/in1    LogicCell40_SEQ_MODE_1000      0              3510   6641  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_4_LC_6_9_4/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.counter_3_LC_6_9_3/lcout
Path End         : uart_tx.counter_3_LC_6_9_3/in1
Capture Clock    : uart_tx.counter_3_LC_6_9_3/clk
Setup Constraint : 8170p
Path slack       : 6642p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -400
------------------------------------------   ----- 
End-of-path required time (ps)               10152

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_3_LC_6_9_3/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.counter_3_LC_6_9_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   3366  RISE       3
I__817/I                          LocalMux                       0              2921   5421  RISE       1
I__817/O                          LocalMux                     330              3251   5421  RISE       1
I__820/I                          InMux                          0              3251   5421  RISE       1
I__820/O                          InMux                        259              3510   5421  RISE       1
uart_tx.counter_3_LC_6_9_3/in1    LogicCell40_SEQ_MODE_1000      0              3510   6641  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_3_LC_6_9_3/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.counter_1_LC_6_9_1/lcout
Path End         : uart_tx.counter_1_LC_6_9_1/in1
Capture Clock    : uart_tx.counter_1_LC_6_9_1/clk
Setup Constraint : 8170p
Path slack       : 6642p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -400
------------------------------------------   ----- 
End-of-path required time (ps)               10152

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_1_LC_6_9_1/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.counter_1_LC_6_9_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   3176  RISE       4
I__835/I                          LocalMux                       0              2921   5168  RISE       1
I__835/O                          LocalMux                     330              3251   5168  RISE       1
I__839/I                          InMux                          0              3251   5168  RISE       1
I__839/O                          InMux                        259              3510   5168  RISE       1
uart_tx.counter_1_LC_6_9_1/in1    LogicCell40_SEQ_MODE_1000      0              3510   6641  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_1_LC_6_9_1/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.counter_0_LC_6_9_0/lcout
Path End         : uart_tx.counter_0_LC_6_9_0/in1
Capture Clock    : uart_tx.counter_0_LC_6_9_0/clk
Setup Constraint : 8170p
Path slack       : 6642p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -400
------------------------------------------   ----- 
End-of-path required time (ps)               10152

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_0_LC_6_9_0/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.counter_0_LC_6_9_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   3773  RISE       3
I__842/I                          LocalMux                       0              2921   5042  RISE       1
I__842/O                          LocalMux                     330              3251   5042  RISE       1
I__845/I                          InMux                          0              3251   5042  RISE       1
I__845/O                          InMux                        259              3510   5042  RISE       1
uart_tx.counter_0_LC_6_9_0/in1    LogicCell40_SEQ_MODE_1000      0              3510   6641  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_0_LC_6_9_0/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.index_3_LC_5_11_0/lcout
Path End         : uart_tx.out_data_LC_5_12_7/in1
Capture Clock    : uart_tx.out_data_LC_5_12_7/clk
Setup Constraint : 8170p
Path slack       : 6642p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -400
------------------------------------------   ----- 
End-of-path required time (ps)               10152

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__937/I                                            ClkMux                         0              2073  RISE       1
I__937/O                                            ClkMux                       309              2381  RISE       1
uart_tx.index_3_LC_5_11_0/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.index_3_LC_5_11_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   4635  RISE       4
I__781/I                         LocalMux                       0              2921   6641  RISE       1
I__781/O                         LocalMux                     330              3251   6641  RISE       1
I__785/I                         InMux                          0              3251   6641  RISE       1
I__785/O                         InMux                        259              3510   6641  RISE       1
uart_tx.out_data_LC_5_12_7/in1   LogicCell40_SEQ_MODE_1001      0              3510   6641  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__941/I                                            ClkMux                         0              2073  RISE       1
I__941/O                                            ClkMux                       309              2381  RISE       1
uart_tx.out_data_LC_5_12_7/clk                      LogicCell40_SEQ_MODE_1001      0              2381  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.timer_6_LC_2_12_6/lcout
Path End         : uart_rx.timer_6_LC_2_12_6/in1
Capture Clock    : uart_rx.timer_6_LC_2_12_6/clk
Setup Constraint : 8170p
Path slack       : 6642p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -400
------------------------------------------   ----- 
End-of-path required time (ps)               10152

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__927/I                                            ClkMux                         0              2073  RISE       1
I__927/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_6_LC_2_12_6/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.timer_6_LC_2_12_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   4761  RISE       2
I__374/I                         LocalMux                       0              2921   5926  RISE       1
I__374/O                         LocalMux                     330              3251   5926  RISE       1
I__376/I                         InMux                          0              3251   5926  RISE       1
I__376/O                         InMux                        259              3510   5926  RISE       1
uart_rx.timer_6_LC_2_12_6/in1    LogicCell40_SEQ_MODE_1000      0              3510   6641  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__927/I                                            ClkMux                         0              2073  RISE       1
I__927/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_6_LC_2_12_6/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.timer_5_LC_2_12_5/lcout
Path End         : uart_rx.timer_5_LC_2_12_5/in1
Capture Clock    : uart_rx.timer_5_LC_2_12_5/clk
Setup Constraint : 8170p
Path slack       : 6642p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -400
------------------------------------------   ----- 
End-of-path required time (ps)               10152

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__927/I                                            ClkMux                         0              2073  RISE       1
I__927/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_5_LC_2_12_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.timer_5_LC_2_12_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   5259  RISE       5
I__379/I                         LocalMux                       0              2921   5799  RISE       1
I__379/O                         LocalMux                     330              3251   5799  RISE       1
I__384/I                         InMux                          0              3251   5799  RISE       1
I__384/O                         InMux                        259              3510   5799  RISE       1
uart_rx.timer_5_LC_2_12_5/in1    LogicCell40_SEQ_MODE_1000      0              3510   6641  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__927/I                                            ClkMux                         0              2073  RISE       1
I__927/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_5_LC_2_12_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.timer_4_LC_2_12_4/lcout
Path End         : uart_rx.timer_4_LC_2_12_4/in1
Capture Clock    : uart_rx.timer_4_LC_2_12_4/clk
Setup Constraint : 8170p
Path slack       : 6642p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -400
------------------------------------------   ----- 
End-of-path required time (ps)               10152

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__927/I                                            ClkMux                         0              2073  RISE       1
I__927/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_4_LC_2_12_4/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.timer_4_LC_2_12_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   5330  RISE       5
I__391/I                         LocalMux                       0              2921   5673  RISE       1
I__391/O                         LocalMux                     330              3251   5673  RISE       1
I__395/I                         InMux                          0              3251   5673  RISE       1
I__395/O                         InMux                        259              3510   5673  RISE       1
uart_rx.timer_4_LC_2_12_4/in1    LogicCell40_SEQ_MODE_1000      0              3510   6641  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__927/I                                            ClkMux                         0              2073  RISE       1
I__927/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_4_LC_2_12_4/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.timer_3_LC_2_12_3/lcout
Path End         : uart_rx.timer_3_LC_2_12_3/in1
Capture Clock    : uart_rx.timer_3_LC_2_12_3/clk
Setup Constraint : 8170p
Path slack       : 6642p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -400
------------------------------------------   ----- 
End-of-path required time (ps)               10152

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__927/I                                            ClkMux                         0              2073  RISE       1
I__927/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_3_LC_2_12_3/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.timer_3_LC_2_12_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   4677  RISE       3
I__401/I                         LocalMux                       0              2921   5547  RISE       1
I__401/O                         LocalMux                     330              3251   5547  RISE       1
I__404/I                         InMux                          0              3251   5547  RISE       1
I__404/O                         InMux                        259              3510   5547  RISE       1
uart_rx.timer_3_LC_2_12_3/in1    LogicCell40_SEQ_MODE_1000      0              3510   6641  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__927/I                                            ClkMux                         0              2073  RISE       1
I__927/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_3_LC_2_12_3/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.timer_1_LC_2_12_1/lcout
Path End         : uart_rx.timer_1_LC_2_12_1/in1
Capture Clock    : uart_rx.timer_1_LC_2_12_1/clk
Setup Constraint : 8170p
Path slack       : 6642p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -400
------------------------------------------   ----- 
End-of-path required time (ps)               10152

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__927/I                                            ClkMux                         0              2073  RISE       1
I__927/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_1_LC_2_12_1/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.timer_1_LC_2_12_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   4593  RISE       3
I__416/I                         LocalMux                       0              2921   5294  RISE       1
I__416/O                         LocalMux                     330              3251   5294  RISE       1
I__419/I                         InMux                          0              3251   5294  RISE       1
I__419/O                         InMux                        259              3510   5294  RISE       1
uart_rx.timer_1_LC_2_12_1/in1    LogicCell40_SEQ_MODE_1000      0              3510   6641  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__927/I                                            ClkMux                         0              2073  RISE       1
I__927/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_1_LC_2_12_1/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_4_LC_1_11_5/lcout
Path End         : uart_rx.state_6_LC_1_12_3/in1
Capture Clock    : uart_rx.state_6_LC_1_12_3/clk
Setup Constraint : 8170p
Path slack       : 6642p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -400
------------------------------------------   ----- 
End-of-path required time (ps)               10152

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__923/I                                            ClkMux                         0              2073  RISE       1
I__923/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_4_LC_1_11_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_4_LC_1_11_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   5231  RISE       9
I__313/I                         LocalMux                       0              2921   5736  RISE       1
I__313/O                         LocalMux                     330              3251   5736  RISE       1
I__318/I                         InMux                          0              3251   6641  RISE       1
I__318/O                         InMux                        259              3510   6641  RISE       1
uart_rx.state_6_LC_1_12_3/in1    LogicCell40_SEQ_MODE_1000      0              3510   6641  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__924/I                                            ClkMux                         0              2073  RISE       1
I__924/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_6_LC_1_12_3/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_4_LC_1_11_5/lcout
Path End         : uart_rx.r_data_7_LC_2_11_1/in1
Capture Clock    : uart_rx.r_data_7_LC_2_11_1/clk
Setup Constraint : 8170p
Path slack       : 6642p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -400
------------------------------------------   ----- 
End-of-path required time (ps)               10152

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__923/I                                            ClkMux                         0              2073  RISE       1
I__923/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_4_LC_1_11_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_4_LC_1_11_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   5231  RISE       9
I__316/I                         LocalMux                       0              2921   6641  RISE       1
I__316/O                         LocalMux                     330              3251   6641  RISE       1
I__324/I                         InMux                          0              3251   6641  RISE       1
I__324/O                         InMux                        259              3510   6641  RISE       1
uart_rx.r_data_7_LC_2_11_1/in1   LogicCell40_SEQ_MODE_1000      0              3510   6641  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__925/I                                            ClkMux                         0              2073  RISE       1
I__925/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_7_LC_2_11_1/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.index_2_LC_1_10_2/lcout
Path End         : uart_rx.index_2_LC_1_10_2/in1
Capture Clock    : uart_rx.index_2_LC_1_10_2/clk
Setup Constraint : 8170p
Path slack       : 6642p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -400
------------------------------------------   ----- 
End-of-path required time (ps)               10152

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__921/I                                            ClkMux                         0              2073  RISE       1
I__921/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_2_LC_1_10_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.index_2_LC_1_10_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   5533  RISE       6
I__344/I                         LocalMux                       0              2921   6248  RISE       1
I__344/O                         LocalMux                     330              3251   6248  RISE       1
I__350/I                         InMux                          0              3251   6248  RISE       1
I__350/O                         InMux                        259              3510   6248  RISE       1
uart_rx.index_2_LC_1_10_2/in1    LogicCell40_SEQ_MODE_1000      0              3510   6641  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__921/I                                            ClkMux                         0              2073  RISE       1
I__921/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_2_LC_1_10_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.index_1_LC_1_10_1/lcout
Path End         : uart_rx.index_1_LC_1_10_1/in1
Capture Clock    : uart_rx.index_1_LC_1_10_1/clk
Setup Constraint : 8170p
Path slack       : 6642p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -400
------------------------------------------   ----- 
End-of-path required time (ps)               10152

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__921/I                                            ClkMux                         0              2073  RISE       1
I__921/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_1_LC_1_10_1/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.index_1_LC_1_10_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   5582  RISE       4
I__359/I                         LocalMux                       0              2921   6122  RISE       1
I__359/O                         LocalMux                     330              3251   6122  RISE       1
I__363/I                         InMux                          0              3251   6122  RISE       1
I__363/O                         InMux                        259              3510   6122  RISE       1
uart_rx.index_1_LC_1_10_1/in1    LogicCell40_SEQ_MODE_1000      0              3510   6641  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__921/I                                            ClkMux                         0              2073  RISE       1
I__921/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_1_LC_1_10_1/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.index_3_LC_1_10_3/lcout
Path End         : uart_rx.index_3_LC_1_10_3/in1
Capture Clock    : uart_rx.index_3_LC_1_10_3/clk
Setup Constraint : 8170p
Path slack       : 6642p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -400
------------------------------------------   ----- 
End-of-path required time (ps)               10152

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__921/I                                            ClkMux                         0              2073  RISE       1
I__921/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_3_LC_1_10_3/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.index_3_LC_1_10_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   5582  RISE       4
I__367/I                         LocalMux                       0              2921   6641  RISE       1
I__367/O                         LocalMux                     330              3251   6641  RISE       1
I__371/I                         InMux                          0              3251   6641  RISE       1
I__371/O                         InMux                        259              3510   6641  RISE       1
uart_rx.index_3_LC_1_10_3/in1    LogicCell40_SEQ_MODE_1000      0              3510   6641  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__921/I                                            ClkMux                         0              2073  RISE       1
I__921/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_3_LC_1_10_3/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.timer_2_LC_2_12_2/lcout
Path End         : uart_rx.timer_2_LC_2_12_2/in1
Capture Clock    : uart_rx.timer_2_LC_2_12_2/clk
Setup Constraint : 8170p
Path slack       : 6642p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -400
------------------------------------------   ----- 
End-of-path required time (ps)               10152

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__927/I                                            ClkMux                         0              2073  RISE       1
I__927/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_2_LC_2_12_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.timer_2_LC_2_12_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   5217  RISE       4
I__409/I                         LocalMux                       0              2921   5421  RISE       1
I__409/O                         LocalMux                     330              3251   5421  RISE       1
I__413/I                         InMux                          0              3251   5421  RISE       1
I__413/O                         InMux                        259              3510   5421  RISE       1
uart_rx.timer_2_LC_2_12_2/in1    LogicCell40_SEQ_MODE_1000      0              3510   6641  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__927/I                                            ClkMux                         0              2073  RISE       1
I__927/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_2_LC_2_12_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.timer_0_LC_2_12_0/lcout
Path End         : uart_rx.timer_0_LC_2_12_0/in1
Capture Clock    : uart_rx.timer_0_LC_2_12_0/clk
Setup Constraint : 8170p
Path slack       : 6642p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -400
------------------------------------------   ----- 
End-of-path required time (ps)               10152

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__927/I                                            ClkMux                         0              2073  RISE       1
I__927/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_0_LC_2_12_0/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.timer_0_LC_2_12_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   4544  RISE       3
I__421/I                         LocalMux                       0              2921   5168  RISE       1
I__421/O                         LocalMux                     330              3251   5168  RISE       1
I__424/I                         InMux                          0              3251   5168  RISE       1
I__424/O                         InMux                        259              3510   5168  RISE       1
uart_rx.timer_0_LC_2_12_0/in1    LogicCell40_SEQ_MODE_1000      0              3510   6641  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__927/I                                            ClkMux                         0              2073  RISE       1
I__927/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_0_LC_2_12_0/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.timer_8_LC_2_13_0/lcout
Path End         : uart_rx.timer_8_LC_2_13_0/in1
Capture Clock    : uart_rx.timer_8_LC_2_13_0/clk
Setup Constraint : 8170p
Path slack       : 6642p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -400
------------------------------------------   ----- 
End-of-path required time (ps)               10152

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__930/I                                            ClkMux                         0              2073  RISE       1
I__930/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_8_LC_2_13_0/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.timer_8_LC_2_13_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   4677  RISE       2
I__483/I                         LocalMux                       0              2921   6641  RISE       1
I__483/O                         LocalMux                     330              3251   6641  RISE       1
I__485/I                         InMux                          0              3251   6641  RISE       1
I__485/O                         InMux                        259              3510   6641  RISE       1
uart_rx.timer_8_LC_2_13_0/in1    LogicCell40_SEQ_MODE_1000      0              3510   6641  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__930/I                                            ClkMux                         0              2073  RISE       1
I__930/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_8_LC_2_13_0/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.timer_7_LC_2_12_7/lcout
Path End         : uart_rx.timer_7_LC_2_12_7/in1
Capture Clock    : uart_rx.timer_7_LC_2_12_7/clk
Setup Constraint : 8170p
Path slack       : 6642p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -400
------------------------------------------   ----- 
End-of-path required time (ps)               10152

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__927/I                                            ClkMux                         0              2073  RISE       1
I__927/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_7_LC_2_12_7/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.timer_7_LC_2_12_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   5224  RISE       4
I__490/I                         LocalMux                       0              2921   6052  RISE       1
I__490/O                         LocalMux                     330              3251   6052  RISE       1
I__494/I                         InMux                          0              3251   6052  RISE       1
I__494/O                         InMux                        259              3510   6052  RISE       1
uart_rx.timer_7_LC_2_12_7/in1    LogicCell40_SEQ_MODE_1000      0              3510   6641  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__927/I                                            ClkMux                         0              2073  RISE       1
I__927/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_7_LC_2_12_7/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_1_LC_2_15_2/lcout
Path End         : seven_seg.r_disp1_i_4_LC_2_16_5/in1
Capture Clock    : seven_seg.r_disp1_i_4_LC_2_16_5/clk
Setup Constraint : 8170p
Path slack       : 6642p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -400
------------------------------------------   ----- 
End-of-path required time (ps)               10152

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_1_LC_2_15_2/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_1_LC_2_15_2/lcout   LogicCell40_SEQ_MODE_1000    540              2921   6115  RISE       8
I__565/I                             LocalMux                       0              2921   6641  RISE       1
I__565/O                             LocalMux                     330              3251   6641  RISE       1
I__570/I                             InMux                          0              3251   6641  RISE       1
I__570/O                             InMux                        259              3510   6641  RISE       1
seven_seg.r_disp1_i_4_LC_2_16_5/in1  LogicCell40_SEQ_MODE_1000      0              3510   6641  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__943/I                                            ClkMux                         0              2073  RISE       1
I__943/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_4_LC_2_16_5/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_1_LC_2_15_2/lcout
Path End         : seven_seg.r_disp1_i_1_LC_1_14_7/in1
Capture Clock    : seven_seg.r_disp1_i_1_LC_1_14_7/clk
Setup Constraint : 8170p
Path slack       : 6642p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -400
------------------------------------------   ----- 
End-of-path required time (ps)               10152

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_1_LC_2_15_2/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_1_LC_2_15_2/lcout   LogicCell40_SEQ_MODE_1000    540              2921   6115  RISE       8
I__566/I                             LocalMux                       0              2921   6641  RISE       1
I__566/O                             LocalMux                     330              3251   6641  RISE       1
I__572/I                             InMux                          0              3251   6641  RISE       1
I__572/O                             InMux                        259              3510   6641  RISE       1
seven_seg.r_disp1_i_1_LC_1_14_7/in1  LogicCell40_SEQ_MODE_1000      0              3510   6641  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__929/I                                            ClkMux                         0              2073  RISE       1
I__929/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_1_LC_1_14_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_1_LC_2_15_2/lcout
Path End         : seven_seg.r_disp1_i_6_LC_1_16_0/in1
Capture Clock    : seven_seg.r_disp1_i_6_LC_1_16_0/clk
Setup Constraint : 8170p
Path slack       : 6642p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -400
------------------------------------------   ----- 
End-of-path required time (ps)               10152

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_1_LC_2_15_2/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_1_LC_2_15_2/lcout   LogicCell40_SEQ_MODE_1000    540              2921   6115  RISE       8
I__567/I                             LocalMux                       0              2921   6641  RISE       1
I__567/O                             LocalMux                     330              3251   6641  RISE       1
I__573/I                             InMux                          0              3251   6641  RISE       1
I__573/O                             InMux                        259              3510   6641  RISE       1
seven_seg.r_disp1_i_6_LC_1_16_0/in1  LogicCell40_SEQ_MODE_1000      0              3510   6641  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__939/I                                            ClkMux                         0              2073  RISE       1
I__939/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_6_LC_1_16_0/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_5_LC_2_11_3/lcout
Path End         : uart_rx.r_data_5_LC_2_11_3/in1
Capture Clock    : uart_rx.r_data_5_LC_2_11_3/clk
Setup Constraint : 8170p
Path slack       : 6642p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -400
------------------------------------------   ----- 
End-of-path required time (ps)               10152

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__925/I                                            ClkMux                         0              2073  RISE       1
I__925/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_5_LC_2_11_3/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_5_LC_2_11_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   6115  RISE       2
I__737/I                          LocalMux                       0              2921   6641  RISE       1
I__737/O                          LocalMux                     330              3251   6641  RISE       1
I__739/I                          InMux                          0              3251   6641  RISE       1
I__739/O                          InMux                        259              3510   6641  RISE       1
uart_rx.r_data_5_LC_2_11_3/in1    LogicCell40_SEQ_MODE_1000      0              3510   6641  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__925/I                                            ClkMux                         0              2073  RISE       1
I__925/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_5_LC_2_11_3/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.index_3_LC_5_11_0/lcout
Path End         : uart_tx.index_3_LC_5_11_0/in1
Capture Clock    : uart_tx.index_3_LC_5_11_0/clk
Setup Constraint : 8170p
Path slack       : 6642p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -400
------------------------------------------   ----- 
End-of-path required time (ps)               10152

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__937/I                                            ClkMux                         0              2073  RISE       1
I__937/O                                            ClkMux                       309              2381  RISE       1
uart_tx.index_3_LC_5_11_0/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.index_3_LC_5_11_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   4635  RISE       4
I__782/I                         LocalMux                       0              2921   6641  RISE       1
I__782/O                         LocalMux                     330              3251   6641  RISE       1
I__786/I                         InMux                          0              3251   6641  RISE       1
I__786/O                         InMux                        259              3510   6641  RISE       1
uart_tx.index_3_LC_5_11_0/in1    LogicCell40_SEQ_MODE_1000      0              3510   6641  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__937/I                                            ClkMux                         0              2073  RISE       1
I__937/O                                            ClkMux                       309              2381  RISE       1
uart_tx.index_3_LC_5_11_0/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.counter_5_LC_6_9_5/lcout
Path End         : uart_tx.counter_5_LC_6_9_5/in1
Capture Clock    : uart_tx.counter_5_LC_6_9_5/clk
Setup Constraint : 8170p
Path slack       : 6642p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -400
------------------------------------------   ----- 
End-of-path required time (ps)               10152

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_5_LC_6_9_5/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.counter_5_LC_6_9_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   3639  RISE       3
I__802/I                          LocalMux                       0              2921   5673  RISE       1
I__802/O                          LocalMux                     330              3251   5673  RISE       1
I__805/I                          InMux                          0              3251   5673  RISE       1
I__805/O                          InMux                        259              3510   5673  RISE       1
uart_tx.counter_5_LC_6_9_5/in1    LogicCell40_SEQ_MODE_1000      0              3510   6641  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_5_LC_6_9_5/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.counter_2_LC_6_9_2/lcout
Path End         : uart_tx.counter_2_LC_6_9_2/in1
Capture Clock    : uart_tx.counter_2_LC_6_9_2/clk
Setup Constraint : 8170p
Path slack       : 6642p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -400
------------------------------------------   ----- 
End-of-path required time (ps)               10152

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_2_LC_6_9_2/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.counter_2_LC_6_9_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   3127  RISE       4
I__826/I                          LocalMux                       0              2921   5294  RISE       1
I__826/O                          LocalMux                     330              3251   5294  RISE       1
I__830/I                          InMux                          0              3251   5294  RISE       1
I__830/O                          InMux                        259              3510   5294  RISE       1
uart_tx.counter_2_LC_6_9_2/in1    LogicCell40_SEQ_MODE_1000      0              3510   6641  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_2_LC_6_9_2/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_7_LC_2_15_0/lcout
Path End         : seven_seg.r_disp2_i_1_LC_1_14_2/in1
Capture Clock    : seven_seg.r_disp2_i_1_LC_1_14_2/clk
Setup Constraint : 8170p
Path slack       : 6642p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -400
------------------------------------------   ----- 
End-of-path required time (ps)               10152

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_7_LC_2_15_0/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_7_LC_2_15_0/lcout   LogicCell40_SEQ_MODE_1000    540              2921   6066  RISE       8
I__869/I                             LocalMux                       0              2921   6641  RISE       1
I__869/O                             LocalMux                     330              3251   6641  RISE       1
I__873/I                             InMux                          0              3251   6641  RISE       1
I__873/O                             InMux                        259              3510   6641  RISE       1
seven_seg.r_disp2_i_1_LC_1_14_2/in1  LogicCell40_SEQ_MODE_1000      0              3510   6641  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__929/I                                            ClkMux                         0              2073  RISE       1
I__929/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_1_LC_1_14_2/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_7_LC_2_15_0/lcout
Path End         : seven_seg.r_disp2_i_5_LC_1_14_6/in1
Capture Clock    : seven_seg.r_disp2_i_5_LC_1_14_6/clk
Setup Constraint : 8170p
Path slack       : 6642p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -400
------------------------------------------   ----- 
End-of-path required time (ps)               10152

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_7_LC_2_15_0/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_7_LC_2_15_0/lcout   LogicCell40_SEQ_MODE_1000    540              2921   6066  RISE       8
I__869/I                             LocalMux                       0              2921   6641  RISE       1
I__869/O                             LocalMux                     330              3251   6641  RISE       1
I__874/I                             InMux                          0              3251   6641  RISE       1
I__874/O                             InMux                        259              3510   6641  RISE       1
seven_seg.r_disp2_i_5_LC_1_14_6/in1  LogicCell40_SEQ_MODE_1000      0              3510   6641  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__929/I                                            ClkMux                         0              2073  RISE       1
I__929/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_5_LC_1_14_6/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_7_LC_2_15_0/lcout
Path End         : seven_seg.r_disp2_i_6_LC_1_14_4/in1
Capture Clock    : seven_seg.r_disp2_i_6_LC_1_14_4/clk
Setup Constraint : 8170p
Path slack       : 6642p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -400
------------------------------------------   ----- 
End-of-path required time (ps)               10152

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_7_LC_2_15_0/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_7_LC_2_15_0/lcout   LogicCell40_SEQ_MODE_1000    540              2921   6066  RISE       8
I__869/I                             LocalMux                       0              2921   6641  RISE       1
I__869/O                             LocalMux                     330              3251   6641  RISE       1
I__875/I                             InMux                          0              3251   6641  RISE       1
I__875/O                             InMux                        259              3510   6641  RISE       1
seven_seg.r_disp2_i_6_LC_1_14_4/in1  LogicCell40_SEQ_MODE_1000      0              3510   6641  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__929/I                                            ClkMux                         0              2073  RISE       1
I__929/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_6_LC_1_14_4/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_5_LC_5_14_4/lcout
Path End         : seven_seg.r_disp2_i_2_LC_5_15_1/in1
Capture Clock    : seven_seg.r_disp2_i_2_LC_5_15_1/clk
Setup Constraint : 8170p
Path slack       : 6642p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -400
------------------------------------------   ----- 
End-of-path required time (ps)               10152

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__947/I                                            ClkMux                         0              2073  RISE       1
I__947/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_5_LC_5_14_4/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_5_LC_5_14_4/lcout   LogicCell40_SEQ_MODE_1000    540              2921   6150  RISE       8
I__887/I                             LocalMux                       0              2921   6641  RISE       1
I__887/O                             LocalMux                     330              3251   6641  RISE       1
I__890/I                             InMux                          0              3251   6641  RISE       1
I__890/O                             InMux                        259              3510   6641  RISE       1
seven_seg.r_disp2_i_2_LC_5_15_1/in1  LogicCell40_SEQ_MODE_1000      0              3510   6641  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__948/I                                            ClkMux                         0              2073  RISE       1
I__948/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_2_LC_5_15_1/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_5_LC_5_14_4/lcout
Path End         : seven_seg.r_disp2_i_3_LC_5_15_3/in1
Capture Clock    : seven_seg.r_disp2_i_3_LC_5_15_3/clk
Setup Constraint : 8170p
Path slack       : 6642p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -400
------------------------------------------   ----- 
End-of-path required time (ps)               10152

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__947/I                                            ClkMux                         0              2073  RISE       1
I__947/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_5_LC_5_14_4/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_5_LC_5_14_4/lcout   LogicCell40_SEQ_MODE_1000    540              2921   6150  RISE       8
I__887/I                             LocalMux                       0              2921   6641  RISE       1
I__887/O                             LocalMux                     330              3251   6641  RISE       1
I__891/I                             InMux                          0              3251   6641  RISE       1
I__891/O                             InMux                        259              3510   6641  RISE       1
seven_seg.r_disp2_i_3_LC_5_15_3/in1  LogicCell40_SEQ_MODE_1000      0              3510   6641  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__948/I                                            ClkMux                         0              2073  RISE       1
I__948/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_3_LC_5_15_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_5_LC_5_14_4/lcout
Path End         : seven_seg.r_disp2_i_4_LC_5_15_7/in1
Capture Clock    : seven_seg.r_disp2_i_4_LC_5_15_7/clk
Setup Constraint : 8170p
Path slack       : 6642p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -400
------------------------------------------   ----- 
End-of-path required time (ps)               10152

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__947/I                                            ClkMux                         0              2073  RISE       1
I__947/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_5_LC_5_14_4/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_5_LC_5_14_4/lcout   LogicCell40_SEQ_MODE_1000    540              2921   6150  RISE       8
I__887/I                             LocalMux                       0              2921   6641  RISE       1
I__887/O                             LocalMux                     330              3251   6641  RISE       1
I__892/I                             InMux                          0              3251   6641  RISE       1
I__892/O                             InMux                        259              3510   6641  RISE       1
seven_seg.r_disp2_i_4_LC_5_15_7/in1  LogicCell40_SEQ_MODE_1000      0              3510   6641  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__948/I                                            ClkMux                         0              2073  RISE       1
I__948/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_4_LC_5_15_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.tready_LC_6_11_7/lcout
Path End         : uart_tx.tready_LC_6_11_7/in1
Capture Clock    : uart_tx.tready_LC_6_11_7/clk
Setup Constraint : 8170p
Path slack       : 6642p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -400
------------------------------------------   ----- 
End-of-path required time (ps)               10152

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__942/I                                            ClkMux                         0              2073  RISE       1
I__942/O                                            ClkMux                       309              2381  RISE       1
uart_tx.tready_LC_6_11_7/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.tready_LC_6_11_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   6571  RISE       2
I__949/I                        LocalMux                       0              2921   6641  RISE       1
I__949/O                        LocalMux                     330              3251   6641  RISE       1
I__951/I                        InMux                          0              3251   6641  RISE       1
I__951/O                        InMux                        259              3510   6641  RISE       1
uart_tx.tready_LC_6_11_7/in1    LogicCell40_SEQ_MODE_1000      0              3510   6641  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__942/I                                            ClkMux                         0              2073  RISE       1
I__942/O                                            ClkMux                       309              2381  RISE       1
uart_tx.tready_LC_6_11_7/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.state_1_LC_5_9_4/lcout
Path End         : uart_tx.state_1_LC_5_9_4/in1
Capture Clock    : uart_tx.state_1_LC_5_9_4/clk
Setup Constraint : 8170p
Path slack       : 6642p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -400
------------------------------------------   ----- 
End-of-path required time (ps)               10152

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__928/I                                            ClkMux                         0              2073  RISE       1
I__928/O                                            ClkMux                       309              2381  RISE       1
uart_tx.state_1_LC_5_9_4/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.state_1_LC_5_9_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   3064  RISE      11
I__962/I                        LocalMux                       0              2921   3064  RISE       1
I__962/O                        LocalMux                     330              3251   3064  RISE       1
I__969/I                        InMux                          0              3251   6641  RISE       1
I__969/O                        InMux                        259              3510   6641  RISE       1
uart_tx.state_1_LC_5_9_4/in1    LogicCell40_SEQ_MODE_1000      0              3510   6641  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__928/I                                            ClkMux                         0              2073  RISE       1
I__928/O                                            ClkMux                       309              2381  RISE       1
uart_tx.state_1_LC_5_9_4/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.counter_7_LC_6_9_7/lcout
Path End         : uart_tx.counter_7_LC_6_9_7/in1
Capture Clock    : uart_tx.counter_7_LC_6_9_7/clk
Setup Constraint : 8170p
Path slack       : 6642p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -400
------------------------------------------   ----- 
End-of-path required time (ps)               10152

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_7_LC_6_9_7/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.counter_7_LC_6_9_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   3197  RISE       4
I__1033/I                         LocalMux                       0              2921   5926  RISE       1
I__1033/O                         LocalMux                     330              3251   5926  RISE       1
I__1037/I                         InMux                          0              3251   5926  RISE       1
I__1037/O                         InMux                        259              3510   5926  RISE       1
uart_tx.counter_7_LC_6_9_7/in1    LogicCell40_SEQ_MODE_1000      0              3510   6641  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_7_LC_6_9_7/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.index_0_LC_1_10_0/lcout
Path End         : uart_rx.index_0_LC_1_10_0/in1
Capture Clock    : uart_rx.index_0_LC_1_10_0/clk
Setup Constraint : 8170p
Path slack       : 6642p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -400
------------------------------------------   ----- 
End-of-path required time (ps)               10152

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__921/I                                            ClkMux                         0              2073  RISE       1
I__921/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_0_LC_1_10_0/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.index_0_LC_1_10_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   5666  RISE       6
I__332/I                         LocalMux                       0              2921   5996  RISE       1
I__332/O                         LocalMux                     330              3251   5996  RISE       1
I__336/I                         InMux                          0              3251   5996  RISE       1
I__336/O                         InMux                        259              3510   5996  RISE       1
uart_rx.index_0_LC_1_10_0/in1    LogicCell40_SEQ_MODE_1000      0              3510   6641  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__921/I                                            ClkMux                         0              2073  RISE       1
I__921/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_0_LC_1_10_0/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_1_LC_2_15_2/lcout
Path End         : seven_seg.r_disp1_i_5_LC_2_16_2/in2
Capture Clock    : seven_seg.r_disp1_i_5_LC_2_16_2/clk
Setup Constraint : 8170p
Path slack       : 6670p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -372
------------------------------------------   ----- 
End-of-path required time (ps)               10180

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_1_LC_2_15_2/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_1_LC_2_15_2/lcout   LogicCell40_SEQ_MODE_1000    540              2921   6115  RISE       8
I__565/I                             LocalMux                       0              2921   6641  RISE       1
I__565/O                             LocalMux                     330              3251   6641  RISE       1
I__571/I                             InMux                          0              3251   6669  RISE       1
I__571/O                             InMux                        259              3510   6669  RISE       1
I__578/I                             CascadeMux                     0              3510   6669  RISE       1
I__578/O                             CascadeMux                     0              3510   6669  RISE       1
seven_seg.r_disp1_i_5_LC_2_16_2/in2  LogicCell40_SEQ_MODE_1000      0              3510   6669  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__943/I                                            ClkMux                         0              2073  RISE       1
I__943/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_5_LC_2_16_2/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_7_LC_2_15_0/lcout
Path End         : seven_seg.r_disp2_i_0_LC_1_14_3/in2
Capture Clock    : seven_seg.r_disp2_i_0_LC_1_14_3/clk
Setup Constraint : 8170p
Path slack       : 6670p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -372
------------------------------------------   ----- 
End-of-path required time (ps)               10180

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_7_LC_2_15_0/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_7_LC_2_15_0/lcout   LogicCell40_SEQ_MODE_1000    540              2921   6066  RISE       8
I__869/I                             LocalMux                       0              2921   6641  RISE       1
I__869/O                             LocalMux                     330              3251   6641  RISE       1
I__872/I                             InMux                          0              3251   6669  RISE       1
I__872/O                             InMux                        259              3510   6669  RISE       1
I__878/I                             CascadeMux                     0              3510   6669  RISE       1
I__878/O                             CascadeMux                     0              3510   6669  RISE       1
seven_seg.r_disp2_i_0_LC_1_14_3/in2  LogicCell40_SEQ_MODE_1000      0              3510   6669  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__929/I                                            ClkMux                         0              2073  RISE       1
I__929/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_0_LC_1_14_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_5_LC_1_11_7/lcout
Path End         : uart_rx.index_0_LC_1_10_0/in2
Capture Clock    : uart_rx.index_0_LC_1_10_0/clk
Setup Constraint : 8170p
Path slack       : 6670p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -372
------------------------------------------   ----- 
End-of-path required time (ps)               10180

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__923/I                                            ClkMux                         0              2073  RISE       1
I__923/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_5_LC_1_11_7/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_5_LC_1_11_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   5582  RISE       4
I__185/I                         LocalMux                       0              2921   6024  RISE       1
I__185/O                         LocalMux                     330              3251   6024  RISE       1
I__189/I                         InMux                          0              3251   6024  RISE       1
I__189/O                         InMux                        259              3510   6024  RISE       1
I__192/I                         CascadeMux                     0              3510   6024  RISE       1
I__192/O                         CascadeMux                     0              3510   6024  RISE       1
uart_rx.index_0_LC_1_10_0/in2    LogicCell40_SEQ_MODE_1000      0              3510   6669  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__921/I                                            ClkMux                         0              2073  RISE       1
I__921/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_0_LC_1_10_0/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_2_LC_1_10_4/lcout
Path End         : uart_rx.r_data_2_LC_1_10_4/in2
Capture Clock    : uart_rx.r_data_2_LC_1_10_4/clk
Setup Constraint : 8170p
Path slack       : 6670p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -372
------------------------------------------   ----- 
End-of-path required time (ps)               10180

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__921/I                                            ClkMux                         0              2073  RISE       1
I__921/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_2_LC_1_10_4/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_2_LC_1_10_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   6136  RISE       2
I__243/I                          LocalMux                       0              2921   6669  RISE       1
I__243/O                          LocalMux                     330              3251   6669  RISE       1
I__245/I                          InMux                          0              3251   6669  RISE       1
I__245/O                          InMux                        259              3510   6669  RISE       1
I__247/I                          CascadeMux                     0              3510   6669  RISE       1
I__247/O                          CascadeMux                     0              3510   6669  RISE       1
uart_rx.r_data_2_LC_1_10_4/in2    LogicCell40_SEQ_MODE_1000      0              3510   6669  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__921/I                                            ClkMux                         0              2073  RISE       1
I__921/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_2_LC_1_10_4/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_3_LC_2_9_2/lcout
Path End         : uart_rx.r_data_3_LC_2_9_2/in2
Capture Clock    : uart_rx.r_data_3_LC_2_9_2/clk
Setup Constraint : 8170p
Path slack       : 6670p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -372
------------------------------------------   ----- 
End-of-path required time (ps)               10180

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__922/I                                            ClkMux                         0              2073  RISE       1
I__922/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_3_LC_2_9_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_3_LC_2_9_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   6276  RISE       2
I__438/I                         LocalMux                       0              2921   6669  RISE       1
I__438/O                         LocalMux                     330              3251   6669  RISE       1
I__440/I                         InMux                          0              3251   6669  RISE       1
I__440/O                         InMux                        259              3510   6669  RISE       1
I__442/I                         CascadeMux                     0              3510   6669  RISE       1
I__442/O                         CascadeMux                     0              3510   6669  RISE       1
uart_rx.r_data_3_LC_2_9_2/in2    LogicCell40_SEQ_MODE_1000      0              3510   6669  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__922/I                                            ClkMux                         0              2073  RISE       1
I__922/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_3_LC_2_9_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_4_LC_2_9_4/lcout
Path End         : uart_rx.r_data_4_LC_2_9_4/in2
Capture Clock    : uart_rx.r_data_4_LC_2_9_4/clk
Setup Constraint : 8170p
Path slack       : 6670p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -372
------------------------------------------   ----- 
End-of-path required time (ps)               10180

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__922/I                                            ClkMux                         0              2073  RISE       1
I__922/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_4_LC_2_9_4/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_4_LC_2_9_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   6129  RISE       2
I__511/I                         LocalMux                       0              2921   6669  RISE       1
I__511/O                         LocalMux                     330              3251   6669  RISE       1
I__513/I                         InMux                          0              3251   6669  RISE       1
I__513/O                         InMux                        259              3510   6669  RISE       1
I__515/I                         CascadeMux                     0              3510   6669  RISE       1
I__515/O                         CascadeMux                     0              3510   6669  RISE       1
uart_rx.r_data_4_LC_2_9_4/in2    LogicCell40_SEQ_MODE_1000      0              3510   6669  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__922/I                                            ClkMux                         0              2073  RISE       1
I__922/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_4_LC_2_9_4/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_3_LC_2_15_4/lcout
Path End         : seven_seg.r_disp1_i_4_LC_2_16_5/in2
Capture Clock    : seven_seg.r_disp1_i_4_LC_2_16_5/clk
Setup Constraint : 8170p
Path slack       : 6670p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -372
------------------------------------------   ----- 
End-of-path required time (ps)               10180

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_3_LC_2_15_4/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_3_LC_2_15_4/lcout   LogicCell40_SEQ_MODE_1000    540              2921   6115  RISE       8
I__544/I                             LocalMux                       0              2921   6669  RISE       1
I__544/O                             LocalMux                     330              3251   6669  RISE       1
I__549/I                             InMux                          0              3251   6669  RISE       1
I__549/O                             InMux                        259              3510   6669  RISE       1
I__557/I                             CascadeMux                     0              3510   6669  RISE       1
I__557/O                             CascadeMux                     0              3510   6669  RISE       1
seven_seg.r_disp1_i_4_LC_2_16_5/in2  LogicCell40_SEQ_MODE_1000      0              3510   6669  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__943/I                                            ClkMux                         0              2073  RISE       1
I__943/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_4_LC_2_16_5/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_3_LC_2_15_4/lcout
Path End         : seven_seg.r_disp1_i_1_LC_1_14_7/in2
Capture Clock    : seven_seg.r_disp1_i_1_LC_1_14_7/clk
Setup Constraint : 8170p
Path slack       : 6670p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -372
------------------------------------------   ----- 
End-of-path required time (ps)               10180

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_3_LC_2_15_4/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_3_LC_2_15_4/lcout   LogicCell40_SEQ_MODE_1000    540              2921   6115  RISE       8
I__545/I                             LocalMux                       0              2921   6669  RISE       1
I__545/O                             LocalMux                     330              3251   6669  RISE       1
I__551/I                             InMux                          0              3251   6669  RISE       1
I__551/O                             InMux                        259              3510   6669  RISE       1
I__558/I                             CascadeMux                     0              3510   6669  RISE       1
I__558/O                             CascadeMux                     0              3510   6669  RISE       1
seven_seg.r_disp1_i_1_LC_1_14_7/in2  LogicCell40_SEQ_MODE_1000      0              3510   6669  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__929/I                                            ClkMux                         0              2073  RISE       1
I__929/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_1_LC_1_14_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_3_LC_2_15_4/lcout
Path End         : seven_seg.r_disp1_i_6_LC_1_16_0/in2
Capture Clock    : seven_seg.r_disp1_i_6_LC_1_16_0/clk
Setup Constraint : 8170p
Path slack       : 6670p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -372
------------------------------------------   ----- 
End-of-path required time (ps)               10180

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_3_LC_2_15_4/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_3_LC_2_15_4/lcout   LogicCell40_SEQ_MODE_1000    540              2921   6115  RISE       8
I__546/I                             LocalMux                       0              2921   6669  RISE       1
I__546/O                             LocalMux                     330              3251   6669  RISE       1
I__552/I                             InMux                          0              3251   6669  RISE       1
I__552/O                             InMux                        259              3510   6669  RISE       1
I__559/I                             CascadeMux                     0              3510   6669  RISE       1
I__559/O                             CascadeMux                     0              3510   6669  RISE       1
seven_seg.r_disp1_i_6_LC_1_16_0/in2  LogicCell40_SEQ_MODE_1000      0              3510   6669  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__939/I                                            ClkMux                         0              2073  RISE       1
I__939/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_6_LC_1_16_0/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_3_LC_2_15_4/lcout
Path End         : seven_seg.r_disp1_i_5_LC_2_16_2/in3
Capture Clock    : seven_seg.r_disp1_i_5_LC_2_16_2/clk
Setup Constraint : 8170p
Path slack       : 6768p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -274
------------------------------------------   ----- 
End-of-path required time (ps)               10278

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_3_LC_2_15_4/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_3_LC_2_15_4/lcout   LogicCell40_SEQ_MODE_1000    540              2921   6115  RISE       8
I__544/I                             LocalMux                       0              2921   6669  RISE       1
I__544/O                             LocalMux                     330              3251   6669  RISE       1
I__550/I                             InMux                          0              3251   6767  RISE       1
I__550/O                             InMux                        259              3510   6767  RISE       1
seven_seg.r_disp1_i_5_LC_2_16_2/in3  LogicCell40_SEQ_MODE_1000      0              3510   6767  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__943/I                                            ClkMux                         0              2073  RISE       1
I__943/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_5_LC_2_16_2/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_0_LC_1_15_7/lcout
Path End         : seven_seg.r_disp1_i_4_LC_2_16_5/in3
Capture Clock    : seven_seg.r_disp1_i_4_LC_2_16_5/clk
Setup Constraint : 8170p
Path slack       : 6768p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -274
------------------------------------------   ----- 
End-of-path required time (ps)               10278

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__934/I                                            ClkMux                         0              2073  RISE       1
I__934/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_0_LC_1_15_7/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_0_LC_1_15_7/lcout   LogicCell40_SEQ_MODE_1000    540              2921   6080  RISE       8
I__599/I                             LocalMux                       0              2921   6571  RISE       1
I__599/O                             LocalMux                     330              3251   6571  RISE       1
I__604/I                             InMux                          0              3251   6767  RISE       1
I__604/O                             InMux                        259              3510   6767  RISE       1
seven_seg.r_disp1_i_4_LC_2_16_5/in3  LogicCell40_SEQ_MODE_1000      0              3510   6767  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__943/I                                            ClkMux                         0              2073  RISE       1
I__943/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_4_LC_2_16_5/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.state_0_LC_5_9_6/lcout
Path End         : uart_tx.state_1_LC_5_9_4/in3
Capture Clock    : uart_tx.state_1_LC_5_9_4/clk
Setup Constraint : 8170p
Path slack       : 6768p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -274
------------------------------------------   ----- 
End-of-path required time (ps)               10278

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__928/I                                            ClkMux                         0              2073  RISE       1
I__928/O                                            ClkMux                       309              2381  RISE       1
uart_tx.state_0_LC_5_9_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.state_0_LC_5_9_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   2994  RISE      10
I__656/I                        LocalMux                       0              2921   2994  RISE       1
I__656/O                        LocalMux                     330              3251   2994  RISE       1
I__662/I                        InMux                          0              3251   6767  RISE       1
I__662/O                        InMux                        259              3510   6767  RISE       1
uart_tx.state_1_LC_5_9_4/in3    LogicCell40_SEQ_MODE_1000      0              3510   6767  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__928/I                                            ClkMux                         0              2073  RISE       1
I__928/O                                            ClkMux                       309              2381  RISE       1
uart_tx.state_1_LC_5_9_4/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.state_0_LC_5_9_6/lcout
Path End         : uart_tx.state_0_LC_5_9_6/in3
Capture Clock    : uart_tx.state_0_LC_5_9_6/clk
Setup Constraint : 8170p
Path slack       : 6768p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -274
------------------------------------------   ----- 
End-of-path required time (ps)               10278

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__928/I                                            ClkMux                         0              2073  RISE       1
I__928/O                                            ClkMux                       309              2381  RISE       1
uart_tx.state_0_LC_5_9_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.state_0_LC_5_9_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   2994  RISE      10
I__656/I                        LocalMux                       0              2921   2994  RISE       1
I__656/O                        LocalMux                     330              3251   2994  RISE       1
I__663/I                        InMux                          0              3251   6767  RISE       1
I__663/O                        InMux                        259              3510   6767  RISE       1
uart_tx.state_0_LC_5_9_6/in3    LogicCell40_SEQ_MODE_1000      0              3510   6767  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__928/I                                            ClkMux                         0              2073  RISE       1
I__928/O                                            ClkMux                       309              2381  RISE       1
uart_tx.state_0_LC_5_9_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_4_LC_2_15_6/lcout
Path End         : seven_seg.r_disp2_i_0_LC_1_14_3/in3
Capture Clock    : seven_seg.r_disp2_i_0_LC_1_14_3/clk
Setup Constraint : 8170p
Path slack       : 6768p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -274
------------------------------------------   ----- 
End-of-path required time (ps)               10278

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_4_LC_2_15_6/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_4_LC_2_15_6/lcout   LogicCell40_SEQ_MODE_1000    540              2921   6115  RISE       8
I__855/I                             LocalMux                       0              2921   6571  RISE       1
I__855/O                             LocalMux                     330              3251   6571  RISE       1
I__858/I                             InMux                          0              3251   6767  RISE       1
I__858/O                             InMux                        259              3510   6767  RISE       1
seven_seg.r_disp2_i_0_LC_1_14_3/in3  LogicCell40_SEQ_MODE_1000      0              3510   6767  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__929/I                                            ClkMux                         0              2073  RISE       1
I__929/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_0_LC_1_14_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_6_LC_2_15_1/lcout
Path End         : seven_seg.r_disp2_i_1_LC_1_14_2/in3
Capture Clock    : seven_seg.r_disp2_i_1_LC_1_14_2/clk
Setup Constraint : 8170p
Path slack       : 6768p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -274
------------------------------------------   ----- 
End-of-path required time (ps)               10278

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_6_LC_2_15_1/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_6_LC_2_15_1/lcout   LogicCell40_SEQ_MODE_1000    540              2921   6066  RISE       8
I__902/I                             LocalMux                       0              2921   6571  RISE       1
I__902/O                             LocalMux                     330              3251   6571  RISE       1
I__906/I                             InMux                          0              3251   6767  RISE       1
I__906/O                             InMux                        259              3510   6767  RISE       1
seven_seg.r_disp2_i_1_LC_1_14_2/in3  LogicCell40_SEQ_MODE_1000      0              3510   6767  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__929/I                                            ClkMux                         0              2073  RISE       1
I__929/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_1_LC_1_14_2/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_6_LC_2_15_1/lcout
Path End         : seven_seg.r_disp2_i_5_LC_1_14_6/in3
Capture Clock    : seven_seg.r_disp2_i_5_LC_1_14_6/clk
Setup Constraint : 8170p
Path slack       : 6768p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -274
------------------------------------------   ----- 
End-of-path required time (ps)               10278

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_6_LC_2_15_1/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_6_LC_2_15_1/lcout   LogicCell40_SEQ_MODE_1000    540              2921   6066  RISE       8
I__902/I                             LocalMux                       0              2921   6571  RISE       1
I__902/O                             LocalMux                     330              3251   6571  RISE       1
I__907/I                             InMux                          0              3251   6767  RISE       1
I__907/O                             InMux                        259              3510   6767  RISE       1
seven_seg.r_disp2_i_5_LC_1_14_6/in3  LogicCell40_SEQ_MODE_1000      0              3510   6767  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__929/I                                            ClkMux                         0              2073  RISE       1
I__929/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_5_LC_1_14_6/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_6_LC_2_15_1/lcout
Path End         : seven_seg.r_disp2_i_6_LC_1_14_4/in3
Capture Clock    : seven_seg.r_disp2_i_6_LC_1_14_4/clk
Setup Constraint : 8170p
Path slack       : 6768p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -274
------------------------------------------   ----- 
End-of-path required time (ps)               10278

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_6_LC_2_15_1/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_6_LC_2_15_1/lcout   LogicCell40_SEQ_MODE_1000    540              2921   6066  RISE       8
I__902/I                             LocalMux                       0              2921   6571  RISE       1
I__902/O                             LocalMux                     330              3251   6571  RISE       1
I__908/I                             InMux                          0              3251   6767  RISE       1
I__908/O                             InMux                        259              3510   6767  RISE       1
seven_seg.r_disp2_i_6_LC_1_14_4/in3  LogicCell40_SEQ_MODE_1000      0              3510   6767  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__929/I                                            ClkMux                         0              2073  RISE       1
I__929/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_6_LC_1_14_4/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx_tvalid_LC_5_10_7/lcout
Path End         : uart_rx_tvalid_LC_5_10_7/in3
Capture Clock    : uart_rx_tvalid_LC_5_10_7/clk
Setup Constraint : 8170p
Path slack       : 6768p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -274
------------------------------------------   ----- 
End-of-path required time (ps)               10278

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__932/I                                            ClkMux                         0              2073  RISE       1
I__932/O                                            ClkMux                       309              2381  RISE       1
uart_rx_tvalid_LC_5_10_7/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx_tvalid_LC_5_10_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   5007  RISE       3
I__674/I                        LocalMux                       0              2921   6767  RISE       1
I__674/O                        LocalMux                     330              3251   6767  RISE       1
I__677/I                        InMux                          0              3251   6767  RISE       1
I__677/O                        InMux                        259              3510   6767  RISE       1
uart_rx_tvalid_LC_5_10_7/in3    LogicCell40_SEQ_MODE_1000      0              3510   6767  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__932/I                                            ClkMux                         0              2073  RISE       1
I__932/O                                            ClkMux                       309              2381  RISE       1
uart_rx_tvalid_LC_5_10_7/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_uart_char_ess_3_LC_4_14_7/lcout
Path End         : uart_tx.r_data_3_LC_5_13_1/in3
Capture Clock    : uart_tx.r_data_3_LC_5_13_1/clk
Setup Constraint : 8170p
Path slack       : 6768p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -274
------------------------------------------   ----- 
End-of-path required time (ps)               10278

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__944/I                                            ClkMux                         0              2073  RISE       1
I__944/O                                            ClkMux                       309              2381  RISE       1
r_uart_char_ess_3_LC_4_14_7/clk                     LogicCell40_SEQ_MODE_1001      0              2381  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_uart_char_ess_3_LC_4_14_7/lcout  LogicCell40_SEQ_MODE_1001    540              2921   6767  RISE       1
I__763/I                           LocalMux                       0              2921   6767  RISE       1
I__763/O                           LocalMux                     330              3251   6767  RISE       1
I__764/I                           InMux                          0              3251   6767  RISE       1
I__764/O                           InMux                        259              3510   6767  RISE       1
uart_tx.r_data_3_LC_5_13_1/in3     LogicCell40_SEQ_MODE_1000      0              3510   6767  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__945/I                                            ClkMux                         0              2073  RISE       1
I__945/O                                            ClkMux                       309              2381  RISE       1
uart_tx.r_data_3_LC_5_13_1/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_uart_char_esr_7_LC_4_14_6/lcout
Path End         : uart_tx.r_data_7_LC_5_13_3/in3
Capture Clock    : uart_tx.r_data_7_LC_5_13_3/clk
Setup Constraint : 8170p
Path slack       : 6768p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -274
------------------------------------------   ----- 
End-of-path required time (ps)               10278

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__944/I                                            ClkMux                         0              2073  RISE       1
I__944/O                                            ClkMux                       309              2381  RISE       1
r_uart_char_esr_7_LC_4_14_6/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_uart_char_esr_7_LC_4_14_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   6767  RISE       1
I__753/I                           LocalMux                       0              2921   6767  RISE       1
I__753/O                           LocalMux                     330              3251   6767  RISE       1
I__754/I                           InMux                          0              3251   6767  RISE       1
I__754/O                           InMux                        259              3510   6767  RISE       1
uart_tx.r_data_7_LC_5_13_3/in3     LogicCell40_SEQ_MODE_1000      0              3510   6767  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__945/I                                            ClkMux                         0              2073  RISE       1
I__945/O                                            ClkMux                       309              2381  RISE       1
uart_tx.r_data_7_LC_5_13_3/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_uart_char_esr_6_LC_4_14_5/lcout
Path End         : uart_tx.r_data_6_LC_5_13_2/in3
Capture Clock    : uart_tx.r_data_6_LC_5_13_2/clk
Setup Constraint : 8170p
Path slack       : 6768p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -274
------------------------------------------   ----- 
End-of-path required time (ps)               10278

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__944/I                                            ClkMux                         0              2073  RISE       1
I__944/O                                            ClkMux                       309              2381  RISE       1
r_uart_char_esr_6_LC_4_14_5/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_uart_char_esr_6_LC_4_14_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   6767  RISE       1
I__759/I                           LocalMux                       0              2921   6767  RISE       1
I__759/O                           LocalMux                     330              3251   6767  RISE       1
I__760/I                           InMux                          0              3251   6767  RISE       1
I__760/O                           InMux                        259              3510   6767  RISE       1
uart_tx.r_data_6_LC_5_13_2/in3     LogicCell40_SEQ_MODE_1000      0              3510   6767  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__945/I                                            ClkMux                         0              2073  RISE       1
I__945/O                                            ClkMux                       309              2381  RISE       1
uart_tx.r_data_6_LC_5_13_2/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_uart_char_esr_2_LC_4_14_2/lcout
Path End         : uart_tx.r_data_2_LC_5_13_0/in3
Capture Clock    : uart_tx.r_data_2_LC_5_13_0/clk
Setup Constraint : 8170p
Path slack       : 6768p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -274
------------------------------------------   ----- 
End-of-path required time (ps)               10278

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__944/I                                            ClkMux                         0              2073  RISE       1
I__944/O                                            ClkMux                       309              2381  RISE       1
r_uart_char_esr_2_LC_4_14_2/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_uart_char_esr_2_LC_4_14_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   6767  RISE       1
I__767/I                           LocalMux                       0              2921   6767  RISE       1
I__767/O                           LocalMux                     330              3251   6767  RISE       1
I__768/I                           InMux                          0              3251   6767  RISE       1
I__768/O                           InMux                        259              3510   6767  RISE       1
uart_tx.r_data_2_LC_5_13_0/in3     LogicCell40_SEQ_MODE_1000      0              3510   6767  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__945/I                                            ClkMux                         0              2073  RISE       1
I__945/O                                            ClkMux                       309              2381  RISE       1
uart_tx.r_data_2_LC_5_13_0/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_5_LC_1_11_7/lcout
Path End         : uart_rx.index_0_LC_1_10_0/in3
Capture Clock    : uart_rx.index_0_LC_1_10_0/clk
Setup Constraint : 8170p
Path slack       : 6768p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -274
------------------------------------------   ----- 
End-of-path required time (ps)               10278

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__923/I                                            ClkMux                         0              2073  RISE       1
I__923/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_5_LC_1_11_7/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_5_LC_1_11_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   5582  RISE       4
I__187/I                         LocalMux                       0              2921   6767  RISE       1
I__187/O                         LocalMux                     330              3251   6767  RISE       1
I__191/I                         InMux                          0              3251   6767  RISE       1
I__191/O                         InMux                        259              3510   6767  RISE       1
uart_rx.index_0_LC_1_10_0/in3    LogicCell40_SEQ_MODE_1000      0              3510   6767  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__921/I                                            ClkMux                         0              2073  RISE       1
I__921/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_0_LC_1_10_0/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_6_LC_2_9_3/lcout
Path End         : uart_rx.r_data_6_LC_2_9_3/in3
Capture Clock    : uart_rx.r_data_6_LC_2_9_3/clk
Setup Constraint : 8170p
Path slack       : 6768p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -274
------------------------------------------   ----- 
End-of-path required time (ps)               10278

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__922/I                                            ClkMux                         0              2073  RISE       1
I__922/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_6_LC_2_9_3/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_6_LC_2_9_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   6276  RISE       2
I__448/I                         LocalMux                       0              2921   6767  RISE       1
I__448/O                         LocalMux                     330              3251   6767  RISE       1
I__450/I                         InMux                          0              3251   6767  RISE       1
I__450/O                         InMux                        259              3510   6767  RISE       1
uart_rx.r_data_6_LC_2_9_3/in3    LogicCell40_SEQ_MODE_1000      0              3510   6767  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__922/I                                            ClkMux                         0              2073  RISE       1
I__922/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_6_LC_2_9_3/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_0_LC_1_15_7/lcout
Path End         : seven_seg.r_disp1_i_1_LC_1_14_7/in3
Capture Clock    : seven_seg.r_disp1_i_1_LC_1_14_7/clk
Setup Constraint : 8170p
Path slack       : 6768p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -274
------------------------------------------   ----- 
End-of-path required time (ps)               10278

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__934/I                                            ClkMux                         0              2073  RISE       1
I__934/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_0_LC_1_15_7/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_0_LC_1_15_7/lcout   LogicCell40_SEQ_MODE_1000    540              2921   6080  RISE       8
I__597/I                             LocalMux                       0              2921   6767  RISE       1
I__597/O                             LocalMux                     330              3251   6767  RISE       1
I__602/I                             InMux                          0              3251   6767  RISE       1
I__602/O                             InMux                        259              3510   6767  RISE       1
seven_seg.r_disp1_i_1_LC_1_14_7/in3  LogicCell40_SEQ_MODE_1000      0              3510   6767  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__929/I                                            ClkMux                         0              2073  RISE       1
I__929/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_1_LC_1_14_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_0_LC_1_15_7/lcout
Path End         : seven_seg.r_disp1_i_6_LC_1_16_0/in3
Capture Clock    : seven_seg.r_disp1_i_6_LC_1_16_0/clk
Setup Constraint : 8170p
Path slack       : 6768p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -274
------------------------------------------   ----- 
End-of-path required time (ps)               10278

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__934/I                                            ClkMux                         0              2073  RISE       1
I__934/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_0_LC_1_15_7/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_0_LC_1_15_7/lcout   LogicCell40_SEQ_MODE_1000    540              2921   6080  RISE       8
I__598/I                             LocalMux                       0              2921   6767  RISE       1
I__598/O                             LocalMux                     330              3251   6767  RISE       1
I__603/I                             InMux                          0              3251   6767  RISE       1
I__603/O                             InMux                        259              3510   6767  RISE       1
seven_seg.r_disp1_i_6_LC_1_16_0/in3  LogicCell40_SEQ_MODE_1000      0              3510   6767  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__939/I                                            ClkMux                         0              2073  RISE       1
I__939/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_6_LC_1_16_0/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.index_0_LC_5_12_2/lcout
Path End         : uart_tx.index_0_LC_5_12_2/in3
Capture Clock    : uart_tx.index_0_LC_5_12_2/clk
Setup Constraint : 8170p
Path slack       : 6768p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -274
------------------------------------------   ----- 
End-of-path required time (ps)               10278

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__941/I                                            ClkMux                         0              2073  RISE       1
I__941/O                                            ClkMux                       309              2381  RISE       1
uart_tx.index_0_LC_5_12_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.index_0_LC_5_12_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   4712  RISE       7
I__630/I                         LocalMux                       0              2921   5638  RISE       1
I__630/O                         LocalMux                     330              3251   5638  RISE       1
I__637/I                         InMux                          0              3251   6767  RISE       1
I__637/O                         InMux                        259              3510   6767  RISE       1
uart_tx.index_0_LC_5_12_2/in3    LogicCell40_SEQ_MODE_1000      0              3510   6767  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__941/I                                            ClkMux                         0              2073  RISE       1
I__941/O                                            ClkMux                       309              2381  RISE       1
uart_tx.index_0_LC_5_12_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.index_0_LC_5_12_2/lcout
Path End         : uart_tx.index_1_LC_5_11_1/in3
Capture Clock    : uart_tx.index_1_LC_5_11_1/clk
Setup Constraint : 8170p
Path slack       : 6768p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -274
------------------------------------------   ----- 
End-of-path required time (ps)               10278

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__941/I                                            ClkMux                         0              2073  RISE       1
I__941/O                                            ClkMux                       309              2381  RISE       1
uart_tx.index_0_LC_5_12_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.index_0_LC_5_12_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   4712  RISE       7
I__631/I                         LocalMux                       0              2921   6767  RISE       1
I__631/O                         LocalMux                     330              3251   6767  RISE       1
I__638/I                         InMux                          0              3251   6767  RISE       1
I__638/O                         InMux                        259              3510   6767  RISE       1
uart_tx.index_1_LC_5_11_1/in3    LogicCell40_SEQ_MODE_1000      0              3510   6767  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__937/I                                            ClkMux                         0              2073  RISE       1
I__937/O                                            ClkMux                       309              2381  RISE       1
uart_tx.index_1_LC_5_11_1/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.index_2_LC_5_12_3/lcout
Path End         : uart_tx.index_3_LC_5_11_0/in3
Capture Clock    : uart_tx.index_3_LC_5_11_0/clk
Setup Constraint : 8170p
Path slack       : 6768p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -274
------------------------------------------   ----- 
End-of-path required time (ps)               10278

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__941/I                                            ClkMux                         0              2073  RISE       1
I__941/O                                            ClkMux                       309              2381  RISE       1
uart_tx.index_2_LC_5_12_3/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.index_2_LC_5_12_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   4783  RISE       6
I__643/I                         LocalMux                       0              2921   6767  RISE       1
I__643/O                         LocalMux                     330              3251   6767  RISE       1
I__649/I                         InMux                          0              3251   6767  RISE       1
I__649/O                         InMux                        259              3510   6767  RISE       1
uart_tx.index_3_LC_5_11_0/in3    LogicCell40_SEQ_MODE_1000      0              3510   6767  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__937/I                                            ClkMux                         0              2073  RISE       1
I__937/O                                            ClkMux                       309              2381  RISE       1
uart_tx.index_3_LC_5_11_0/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_5_LC_5_14_4/lcout
Path End         : r_uart_char_esr_5_LC_4_14_4/in3
Capture Clock    : r_uart_char_esr_5_LC_4_14_4/clk
Setup Constraint : 8170p
Path slack       : 6768p

Capture Clock Arrival Time (top|i_Clk:R#2)    8170
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -274
------------------------------------------   ----- 
End-of-path required time (ps)               10278

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__947/I                                            ClkMux                         0              2073  RISE       1
I__947/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_5_LC_5_14_4/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_5_LC_5_14_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   6150  RISE       8
I__889/I                            LocalMux                       0              2921   6767  RISE       1
I__889/O                            LocalMux                     330              3251   6767  RISE       1
I__894/I                            InMux                          0              3251   6767  RISE       1
I__894/O                            InMux                        259              3510   6767  RISE       1
r_uart_char_esr_5_LC_4_14_4/in3     LogicCell40_SEQ_MODE_1000      0              3510   6767  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__944/I                                            ClkMux                         0              2073  RISE       1
I__944/O                                            ClkMux                       309              2381  RISE       1
r_uart_char_esr_5_LC_4_14_4/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : o_LED_1
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         6196
---------------------------------------   ---- 
End-of-path arrival time (ps)             6196
 
Data path
pin name                             model name              delay  cumulative delay  slack  edge  Fanout
-----------------------------------  ----------------------  -----  ----------------  -----  ----  ------
i_Switch_1                           top                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/PACKAGEPIN:in  IO_PAD                      0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/DOUT           IO_PAD                    510               510   +INF  RISE       1
i_Switch_1_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001      0               510   +INF  RISE       1
i_Switch_1_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001    463               973   +INF  FALL       1
I__679/I                             Odrv4                       0               973   +INF  FALL       1
I__679/O                             Odrv4                     372              1345   +INF  FALL       1
I__681/I                             LocalMux                    0              1345   +INF  FALL       1
I__681/O                             LocalMux                  309              1653   +INF  FALL       1
I__684/I                             IoInMux                     0              1653   +INF  FALL       1
I__684/O                             IoInMux                   217              1871   +INF  FALL       1
o_LED_1_obuf_preio/DOUT0             PRE_IO_PIN_TYPE_011001      0              1871   +INF  FALL       1
o_LED_1_obuf_preio/PADOUT            PRE_IO_PIN_TYPE_011001   2237              4108   +INF  FALL       1
o_LED_1_obuf_iopad/DIN               IO_PAD                      0              4108   +INF  FALL       1
o_LED_1_obuf_iopad/PACKAGEPIN:out    IO_PAD                   2088              6196   +INF  FALL       1
o_LED_1                              top                         0              6196   +INF  FALL       1


++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : uart_rx_tvalid_LC_5_10_7/in2
Capture Clock    : uart_rx_tvalid_LC_5_10_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|i_Clk:R#1)    +INF
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -323
------------------------------------------   ----- 
End-of-path required time (ps)                +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2881
---------------------------------------   ---- 
End-of-path arrival time (ps)             2881
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                           top                            0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__679/I                             Odrv4                          0               973   +INF  FALL       1
I__679/O                             Odrv4                        372              1345   +INF  FALL       1
I__682/I                             IoSpan4Mux                     0              1345   +INF  FALL       1
I__682/O                             IoSpan4Mux                   323              1667   +INF  FALL       1
I__685/I                             Span4Mux_h                     0              1667   +INF  FALL       1
I__685/O                             Span4Mux_h                   316              1983   +INF  FALL       1
I__688/I                             Span4Mux_v                     0              1983   +INF  FALL       1
I__688/O                             Span4Mux_v                   372              2355   +INF  FALL       1
I__691/I                             LocalMux                       0              2355   +INF  FALL       1
I__691/O                             LocalMux                     309              2663   +INF  FALL       1
I__695/I                             InMux                          0              2663   +INF  FALL       1
I__695/O                             InMux                        217              2881   +INF  FALL       1
I__699/I                             CascadeMux                     0              2881   +INF  FALL       1
I__699/O                             CascadeMux                     0              2881   +INF  FALL       1
uart_rx_tvalid_LC_5_10_7/in2         LogicCell40_SEQ_MODE_1000      0              2881   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__932/I                                            ClkMux                         0              2073  RISE       1
I__932/O                                            ClkMux                       309              2381  RISE       1
uart_rx_tvalid_LC_5_10_7/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : r_uart_char_ess_3_LC_4_14_7/sr
Capture Clock    : r_uart_char_ess_3_LC_4_14_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|i_Clk:R#1)    +INF
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -140
------------------------------------------   ----- 
End-of-path required time (ps)                +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3343
---------------------------------------   ---- 
End-of-path arrival time (ps)             3343
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                           top                            0                 0   +INF  FALL       1
i_Switch_1_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
i_Switch_1_ibuf_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
i_Switch_1_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
i_Switch_1_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__679/I                             Odrv4                          0               923   +INF  FALL       1
I__679/O                             Odrv4                        372              1295   +INF  FALL       1
I__682/I                             IoSpan4Mux                     0              1295   +INF  FALL       1
I__682/O                             IoSpan4Mux                   323              1617   +INF  FALL       1
I__685/I                             Span4Mux_h                     0              1617   +INF  FALL       1
I__685/O                             Span4Mux_h                   316              1933   +INF  FALL       1
I__688/I                             Span4Mux_v                     0              1933   +INF  FALL       1
I__688/O                             Span4Mux_v                   372              2305   +INF  FALL       1
I__692/I                             Span4Mux_v                     0              2305   +INF  FALL       1
I__692/O                             Span4Mux_v                   372              2676   +INF  FALL       1
I__696/I                             LocalMux                       0              2676   +INF  FALL       1
I__696/O                             LocalMux                     309              2985   +INF  FALL       1
I__700/I                             SRMux                          0              2985   +INF  FALL       1
I__700/O                             SRMux                        358              3343   +INF  FALL       1
r_uart_char_ess_3_LC_4_14_7/sr       LogicCell40_SEQ_MODE_1001      0              3343   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__944/I                                            ClkMux                         0              2073  RISE       1
I__944/O                                            ClkMux                       309              2381  RISE       1
r_uart_char_ess_3_LC_4_14_7/clk                     LogicCell40_SEQ_MODE_1001      0              2381  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_UART_RX
Path End         : uart_rx.r_data_5_LC_2_11_3/in2
Capture Clock    : uart_rx.r_data_5_LC_2_11_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|i_Clk:R#1)    +INF
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -323
------------------------------------------   ----- 
End-of-path required time (ps)                +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3189
---------------------------------------   ---- 
End-of-path arrival time (ps)             3189
 
Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_UART_RX                           top                            0                 0   +INF  RISE       1
i_UART_RX_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
i_UART_RX_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
i_UART_RX_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_UART_RX_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__273/I                            Odrv4                          0               973   +INF  FALL       1
I__273/O                            Odrv4                        372              1345   +INF  FALL       1
I__274/I                            Span4Mux_h                     0              1345   +INF  FALL       1
I__274/O                            Span4Mux_h                   316              1660   +INF  FALL       1
I__275/I                            Span4Mux_h                     0              1660   +INF  FALL       1
I__275/O                            Span4Mux_h                   316              1976   +INF  FALL       1
I__276/I                            Span4Mux_v                     0              1976   +INF  FALL       1
I__276/O                            Span4Mux_v                   372              2348   +INF  FALL       1
I__278/I                            Span4Mux_h                     0              2348   +INF  FALL       1
I__278/O                            Span4Mux_h                   316              2663   +INF  FALL       1
I__281/I                            LocalMux                       0              2663   +INF  FALL       1
I__281/O                            LocalMux                     309              2972   +INF  FALL       1
I__285/I                            InMux                          0              2972   +INF  FALL       1
I__285/O                            InMux                        217              3189   +INF  FALL       1
I__291/I                            CascadeMux                     0              3189   +INF  FALL       1
I__291/O                            CascadeMux                     0              3189   +INF  FALL       1
uart_rx.r_data_5_LC_2_11_3/in2      LogicCell40_SEQ_MODE_1000      0              3189   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__925/I                                            ClkMux                         0              2073  RISE       1
I__925/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_5_LC_2_11_3/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_UART_RX
Path End         : uart_rx.r_data_7_LC_2_11_1/in2
Capture Clock    : uart_rx.r_data_7_LC_2_11_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|i_Clk:R#1)    +INF
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -323
------------------------------------------   ----- 
End-of-path required time (ps)                +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3139
---------------------------------------   ---- 
End-of-path arrival time (ps)             3139
 
Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_UART_RX                           top                            0                 0   +INF  FALL       1
i_UART_RX_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
i_UART_RX_ibuf_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
i_UART_RX_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
i_UART_RX_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__273/I                            Odrv4                          0               923   +INF  FALL       1
I__273/O                            Odrv4                        372              1295   +INF  FALL       1
I__274/I                            Span4Mux_h                     0              1295   +INF  FALL       1
I__274/O                            Span4Mux_h                   316              1610   +INF  FALL       1
I__275/I                            Span4Mux_h                     0              1610   +INF  FALL       1
I__275/O                            Span4Mux_h                   316              1926   +INF  FALL       1
I__276/I                            Span4Mux_v                     0              1926   +INF  FALL       1
I__276/O                            Span4Mux_v                   372              2298   +INF  FALL       1
I__278/I                            Span4Mux_h                     0              2298   +INF  FALL       1
I__278/O                            Span4Mux_h                   316              2613   +INF  FALL       1
I__281/I                            LocalMux                       0              2613   +INF  FALL       1
I__281/O                            LocalMux                     309              2922   +INF  FALL       1
I__286/I                            InMux                          0              2922   +INF  FALL       1
I__286/O                            InMux                        217              3139   +INF  FALL       1
I__292/I                            CascadeMux                     0              3139   +INF  FALL       1
I__292/O                            CascadeMux                     0              3139   +INF  FALL       1
uart_rx.r_data_7_LC_2_11_1/in2      LogicCell40_SEQ_MODE_1000      0              3139   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__925/I                                            ClkMux                         0              2073  RISE       1
I__925/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_7_LC_2_11_1/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : seven_seg.r_disp2_i_4_LC_5_15_7/lcout
Path End         : o_Segment1_C
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           5265
-----------------------------------------   ---- 
End-of-path arrival time (ps)               8186
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__948/I                                            ClkMux                         0              2073  RISE       1
I__948/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_4_LC_5_15_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
seven_seg.r_disp2_i_4_LC_5_15_7/lcout   LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__852/I                                Odrv4                          0              2921   +INF  RISE       1
I__852/O                                Odrv4                        351              3272   +INF  RISE       1
I__853/I                                LocalMux                       0              3272   +INF  RISE       1
I__853/O                                LocalMux                     330              3602   +INF  RISE       1
I__854/I                                IoInMux                        0              3602   +INF  RISE       1
I__854/O                                IoInMux                      259              3861   +INF  RISE       1
o_Segment1_C_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              3861   +INF  RISE       1
o_Segment1_C_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6098   +INF  FALL       1
o_Segment1_C_obuf_iopad/DIN             IO_PAD                         0              6098   +INF  FALL       1
o_Segment1_C_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088              8186   +INF  FALL       1
o_Segment1_C                            top                            0              8186   +INF  FALL       1


++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : seven_seg.r_disp2_i_3_LC_5_15_3/lcout
Path End         : o_Segment1_D
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           5265
-----------------------------------------   ---- 
End-of-path arrival time (ps)               8186
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__948/I                                            ClkMux                         0              2073  RISE       1
I__948/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_3_LC_5_15_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
seven_seg.r_disp2_i_3_LC_5_15_3/lcout   LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__916/I                                Odrv4                          0              2921   +INF  RISE       1
I__916/O                                Odrv4                        351              3272   +INF  RISE       1
I__917/I                                LocalMux                       0              3272   +INF  RISE       1
I__917/O                                LocalMux                     330              3602   +INF  RISE       1
I__918/I                                IoInMux                        0              3602   +INF  RISE       1
I__918/O                                IoInMux                      259              3861   +INF  RISE       1
o_Segment1_D_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              3861   +INF  RISE       1
o_Segment1_D_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6098   +INF  FALL       1
o_Segment1_D_obuf_iopad/DIN             IO_PAD                         0              6098   +INF  FALL       1
o_Segment1_D_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088              8186   +INF  FALL       1
o_Segment1_D                            top                            0              8186   +INF  FALL       1


++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : seven_seg.r_disp2_i_2_LC_5_15_1/lcout
Path End         : o_Segment1_E
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           5265
-----------------------------------------   ---- 
End-of-path arrival time (ps)               8186
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__948/I                                            ClkMux                         0              2073  RISE       1
I__948/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_2_LC_5_15_1/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
seven_seg.r_disp2_i_2_LC_5_15_1/lcout   LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__725/I                                Odrv4                          0              2921   +INF  RISE       1
I__725/O                                Odrv4                        351              3272   +INF  RISE       1
I__726/I                                LocalMux                       0              3272   +INF  RISE       1
I__726/O                                LocalMux                     330              3602   +INF  RISE       1
I__727/I                                IoInMux                        0              3602   +INF  RISE       1
I__727/O                                IoInMux                      259              3861   +INF  RISE       1
o_Segment1_E_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              3861   +INF  RISE       1
o_Segment1_E_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6098   +INF  FALL       1
o_Segment1_E_obuf_iopad/DIN             IO_PAD                         0              6098   +INF  FALL       1
o_Segment1_E_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088              8186   +INF  FALL       1
o_Segment1_E                            top                            0              8186   +INF  FALL       1


++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.out_data_LC_5_12_7/lcout
Path End         : o_UART_TX
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           5798
-----------------------------------------   ---- 
End-of-path arrival time (ps)               8719
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__941/I                                            ClkMux                         0              2073  RISE       1
I__941/O                                            ClkMux                       309              2381  RISE       1
uart_tx.out_data_LC_5_12_7/clk                      LogicCell40_SEQ_MODE_1001      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.out_data_LC_5_12_7/lcout     LogicCell40_SEQ_MODE_1001    540              2921   +INF  RISE       1
I__769/I                             Odrv4                          0              2921   +INF  RISE       1
I__769/O                             Odrv4                        351              3272   +INF  RISE       1
I__770/I                             Span4Mux_h                     0              3272   +INF  RISE       1
I__770/O                             Span4Mux_h                   302              3574   +INF  RISE       1
I__771/I                             Span4Mux_s3_h                  0              3574   +INF  RISE       1
I__771/O                             Span4Mux_s3_h                231              3805   +INF  RISE       1
I__772/I                             LocalMux                       0              3805   +INF  RISE       1
I__772/O                             LocalMux                     330              4135   +INF  RISE       1
I__773/I                             IoInMux                        0              4135   +INF  RISE       1
I__773/O                             IoInMux                      259              4394   +INF  RISE       1
o_UART_TX_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4394   +INF  RISE       1
o_UART_TX_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6631   +INF  FALL       1
o_UART_TX_obuf_iopad/DIN             IO_PAD                         0              6631   +INF  FALL       1
o_UART_TX_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088              8719   +INF  FALL       1
o_UART_TX                            top                            0              8719   +INF  FALL       1


++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : seven_seg.r_disp1_i_2_LC_4_15_4/lcout
Path End         : o_Segment2_E
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           5265
-----------------------------------------   ---- 
End-of-path arrival time (ps)               8186
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__946/I                                            ClkMux                         0              2073  RISE       1
I__946/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_2_LC_4_15_4/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
seven_seg.r_disp1_i_2_LC_4_15_4/lcout   LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__539/I                                Odrv4                          0              2921   +INF  RISE       1
I__539/O                                Odrv4                        351              3272   +INF  RISE       1
I__540/I                                LocalMux                       0              3272   +INF  RISE       1
I__540/O                                LocalMux                     330              3602   +INF  RISE       1
I__541/I                                IoInMux                        0              3602   +INF  RISE       1
I__541/O                                IoInMux                      259              3861   +INF  RISE       1
o_Segment2_E_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              3861   +INF  RISE       1
o_Segment2_E_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6098   +INF  FALL       1
o_Segment2_E_obuf_iopad/DIN             IO_PAD                         0              6098   +INF  FALL       1
o_Segment2_E_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088              8186   +INF  FALL       1
o_Segment2_E                            top                            0              8186   +INF  FALL       1


++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : seven_seg.r_disp1_i_3_LC_4_15_3/lcout
Path End         : o_Segment2_D
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           5406
-----------------------------------------   ---- 
End-of-path arrival time (ps)               8327
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__946/I                                            ClkMux                         0              2073  RISE       1
I__946/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_3_LC_4_15_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
seven_seg.r_disp1_i_3_LC_4_15_3/lcout   LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__613/I                                Odrv12                         0              2921   +INF  RISE       1
I__613/O                                Odrv12                       491              3412   +INF  RISE       1
I__614/I                                LocalMux                       0              3412   +INF  RISE       1
I__614/O                                LocalMux                     330              3742   +INF  RISE       1
I__615/I                                IoInMux                        0              3742   +INF  RISE       1
I__615/O                                IoInMux                      259              4001   +INF  RISE       1
o_Segment2_D_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4001   +INF  RISE       1
o_Segment2_D_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6239   +INF  FALL       1
o_Segment2_D_obuf_iopad/DIN             IO_PAD                         0              6239   +INF  FALL       1
o_Segment2_D_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088              8327   +INF  FALL       1
o_Segment2_D                            top                            0              8327   +INF  FALL       1


++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : seven_seg.r_disp1_i_0_LC_4_15_1/lcout
Path End         : o_Segment2_G
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           5265
-----------------------------------------   ---- 
End-of-path arrival time (ps)               8186
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__946/I                                            ClkMux                         0              2073  RISE       1
I__946/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_0_LC_4_15_1/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
seven_seg.r_disp1_i_0_LC_4_15_1/lcout   LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__616/I                                Odrv4                          0              2921   +INF  RISE       1
I__616/O                                Odrv4                        351              3272   +INF  RISE       1
I__617/I                                LocalMux                       0              3272   +INF  RISE       1
I__617/O                                LocalMux                     330              3602   +INF  RISE       1
I__618/I                                IoInMux                        0              3602   +INF  RISE       1
I__618/O                                IoInMux                      259              3861   +INF  RISE       1
o_Segment2_G_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              3861   +INF  RISE       1
o_Segment2_G_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6098   +INF  FALL       1
o_Segment2_G_obuf_iopad/DIN             IO_PAD                         0              6098   +INF  FALL       1
o_Segment2_G_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088              8186   +INF  FALL       1
o_Segment2_G                            top                            0              8186   +INF  FALL       1


++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : r_uart_char_esr_7_LC_4_14_6/sr
Capture Clock    : r_uart_char_esr_7_LC_4_14_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|i_Clk:R#1)    +INF
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -140
------------------------------------------   ----- 
End-of-path required time (ps)                +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3343
---------------------------------------   ---- 
End-of-path arrival time (ps)             3343
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                           top                            0                 0   +INF  FALL       1
i_Switch_1_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
i_Switch_1_ibuf_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
i_Switch_1_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
i_Switch_1_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__679/I                             Odrv4                          0               923   +INF  FALL       1
I__679/O                             Odrv4                        372              1295   +INF  FALL       1
I__682/I                             IoSpan4Mux                     0              1295   +INF  FALL       1
I__682/O                             IoSpan4Mux                   323              1617   +INF  FALL       1
I__685/I                             Span4Mux_h                     0              1617   +INF  FALL       1
I__685/O                             Span4Mux_h                   316              1933   +INF  FALL       1
I__688/I                             Span4Mux_v                     0              1933   +INF  FALL       1
I__688/O                             Span4Mux_v                   372              2305   +INF  FALL       1
I__692/I                             Span4Mux_v                     0              2305   +INF  FALL       1
I__692/O                             Span4Mux_v                   372              2676   +INF  FALL       1
I__696/I                             LocalMux                       0              2676   +INF  FALL       1
I__696/O                             LocalMux                     309              2985   +INF  FALL       1
I__700/I                             SRMux                          0              2985   +INF  FALL       1
I__700/O                             SRMux                        358              3343   +INF  FALL       1
r_uart_char_esr_7_LC_4_14_6/sr       LogicCell40_SEQ_MODE_1000      0              3343   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__944/I                                            ClkMux                         0              2073  RISE       1
I__944/O                                            ClkMux                       309              2381  RISE       1
r_uart_char_esr_7_LC_4_14_6/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : r_uart_char_esr_6_LC_4_14_5/sr
Capture Clock    : r_uart_char_esr_6_LC_4_14_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|i_Clk:R#1)    +INF
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -140
------------------------------------------   ----- 
End-of-path required time (ps)                +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3343
---------------------------------------   ---- 
End-of-path arrival time (ps)             3343
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                           top                            0                 0   +INF  FALL       1
i_Switch_1_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
i_Switch_1_ibuf_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
i_Switch_1_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
i_Switch_1_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__679/I                             Odrv4                          0               923   +INF  FALL       1
I__679/O                             Odrv4                        372              1295   +INF  FALL       1
I__682/I                             IoSpan4Mux                     0              1295   +INF  FALL       1
I__682/O                             IoSpan4Mux                   323              1617   +INF  FALL       1
I__685/I                             Span4Mux_h                     0              1617   +INF  FALL       1
I__685/O                             Span4Mux_h                   316              1933   +INF  FALL       1
I__688/I                             Span4Mux_v                     0              1933   +INF  FALL       1
I__688/O                             Span4Mux_v                   372              2305   +INF  FALL       1
I__692/I                             Span4Mux_v                     0              2305   +INF  FALL       1
I__692/O                             Span4Mux_v                   372              2676   +INF  FALL       1
I__696/I                             LocalMux                       0              2676   +INF  FALL       1
I__696/O                             LocalMux                     309              2985   +INF  FALL       1
I__700/I                             SRMux                          0              2985   +INF  FALL       1
I__700/O                             SRMux                        358              3343   +INF  FALL       1
r_uart_char_esr_6_LC_4_14_5/sr       LogicCell40_SEQ_MODE_1000      0              3343   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__944/I                                            ClkMux                         0              2073  RISE       1
I__944/O                                            ClkMux                       309              2381  RISE       1
r_uart_char_esr_6_LC_4_14_5/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : r_uart_char_esr_5_LC_4_14_4/sr
Capture Clock    : r_uart_char_esr_5_LC_4_14_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|i_Clk:R#1)    +INF
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -140
------------------------------------------   ----- 
End-of-path required time (ps)                +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3343
---------------------------------------   ---- 
End-of-path arrival time (ps)             3343
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                           top                            0                 0   +INF  FALL       1
i_Switch_1_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
i_Switch_1_ibuf_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
i_Switch_1_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
i_Switch_1_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__679/I                             Odrv4                          0               923   +INF  FALL       1
I__679/O                             Odrv4                        372              1295   +INF  FALL       1
I__682/I                             IoSpan4Mux                     0              1295   +INF  FALL       1
I__682/O                             IoSpan4Mux                   323              1617   +INF  FALL       1
I__685/I                             Span4Mux_h                     0              1617   +INF  FALL       1
I__685/O                             Span4Mux_h                   316              1933   +INF  FALL       1
I__688/I                             Span4Mux_v                     0              1933   +INF  FALL       1
I__688/O                             Span4Mux_v                   372              2305   +INF  FALL       1
I__692/I                             Span4Mux_v                     0              2305   +INF  FALL       1
I__692/O                             Span4Mux_v                   372              2676   +INF  FALL       1
I__696/I                             LocalMux                       0              2676   +INF  FALL       1
I__696/O                             LocalMux                     309              2985   +INF  FALL       1
I__700/I                             SRMux                          0              2985   +INF  FALL       1
I__700/O                             SRMux                        358              3343   +INF  FALL       1
r_uart_char_esr_5_LC_4_14_4/sr       LogicCell40_SEQ_MODE_1000      0              3343   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__944/I                                            ClkMux                         0              2073  RISE       1
I__944/O                                            ClkMux                       309              2381  RISE       1
r_uart_char_esr_5_LC_4_14_4/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : r_uart_char_esr_4_LC_4_14_3/sr
Capture Clock    : r_uart_char_esr_4_LC_4_14_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|i_Clk:R#1)    +INF
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -140
------------------------------------------   ----- 
End-of-path required time (ps)                +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3343
---------------------------------------   ---- 
End-of-path arrival time (ps)             3343
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                           top                            0                 0   +INF  FALL       1
i_Switch_1_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
i_Switch_1_ibuf_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
i_Switch_1_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
i_Switch_1_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__679/I                             Odrv4                          0               923   +INF  FALL       1
I__679/O                             Odrv4                        372              1295   +INF  FALL       1
I__682/I                             IoSpan4Mux                     0              1295   +INF  FALL       1
I__682/O                             IoSpan4Mux                   323              1617   +INF  FALL       1
I__685/I                             Span4Mux_h                     0              1617   +INF  FALL       1
I__685/O                             Span4Mux_h                   316              1933   +INF  FALL       1
I__688/I                             Span4Mux_v                     0              1933   +INF  FALL       1
I__688/O                             Span4Mux_v                   372              2305   +INF  FALL       1
I__692/I                             Span4Mux_v                     0              2305   +INF  FALL       1
I__692/O                             Span4Mux_v                   372              2676   +INF  FALL       1
I__696/I                             LocalMux                       0              2676   +INF  FALL       1
I__696/O                             LocalMux                     309              2985   +INF  FALL       1
I__700/I                             SRMux                          0              2985   +INF  FALL       1
I__700/O                             SRMux                        358              3343   +INF  FALL       1
r_uart_char_esr_4_LC_4_14_3/sr       LogicCell40_SEQ_MODE_1000      0              3343   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__944/I                                            ClkMux                         0              2073  RISE       1
I__944/O                                            ClkMux                       309              2381  RISE       1
r_uart_char_esr_4_LC_4_14_3/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : r_uart_char_esr_2_LC_4_14_2/sr
Capture Clock    : r_uart_char_esr_2_LC_4_14_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|i_Clk:R#1)    +INF
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -140
------------------------------------------   ----- 
End-of-path required time (ps)                +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3343
---------------------------------------   ---- 
End-of-path arrival time (ps)             3343
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                           top                            0                 0   +INF  FALL       1
i_Switch_1_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
i_Switch_1_ibuf_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
i_Switch_1_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
i_Switch_1_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__679/I                             Odrv4                          0               923   +INF  FALL       1
I__679/O                             Odrv4                        372              1295   +INF  FALL       1
I__682/I                             IoSpan4Mux                     0              1295   +INF  FALL       1
I__682/O                             IoSpan4Mux                   323              1617   +INF  FALL       1
I__685/I                             Span4Mux_h                     0              1617   +INF  FALL       1
I__685/O                             Span4Mux_h                   316              1933   +INF  FALL       1
I__688/I                             Span4Mux_v                     0              1933   +INF  FALL       1
I__688/O                             Span4Mux_v                   372              2305   +INF  FALL       1
I__692/I                             Span4Mux_v                     0              2305   +INF  FALL       1
I__692/O                             Span4Mux_v                   372              2676   +INF  FALL       1
I__696/I                             LocalMux                       0              2676   +INF  FALL       1
I__696/O                             LocalMux                     309              2985   +INF  FALL       1
I__700/I                             SRMux                          0              2985   +INF  FALL       1
I__700/O                             SRMux                        358              3343   +INF  FALL       1
r_uart_char_esr_2_LC_4_14_2/sr       LogicCell40_SEQ_MODE_1000      0              3343   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__944/I                                            ClkMux                         0              2073  RISE       1
I__944/O                                            ClkMux                       309              2381  RISE       1
r_uart_char_esr_2_LC_4_14_2/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : r_uart_char_esr_1_LC_4_14_1/sr
Capture Clock    : r_uart_char_esr_1_LC_4_14_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|i_Clk:R#1)    +INF
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -140
------------------------------------------   ----- 
End-of-path required time (ps)                +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3343
---------------------------------------   ---- 
End-of-path arrival time (ps)             3343
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                           top                            0                 0   +INF  FALL       1
i_Switch_1_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
i_Switch_1_ibuf_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
i_Switch_1_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
i_Switch_1_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__679/I                             Odrv4                          0               923   +INF  FALL       1
I__679/O                             Odrv4                        372              1295   +INF  FALL       1
I__682/I                             IoSpan4Mux                     0              1295   +INF  FALL       1
I__682/O                             IoSpan4Mux                   323              1617   +INF  FALL       1
I__685/I                             Span4Mux_h                     0              1617   +INF  FALL       1
I__685/O                             Span4Mux_h                   316              1933   +INF  FALL       1
I__688/I                             Span4Mux_v                     0              1933   +INF  FALL       1
I__688/O                             Span4Mux_v                   372              2305   +INF  FALL       1
I__692/I                             Span4Mux_v                     0              2305   +INF  FALL       1
I__692/O                             Span4Mux_v                   372              2676   +INF  FALL       1
I__696/I                             LocalMux                       0              2676   +INF  FALL       1
I__696/O                             LocalMux                     309              2985   +INF  FALL       1
I__700/I                             SRMux                          0              2985   +INF  FALL       1
I__700/O                             SRMux                        358              3343   +INF  FALL       1
r_uart_char_esr_1_LC_4_14_1/sr       LogicCell40_SEQ_MODE_1000      0              3343   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__944/I                                            ClkMux                         0              2073  RISE       1
I__944/O                                            ClkMux                       309              2381  RISE       1
r_uart_char_esr_1_LC_4_14_1/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : r_uart_char_esr_0_LC_4_14_0/sr
Capture Clock    : r_uart_char_esr_0_LC_4_14_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|i_Clk:R#1)    +INF
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -140
------------------------------------------   ----- 
End-of-path required time (ps)                +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3343
---------------------------------------   ---- 
End-of-path arrival time (ps)             3343
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                           top                            0                 0   +INF  FALL       1
i_Switch_1_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
i_Switch_1_ibuf_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
i_Switch_1_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
i_Switch_1_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__679/I                             Odrv4                          0               923   +INF  FALL       1
I__679/O                             Odrv4                        372              1295   +INF  FALL       1
I__682/I                             IoSpan4Mux                     0              1295   +INF  FALL       1
I__682/O                             IoSpan4Mux                   323              1617   +INF  FALL       1
I__685/I                             Span4Mux_h                     0              1617   +INF  FALL       1
I__685/O                             Span4Mux_h                   316              1933   +INF  FALL       1
I__688/I                             Span4Mux_v                     0              1933   +INF  FALL       1
I__688/O                             Span4Mux_v                   372              2305   +INF  FALL       1
I__692/I                             Span4Mux_v                     0              2305   +INF  FALL       1
I__692/O                             Span4Mux_v                   372              2676   +INF  FALL       1
I__696/I                             LocalMux                       0              2676   +INF  FALL       1
I__696/O                             LocalMux                     309              2985   +INF  FALL       1
I__700/I                             SRMux                          0              2985   +INF  FALL       1
I__700/O                             SRMux                        358              3343   +INF  FALL       1
r_uart_char_esr_0_LC_4_14_0/sr       LogicCell40_SEQ_MODE_1000      0              3343   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__944/I                                            ClkMux                         0              2073  RISE       1
I__944/O                                            ClkMux                       309              2381  RISE       1
r_uart_char_esr_0_LC_4_14_0/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : seven_seg.r_disp1_i_4_LC_2_16_5/lcout
Path End         : o_Segment2_C
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           4915
-----------------------------------------   ---- 
End-of-path arrival time (ps)               7836
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__943/I                                            ClkMux                         0              2073  RISE       1
I__943/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_4_LC_2_16_5/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
seven_seg.r_disp1_i_4_LC_2_16_5/lcout   LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__506/I                                LocalMux                       0              2921   +INF  RISE       1
I__506/O                                LocalMux                     330              3251   +INF  RISE       1
I__507/I                                IoInMux                        0              3251   +INF  RISE       1
I__507/O                                IoInMux                      259              3510   +INF  RISE       1
o_Segment2_C_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              3510   +INF  RISE       1
o_Segment2_C_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              5748   +INF  FALL       1
o_Segment2_C_obuf_iopad/DIN             IO_PAD                         0              5748   +INF  FALL       1
o_Segment2_C_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088              7836   +INF  FALL       1
o_Segment2_C                            top                            0              7836   +INF  FALL       1


++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : seven_seg.r_disp1_i_5_LC_2_16_2/lcout
Path End         : o_Segment2_B
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           4915
-----------------------------------------   ---- 
End-of-path arrival time (ps)               7836
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__943/I                                            ClkMux                         0              2073  RISE       1
I__943/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_5_LC_2_16_2/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
seven_seg.r_disp1_i_5_LC_2_16_2/lcout   LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__508/I                                LocalMux                       0              2921   +INF  RISE       1
I__508/O                                LocalMux                     330              3251   +INF  RISE       1
I__509/I                                IoInMux                        0              3251   +INF  RISE       1
I__509/O                                IoInMux                      259              3510   +INF  RISE       1
o_Segment2_B_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              3510   +INF  RISE       1
o_Segment2_B_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              5748   +INF  FALL       1
o_Segment2_B_obuf_iopad/DIN             IO_PAD                         0              5748   +INF  FALL       1
o_Segment2_B_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088              7836   +INF  FALL       1
o_Segment2_B                            top                            0              7836   +INF  FALL       1


++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : seven_seg.r_disp1_i_6_LC_1_16_0/lcout
Path End         : o_Segment2_A
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           4915
-----------------------------------------   ---- 
End-of-path arrival time (ps)               7836
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__939/I                                            ClkMux                         0              2073  RISE       1
I__939/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_6_LC_1_16_0/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
seven_seg.r_disp1_i_6_LC_1_16_0/lcout   LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__235/I                                LocalMux                       0              2921   +INF  RISE       1
I__235/O                                LocalMux                     330              3251   +INF  RISE       1
I__236/I                                IoInMux                        0              3251   +INF  RISE       1
I__236/O                                IoInMux                      259              3510   +INF  RISE       1
o_Segment2_A_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              3510   +INF  RISE       1
o_Segment2_A_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              5748   +INF  FALL       1
o_Segment2_A_obuf_iopad/DIN             IO_PAD                         0              5748   +INF  FALL       1
o_Segment2_A_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088              7836   +INF  FALL       1
o_Segment2_A                            top                            0              7836   +INF  FALL       1


++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : seven_seg.r_disp1_i_1_LC_1_14_7/lcout
Path End         : o_Segment2_F
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           5553
-----------------------------------------   ---- 
End-of-path arrival time (ps)               8474
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__929/I                                            ClkMux                         0              2073  RISE       1
I__929/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_1_LC_1_14_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
seven_seg.r_disp1_i_1_LC_1_14_7/lcout   LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__249/I                                Odrv4                          0              2921   +INF  RISE       1
I__249/O                                Odrv4                        351              3272   +INF  RISE       1
I__250/I                                IoSpan4Mux                     0              3272   +INF  RISE       1
I__250/O                                IoSpan4Mux                   288              3560   +INF  RISE       1
I__251/I                                LocalMux                       0              3560   +INF  RISE       1
I__251/O                                LocalMux                     330              3889   +INF  RISE       1
I__252/I                                IoInMux                        0              3889   +INF  RISE       1
I__252/O                                IoInMux                      259              4149   +INF  RISE       1
o_Segment2_F_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4149   +INF  RISE       1
o_Segment2_F_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6386   +INF  FALL       1
o_Segment2_F_obuf_iopad/DIN             IO_PAD                         0              6386   +INF  FALL       1
o_Segment2_F_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088              8474   +INF  FALL       1
o_Segment2_F                            top                            0              8474   +INF  FALL       1


++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : seven_seg.r_disp2_i_5_LC_1_14_6/lcout
Path End         : o_Segment1_B
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           4915
-----------------------------------------   ---- 
End-of-path arrival time (ps)               7836
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__929/I                                            ClkMux                         0              2073  RISE       1
I__929/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_5_LC_1_14_6/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
seven_seg.r_disp2_i_5_LC_1_14_6/lcout   LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__253/I                                LocalMux                       0              2921   +INF  RISE       1
I__253/O                                LocalMux                     330              3251   +INF  RISE       1
I__254/I                                IoInMux                        0              3251   +INF  RISE       1
I__254/O                                IoInMux                      259              3510   +INF  RISE       1
o_Segment1_B_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              3510   +INF  RISE       1
o_Segment1_B_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              5748   +INF  FALL       1
o_Segment1_B_obuf_iopad/DIN             IO_PAD                         0              5748   +INF  FALL       1
o_Segment1_B_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088              7836   +INF  FALL       1
o_Segment1_B                            top                            0              7836   +INF  FALL       1


++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : seven_seg.r_disp2_i_6_LC_1_14_4/lcout
Path End         : o_Segment1_A
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           4915
-----------------------------------------   ---- 
End-of-path arrival time (ps)               7836
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__929/I                                            ClkMux                         0              2073  RISE       1
I__929/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_6_LC_1_14_4/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
seven_seg.r_disp2_i_6_LC_1_14_4/lcout   LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__255/I                                LocalMux                       0              2921   +INF  RISE       1
I__255/O                                LocalMux                     330              3251   +INF  RISE       1
I__256/I                                IoInMux                        0              3251   +INF  RISE       1
I__256/O                                IoInMux                      259              3510   +INF  RISE       1
o_Segment1_A_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              3510   +INF  RISE       1
o_Segment1_A_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              5748   +INF  FALL       1
o_Segment1_A_obuf_iopad/DIN             IO_PAD                         0              5748   +INF  FALL       1
o_Segment1_A_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088              7836   +INF  FALL       1
o_Segment1_A                            top                            0              7836   +INF  FALL       1


++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : seven_seg.r_disp2_i_0_LC_1_14_3/lcout
Path End         : o_Segment1_G
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           4915
-----------------------------------------   ---- 
End-of-path arrival time (ps)               7836
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__929/I                                            ClkMux                         0              2073  RISE       1
I__929/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_0_LC_1_14_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
seven_seg.r_disp2_i_0_LC_1_14_3/lcout   LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__257/I                                LocalMux                       0              2921   +INF  RISE       1
I__257/O                                LocalMux                     330              3251   +INF  RISE       1
I__258/I                                IoInMux                        0              3251   +INF  RISE       1
I__258/O                                IoInMux                      259              3510   +INF  RISE       1
o_Segment1_G_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              3510   +INF  RISE       1
o_Segment1_G_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              5748   +INF  FALL       1
o_Segment1_G_obuf_iopad/DIN             IO_PAD                         0              5748   +INF  FALL       1
o_Segment1_G_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088              7836   +INF  FALL       1
o_Segment1_G                            top                            0              7836   +INF  FALL       1


++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : seven_seg.r_disp2_i_1_LC_1_14_2/lcout
Path End         : o_Segment1_F
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           4915
-----------------------------------------   ---- 
End-of-path arrival time (ps)               7836
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__929/I                                            ClkMux                         0              2073  RISE       1
I__929/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_1_LC_1_14_2/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
seven_seg.r_disp2_i_1_LC_1_14_2/lcout   LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__259/I                                LocalMux                       0              2921   +INF  RISE       1
I__259/O                                LocalMux                     330              3251   +INF  RISE       1
I__260/I                                IoInMux                        0              3251   +INF  RISE       1
I__260/O                                IoInMux                      259              3510   +INF  RISE       1
o_Segment1_F_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              3510   +INF  RISE       1
o_Segment1_F_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              5748   +INF  FALL       1
o_Segment1_F_obuf_iopad/DIN             IO_PAD                         0              5748   +INF  FALL       1
o_Segment1_F_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088              7836   +INF  FALL       1
o_Segment1_F                            top                            0              7836   +INF  FALL       1


++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_UART_RX
Path End         : uart_rx.r_data_0_LC_1_10_5/in2
Capture Clock    : uart_rx.r_data_0_LC_1_10_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|i_Clk:R#1)    +INF
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -323
------------------------------------------   ----- 
End-of-path required time (ps)                +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3561
---------------------------------------   ---- 
End-of-path arrival time (ps)             3561
 
Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_UART_RX                           top                            0                 0   +INF  RISE       1
i_UART_RX_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
i_UART_RX_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
i_UART_RX_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_UART_RX_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__273/I                            Odrv4                          0               973   +INF  FALL       1
I__273/O                            Odrv4                        372              1345   +INF  FALL       1
I__274/I                            Span4Mux_h                     0              1345   +INF  FALL       1
I__274/O                            Span4Mux_h                   316              1660   +INF  FALL       1
I__275/I                            Span4Mux_h                     0              1660   +INF  FALL       1
I__275/O                            Span4Mux_h                   316              1976   +INF  FALL       1
I__276/I                            Span4Mux_v                     0              1976   +INF  FALL       1
I__276/O                            Span4Mux_v                   372              2348   +INF  FALL       1
I__278/I                            Span4Mux_h                     0              2348   +INF  FALL       1
I__278/O                            Span4Mux_h                   316              2663   +INF  FALL       1
I__283/I                            Span4Mux_v                     0              2663   +INF  FALL       1
I__283/O                            Span4Mux_v                   372              3035   +INF  FALL       1
I__288/I                            LocalMux                       0              3035   +INF  FALL       1
I__288/O                            LocalMux                     309              3343   +INF  FALL       1
I__294/I                            InMux                          0              3343   +INF  FALL       1
I__294/O                            InMux                        217              3561   +INF  FALL       1
I__300/I                            CascadeMux                     0              3561   +INF  FALL       1
I__300/O                            CascadeMux                     0              3561   +INF  FALL       1
uart_rx.r_data_0_LC_1_10_5/in2      LogicCell40_SEQ_MODE_1000      0              3561   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__921/I                                            ClkMux                         0              2073  RISE       1
I__921/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_0_LC_1_10_5/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_UART_RX
Path End         : uart_rx.r_data_2_LC_1_10_4/in1
Capture Clock    : uart_rx.r_data_2_LC_1_10_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|i_Clk:R#1)    +INF
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -379
------------------------------------------   ----- 
End-of-path required time (ps)                +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3511
---------------------------------------   ---- 
End-of-path arrival time (ps)             3511
 
Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_UART_RX                           top                            0                 0   +INF  FALL       1
i_UART_RX_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
i_UART_RX_ibuf_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
i_UART_RX_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
i_UART_RX_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__273/I                            Odrv4                          0               923   +INF  FALL       1
I__273/O                            Odrv4                        372              1295   +INF  FALL       1
I__274/I                            Span4Mux_h                     0              1295   +INF  FALL       1
I__274/O                            Span4Mux_h                   316              1610   +INF  FALL       1
I__275/I                            Span4Mux_h                     0              1610   +INF  FALL       1
I__275/O                            Span4Mux_h                   316              1926   +INF  FALL       1
I__276/I                            Span4Mux_v                     0              1926   +INF  FALL       1
I__276/O                            Span4Mux_v                   372              2298   +INF  FALL       1
I__278/I                            Span4Mux_h                     0              2298   +INF  FALL       1
I__278/O                            Span4Mux_h                   316              2613   +INF  FALL       1
I__283/I                            Span4Mux_v                     0              2613   +INF  FALL       1
I__283/O                            Span4Mux_v                   372              2985   +INF  FALL       1
I__288/I                            LocalMux                       0              2985   +INF  FALL       1
I__288/O                            LocalMux                     309              3293   +INF  FALL       1
I__295/I                            InMux                          0              3293   +INF  FALL       1
I__295/O                            InMux                        217              3511   +INF  FALL       1
uart_rx.r_data_2_LC_1_10_4/in1      LogicCell40_SEQ_MODE_1000      0              3511   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__921/I                                            ClkMux                         0              2073  RISE       1
I__921/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_2_LC_1_10_4/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_UART_RX
Path End         : uart_rx.r_data_1_LC_2_9_7/in2
Capture Clock    : uart_rx.r_data_1_LC_2_9_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|i_Clk:R#1)    +INF
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -323
------------------------------------------   ----- 
End-of-path required time (ps)                +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3561
---------------------------------------   ---- 
End-of-path arrival time (ps)             3561
 
Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_UART_RX                           top                            0                 0   +INF  RISE       1
i_UART_RX_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
i_UART_RX_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
i_UART_RX_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_UART_RX_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__273/I                            Odrv4                          0               973   +INF  FALL       1
I__273/O                            Odrv4                        372              1345   +INF  FALL       1
I__274/I                            Span4Mux_h                     0              1345   +INF  FALL       1
I__274/O                            Span4Mux_h                   316              1660   +INF  FALL       1
I__275/I                            Span4Mux_h                     0              1660   +INF  FALL       1
I__275/O                            Span4Mux_h                   316              1976   +INF  FALL       1
I__276/I                            Span4Mux_v                     0              1976   +INF  FALL       1
I__276/O                            Span4Mux_v                   372              2348   +INF  FALL       1
I__278/I                            Span4Mux_h                     0              2348   +INF  FALL       1
I__278/O                            Span4Mux_h                   316              2663   +INF  FALL       1
I__283/I                            Span4Mux_v                     0              2663   +INF  FALL       1
I__283/O                            Span4Mux_v                   372              3035   +INF  FALL       1
I__289/I                            LocalMux                       0              3035   +INF  FALL       1
I__289/O                            LocalMux                     309              3343   +INF  FALL       1
I__296/I                            InMux                          0              3343   +INF  FALL       1
I__296/O                            InMux                        217              3561   +INF  FALL       1
I__301/I                            CascadeMux                     0              3561   +INF  FALL       1
I__301/O                            CascadeMux                     0              3561   +INF  FALL       1
uart_rx.r_data_1_LC_2_9_7/in2       LogicCell40_SEQ_MODE_1000      0              3561   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__922/I                                            ClkMux                         0              2073  RISE       1
I__922/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_1_LC_2_9_7/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_UART_RX
Path End         : uart_rx.r_data_3_LC_2_9_2/in1
Capture Clock    : uart_rx.r_data_3_LC_2_9_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|i_Clk:R#1)    +INF
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -379
------------------------------------------   ----- 
End-of-path required time (ps)                +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3511
---------------------------------------   ---- 
End-of-path arrival time (ps)             3511
 
Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_UART_RX                           top                            0                 0   +INF  FALL       1
i_UART_RX_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
i_UART_RX_ibuf_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
i_UART_RX_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
i_UART_RX_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__273/I                            Odrv4                          0               923   +INF  FALL       1
I__273/O                            Odrv4                        372              1295   +INF  FALL       1
I__274/I                            Span4Mux_h                     0              1295   +INF  FALL       1
I__274/O                            Span4Mux_h                   316              1610   +INF  FALL       1
I__275/I                            Span4Mux_h                     0              1610   +INF  FALL       1
I__275/O                            Span4Mux_h                   316              1926   +INF  FALL       1
I__276/I                            Span4Mux_v                     0              1926   +INF  FALL       1
I__276/O                            Span4Mux_v                   372              2298   +INF  FALL       1
I__278/I                            Span4Mux_h                     0              2298   +INF  FALL       1
I__278/O                            Span4Mux_h                   316              2613   +INF  FALL       1
I__283/I                            Span4Mux_v                     0              2613   +INF  FALL       1
I__283/O                            Span4Mux_v                   372              2985   +INF  FALL       1
I__289/I                            LocalMux                       0              2985   +INF  FALL       1
I__289/O                            LocalMux                     309              3293   +INF  FALL       1
I__297/I                            InMux                          0              3293   +INF  FALL       1
I__297/O                            InMux                        217              3511   +INF  FALL       1
uart_rx.r_data_3_LC_2_9_2/in1       LogicCell40_SEQ_MODE_1000      0              3511   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__922/I                                            ClkMux                         0              2073  RISE       1
I__922/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_3_LC_2_9_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_UART_RX
Path End         : uart_rx.r_data_6_LC_2_9_3/in1
Capture Clock    : uart_rx.r_data_6_LC_2_9_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|i_Clk:R#1)    +INF
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -379
------------------------------------------   ----- 
End-of-path required time (ps)                +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3561
---------------------------------------   ---- 
End-of-path arrival time (ps)             3561
 
Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_UART_RX                           top                            0                 0   +INF  RISE       1
i_UART_RX_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
i_UART_RX_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
i_UART_RX_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_UART_RX_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__273/I                            Odrv4                          0               973   +INF  FALL       1
I__273/O                            Odrv4                        372              1345   +INF  FALL       1
I__274/I                            Span4Mux_h                     0              1345   +INF  FALL       1
I__274/O                            Span4Mux_h                   316              1660   +INF  FALL       1
I__275/I                            Span4Mux_h                     0              1660   +INF  FALL       1
I__275/O                            Span4Mux_h                   316              1976   +INF  FALL       1
I__276/I                            Span4Mux_v                     0              1976   +INF  FALL       1
I__276/O                            Span4Mux_v                   372              2348   +INF  FALL       1
I__278/I                            Span4Mux_h                     0              2348   +INF  FALL       1
I__278/O                            Span4Mux_h                   316              2663   +INF  FALL       1
I__283/I                            Span4Mux_v                     0              2663   +INF  FALL       1
I__283/O                            Span4Mux_v                   372              3035   +INF  FALL       1
I__290/I                            LocalMux                       0              3035   +INF  FALL       1
I__290/O                            LocalMux                     309              3343   +INF  FALL       1
I__299/I                            InMux                          0              3343   +INF  FALL       1
I__299/O                            InMux                        217              3561   +INF  FALL       1
uart_rx.r_data_6_LC_2_9_3/in1       LogicCell40_SEQ_MODE_1000      0              3561   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__922/I                                            ClkMux                         0              2073  RISE       1
I__922/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_6_LC_2_9_3/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_UART_RX
Path End         : uart_rx.r_data_4_LC_2_9_4/in1
Capture Clock    : uart_rx.r_data_4_LC_2_9_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|i_Clk:R#1)    +INF
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -379
------------------------------------------   ----- 
End-of-path required time (ps)                +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3561
---------------------------------------   ---- 
End-of-path arrival time (ps)             3561
 
Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_UART_RX                           top                            0                 0   +INF  RISE       1
i_UART_RX_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
i_UART_RX_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
i_UART_RX_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_UART_RX_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__273/I                            Odrv4                          0               973   +INF  FALL       1
I__273/O                            Odrv4                        372              1345   +INF  FALL       1
I__274/I                            Span4Mux_h                     0              1345   +INF  FALL       1
I__274/O                            Span4Mux_h                   316              1660   +INF  FALL       1
I__275/I                            Span4Mux_h                     0              1660   +INF  FALL       1
I__275/O                            Span4Mux_h                   316              1976   +INF  FALL       1
I__276/I                            Span4Mux_v                     0              1976   +INF  FALL       1
I__276/O                            Span4Mux_v                   372              2348   +INF  FALL       1
I__278/I                            Span4Mux_h                     0              2348   +INF  FALL       1
I__278/O                            Span4Mux_h                   316              2663   +INF  FALL       1
I__283/I                            Span4Mux_v                     0              2663   +INF  FALL       1
I__283/O                            Span4Mux_v                   372              3035   +INF  FALL       1
I__289/I                            LocalMux                       0              3035   +INF  FALL       1
I__289/O                            LocalMux                     309              3343   +INF  FALL       1
I__298/I                            InMux                          0              3343   +INF  FALL       1
I__298/O                            InMux                        217              3561   +INF  FALL       1
uart_rx.r_data_4_LC_2_9_4/in1       LogicCell40_SEQ_MODE_1000      0              3561   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__922/I                                            ClkMux                         0              2073  RISE       1
I__922/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_4_LC_2_9_4/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : uart_rx.state_1_LC_1_13_5/in0
Capture Clock    : uart_rx.state_1_LC_1_13_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|i_Clk:R#1)    +INF
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -400
------------------------------------------   ----- 
End-of-path required time (ps)                +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3028
---------------------------------------   ---- 
End-of-path arrival time (ps)             3028
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                           top                            0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__680/I                             Odrv12                         0               973   +INF  FALL       1
I__680/O                             Odrv12                       540              1513   +INF  FALL       1
I__683/I                             Span12Mux_v                    0              1513   +INF  FALL       1
I__683/O                             Span12Mux_v                  540              2053   +INF  FALL       1
I__687/I                             Sp12to4                        0              2053   +INF  FALL       1
I__687/O                             Sp12to4                      449              2502   +INF  FALL       1
I__690/I                             LocalMux                       0              2502   +INF  FALL       1
I__690/O                             LocalMux                     309              2810   +INF  FALL       1
I__694/I                             InMux                          0              2810   +INF  FALL       1
I__694/O                             InMux                        217              3028   +INF  FALL       1
uart_rx.state_1_LC_1_13_5/in0        LogicCell40_SEQ_MODE_1000      0              3028   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__926/I                                            ClkMux                         0              2073  RISE       1
I__926/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_1_LC_1_13_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : uart_rx.state_0_LC_1_12_2/in1
Capture Clock    : uart_rx.state_0_LC_1_12_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|i_Clk:R#1)    +INF
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -379
------------------------------------------   ----- 
End-of-path required time (ps)                +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3940
---------------------------------------   ---- 
End-of-path arrival time (ps)             3940
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                           top                            0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__679/I                             Odrv4                          0               973   +INF  FALL       1
I__679/O                             Odrv4                        372              1345   +INF  FALL       1
I__682/I                             IoSpan4Mux                     0              1345   +INF  FALL       1
I__682/O                             IoSpan4Mux                   323              1667   +INF  FALL       1
I__685/I                             Span4Mux_h                     0              1667   +INF  FALL       1
I__685/O                             Span4Mux_h                   316              1983   +INF  FALL       1
I__688/I                             Span4Mux_v                     0              1983   +INF  FALL       1
I__688/O                             Span4Mux_v                   372              2355   +INF  FALL       1
I__692/I                             Span4Mux_v                     0              2355   +INF  FALL       1
I__692/O                             Span4Mux_v                   372              2726   +INF  FALL       1
I__697/I                             Span4Mux_h                     0              2726   +INF  FALL       1
I__697/O                             Span4Mux_h                   316              3042   +INF  FALL       1
I__701/I                             Span4Mux_v                     0              3042   +INF  FALL       1
I__701/O                             Span4Mux_v                   372              3414   +INF  FALL       1
I__705/I                             LocalMux                       0              3414   +INF  FALL       1
I__705/O                             LocalMux                     309              3722   +INF  FALL       1
I__706/I                             InMux                          0              3722   +INF  FALL       1
I__706/O                             InMux                        217              3940   +INF  FALL       1
uart_rx.state_0_LC_1_12_2/in1        LogicCell40_SEQ_MODE_1000      0              3940   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__924/I                                            ClkMux                         0              2073  RISE       1
I__924/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_0_LC_1_12_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : uart_rx.state_3_LC_1_11_4/in0
Capture Clock    : uart_rx.state_3_LC_1_11_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|i_Clk:R#1)    +INF
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -400
------------------------------------------   ----- 
End-of-path required time (ps)                +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3196
---------------------------------------   ---- 
End-of-path arrival time (ps)             3196
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                           top                            0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__679/I                             Odrv4                          0               973   +INF  FALL       1
I__679/O                             Odrv4                        372              1345   +INF  FALL       1
I__682/I                             IoSpan4Mux                     0              1345   +INF  FALL       1
I__682/O                             IoSpan4Mux                   323              1667   +INF  FALL       1
I__685/I                             Span4Mux_h                     0              1667   +INF  FALL       1
I__685/O                             Span4Mux_h                   316              1983   +INF  FALL       1
I__688/I                             Span4Mux_v                     0              1983   +INF  FALL       1
I__688/O                             Span4Mux_v                   372              2355   +INF  FALL       1
I__693/I                             Span4Mux_h                     0              2355   +INF  FALL       1
I__693/O                             Span4Mux_h                   316              2670   +INF  FALL       1
I__698/I                             LocalMux                       0              2670   +INF  FALL       1
I__698/O                             LocalMux                     309              2979   +INF  FALL       1
I__702/I                             InMux                          0              2979   +INF  FALL       1
I__702/O                             InMux                        217              3196   +INF  FALL       1
uart_rx.state_3_LC_1_11_4/in0        LogicCell40_SEQ_MODE_1000      0              3196   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__923/I                                            ClkMux                         0              2073  RISE       1
I__923/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_3_LC_1_11_4/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : uart_rx.state_4_LC_1_11_5/in3
Capture Clock    : uart_rx.state_4_LC_1_11_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|i_Clk:R#1)    +INF
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -217
------------------------------------------   ----- 
End-of-path required time (ps)                +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3146
---------------------------------------   ---- 
End-of-path arrival time (ps)             3146
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                           top                            0                 0   +INF  FALL       1
i_Switch_1_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
i_Switch_1_ibuf_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
i_Switch_1_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
i_Switch_1_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__679/I                             Odrv4                          0               923   +INF  FALL       1
I__679/O                             Odrv4                        372              1295   +INF  FALL       1
I__682/I                             IoSpan4Mux                     0              1295   +INF  FALL       1
I__682/O                             IoSpan4Mux                   323              1617   +INF  FALL       1
I__685/I                             Span4Mux_h                     0              1617   +INF  FALL       1
I__685/O                             Span4Mux_h                   316              1933   +INF  FALL       1
I__688/I                             Span4Mux_v                     0              1933   +INF  FALL       1
I__688/O                             Span4Mux_v                   372              2305   +INF  FALL       1
I__693/I                             Span4Mux_h                     0              2305   +INF  FALL       1
I__693/O                             Span4Mux_h                   316              2620   +INF  FALL       1
I__698/I                             LocalMux                       0              2620   +INF  FALL       1
I__698/O                             LocalMux                     309              2929   +INF  FALL       1
I__703/I                             InMux                          0              2929   +INF  FALL       1
I__703/O                             InMux                        217              3146   +INF  FALL       1
uart_rx.state_4_LC_1_11_5/in3        LogicCell40_SEQ_MODE_1000      0              3146   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__923/I                                            ClkMux                         0              2073  RISE       1
I__923/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_4_LC_1_11_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : uart_rx.state_2_LC_1_12_5/in0
Capture Clock    : uart_rx.state_2_LC_1_12_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|i_Clk:R#1)    +INF
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -400
------------------------------------------   ----- 
End-of-path required time (ps)                +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3890
---------------------------------------   ---- 
End-of-path arrival time (ps)             3890
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                           top                            0                 0   +INF  FALL       1
i_Switch_1_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
i_Switch_1_ibuf_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
i_Switch_1_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
i_Switch_1_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__679/I                             Odrv4                          0               923   +INF  FALL       1
I__679/O                             Odrv4                        372              1295   +INF  FALL       1
I__682/I                             IoSpan4Mux                     0              1295   +INF  FALL       1
I__682/O                             IoSpan4Mux                   323              1617   +INF  FALL       1
I__685/I                             Span4Mux_h                     0              1617   +INF  FALL       1
I__685/O                             Span4Mux_h                   316              1933   +INF  FALL       1
I__688/I                             Span4Mux_v                     0              1933   +INF  FALL       1
I__688/O                             Span4Mux_v                   372              2305   +INF  FALL       1
I__692/I                             Span4Mux_v                     0              2305   +INF  FALL       1
I__692/O                             Span4Mux_v                   372              2676   +INF  FALL       1
I__697/I                             Span4Mux_h                     0              2676   +INF  FALL       1
I__697/O                             Span4Mux_h                   316              2992   +INF  FALL       1
I__701/I                             Span4Mux_v                     0              2992   +INF  FALL       1
I__701/O                             Span4Mux_v                   372              3364   +INF  FALL       1
I__705/I                             LocalMux                       0              3364   +INF  FALL       1
I__705/O                             LocalMux                     309              3672   +INF  FALL       1
I__707/I                             InMux                          0              3672   +INF  FALL       1
I__707/O                             InMux                        217              3890   +INF  FALL       1
uart_rx.state_2_LC_1_12_5/in0        LogicCell40_SEQ_MODE_1000      0              3890   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__924/I                                            ClkMux                         0              2073  RISE       1
I__924/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_2_LC_1_12_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : uart_rx.state_5_LC_1_11_7/in3
Capture Clock    : uart_rx.state_5_LC_1_11_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|i_Clk:R#1)    +INF
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -217
------------------------------------------   ----- 
End-of-path required time (ps)                +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3196
---------------------------------------   ---- 
End-of-path arrival time (ps)             3196
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                           top                            0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__679/I                             Odrv4                          0               973   +INF  FALL       1
I__679/O                             Odrv4                        372              1345   +INF  FALL       1
I__682/I                             IoSpan4Mux                     0              1345   +INF  FALL       1
I__682/O                             IoSpan4Mux                   323              1667   +INF  FALL       1
I__685/I                             Span4Mux_h                     0              1667   +INF  FALL       1
I__685/O                             Span4Mux_h                   316              1983   +INF  FALL       1
I__688/I                             Span4Mux_v                     0              1983   +INF  FALL       1
I__688/O                             Span4Mux_v                   372              2355   +INF  FALL       1
I__693/I                             Span4Mux_h                     0              2355   +INF  FALL       1
I__693/O                             Span4Mux_h                   316              2670   +INF  FALL       1
I__698/I                             LocalMux                       0              2670   +INF  FALL       1
I__698/O                             LocalMux                     309              2979   +INF  FALL       1
I__704/I                             InMux                          0              2979   +INF  FALL       1
I__704/O                             InMux                        217              3196   +INF  FALL       1
uart_rx.state_5_LC_1_11_7/in3        LogicCell40_SEQ_MODE_1000      0              3196   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__923/I                                            ClkMux                         0              2073  RISE       1
I__923/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_5_LC_1_11_7/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : uart_rx.state_6_LC_1_12_3/in0
Capture Clock    : uart_rx.state_6_LC_1_12_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|i_Clk:R#1)    +INF
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -400
------------------------------------------   ----- 
End-of-path required time (ps)                +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3940
---------------------------------------   ---- 
End-of-path arrival time (ps)             3940
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                           top                            0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__679/I                             Odrv4                          0               973   +INF  FALL       1
I__679/O                             Odrv4                        372              1345   +INF  FALL       1
I__682/I                             IoSpan4Mux                     0              1345   +INF  FALL       1
I__682/O                             IoSpan4Mux                   323              1667   +INF  FALL       1
I__685/I                             Span4Mux_h                     0              1667   +INF  FALL       1
I__685/O                             Span4Mux_h                   316              1983   +INF  FALL       1
I__688/I                             Span4Mux_v                     0              1983   +INF  FALL       1
I__688/O                             Span4Mux_v                   372              2355   +INF  FALL       1
I__692/I                             Span4Mux_v                     0              2355   +INF  FALL       1
I__692/O                             Span4Mux_v                   372              2726   +INF  FALL       1
I__697/I                             Span4Mux_h                     0              2726   +INF  FALL       1
I__697/O                             Span4Mux_h                   316              3042   +INF  FALL       1
I__701/I                             Span4Mux_v                     0              3042   +INF  FALL       1
I__701/O                             Span4Mux_v                   372              3414   +INF  FALL       1
I__705/I                             LocalMux                       0              3414   +INF  FALL       1
I__705/O                             LocalMux                     309              3722   +INF  FALL       1
I__708/I                             InMux                          0              3722   +INF  FALL       1
I__708/O                             InMux                        217              3940   +INF  FALL       1
uart_rx.state_6_LC_1_12_3/in0        LogicCell40_SEQ_MODE_1000      0              3940   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__924/I                                            ClkMux                         0              2073  RISE       1
I__924/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_6_LC_1_12_3/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : uart_rx.state_iso_0_LC_1_12_7/in2
Capture Clock    : uart_rx.state_iso_0_LC_1_12_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|i_Clk:R#1)    +INF
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -323
------------------------------------------   ----- 
End-of-path required time (ps)                +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3940
---------------------------------------   ---- 
End-of-path arrival time (ps)             3940
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                           top                            0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__679/I                             Odrv4                          0               973   +INF  FALL       1
I__679/O                             Odrv4                        372              1345   +INF  FALL       1
I__682/I                             IoSpan4Mux                     0              1345   +INF  FALL       1
I__682/O                             IoSpan4Mux                   323              1667   +INF  FALL       1
I__685/I                             Span4Mux_h                     0              1667   +INF  FALL       1
I__685/O                             Span4Mux_h                   316              1983   +INF  FALL       1
I__688/I                             Span4Mux_v                     0              1983   +INF  FALL       1
I__688/O                             Span4Mux_v                   372              2355   +INF  FALL       1
I__692/I                             Span4Mux_v                     0              2355   +INF  FALL       1
I__692/O                             Span4Mux_v                   372              2726   +INF  FALL       1
I__697/I                             Span4Mux_h                     0              2726   +INF  FALL       1
I__697/O                             Span4Mux_h                   316              3042   +INF  FALL       1
I__701/I                             Span4Mux_v                     0              3042   +INF  FALL       1
I__701/O                             Span4Mux_v                   372              3414   +INF  FALL       1
I__705/I                             LocalMux                       0              3414   +INF  FALL       1
I__705/O                             LocalMux                     309              3722   +INF  FALL       1
I__709/I                             InMux                          0              3722   +INF  FALL       1
I__709/O                             InMux                        217              3940   +INF  FALL       1
I__710/I                             CascadeMux                     0              3940   +INF  FALL       1
I__710/O                             CascadeMux                     0              3940   +INF  FALL       1
uart_rx.state_iso_0_LC_1_12_7/in2    LogicCell40_SEQ_MODE_1000      0              3940   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__924/I                                            ClkMux                         0              2073  RISE       1
I__924/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_iso_0_LC_1_12_7/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1


===================================================================== 
                    End of Detailed Setup Report for all timing paths 
##################################################################### 

##################################################################### 
                    Detailed Hold Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.tready_LC_6_11_7/lcout
Path End         : uart_tx.tready_LC_6_11_7/in1
Capture Clock    : uart_tx.tready_LC_6_11_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__942/I                                            ClkMux                         0              2073  RISE       1
I__942/O                                            ClkMux                       309              2381  RISE       1
uart_tx.tready_LC_6_11_7/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.tready_LC_6_11_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__949/I                        LocalMux                       0              2921   1066  FALL       1
I__949/O                        LocalMux                     309              3230   1066  FALL       1
I__951/I                        InMux                          0              3230   1066  FALL       1
I__951/O                        InMux                        217              3447   1066  FALL       1
uart_tx.tready_LC_6_11_7/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__942/I                                            ClkMux                         0              2073  RISE       1
I__942/O                                            ClkMux                       309              2381  RISE       1
uart_tx.tready_LC_6_11_7/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.counter_9_LC_6_10_1/lcout
Path End         : uart_tx.counter_9_LC_6_10_1/in1
Capture Clock    : uart_tx.counter_9_LC_6_10_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__938/I                                            ClkMux                         0              2073  RISE       1
I__938/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_9_LC_6_10_1/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.counter_9_LC_6_10_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__1012/I                          LocalMux                       0              2921   1066  FALL       1
I__1012/O                          LocalMux                     309              3230   1066  FALL       1
I__1015/I                          InMux                          0              3230   1066  FALL       1
I__1015/O                          InMux                        217              3447   1066  FALL       1
uart_tx.counter_9_LC_6_10_1/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__938/I                                            ClkMux                         0              2073  RISE       1
I__938/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_9_LC_6_10_1/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.counter_8_LC_6_10_0/lcout
Path End         : uart_tx.counter_8_LC_6_10_0/in1
Capture Clock    : uart_tx.counter_8_LC_6_10_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__938/I                                            ClkMux                         0              2073  RISE       1
I__938/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_8_LC_6_10_0/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.counter_8_LC_6_10_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__1024/I                          LocalMux                       0              2921   1066  FALL       1
I__1024/O                          LocalMux                     309              3230   1066  FALL       1
I__1028/I                          InMux                          0              3230   1066  FALL       1
I__1028/O                          InMux                        217              3447   1066  FALL       1
uart_tx.counter_8_LC_6_10_0/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__938/I                                            ClkMux                         0              2073  RISE       1
I__938/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_8_LC_6_10_0/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.counter_7_LC_6_9_7/lcout
Path End         : uart_tx.counter_7_LC_6_9_7/in1
Capture Clock    : uart_tx.counter_7_LC_6_9_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_7_LC_6_9_7/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.counter_7_LC_6_9_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__1033/I                         LocalMux                       0              2921   1066  FALL       1
I__1033/O                         LocalMux                     309              3230   1066  FALL       1
I__1037/I                         InMux                          0              3230   1066  FALL       1
I__1037/O                         InMux                        217              3447   1066  FALL       1
uart_tx.counter_7_LC_6_9_7/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_7_LC_6_9_7/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.counter_6_LC_6_9_6/lcout
Path End         : uart_tx.counter_6_LC_6_9_6/in1
Capture Clock    : uart_tx.counter_6_LC_6_9_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_6_LC_6_9_6/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.counter_6_LC_6_9_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__1046/I                         LocalMux                       0              2921   1066  FALL       1
I__1046/O                         LocalMux                     309              3230   1066  FALL       1
I__1050/I                         InMux                          0              3230   1066  FALL       1
I__1050/O                         InMux                        217              3447   1066  FALL       1
uart_tx.counter_6_LC_6_9_6/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_6_LC_6_9_6/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.counter_5_LC_6_9_5/lcout
Path End         : uart_tx.counter_5_LC_6_9_5/in1
Capture Clock    : uart_tx.counter_5_LC_6_9_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_5_LC_6_9_5/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.counter_5_LC_6_9_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__802/I                          LocalMux                       0              2921   1066  FALL       1
I__802/O                          LocalMux                     309              3230   1066  FALL       1
I__805/I                          InMux                          0              3230   1066  FALL       1
I__805/O                          InMux                        217              3447   1066  FALL       1
uart_tx.counter_5_LC_6_9_5/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_5_LC_6_9_5/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.counter_4_LC_6_9_4/lcout
Path End         : uart_tx.counter_4_LC_6_9_4/in1
Capture Clock    : uart_tx.counter_4_LC_6_9_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_4_LC_6_9_4/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.counter_4_LC_6_9_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__809/I                          LocalMux                       0              2921   1066  FALL       1
I__809/O                          LocalMux                     309              3230   1066  FALL       1
I__813/I                          InMux                          0              3230   1066  FALL       1
I__813/O                          InMux                        217              3447   1066  FALL       1
uart_tx.counter_4_LC_6_9_4/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_4_LC_6_9_4/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.counter_3_LC_6_9_3/lcout
Path End         : uart_tx.counter_3_LC_6_9_3/in1
Capture Clock    : uart_tx.counter_3_LC_6_9_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_3_LC_6_9_3/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.counter_3_LC_6_9_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__817/I                          LocalMux                       0              2921   1066  FALL       1
I__817/O                          LocalMux                     309              3230   1066  FALL       1
I__820/I                          InMux                          0              3230   1066  FALL       1
I__820/O                          InMux                        217              3447   1066  FALL       1
uart_tx.counter_3_LC_6_9_3/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_3_LC_6_9_3/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.counter_2_LC_6_9_2/lcout
Path End         : uart_tx.counter_2_LC_6_9_2/in1
Capture Clock    : uart_tx.counter_2_LC_6_9_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_2_LC_6_9_2/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.counter_2_LC_6_9_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__826/I                          LocalMux                       0              2921   1066  FALL       1
I__826/O                          LocalMux                     309              3230   1066  FALL       1
I__830/I                          InMux                          0              3230   1066  FALL       1
I__830/O                          InMux                        217              3447   1066  FALL       1
uart_tx.counter_2_LC_6_9_2/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_2_LC_6_9_2/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.counter_1_LC_6_9_1/lcout
Path End         : uart_tx.counter_1_LC_6_9_1/in1
Capture Clock    : uart_tx.counter_1_LC_6_9_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_1_LC_6_9_1/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.counter_1_LC_6_9_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__835/I                          LocalMux                       0              2921   1066  FALL       1
I__835/O                          LocalMux                     309              3230   1066  FALL       1
I__839/I                          InMux                          0              3230   1066  FALL       1
I__839/O                          InMux                        217              3447   1066  FALL       1
uart_tx.counter_1_LC_6_9_1/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_1_LC_6_9_1/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.counter_0_LC_6_9_0/lcout
Path End         : uart_tx.counter_0_LC_6_9_0/in1
Capture Clock    : uart_tx.counter_0_LC_6_9_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_0_LC_6_9_0/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.counter_0_LC_6_9_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__842/I                          LocalMux                       0              2921   1066  FALL       1
I__842/O                          LocalMux                     309              3230   1066  FALL       1
I__845/I                          InMux                          0              3230   1066  FALL       1
I__845/O                          InMux                        217              3447   1066  FALL       1
uart_tx.counter_0_LC_6_9_0/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_0_LC_6_9_0/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_5_LC_5_14_4/lcout
Path End         : seven_seg.r_disp2_i_2_LC_5_15_1/in1
Capture Clock    : seven_seg.r_disp2_i_2_LC_5_15_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__947/I                                            ClkMux                         0              2073  RISE       1
I__947/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_5_LC_5_14_4/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_5_LC_5_14_4/lcout   LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__887/I                             LocalMux                       0              2921   1066  FALL       1
I__887/O                             LocalMux                     309              3230   1066  FALL       1
I__890/I                             InMux                          0              3230   1066  FALL       1
I__890/O                             InMux                        217              3447   1066  FALL       1
seven_seg.r_disp2_i_2_LC_5_15_1/in1  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__948/I                                            ClkMux                         0              2073  RISE       1
I__948/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_2_LC_5_15_1/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.index_2_LC_5_12_3/lcout
Path End         : uart_tx.index_2_LC_5_12_3/in0
Capture Clock    : uart_tx.index_2_LC_5_12_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__941/I                                            ClkMux                         0              2073  RISE       1
I__941/O                                            ClkMux                       309              2381  RISE       1
uart_tx.index_2_LC_5_12_3/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.index_2_LC_5_12_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       6
I__642/I                         LocalMux                       0              2921   1066  FALL       1
I__642/O                         LocalMux                     309              3230   1066  FALL       1
I__648/I                         InMux                          0              3230   1066  FALL       1
I__648/O                         InMux                        217              3447   1066  FALL       1
uart_tx.index_2_LC_5_12_3/in0    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__941/I                                            ClkMux                         0              2073  RISE       1
I__941/O                                            ClkMux                       309              2381  RISE       1
uart_tx.index_2_LC_5_12_3/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.index_0_LC_5_12_2/lcout
Path End         : uart_tx.index_0_LC_5_12_2/in3
Capture Clock    : uart_tx.index_0_LC_5_12_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__941/I                                            ClkMux                         0              2073  RISE       1
I__941/O                                            ClkMux                       309              2381  RISE       1
uart_tx.index_0_LC_5_12_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.index_0_LC_5_12_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       7
I__630/I                         LocalMux                       0              2921   1066  FALL       1
I__630/O                         LocalMux                     309              3230   1066  FALL       1
I__637/I                         InMux                          0              3230   1066  FALL       1
I__637/O                         InMux                        217              3447   1066  FALL       1
uart_tx.index_0_LC_5_12_2/in3    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__941/I                                            ClkMux                         0              2073  RISE       1
I__941/O                                            ClkMux                       309              2381  RISE       1
uart_tx.index_0_LC_5_12_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.index_1_LC_5_11_1/lcout
Path End         : uart_tx.index_1_LC_5_11_1/in0
Capture Clock    : uart_tx.index_1_LC_5_11_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__937/I                                            ClkMux                         0              2073  RISE       1
I__937/O                                            ClkMux                       309              2381  RISE       1
uart_tx.index_1_LC_5_11_1/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.index_1_LC_5_11_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__791/I                         LocalMux                       0              2921   1066  FALL       1
I__791/O                         LocalMux                     309              3230   1066  FALL       1
I__795/I                         InMux                          0              3230   1066  FALL       1
I__795/O                         InMux                        217              3447   1066  FALL       1
uart_tx.index_1_LC_5_11_1/in0    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__937/I                                            ClkMux                         0              2073  RISE       1
I__937/O                                            ClkMux                       309              2381  RISE       1
uart_tx.index_1_LC_5_11_1/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.index_3_LC_5_11_0/lcout
Path End         : uart_tx.out_data_LC_5_12_7/in1
Capture Clock    : uart_tx.out_data_LC_5_12_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__937/I                                            ClkMux                         0              2073  RISE       1
I__937/O                                            ClkMux                       309              2381  RISE       1
uart_tx.index_3_LC_5_11_0/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.index_3_LC_5_11_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__781/I                         LocalMux                       0              2921   1066  FALL       1
I__781/O                         LocalMux                     309              3230   1066  FALL       1
I__785/I                         InMux                          0              3230   1066  FALL       1
I__785/O                         InMux                        217              3447   1066  FALL       1
uart_tx.out_data_LC_5_12_7/in1   LogicCell40_SEQ_MODE_1001      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__941/I                                            ClkMux                         0              2073  RISE       1
I__941/O                                            ClkMux                       309              2381  RISE       1
uart_tx.out_data_LC_5_12_7/clk                      LogicCell40_SEQ_MODE_1001      0              2381  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx_tvalid_LC_5_10_7/lcout
Path End         : uart_rx_tvalid_LC_5_10_7/in3
Capture Clock    : uart_rx_tvalid_LC_5_10_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__932/I                                            ClkMux                         0              2073  RISE       1
I__932/O                                            ClkMux                       309              2381  RISE       1
uart_rx_tvalid_LC_5_10_7/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx_tvalid_LC_5_10_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__674/I                        LocalMux                       0              2921   1066  FALL       1
I__674/O                        LocalMux                     309              3230   1066  FALL       1
I__677/I                        InMux                          0              3230   1066  FALL       1
I__677/O                        InMux                        217              3447   1066  FALL       1
uart_rx_tvalid_LC_5_10_7/in3    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__932/I                                            ClkMux                         0              2073  RISE       1
I__932/O                                            ClkMux                       309              2381  RISE       1
uart_rx_tvalid_LC_5_10_7/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.state_0_LC_5_9_6/lcout
Path End         : uart_tx.state_1_LC_5_9_4/in3
Capture Clock    : uart_tx.state_1_LC_5_9_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__928/I                                            ClkMux                         0              2073  RISE       1
I__928/O                                            ClkMux                       309              2381  RISE       1
uart_tx.state_0_LC_5_9_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.state_0_LC_5_9_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      10
I__656/I                        LocalMux                       0              2921   1066  FALL       1
I__656/O                        LocalMux                     309              3230   1066  FALL       1
I__662/I                        InMux                          0              3230   1066  FALL       1
I__662/O                        InMux                        217              3447   1066  FALL       1
uart_tx.state_1_LC_5_9_4/in3    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__928/I                                            ClkMux                         0              2073  RISE       1
I__928/O                                            ClkMux                       309              2381  RISE       1
uart_tx.state_1_LC_5_9_4/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.state_1_LC_5_9_4/lcout
Path End         : uart_tx.state_1_LC_5_9_4/in1
Capture Clock    : uart_tx.state_1_LC_5_9_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__928/I                                            ClkMux                         0              2073  RISE       1
I__928/O                                            ClkMux                       309              2381  RISE       1
uart_tx.state_1_LC_5_9_4/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.state_1_LC_5_9_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      11
I__962/I                        LocalMux                       0              2921   1066  FALL       1
I__962/O                        LocalMux                     309              3230   1066  FALL       1
I__969/I                        InMux                          0              3230   1066  FALL       1
I__969/O                        InMux                        217              3447   1066  FALL       1
uart_tx.state_1_LC_5_9_4/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__928/I                                            ClkMux                         0              2073  RISE       1
I__928/O                                            ClkMux                       309              2381  RISE       1
uart_tx.state_1_LC_5_9_4/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_uart_char_ess_3_LC_4_14_7/lcout
Path End         : uart_tx.r_data_3_LC_5_13_1/in3
Capture Clock    : uart_tx.r_data_3_LC_5_13_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__944/I                                            ClkMux                         0              2073  RISE       1
I__944/O                                            ClkMux                       309              2381  RISE       1
r_uart_char_ess_3_LC_4_14_7/clk                     LogicCell40_SEQ_MODE_1001      0              2381  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_uart_char_ess_3_LC_4_14_7/lcout  LogicCell40_SEQ_MODE_1001    540              2921   1066  FALL       1
I__763/I                           LocalMux                       0              2921   1066  FALL       1
I__763/O                           LocalMux                     309              3230   1066  FALL       1
I__764/I                           InMux                          0              3230   1066  FALL       1
I__764/O                           InMux                        217              3447   1066  FALL       1
uart_tx.r_data_3_LC_5_13_1/in3     LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__945/I                                            ClkMux                         0              2073  RISE       1
I__945/O                                            ClkMux                       309              2381  RISE       1
uart_tx.r_data_3_LC_5_13_1/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_uart_char_esr_7_LC_4_14_6/lcout
Path End         : uart_tx.r_data_7_LC_5_13_3/in3
Capture Clock    : uart_tx.r_data_7_LC_5_13_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__944/I                                            ClkMux                         0              2073  RISE       1
I__944/O                                            ClkMux                       309              2381  RISE       1
r_uart_char_esr_7_LC_4_14_6/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_uart_char_esr_7_LC_4_14_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       1
I__753/I                           LocalMux                       0              2921   1066  FALL       1
I__753/O                           LocalMux                     309              3230   1066  FALL       1
I__754/I                           InMux                          0              3230   1066  FALL       1
I__754/O                           InMux                        217              3447   1066  FALL       1
uart_tx.r_data_7_LC_5_13_3/in3     LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__945/I                                            ClkMux                         0              2073  RISE       1
I__945/O                                            ClkMux                       309              2381  RISE       1
uart_tx.r_data_7_LC_5_13_3/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_uart_char_esr_6_LC_4_14_5/lcout
Path End         : uart_tx.r_data_6_LC_5_13_2/in3
Capture Clock    : uart_tx.r_data_6_LC_5_13_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__944/I                                            ClkMux                         0              2073  RISE       1
I__944/O                                            ClkMux                       309              2381  RISE       1
r_uart_char_esr_6_LC_4_14_5/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_uart_char_esr_6_LC_4_14_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       1
I__759/I                           LocalMux                       0              2921   1066  FALL       1
I__759/O                           LocalMux                     309              3230   1066  FALL       1
I__760/I                           InMux                          0              3230   1066  FALL       1
I__760/O                           InMux                        217              3447   1066  FALL       1
uart_tx.r_data_6_LC_5_13_2/in3     LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__945/I                                            ClkMux                         0              2073  RISE       1
I__945/O                                            ClkMux                       309              2381  RISE       1
uart_tx.r_data_6_LC_5_13_2/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_uart_char_esr_2_LC_4_14_2/lcout
Path End         : uart_tx.r_data_2_LC_5_13_0/in3
Capture Clock    : uart_tx.r_data_2_LC_5_13_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__944/I                                            ClkMux                         0              2073  RISE       1
I__944/O                                            ClkMux                       309              2381  RISE       1
r_uart_char_esr_2_LC_4_14_2/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_uart_char_esr_2_LC_4_14_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       1
I__767/I                           LocalMux                       0              2921   1066  FALL       1
I__767/O                           LocalMux                     309              3230   1066  FALL       1
I__768/I                           InMux                          0              3230   1066  FALL       1
I__768/O                           InMux                        217              3447   1066  FALL       1
uart_tx.r_data_2_LC_5_13_0/in3     LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__945/I                                            ClkMux                         0              2073  RISE       1
I__945/O                                            ClkMux                       309              2381  RISE       1
uart_tx.r_data_2_LC_5_13_0/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_4_LC_2_15_6/lcout
Path End         : seven_seg.r_disp2_i_0_LC_1_14_3/in3
Capture Clock    : seven_seg.r_disp2_i_0_LC_1_14_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_4_LC_2_15_6/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_4_LC_2_15_6/lcout   LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__855/I                             LocalMux                       0              2921   1066  FALL       1
I__855/O                             LocalMux                     309              3230   1066  FALL       1
I__858/I                             InMux                          0              3230   1066  FALL       1
I__858/O                             InMux                        217              3447   1066  FALL       1
seven_seg.r_disp2_i_0_LC_1_14_3/in3  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__929/I                                            ClkMux                         0              2073  RISE       1
I__929/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_0_LC_1_14_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_3_LC_2_15_4/lcout
Path End         : seven_seg.r_disp1_i_4_LC_2_16_5/in2
Capture Clock    : seven_seg.r_disp1_i_4_LC_2_16_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_3_LC_2_15_4/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_3_LC_2_15_4/lcout   LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__544/I                             LocalMux                       0              2921   1066  FALL       1
I__544/O                             LocalMux                     309              3230   1066  FALL       1
I__549/I                             InMux                          0              3230   1066  FALL       1
I__549/O                             InMux                        217              3447   1066  FALL       1
I__557/I                             CascadeMux                     0              3447   1066  FALL       1
I__557/O                             CascadeMux                     0              3447   1066  FALL       1
seven_seg.r_disp1_i_4_LC_2_16_5/in2  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__943/I                                            ClkMux                         0              2073  RISE       1
I__943/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_4_LC_2_16_5/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_1_LC_2_15_2/lcout
Path End         : seven_seg.r_disp1_i_4_LC_2_16_5/in1
Capture Clock    : seven_seg.r_disp1_i_4_LC_2_16_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_1_LC_2_15_2/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_1_LC_2_15_2/lcout   LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__565/I                             LocalMux                       0              2921   1066  FALL       1
I__565/O                             LocalMux                     309              3230   1066  FALL       1
I__570/I                             InMux                          0              3230   1066  FALL       1
I__570/O                             InMux                        217              3447   1066  FALL       1
seven_seg.r_disp1_i_4_LC_2_16_5/in1  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__943/I                                            ClkMux                         0              2073  RISE       1
I__943/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_4_LC_2_16_5/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_6_LC_2_15_1/lcout
Path End         : seven_seg.r_disp2_i_0_LC_1_14_3/in0
Capture Clock    : seven_seg.r_disp2_i_0_LC_1_14_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_6_LC_2_15_1/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_6_LC_2_15_1/lcout   LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__902/I                             LocalMux                       0              2921   1066  FALL       1
I__902/O                             LocalMux                     309              3230   1066  FALL       1
I__905/I                             InMux                          0              3230   1066  FALL       1
I__905/O                             InMux                        217              3447   1066  FALL       1
seven_seg.r_disp2_i_0_LC_1_14_3/in0  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__929/I                                            ClkMux                         0              2073  RISE       1
I__929/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_0_LC_1_14_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_7_LC_2_15_0/lcout
Path End         : seven_seg.r_disp2_i_0_LC_1_14_3/in2
Capture Clock    : seven_seg.r_disp2_i_0_LC_1_14_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_7_LC_2_15_0/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_7_LC_2_15_0/lcout   LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__869/I                             LocalMux                       0              2921   1066  FALL       1
I__869/O                             LocalMux                     309              3230   1066  FALL       1
I__872/I                             InMux                          0              3230   1066  FALL       1
I__872/O                             InMux                        217              3447   1066  FALL       1
I__878/I                             CascadeMux                     0              3447   1066  FALL       1
I__878/O                             CascadeMux                     0              3447   1066  FALL       1
seven_seg.r_disp2_i_0_LC_1_14_3/in2  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__929/I                                            ClkMux                         0              2073  RISE       1
I__929/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_0_LC_1_14_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_valid_LC_2_14_5/lcout
Path End         : uart_rx.r_valid_LC_2_14_5/in1
Capture Clock    : uart_rx.r_valid_LC_2_14_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__935/I                                            ClkMux                         0              2073  RISE       1
I__935/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_valid_LC_2_14_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_valid_LC_2_14_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__711/I                         LocalMux                       0              2921   1066  FALL       1
I__711/O                         LocalMux                     309              3230   1066  FALL       1
I__715/I                         InMux                          0              3230   1066  FALL       1
I__715/O                         InMux                        217              3447   1066  FALL       1
uart_rx.r_valid_LC_2_14_5/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__935/I                                            ClkMux                         0              2073  RISE       1
I__935/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_valid_LC_2_14_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.timer_8_LC_2_13_0/lcout
Path End         : uart_rx.timer_8_LC_2_13_0/in1
Capture Clock    : uart_rx.timer_8_LC_2_13_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__930/I                                            ClkMux                         0              2073  RISE       1
I__930/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_8_LC_2_13_0/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.timer_8_LC_2_13_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__483/I                         LocalMux                       0              2921   1066  FALL       1
I__483/O                         LocalMux                     309              3230   1066  FALL       1
I__485/I                         InMux                          0              3230   1066  FALL       1
I__485/O                         InMux                        217              3447   1066  FALL       1
uart_rx.timer_8_LC_2_13_0/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__930/I                                            ClkMux                         0              2073  RISE       1
I__930/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_8_LC_2_13_0/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.timer_7_LC_2_12_7/lcout
Path End         : uart_rx.timer_7_LC_2_12_7/in1
Capture Clock    : uart_rx.timer_7_LC_2_12_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__927/I                                            ClkMux                         0              2073  RISE       1
I__927/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_7_LC_2_12_7/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.timer_7_LC_2_12_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__490/I                         LocalMux                       0              2921   1066  FALL       1
I__490/O                         LocalMux                     309              3230   1066  FALL       1
I__494/I                         InMux                          0              3230   1066  FALL       1
I__494/O                         InMux                        217              3447   1066  FALL       1
uart_rx.timer_7_LC_2_12_7/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__927/I                                            ClkMux                         0              2073  RISE       1
I__927/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_7_LC_2_12_7/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.timer_6_LC_2_12_6/lcout
Path End         : uart_rx.timer_6_LC_2_12_6/in1
Capture Clock    : uart_rx.timer_6_LC_2_12_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__927/I                                            ClkMux                         0              2073  RISE       1
I__927/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_6_LC_2_12_6/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.timer_6_LC_2_12_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__374/I                         LocalMux                       0              2921   1066  FALL       1
I__374/O                         LocalMux                     309              3230   1066  FALL       1
I__376/I                         InMux                          0              3230   1066  FALL       1
I__376/O                         InMux                        217              3447   1066  FALL       1
uart_rx.timer_6_LC_2_12_6/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__927/I                                            ClkMux                         0              2073  RISE       1
I__927/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_6_LC_2_12_6/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.timer_5_LC_2_12_5/lcout
Path End         : uart_rx.timer_5_LC_2_12_5/in1
Capture Clock    : uart_rx.timer_5_LC_2_12_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__927/I                                            ClkMux                         0              2073  RISE       1
I__927/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_5_LC_2_12_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.timer_5_LC_2_12_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__379/I                         LocalMux                       0              2921   1066  FALL       1
I__379/O                         LocalMux                     309              3230   1066  FALL       1
I__384/I                         InMux                          0              3230   1066  FALL       1
I__384/O                         InMux                        217              3447   1066  FALL       1
uart_rx.timer_5_LC_2_12_5/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__927/I                                            ClkMux                         0              2073  RISE       1
I__927/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_5_LC_2_12_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.timer_4_LC_2_12_4/lcout
Path End         : uart_rx.timer_4_LC_2_12_4/in1
Capture Clock    : uart_rx.timer_4_LC_2_12_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__927/I                                            ClkMux                         0              2073  RISE       1
I__927/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_4_LC_2_12_4/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.timer_4_LC_2_12_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__391/I                         LocalMux                       0              2921   1066  FALL       1
I__391/O                         LocalMux                     309              3230   1066  FALL       1
I__395/I                         InMux                          0              3230   1066  FALL       1
I__395/O                         InMux                        217              3447   1066  FALL       1
uart_rx.timer_4_LC_2_12_4/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__927/I                                            ClkMux                         0              2073  RISE       1
I__927/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_4_LC_2_12_4/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.timer_3_LC_2_12_3/lcout
Path End         : uart_rx.timer_3_LC_2_12_3/in1
Capture Clock    : uart_rx.timer_3_LC_2_12_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__927/I                                            ClkMux                         0              2073  RISE       1
I__927/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_3_LC_2_12_3/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.timer_3_LC_2_12_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__401/I                         LocalMux                       0              2921   1066  FALL       1
I__401/O                         LocalMux                     309              3230   1066  FALL       1
I__404/I                         InMux                          0              3230   1066  FALL       1
I__404/O                         InMux                        217              3447   1066  FALL       1
uart_rx.timer_3_LC_2_12_3/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__927/I                                            ClkMux                         0              2073  RISE       1
I__927/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_3_LC_2_12_3/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.timer_2_LC_2_12_2/lcout
Path End         : uart_rx.timer_2_LC_2_12_2/in1
Capture Clock    : uart_rx.timer_2_LC_2_12_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__927/I                                            ClkMux                         0              2073  RISE       1
I__927/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_2_LC_2_12_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.timer_2_LC_2_12_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__409/I                         LocalMux                       0              2921   1066  FALL       1
I__409/O                         LocalMux                     309              3230   1066  FALL       1
I__413/I                         InMux                          0              3230   1066  FALL       1
I__413/O                         InMux                        217              3447   1066  FALL       1
uart_rx.timer_2_LC_2_12_2/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__927/I                                            ClkMux                         0              2073  RISE       1
I__927/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_2_LC_2_12_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.timer_1_LC_2_12_1/lcout
Path End         : uart_rx.timer_1_LC_2_12_1/in1
Capture Clock    : uart_rx.timer_1_LC_2_12_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__927/I                                            ClkMux                         0              2073  RISE       1
I__927/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_1_LC_2_12_1/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.timer_1_LC_2_12_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__416/I                         LocalMux                       0              2921   1066  FALL       1
I__416/O                         LocalMux                     309              3230   1066  FALL       1
I__419/I                         InMux                          0              3230   1066  FALL       1
I__419/O                         InMux                        217              3447   1066  FALL       1
uart_rx.timer_1_LC_2_12_1/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__927/I                                            ClkMux                         0              2073  RISE       1
I__927/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_1_LC_2_12_1/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.timer_0_LC_2_12_0/lcout
Path End         : uart_rx.timer_0_LC_2_12_0/in1
Capture Clock    : uart_rx.timer_0_LC_2_12_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__927/I                                            ClkMux                         0              2073  RISE       1
I__927/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_0_LC_2_12_0/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.timer_0_LC_2_12_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__421/I                         LocalMux                       0              2921   1066  FALL       1
I__421/O                         LocalMux                     309              3230   1066  FALL       1
I__424/I                         InMux                          0              3230   1066  FALL       1
I__424/O                         InMux                        217              3447   1066  FALL       1
uart_rx.timer_0_LC_2_12_0/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__927/I                                            ClkMux                         0              2073  RISE       1
I__927/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_0_LC_2_12_0/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_5_LC_2_11_3/lcout
Path End         : uart_rx.r_data_5_LC_2_11_3/in1
Capture Clock    : uart_rx.r_data_5_LC_2_11_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__925/I                                            ClkMux                         0              2073  RISE       1
I__925/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_5_LC_2_11_3/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_5_LC_2_11_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__737/I                          LocalMux                       0              2921   1066  FALL       1
I__737/O                          LocalMux                     309              3230   1066  FALL       1
I__739/I                          InMux                          0              3230   1066  FALL       1
I__739/O                          InMux                        217              3447   1066  FALL       1
uart_rx.r_data_5_LC_2_11_3/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__925/I                                            ClkMux                         0              2073  RISE       1
I__925/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_5_LC_2_11_3/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_7_LC_2_11_1/lcout
Path End         : uart_rx.r_data_7_LC_2_11_1/in0
Capture Clock    : uart_rx.r_data_7_LC_2_11_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__925/I                                            ClkMux                         0              2073  RISE       1
I__925/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_7_LC_2_11_1/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_7_LC_2_11_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__453/I                          LocalMux                       0              2921   1066  FALL       1
I__453/O                          LocalMux                     309              3230   1066  FALL       1
I__455/I                          InMux                          0              3230   1066  FALL       1
I__455/O                          InMux                        217              3447   1066  FALL       1
uart_rx.r_data_7_LC_2_11_1/in0    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__925/I                                            ClkMux                         0              2073  RISE       1
I__925/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_7_LC_2_11_1/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_1_LC_2_9_7/lcout
Path End         : uart_rx.r_data_1_LC_2_9_7/in0
Capture Clock    : uart_rx.r_data_1_LC_2_9_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__922/I                                            ClkMux                         0              2073  RISE       1
I__922/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_1_LC_2_9_7/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_1_LC_2_9_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__443/I                         LocalMux                       0              2921   1066  FALL       1
I__443/O                         LocalMux                     309              3230   1066  FALL       1
I__445/I                         InMux                          0              3230   1066  FALL       1
I__445/O                         InMux                        217              3447   1066  FALL       1
uart_rx.r_data_1_LC_2_9_7/in0    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__922/I                                            ClkMux                         0              2073  RISE       1
I__922/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_1_LC_2_9_7/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_4_LC_2_9_4/lcout
Path End         : uart_rx.r_data_4_LC_2_9_4/in2
Capture Clock    : uart_rx.r_data_4_LC_2_9_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__922/I                                            ClkMux                         0              2073  RISE       1
I__922/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_4_LC_2_9_4/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_4_LC_2_9_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__511/I                         LocalMux                       0              2921   1066  FALL       1
I__511/O                         LocalMux                     309              3230   1066  FALL       1
I__513/I                         InMux                          0              3230   1066  FALL       1
I__513/O                         InMux                        217              3447   1066  FALL       1
I__515/I                         CascadeMux                     0              3447   1066  FALL       1
I__515/O                         CascadeMux                     0              3447   1066  FALL       1
uart_rx.r_data_4_LC_2_9_4/in2    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__922/I                                            ClkMux                         0              2073  RISE       1
I__922/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_4_LC_2_9_4/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_6_LC_2_9_3/lcout
Path End         : uart_rx.r_data_6_LC_2_9_3/in3
Capture Clock    : uart_rx.r_data_6_LC_2_9_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__922/I                                            ClkMux                         0              2073  RISE       1
I__922/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_6_LC_2_9_3/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_6_LC_2_9_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__448/I                         LocalMux                       0              2921   1066  FALL       1
I__448/O                         LocalMux                     309              3230   1066  FALL       1
I__450/I                         InMux                          0              3230   1066  FALL       1
I__450/O                         InMux                        217              3447   1066  FALL       1
uart_rx.r_data_6_LC_2_9_3/in3    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__922/I                                            ClkMux                         0              2073  RISE       1
I__922/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_6_LC_2_9_3/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_3_LC_2_9_2/lcout
Path End         : uart_rx.r_data_3_LC_2_9_2/in2
Capture Clock    : uart_rx.r_data_3_LC_2_9_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__922/I                                            ClkMux                         0              2073  RISE       1
I__922/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_3_LC_2_9_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_3_LC_2_9_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__438/I                         LocalMux                       0              2921   1066  FALL       1
I__438/O                         LocalMux                     309              3230   1066  FALL       1
I__440/I                         InMux                          0              3230   1066  FALL       1
I__440/O                         InMux                        217              3447   1066  FALL       1
I__442/I                         CascadeMux                     0              3447   1066  FALL       1
I__442/O                         CascadeMux                     0              3447   1066  FALL       1
uart_rx.r_data_3_LC_2_9_2/in2    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__922/I                                            ClkMux                         0              2073  RISE       1
I__922/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_3_LC_2_9_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_0_LC_1_15_7/lcout
Path End         : seven_seg.r_disp1_i_1_LC_1_14_7/in3
Capture Clock    : seven_seg.r_disp1_i_1_LC_1_14_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__934/I                                            ClkMux                         0              2073  RISE       1
I__934/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_0_LC_1_15_7/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_0_LC_1_15_7/lcout   LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__597/I                             LocalMux                       0              2921   1066  FALL       1
I__597/O                             LocalMux                     309              3230   1066  FALL       1
I__602/I                             InMux                          0              3230   1066  FALL       1
I__602/O                             InMux                        217              3447   1066  FALL       1
seven_seg.r_disp1_i_1_LC_1_14_7/in3  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__929/I                                            ClkMux                         0              2073  RISE       1
I__929/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_1_LC_1_14_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_2_LC_1_15_6/lcout
Path End         : seven_seg.r_disp1_i_1_LC_1_14_7/in0
Capture Clock    : seven_seg.r_disp1_i_1_LC_1_14_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__934/I                                            ClkMux                         0              2073  RISE       1
I__934/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_2_LC_1_15_6/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_2_LC_1_15_6/lcout   LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__581/I                             LocalMux                       0              2921   1066  FALL       1
I__581/O                             LocalMux                     309              3230   1066  FALL       1
I__586/I                             InMux                          0              3230   1066  FALL       1
I__586/O                             InMux                        217              3447   1066  FALL       1
seven_seg.r_disp1_i_1_LC_1_14_7/in0  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__929/I                                            ClkMux                         0              2073  RISE       1
I__929/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_1_LC_1_14_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_5_LC_1_11_7/lcout
Path End         : uart_rx.index_0_LC_1_10_0/in2
Capture Clock    : uart_rx.index_0_LC_1_10_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__923/I                                            ClkMux                         0              2073  RISE       1
I__923/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_5_LC_1_11_7/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_5_LC_1_11_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__185/I                         LocalMux                       0              2921   1066  FALL       1
I__185/O                         LocalMux                     309              3230   1066  FALL       1
I__189/I                         InMux                          0              3230   1066  FALL       1
I__189/O                         InMux                        217              3447   1066  FALL       1
I__192/I                         CascadeMux                     0              3447   1066  FALL       1
I__192/O                         CascadeMux                     0              3447   1066  FALL       1
uart_rx.index_0_LC_1_10_0/in2    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__921/I                                            ClkMux                         0              2073  RISE       1
I__921/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_0_LC_1_10_0/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_4_LC_1_11_5/lcout
Path End         : uart_rx.state_6_LC_1_12_3/in1
Capture Clock    : uart_rx.state_6_LC_1_12_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__923/I                                            ClkMux                         0              2073  RISE       1
I__923/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_4_LC_1_11_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_4_LC_1_11_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__313/I                         LocalMux                       0              2921   1066  FALL       1
I__313/O                         LocalMux                     309              3230   1066  FALL       1
I__318/I                         InMux                          0              3230   1066  FALL       1
I__318/O                         InMux                        217              3447   1066  FALL       1
uart_rx.state_6_LC_1_12_3/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__924/I                                            ClkMux                         0              2073  RISE       1
I__924/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_6_LC_1_12_3/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_0_LC_1_10_5/lcout
Path End         : uart_rx.r_data_0_LC_1_10_5/in0
Capture Clock    : uart_rx.r_data_0_LC_1_10_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__921/I                                            ClkMux                         0              2073  RISE       1
I__921/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_0_LC_1_10_5/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_0_LC_1_10_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__237/I                          LocalMux                       0              2921   1066  FALL       1
I__237/O                          LocalMux                     309              3230   1066  FALL       1
I__239/I                          InMux                          0              3230   1066  FALL       1
I__239/O                          InMux                        217              3447   1066  FALL       1
uart_rx.r_data_0_LC_1_10_5/in0    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__921/I                                            ClkMux                         0              2073  RISE       1
I__921/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_0_LC_1_10_5/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_2_LC_1_10_4/lcout
Path End         : uart_rx.r_data_2_LC_1_10_4/in2
Capture Clock    : uart_rx.r_data_2_LC_1_10_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__921/I                                            ClkMux                         0              2073  RISE       1
I__921/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_2_LC_1_10_4/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_2_LC_1_10_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__243/I                          LocalMux                       0              2921   1066  FALL       1
I__243/O                          LocalMux                     309              3230   1066  FALL       1
I__245/I                          InMux                          0              3230   1066  FALL       1
I__245/O                          InMux                        217              3447   1066  FALL       1
I__247/I                          CascadeMux                     0              3447   1066  FALL       1
I__247/O                          CascadeMux                     0              3447   1066  FALL       1
uart_rx.r_data_2_LC_1_10_4/in2    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__921/I                                            ClkMux                         0              2073  RISE       1
I__921/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_2_LC_1_10_4/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.index_3_LC_1_10_3/lcout
Path End         : uart_rx.index_3_LC_1_10_3/in1
Capture Clock    : uart_rx.index_3_LC_1_10_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__921/I                                            ClkMux                         0              2073  RISE       1
I__921/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_3_LC_1_10_3/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.index_3_LC_1_10_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__367/I                         LocalMux                       0              2921   1066  FALL       1
I__367/O                         LocalMux                     309              3230   1066  FALL       1
I__371/I                         InMux                          0              3230   1066  FALL       1
I__371/O                         InMux                        217              3447   1066  FALL       1
uart_rx.index_3_LC_1_10_3/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__921/I                                            ClkMux                         0              2073  RISE       1
I__921/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_3_LC_1_10_3/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.index_2_LC_1_10_2/lcout
Path End         : uart_rx.index_2_LC_1_10_2/in1
Capture Clock    : uart_rx.index_2_LC_1_10_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__921/I                                            ClkMux                         0              2073  RISE       1
I__921/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_2_LC_1_10_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.index_2_LC_1_10_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       6
I__344/I                         LocalMux                       0              2921   1066  FALL       1
I__344/O                         LocalMux                     309              3230   1066  FALL       1
I__350/I                         InMux                          0              3230   1066  FALL       1
I__350/O                         InMux                        217              3447   1066  FALL       1
uart_rx.index_2_LC_1_10_2/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__921/I                                            ClkMux                         0              2073  RISE       1
I__921/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_2_LC_1_10_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.index_1_LC_1_10_1/lcout
Path End         : uart_rx.index_1_LC_1_10_1/in1
Capture Clock    : uart_rx.index_1_LC_1_10_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__921/I                                            ClkMux                         0              2073  RISE       1
I__921/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_1_LC_1_10_1/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.index_1_LC_1_10_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__359/I                         LocalMux                       0              2921   1066  FALL       1
I__359/O                         LocalMux                     309              3230   1066  FALL       1
I__363/I                         InMux                          0              3230   1066  FALL       1
I__363/O                         InMux                        217              3447   1066  FALL       1
uart_rx.index_1_LC_1_10_1/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__921/I                                            ClkMux                         0              2073  RISE       1
I__921/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_1_LC_1_10_1/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.index_0_LC_1_10_0/lcout
Path End         : uart_rx.index_0_LC_1_10_0/in1
Capture Clock    : uart_rx.index_0_LC_1_10_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__921/I                                            ClkMux                         0              2073  RISE       1
I__921/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_0_LC_1_10_0/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.index_0_LC_1_10_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       6
I__332/I                         LocalMux                       0              2921   1066  FALL       1
I__332/O                         LocalMux                     309              3230   1066  FALL       1
I__336/I                         InMux                          0              3230   1066  FALL       1
I__336/O                         InMux                        217              3447   1066  FALL       1
uart_rx.index_0_LC_1_10_0/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__921/I                                            ClkMux                         0              2073  RISE       1
I__921/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_0_LC_1_10_0/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_5_LC_1_11_7/lcout
Path End         : uart_rx.index_0_LC_1_10_0/in3
Capture Clock    : uart_rx.index_0_LC_1_10_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__923/I                                            ClkMux                         0              2073  RISE       1
I__923/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_5_LC_1_11_7/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_5_LC_1_11_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__187/I                         LocalMux                       0              2921   1066  FALL       1
I__187/O                         LocalMux                     309              3230   1066  FALL       1
I__191/I                         InMux                          0              3230   1066  FALL       1
I__191/O                         InMux                        217              3447   1066  FALL       1
uart_rx.index_0_LC_1_10_0/in3    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__921/I                                            ClkMux                         0              2073  RISE       1
I__921/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_0_LC_1_10_0/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_4_LC_1_11_5/lcout
Path End         : uart_rx.r_data_7_LC_2_11_1/in1
Capture Clock    : uart_rx.r_data_7_LC_2_11_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__923/I                                            ClkMux                         0              2073  RISE       1
I__923/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_4_LC_1_11_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_4_LC_1_11_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__316/I                         LocalMux                       0              2921   1066  FALL       1
I__316/O                         LocalMux                     309              3230   1066  FALL       1
I__324/I                         InMux                          0              3230   1066  FALL       1
I__324/O                         InMux                        217              3447   1066  FALL       1
uart_rx.r_data_7_LC_2_11_1/in1   LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__925/I                                            ClkMux                         0              2073  RISE       1
I__925/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_7_LC_2_11_1/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_3_LC_2_15_4/lcout
Path End         : seven_seg.r_disp1_i_1_LC_1_14_7/in2
Capture Clock    : seven_seg.r_disp1_i_1_LC_1_14_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_3_LC_2_15_4/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_3_LC_2_15_4/lcout   LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__545/I                             LocalMux                       0              2921   1066  FALL       1
I__545/O                             LocalMux                     309              3230   1066  FALL       1
I__551/I                             InMux                          0              3230   1066  FALL       1
I__551/O                             InMux                        217              3447   1066  FALL       1
I__558/I                             CascadeMux                     0              3447   1066  FALL       1
I__558/O                             CascadeMux                     0              3447   1066  FALL       1
seven_seg.r_disp1_i_1_LC_1_14_7/in2  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__929/I                                            ClkMux                         0              2073  RISE       1
I__929/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_1_LC_1_14_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_3_LC_2_15_4/lcout
Path End         : seven_seg.r_disp1_i_6_LC_1_16_0/in2
Capture Clock    : seven_seg.r_disp1_i_6_LC_1_16_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_3_LC_2_15_4/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_3_LC_2_15_4/lcout   LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__546/I                             LocalMux                       0              2921   1066  FALL       1
I__546/O                             LocalMux                     309              3230   1066  FALL       1
I__552/I                             InMux                          0              3230   1066  FALL       1
I__552/O                             InMux                        217              3447   1066  FALL       1
I__559/I                             CascadeMux                     0              3447   1066  FALL       1
I__559/O                             CascadeMux                     0              3447   1066  FALL       1
seven_seg.r_disp1_i_6_LC_1_16_0/in2  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__939/I                                            ClkMux                         0              2073  RISE       1
I__939/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_6_LC_1_16_0/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_3_LC_2_15_4/lcout
Path End         : seven_seg.r_disp1_i_5_LC_2_16_2/in3
Capture Clock    : seven_seg.r_disp1_i_5_LC_2_16_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_3_LC_2_15_4/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_3_LC_2_15_4/lcout   LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__544/I                             LocalMux                       0              2921   1066  FALL       1
I__544/O                             LocalMux                     309              3230   1066  FALL       1
I__550/I                             InMux                          0              3230   1066  FALL       1
I__550/O                             InMux                        217              3447   1066  FALL       1
seven_seg.r_disp1_i_5_LC_2_16_2/in3  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__943/I                                            ClkMux                         0              2073  RISE       1
I__943/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_5_LC_2_16_2/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_1_LC_2_15_2/lcout
Path End         : seven_seg.r_disp1_i_1_LC_1_14_7/in1
Capture Clock    : seven_seg.r_disp1_i_1_LC_1_14_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_1_LC_2_15_2/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_1_LC_2_15_2/lcout   LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__566/I                             LocalMux                       0              2921   1066  FALL       1
I__566/O                             LocalMux                     309              3230   1066  FALL       1
I__572/I                             InMux                          0              3230   1066  FALL       1
I__572/O                             InMux                        217              3447   1066  FALL       1
seven_seg.r_disp1_i_1_LC_1_14_7/in1  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__929/I                                            ClkMux                         0              2073  RISE       1
I__929/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_1_LC_1_14_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_1_LC_2_15_2/lcout
Path End         : seven_seg.r_disp1_i_6_LC_1_16_0/in1
Capture Clock    : seven_seg.r_disp1_i_6_LC_1_16_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_1_LC_2_15_2/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_1_LC_2_15_2/lcout   LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__567/I                             LocalMux                       0              2921   1066  FALL       1
I__567/O                             LocalMux                     309              3230   1066  FALL       1
I__573/I                             InMux                          0              3230   1066  FALL       1
I__573/O                             InMux                        217              3447   1066  FALL       1
seven_seg.r_disp1_i_6_LC_1_16_0/in1  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__939/I                                            ClkMux                         0              2073  RISE       1
I__939/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_6_LC_1_16_0/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_1_LC_2_15_2/lcout
Path End         : seven_seg.r_disp1_i_5_LC_2_16_2/in2
Capture Clock    : seven_seg.r_disp1_i_5_LC_2_16_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_1_LC_2_15_2/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_1_LC_2_15_2/lcout   LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__565/I                             LocalMux                       0              2921   1066  FALL       1
I__565/O                             LocalMux                     309              3230   1066  FALL       1
I__571/I                             InMux                          0              3230   1066  FALL       1
I__571/O                             InMux                        217              3447   1066  FALL       1
I__578/I                             CascadeMux                     0              3447   1066  FALL       1
I__578/O                             CascadeMux                     0              3447   1066  FALL       1
seven_seg.r_disp1_i_5_LC_2_16_2/in2  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__943/I                                            ClkMux                         0              2073  RISE       1
I__943/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_5_LC_2_16_2/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_2_LC_1_15_6/lcout
Path End         : seven_seg.r_disp1_i_6_LC_1_16_0/in0
Capture Clock    : seven_seg.r_disp1_i_6_LC_1_16_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__934/I                                            ClkMux                         0              2073  RISE       1
I__934/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_2_LC_1_15_6/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_2_LC_1_15_6/lcout   LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__582/I                             LocalMux                       0              2921   1066  FALL       1
I__582/O                             LocalMux                     309              3230   1066  FALL       1
I__587/I                             InMux                          0              3230   1066  FALL       1
I__587/O                             InMux                        217              3447   1066  FALL       1
seven_seg.r_disp1_i_6_LC_1_16_0/in0  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__939/I                                            ClkMux                         0              2073  RISE       1
I__939/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_6_LC_1_16_0/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_2_LC_1_15_6/lcout
Path End         : seven_seg.r_disp1_i_4_LC_2_16_5/in0
Capture Clock    : seven_seg.r_disp1_i_4_LC_2_16_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__934/I                                            ClkMux                         0              2073  RISE       1
I__934/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_2_LC_1_15_6/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_2_LC_1_15_6/lcout   LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__583/I                             LocalMux                       0              2921   1066  FALL       1
I__583/O                             LocalMux                     309              3230   1066  FALL       1
I__588/I                             InMux                          0              3230   1066  FALL       1
I__588/O                             InMux                        217              3447   1066  FALL       1
seven_seg.r_disp1_i_4_LC_2_16_5/in0  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__943/I                                            ClkMux                         0              2073  RISE       1
I__943/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_4_LC_2_16_5/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_2_LC_1_15_6/lcout
Path End         : seven_seg.r_disp1_i_5_LC_2_16_2/in1
Capture Clock    : seven_seg.r_disp1_i_5_LC_2_16_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__934/I                                            ClkMux                         0              2073  RISE       1
I__934/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_2_LC_1_15_6/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_2_LC_1_15_6/lcout   LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__583/I                             LocalMux                       0              2921   1066  FALL       1
I__583/O                             LocalMux                     309              3230   1066  FALL       1
I__589/I                             InMux                          0              3230   1066  FALL       1
I__589/O                             InMux                        217              3447   1066  FALL       1
seven_seg.r_disp1_i_5_LC_2_16_2/in1  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__943/I                                            ClkMux                         0              2073  RISE       1
I__943/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_5_LC_2_16_2/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_0_LC_1_15_7/lcout
Path End         : seven_seg.r_disp1_i_6_LC_1_16_0/in3
Capture Clock    : seven_seg.r_disp1_i_6_LC_1_16_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__934/I                                            ClkMux                         0              2073  RISE       1
I__934/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_0_LC_1_15_7/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_0_LC_1_15_7/lcout   LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__598/I                             LocalMux                       0              2921   1066  FALL       1
I__598/O                             LocalMux                     309              3230   1066  FALL       1
I__603/I                             InMux                          0              3230   1066  FALL       1
I__603/O                             InMux                        217              3447   1066  FALL       1
seven_seg.r_disp1_i_6_LC_1_16_0/in3  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__939/I                                            ClkMux                         0              2073  RISE       1
I__939/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_6_LC_1_16_0/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_0_LC_1_15_7/lcout
Path End         : seven_seg.r_disp1_i_4_LC_2_16_5/in3
Capture Clock    : seven_seg.r_disp1_i_4_LC_2_16_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__934/I                                            ClkMux                         0              2073  RISE       1
I__934/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_0_LC_1_15_7/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_0_LC_1_15_7/lcout   LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__599/I                             LocalMux                       0              2921   1066  FALL       1
I__599/O                             LocalMux                     309              3230   1066  FALL       1
I__604/I                             InMux                          0              3230   1066  FALL       1
I__604/O                             InMux                        217              3447   1066  FALL       1
seven_seg.r_disp1_i_4_LC_2_16_5/in3  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__943/I                                            ClkMux                         0              2073  RISE       1
I__943/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_4_LC_2_16_5/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_0_LC_1_15_7/lcout
Path End         : seven_seg.r_disp1_i_5_LC_2_16_2/in0
Capture Clock    : seven_seg.r_disp1_i_5_LC_2_16_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__934/I                                            ClkMux                         0              2073  RISE       1
I__934/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_0_LC_1_15_7/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_0_LC_1_15_7/lcout   LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__599/I                             LocalMux                       0              2921   1066  FALL       1
I__599/O                             LocalMux                     309              3230   1066  FALL       1
I__605/I                             InMux                          0              3230   1066  FALL       1
I__605/O                             InMux                        217              3447   1066  FALL       1
seven_seg.r_disp1_i_5_LC_2_16_2/in0  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__943/I                                            ClkMux                         0              2073  RISE       1
I__943/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_5_LC_2_16_2/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.index_0_LC_5_12_2/lcout
Path End         : uart_tx.index_1_LC_5_11_1/in3
Capture Clock    : uart_tx.index_1_LC_5_11_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__941/I                                            ClkMux                         0              2073  RISE       1
I__941/O                                            ClkMux                       309              2381  RISE       1
uart_tx.index_0_LC_5_12_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.index_0_LC_5_12_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       7
I__631/I                         LocalMux                       0              2921   1066  FALL       1
I__631/O                         LocalMux                     309              3230   1066  FALL       1
I__638/I                         InMux                          0              3230   1066  FALL       1
I__638/O                         InMux                        217              3447   1066  FALL       1
uart_tx.index_1_LC_5_11_1/in3    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__937/I                                            ClkMux                         0              2073  RISE       1
I__937/O                                            ClkMux                       309              2381  RISE       1
uart_tx.index_1_LC_5_11_1/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.index_2_LC_5_12_3/lcout
Path End         : uart_tx.index_3_LC_5_11_0/in3
Capture Clock    : uart_tx.index_3_LC_5_11_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__941/I                                            ClkMux                         0              2073  RISE       1
I__941/O                                            ClkMux                       309              2381  RISE       1
uart_tx.index_2_LC_5_12_3/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.index_2_LC_5_12_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       6
I__643/I                         LocalMux                       0              2921   1066  FALL       1
I__643/O                         LocalMux                     309              3230   1066  FALL       1
I__649/I                         InMux                          0              3230   1066  FALL       1
I__649/O                         InMux                        217              3447   1066  FALL       1
uart_tx.index_3_LC_5_11_0/in3    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__937/I                                            ClkMux                         0              2073  RISE       1
I__937/O                                            ClkMux                       309              2381  RISE       1
uart_tx.index_3_LC_5_11_0/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.state_0_LC_5_9_6/lcout
Path End         : uart_tx.state_0_LC_5_9_6/in3
Capture Clock    : uart_tx.state_0_LC_5_9_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__928/I                                            ClkMux                         0              2073  RISE       1
I__928/O                                            ClkMux                       309              2381  RISE       1
uart_tx.state_0_LC_5_9_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.state_0_LC_5_9_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      10
I__656/I                        LocalMux                       0              2921   1066  FALL       1
I__656/O                        LocalMux                     309              3230   1066  FALL       1
I__663/I                        InMux                          0              3230   1066  FALL       1
I__663/O                        InMux                        217              3447   1066  FALL       1
uart_tx.state_0_LC_5_9_6/in3    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__928/I                                            ClkMux                         0              2073  RISE       1
I__928/O                                            ClkMux                       309              2381  RISE       1
uart_tx.state_0_LC_5_9_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.index_3_LC_5_11_0/lcout
Path End         : uart_tx.index_3_LC_5_11_0/in1
Capture Clock    : uart_tx.index_3_LC_5_11_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__937/I                                            ClkMux                         0              2073  RISE       1
I__937/O                                            ClkMux                       309              2381  RISE       1
uart_tx.index_3_LC_5_11_0/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.index_3_LC_5_11_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__782/I                         LocalMux                       0              2921   1066  FALL       1
I__782/O                         LocalMux                     309              3230   1066  FALL       1
I__786/I                         InMux                          0              3230   1066  FALL       1
I__786/O                         InMux                        217              3447   1066  FALL       1
uart_tx.index_3_LC_5_11_0/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__937/I                                            ClkMux                         0              2073  RISE       1
I__937/O                                            ClkMux                       309              2381  RISE       1
uart_tx.index_3_LC_5_11_0/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_4_LC_2_15_6/lcout
Path End         : seven_seg.r_disp2_i_1_LC_1_14_2/in0
Capture Clock    : seven_seg.r_disp2_i_1_LC_1_14_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_4_LC_2_15_6/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_4_LC_2_15_6/lcout   LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__855/I                             LocalMux                       0              2921   1066  FALL       1
I__855/O                             LocalMux                     309              3230   1066  FALL       1
I__859/I                             InMux                          0              3230   1066  FALL       1
I__859/O                             InMux                        217              3447   1066  FALL       1
seven_seg.r_disp2_i_1_LC_1_14_2/in0  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__929/I                                            ClkMux                         0              2073  RISE       1
I__929/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_1_LC_1_14_2/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_4_LC_2_15_6/lcout
Path End         : seven_seg.r_disp2_i_5_LC_1_14_6/in0
Capture Clock    : seven_seg.r_disp2_i_5_LC_1_14_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_4_LC_2_15_6/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_4_LC_2_15_6/lcout   LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__855/I                             LocalMux                       0              2921   1066  FALL       1
I__855/O                             LocalMux                     309              3230   1066  FALL       1
I__860/I                             InMux                          0              3230   1066  FALL       1
I__860/O                             InMux                        217              3447   1066  FALL       1
seven_seg.r_disp2_i_5_LC_1_14_6/in0  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__929/I                                            ClkMux                         0              2073  RISE       1
I__929/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_5_LC_1_14_6/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_4_LC_2_15_6/lcout
Path End         : seven_seg.r_disp2_i_6_LC_1_14_4/in0
Capture Clock    : seven_seg.r_disp2_i_6_LC_1_14_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_4_LC_2_15_6/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_4_LC_2_15_6/lcout   LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__855/I                             LocalMux                       0              2921   1066  FALL       1
I__855/O                             LocalMux                     309              3230   1066  FALL       1
I__861/I                             InMux                          0              3230   1066  FALL       1
I__861/O                             InMux                        217              3447   1066  FALL       1
seven_seg.r_disp2_i_6_LC_1_14_4/in0  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__929/I                                            ClkMux                         0              2073  RISE       1
I__929/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_6_LC_1_14_4/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_7_LC_2_15_0/lcout
Path End         : seven_seg.r_disp2_i_1_LC_1_14_2/in1
Capture Clock    : seven_seg.r_disp2_i_1_LC_1_14_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_7_LC_2_15_0/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_7_LC_2_15_0/lcout   LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__869/I                             LocalMux                       0              2921   1066  FALL       1
I__869/O                             LocalMux                     309              3230   1066  FALL       1
I__873/I                             InMux                          0              3230   1066  FALL       1
I__873/O                             InMux                        217              3447   1066  FALL       1
seven_seg.r_disp2_i_1_LC_1_14_2/in1  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__929/I                                            ClkMux                         0              2073  RISE       1
I__929/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_1_LC_1_14_2/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_7_LC_2_15_0/lcout
Path End         : seven_seg.r_disp2_i_5_LC_1_14_6/in1
Capture Clock    : seven_seg.r_disp2_i_5_LC_1_14_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_7_LC_2_15_0/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_7_LC_2_15_0/lcout   LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__869/I                             LocalMux                       0              2921   1066  FALL       1
I__869/O                             LocalMux                     309              3230   1066  FALL       1
I__874/I                             InMux                          0              3230   1066  FALL       1
I__874/O                             InMux                        217              3447   1066  FALL       1
seven_seg.r_disp2_i_5_LC_1_14_6/in1  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__929/I                                            ClkMux                         0              2073  RISE       1
I__929/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_5_LC_1_14_6/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_7_LC_2_15_0/lcout
Path End         : seven_seg.r_disp2_i_6_LC_1_14_4/in1
Capture Clock    : seven_seg.r_disp2_i_6_LC_1_14_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_7_LC_2_15_0/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_7_LC_2_15_0/lcout   LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__869/I                             LocalMux                       0              2921   1066  FALL       1
I__869/O                             LocalMux                     309              3230   1066  FALL       1
I__875/I                             InMux                          0              3230   1066  FALL       1
I__875/O                             InMux                        217              3447   1066  FALL       1
seven_seg.r_disp2_i_6_LC_1_14_4/in1  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__929/I                                            ClkMux                         0              2073  RISE       1
I__929/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_6_LC_1_14_4/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_5_LC_5_14_4/lcout
Path End         : r_uart_char_esr_5_LC_4_14_4/in3
Capture Clock    : r_uart_char_esr_5_LC_4_14_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__947/I                                            ClkMux                         0              2073  RISE       1
I__947/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_5_LC_5_14_4/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_5_LC_5_14_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__889/I                            LocalMux                       0              2921   1066  FALL       1
I__889/O                            LocalMux                     309              3230   1066  FALL       1
I__894/I                            InMux                          0              3230   1066  FALL       1
I__894/O                            InMux                        217              3447   1066  FALL       1
r_uart_char_esr_5_LC_4_14_4/in3     LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__944/I                                            ClkMux                         0              2073  RISE       1
I__944/O                                            ClkMux                       309              2381  RISE       1
r_uart_char_esr_5_LC_4_14_4/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_5_LC_5_14_4/lcout
Path End         : seven_seg.r_disp2_i_3_LC_5_15_3/in1
Capture Clock    : seven_seg.r_disp2_i_3_LC_5_15_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__947/I                                            ClkMux                         0              2073  RISE       1
I__947/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_5_LC_5_14_4/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_5_LC_5_14_4/lcout   LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__887/I                             LocalMux                       0              2921   1066  FALL       1
I__887/O                             LocalMux                     309              3230   1066  FALL       1
I__891/I                             InMux                          0              3230   1066  FALL       1
I__891/O                             InMux                        217              3447   1066  FALL       1
seven_seg.r_disp2_i_3_LC_5_15_3/in1  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__948/I                                            ClkMux                         0              2073  RISE       1
I__948/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_3_LC_5_15_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_5_LC_5_14_4/lcout
Path End         : seven_seg.r_disp2_i_4_LC_5_15_7/in1
Capture Clock    : seven_seg.r_disp2_i_4_LC_5_15_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__947/I                                            ClkMux                         0              2073  RISE       1
I__947/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_5_LC_5_14_4/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_5_LC_5_14_4/lcout   LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__887/I                             LocalMux                       0              2921   1066  FALL       1
I__887/O                             LocalMux                     309              3230   1066  FALL       1
I__892/I                             InMux                          0              3230   1066  FALL       1
I__892/O                             InMux                        217              3447   1066  FALL       1
seven_seg.r_disp2_i_4_LC_5_15_7/in1  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__948/I                                            ClkMux                         0              2073  RISE       1
I__948/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_4_LC_5_15_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_6_LC_2_15_1/lcout
Path End         : seven_seg.r_disp2_i_1_LC_1_14_2/in3
Capture Clock    : seven_seg.r_disp2_i_1_LC_1_14_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_6_LC_2_15_1/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_6_LC_2_15_1/lcout   LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__902/I                             LocalMux                       0              2921   1066  FALL       1
I__902/O                             LocalMux                     309              3230   1066  FALL       1
I__906/I                             InMux                          0              3230   1066  FALL       1
I__906/O                             InMux                        217              3447   1066  FALL       1
seven_seg.r_disp2_i_1_LC_1_14_2/in3  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__929/I                                            ClkMux                         0              2073  RISE       1
I__929/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_1_LC_1_14_2/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_6_LC_2_15_1/lcout
Path End         : seven_seg.r_disp2_i_5_LC_1_14_6/in3
Capture Clock    : seven_seg.r_disp2_i_5_LC_1_14_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_6_LC_2_15_1/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_6_LC_2_15_1/lcout   LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__902/I                             LocalMux                       0              2921   1066  FALL       1
I__902/O                             LocalMux                     309              3230   1066  FALL       1
I__907/I                             InMux                          0              3230   1066  FALL       1
I__907/O                             InMux                        217              3447   1066  FALL       1
seven_seg.r_disp2_i_5_LC_1_14_6/in3  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__929/I                                            ClkMux                         0              2073  RISE       1
I__929/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_5_LC_1_14_6/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_6_LC_2_15_1/lcout
Path End         : seven_seg.r_disp2_i_6_LC_1_14_4/in3
Capture Clock    : seven_seg.r_disp2_i_6_LC_1_14_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_6_LC_2_15_1/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_6_LC_2_15_1/lcout   LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__902/I                             LocalMux                       0              2921   1066  FALL       1
I__902/O                             LocalMux                     309              3230   1066  FALL       1
I__908/I                             InMux                          0              3230   1066  FALL       1
I__908/O                             InMux                        217              3447   1066  FALL       1
seven_seg.r_disp2_i_6_LC_1_14_4/in3  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__929/I                                            ClkMux                         0              2073  RISE       1
I__929/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_6_LC_1_14_4/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.tready_LC_6_11_7/lcout
Path End         : uart_rx_tvalid_LC_5_10_7/in0
Capture Clock    : uart_rx_tvalid_LC_5_10_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__942/I                                            ClkMux                         0              2073  RISE       1
I__942/O                                            ClkMux                       309              2381  RISE       1
uart_tx.tready_LC_6_11_7/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.tready_LC_6_11_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__950/I                        LocalMux                       0              2921   1066  FALL       1
I__950/O                        LocalMux                     309              3230   1066  FALL       1
I__952/I                        InMux                          0              3230   1066  FALL       1
I__952/O                        InMux                        217              3447   1066  FALL       1
uart_rx_tvalid_LC_5_10_7/in0    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__932/I                                            ClkMux                         0              2073  RISE       1
I__932/O                                            ClkMux                       309              2381  RISE       1
uart_rx_tvalid_LC_5_10_7/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_4_LC_1_11_5/lcout
Path End         : uart_rx.state_0_LC_1_12_2/in2
Capture Clock    : uart_rx.state_0_LC_1_12_2/clk
Hold Constraint  : 0p
Path slack       : 1333p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            793
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3714
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__923/I                                            ClkMux                         0              2073  RISE       1
I__923/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_4_LC_1_11_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_4_LC_1_11_5/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__313/I                                 LocalMux                       0              2921   1066  FALL       1
I__313/O                                 LocalMux                     309              3230   1066  FALL       1
I__317/I                                 InMux                          0              3230   1333  FALL       1
I__317/O                                 InMux                        217              3447   1333  FALL       1
uart_rx.state_RNI1KSO_6_LC_1_12_1/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
uart_rx.state_RNI1KSO_6_LC_1_12_1/ltout  LogicCell40_SEQ_MODE_0000    267              3714   1333  RISE       1
I__194/I                                 CascadeMux                     0              3714   1333  RISE       1
I__194/O                                 CascadeMux                     0              3714   1333  RISE       1
uart_rx.state_0_LC_1_12_2/in2            LogicCell40_SEQ_MODE_1000      0              3714   1333  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__924/I                                            ClkMux                         0              2073  RISE       1
I__924/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_0_LC_1_12_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.index_0_LC_1_10_0/lcout
Path End         : uart_rx.state_5_LC_1_11_7/in2
Capture Clock    : uart_rx.state_5_LC_1_11_7/clk
Hold Constraint  : 0p
Path slack       : 1333p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            793
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3714
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__921/I                                            ClkMux                         0              2073  RISE       1
I__921/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_0_LC_1_10_0/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.index_0_LC_1_10_0/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       6
I__331/I                                  LocalMux                       0              2921   1333  FALL       1
I__331/O                                  LocalMux                     309              3230   1333  FALL       1
I__335/I                                  InMux                          0              3230   1333  FALL       1
I__335/O                                  InMux                        217              3447   1333  FALL       1
uart_rx.index_RNII0UM1_3_LC_1_11_6/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
uart_rx.index_RNII0UM1_3_LC_1_11_6/ltout  LogicCell40_SEQ_MODE_0000    267              3714   1333  RISE       1
I__198/I                                  CascadeMux                     0              3714   1333  RISE       1
I__198/O                                  CascadeMux                     0              3714   1333  RISE       1
uart_rx.state_5_LC_1_11_7/in2             LogicCell40_SEQ_MODE_1000      0              3714   1333  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__923/I                                            ClkMux                         0              2073  RISE       1
I__923/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_5_LC_1_11_7/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.timer_5_LC_2_12_5/lcout
Path End         : uart_rx.state_3_LC_1_11_4/in2
Capture Clock    : uart_rx.state_3_LC_1_11_4/clk
Hold Constraint  : 0p
Path slack       : 1333p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            793
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3714
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__927/I                                            ClkMux                         0              2073  RISE       1
I__927/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_5_LC_2_12_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.timer_5_LC_2_12_5/lcout        LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__382/I                               LocalMux                       0              2921   1333  FALL       1
I__382/O                               LocalMux                     309              3230   1333  FALL       1
I__387/I                               InMux                          0              3230   1333  FALL       1
I__387/O                               InMux                        217              3447   1333  FALL       1
uart_rx.state_RNO_0_3_LC_1_11_3/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
uart_rx.state_RNO_0_3_LC_1_11_3/ltout  LogicCell40_SEQ_MODE_0000    267              3714   1333  RISE       1
I__169/I                               CascadeMux                     0              3714   1333  RISE       1
I__169/O                               CascadeMux                     0              3714   1333  RISE       1
uart_rx.state_3_LC_1_11_4/in2          LogicCell40_SEQ_MODE_1000      0              3714   1333  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__923/I                                            ClkMux                         0              2073  RISE       1
I__923/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_3_LC_1_11_4/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.timer_4_LC_2_12_4/lcout
Path End         : uart_rx.state_2_LC_1_12_5/in2
Capture Clock    : uart_rx.state_2_LC_1_12_5/clk
Hold Constraint  : 0p
Path slack       : 1333p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            793
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3714
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__927/I                                            ClkMux                         0              2073  RISE       1
I__927/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_4_LC_2_12_4/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.timer_4_LC_2_12_4/lcout        LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__393/I                               LocalMux                       0              2921   1333  FALL       1
I__393/O                               LocalMux                     309              3230   1333  FALL       1
I__398/I                               InMux                          0              3230   1333  FALL       1
I__398/O                               InMux                        217              3447   1333  FALL       1
uart_rx.state_RNO_0_2_LC_1_12_4/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
uart_rx.state_RNO_0_2_LC_1_12_4/ltout  LogicCell40_SEQ_MODE_0000    267              3714   1333  RISE       1
I__183/I                               CascadeMux                     0              3714   1333  RISE       1
I__183/O                               CascadeMux                     0              3714   1333  RISE       1
uart_rx.state_2_LC_1_12_5/in2          LogicCell40_SEQ_MODE_1000      0              3714   1333  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__924/I                                            ClkMux                         0              2073  RISE       1
I__924/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_2_LC_1_12_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.state_1_LC_5_9_4/lcout
Path End         : uart_tx.state_0_LC_5_9_6/in2
Capture Clock    : uart_tx.state_0_LC_5_9_6/clk
Hold Constraint  : 0p
Path slack       : 1375p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            835
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3756
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__928/I                                            ClkMux                         0              2073  RISE       1
I__928/O                                            ClkMux                       309              2381  RISE       1
uart_tx.state_1_LC_5_9_4/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.state_1_LC_5_9_4/lcout        LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      11
I__962/I                              LocalMux                       0              2921   1066  FALL       1
I__962/O                              LocalMux                     309              3230   1066  FALL       1
I__968/I                              InMux                          0              3230   1375  FALL       1
I__968/O                              InMux                        217              3447   1375  FALL       1
I__976/I                              CascadeMux                     0              3447   1375  FALL       1
I__976/O                              CascadeMux                     0              3447   1375  FALL       1
uart_tx.state_RNO_0_0_LC_5_9_5/in2    LogicCell40_SEQ_MODE_0000      0              3447   1375  FALL       1
uart_tx.state_RNO_0_0_LC_5_9_5/ltout  LogicCell40_SEQ_MODE_0000    309              3756   1375  RISE       1
I__624/I                              CascadeMux                     0              3756   1375  RISE       1
I__624/O                              CascadeMux                     0              3756   1375  RISE       1
uart_tx.state_0_LC_5_9_6/in2          LogicCell40_SEQ_MODE_1000      0              3756   1375  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__928/I                                            ClkMux                         0              2073  RISE       1
I__928/O                                            ClkMux                       309              2381  RISE       1
uart_tx.state_0_LC_5_9_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.index_1_LC_5_11_1/lcout
Path End         : uart_tx.out_data_LC_5_12_7/in2
Capture Clock    : uart_tx.out_data_LC_5_12_7/clk
Hold Constraint  : 0p
Path slack       : 1389p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            849
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3770
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__937/I                                            ClkMux                         0              2073  RISE       1
I__937/O                                            ClkMux                       309              2381  RISE       1
uart_tx.index_1_LC_5_11_1/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.index_1_LC_5_11_1/lcout         LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__790/I                                LocalMux                       0              2921   1389  FALL       1
I__790/O                                LocalMux                     309              3230   1389  FALL       1
I__794/I                                InMux                          0              3230   1389  FALL       1
I__794/O                                InMux                        217              3447   1389  FALL       1
uart_tx.out_data_RNO_0_LC_5_12_6/in1    LogicCell40_SEQ_MODE_0000      0              3447   1389  FALL       1
uart_tx.out_data_RNO_0_LC_5_12_6/ltout  LogicCell40_SEQ_MODE_0000    323              3770   1389  RISE       1
I__778/I                                CascadeMux                     0              3770   1389  RISE       1
I__778/O                                CascadeMux                     0              3770   1389  RISE       1
uart_tx.out_data_LC_5_12_7/in2          LogicCell40_SEQ_MODE_1001      0              3770   1389  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__941/I                                            ClkMux                         0              2073  RISE       1
I__941/O                                            ClkMux                       309              2381  RISE       1
uart_tx.out_data_LC_5_12_7/clk                      LogicCell40_SEQ_MODE_1001      0              2381  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_5_LC_1_11_7/lcout
Path End         : uart_rx.index_1_LC_1_10_1/in3
Capture Clock    : uart_rx.index_1_LC_1_10_1/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            877
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3798
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__923/I                                            ClkMux                         0              2073  RISE       1
I__923/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_5_LC_1_11_7/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_5_LC_1_11_7/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__185/I                            LocalMux                       0              2921   1066  FALL       1
I__185/O                            LocalMux                     309              3230   1066  FALL       1
I__189/I                            InMux                          0              3230   1066  FALL       1
I__189/O                            InMux                        217              3447   1066  FALL       1
I__192/I                            CascadeMux                     0              3447   1066  FALL       1
I__192/O                            CascadeMux                     0              3447   1066  FALL       1
uart_rx.index_0_LC_1_10_0/in2       LogicCell40_SEQ_MODE_1000      0              3447   1417  FALL       1
uart_rx.index_0_LC_1_10_0/carryout  LogicCell40_SEQ_MODE_1000    133              3581   1417  FALL       2
I__165/I                            InMux                          0              3581   1417  FALL       1
I__165/O                            InMux                        217              3798   1417  FALL       1
uart_rx.index_1_LC_1_10_1/in3       LogicCell40_SEQ_MODE_1000      0              3798   1417  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__921/I                                            ClkMux                         0              2073  RISE       1
I__921/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_1_LC_1_10_1/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_1_LC_1_13_5/lcout
Path End         : uart_rx.state_1_LC_1_13_5/in2
Capture Clock    : uart_rx.state_1_LC_1_13_5/clk
Hold Constraint  : 0p
Path slack       : 1431p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            891
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3812
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__926/I                                            ClkMux                         0              2073  RISE       1
I__926/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_1_LC_1_13_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_1_LC_1_13_5/lcout        LogicCell40_SEQ_MODE_1000    540              2921   1431  FALL       4
I__209/I                               LocalMux                       0              2921   1431  FALL       1
I__209/O                               LocalMux                     309              3230   1431  FALL       1
I__213/I                               InMux                          0              3230   1431  FALL       1
I__213/O                               InMux                        217              3447   1431  FALL       1
uart_rx.state_RNO_0_1_LC_1_13_4/in0    LogicCell40_SEQ_MODE_0000      0              3447   1431  FALL       1
uart_rx.state_RNO_0_1_LC_1_13_4/ltout  LogicCell40_SEQ_MODE_0000    365              3812   1431  RISE       1
I__219/I                               CascadeMux                     0              3812   1431  RISE       1
I__219/O                               CascadeMux                     0              3812   1431  RISE       1
uart_rx.state_1_LC_1_13_5/in2          LogicCell40_SEQ_MODE_1000      0              3812   1431  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__926/I                                            ClkMux                         0              2073  RISE       1
I__926/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_1_LC_1_13_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_uart_char_esr_5_LC_4_14_4/lcout
Path End         : uart_tx.r_data_5_LC_4_11_4/in3
Capture Clock    : uart_tx.r_data_5_LC_4_11_4/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            898
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__944/I                                            ClkMux                         0              2073  RISE       1
I__944/O                                            ClkMux                       309              2381  RISE       1
r_uart_char_esr_5_LC_4_14_4/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_uart_char_esr_5_LC_4_14_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1438  FALL       1
I__517/I                           Odrv4                          0              2921   1438  FALL       1
I__517/O                           Odrv4                        372              3293   1438  FALL       1
I__518/I                           LocalMux                       0              3293   1438  FALL       1
I__518/O                           LocalMux                     309              3602   1438  FALL       1
I__519/I                           InMux                          0              3602   1438  FALL       1
I__519/O                           InMux                        217              3819   1438  FALL       1
uart_tx.r_data_5_LC_4_11_4/in3     LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__931/I                                            ClkMux                         0              2073  RISE       1
I__931/O                                            ClkMux                       309              2381  RISE       1
uart_tx.r_data_5_LC_4_11_4/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_uart_char_esr_4_LC_4_14_3/lcout
Path End         : uart_tx.r_data_4_LC_4_12_4/in3
Capture Clock    : uart_tx.r_data_4_LC_4_12_4/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            898
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__944/I                                            ClkMux                         0              2073  RISE       1
I__944/O                                            ClkMux                       309              2381  RISE       1
r_uart_char_esr_4_LC_4_14_3/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_uart_char_esr_4_LC_4_14_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1438  FALL       1
I__520/I                           Odrv4                          0              2921   1438  FALL       1
I__520/O                           Odrv4                        372              3293   1438  FALL       1
I__521/I                           LocalMux                       0              3293   1438  FALL       1
I__521/O                           LocalMux                     309              3602   1438  FALL       1
I__522/I                           InMux                          0              3602   1438  FALL       1
I__522/O                           InMux                        217              3819   1438  FALL       1
uart_tx.r_data_4_LC_4_12_4/in3     LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__936/I                                            ClkMux                         0              2073  RISE       1
I__936/O                                            ClkMux                       309              2381  RISE       1
uart_tx.r_data_4_LC_4_12_4/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_uart_char_esr_0_LC_4_14_0/lcout
Path End         : uart_tx.r_data_0_LC_4_11_5/in3
Capture Clock    : uart_tx.r_data_0_LC_4_11_5/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            898
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__944/I                                            ClkMux                         0              2073  RISE       1
I__944/O                                            ClkMux                       309              2381  RISE       1
r_uart_char_esr_0_LC_4_14_0/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_uart_char_esr_0_LC_4_14_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1438  FALL       1
I__526/I                           Odrv4                          0              2921   1438  FALL       1
I__526/O                           Odrv4                        372              3293   1438  FALL       1
I__527/I                           LocalMux                       0              3293   1438  FALL       1
I__527/O                           LocalMux                     309              3602   1438  FALL       1
I__528/I                           InMux                          0              3602   1438  FALL       1
I__528/O                           InMux                        217              3819   1438  FALL       1
uart_tx.r_data_0_LC_4_11_5/in3     LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__931/I                                            ClkMux                         0              2073  RISE       1
I__931/O                                            ClkMux                       309              2381  RISE       1
uart_tx.r_data_0_LC_4_11_5/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_6_LC_1_12_3/lcout
Path End         : uart_rx.r_valid_LC_2_14_5/in0
Capture Clock    : uart_rx.r_valid_LC_2_14_5/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            898
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__924/I                                            ClkMux                         0              2073  RISE       1
I__924/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_6_LC_1_12_3/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_6_LC_1_12_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1389  FALL       3
I__470/I                         Odrv4                          0              2921   1438  FALL       1
I__470/O                         Odrv4                        372              3293   1438  FALL       1
I__472/I                         LocalMux                       0              3293   1438  FALL       1
I__472/O                         LocalMux                     309              3602   1438  FALL       1
I__474/I                         InMux                          0              3602   1438  FALL       1
I__474/O                         InMux                        217              3819   1438  FALL       1
uart_rx.r_valid_LC_2_14_5/in0    LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__935/I                                            ClkMux                         0              2073  RISE       1
I__935/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_valid_LC_2_14_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_0_LC_1_12_2/lcout
Path End         : uart_rx.r_valid_LC_2_14_5/in3
Capture Clock    : uart_rx.r_valid_LC_2_14_5/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            898
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__924/I                                            ClkMux                         0              2073  RISE       1
I__924/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_0_LC_1_12_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_0_LC_1_12_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1438  FALL       4
I__460/I                         Odrv4                          0              2921   1438  FALL       1
I__460/O                         Odrv4                        372              3293   1438  FALL       1
I__464/I                         LocalMux                       0              3293   1438  FALL       1
I__464/O                         LocalMux                     309              3602   1438  FALL       1
I__467/I                         InMux                          0              3602   1438  FALL       1
I__467/O                         InMux                        217              3819   1438  FALL       1
uart_rx.r_valid_LC_2_14_5/in3    LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__935/I                                            ClkMux                         0              2073  RISE       1
I__935/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_valid_LC_2_14_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_4_LC_1_11_5/lcout
Path End         : uart_rx.state_5_LC_1_11_7/in0
Capture Clock    : uart_rx.state_5_LC_1_11_7/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            898
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__923/I                                            ClkMux                         0              2073  RISE       1
I__923/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_4_LC_1_11_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_4_LC_1_11_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__314/I                         Odrv4                          0              2921   1438  FALL       1
I__314/O                         Odrv4                        372              3293   1438  FALL       1
I__320/I                         LocalMux                       0              3293   1438  FALL       1
I__320/O                         LocalMux                     309              3602   1438  FALL       1
I__327/I                         InMux                          0              3602   1438  FALL       1
I__327/O                         InMux                        217              3819   1438  FALL       1
uart_rx.state_5_LC_1_11_7/in0    LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__923/I                                            ClkMux                         0              2073  RISE       1
I__923/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_5_LC_1_11_7/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_0_LC_1_12_2/lcout
Path End         : uart_rx.state_1_LC_1_13_5/in1
Capture Clock    : uart_rx.state_1_LC_1_13_5/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            898
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__924/I                                            ClkMux                         0              2073  RISE       1
I__924/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_0_LC_1_12_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_0_LC_1_12_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1438  FALL       4
I__461/I                         Odrv4                          0              2921   1438  FALL       1
I__461/O                         Odrv4                        372              3293   1438  FALL       1
I__465/I                         LocalMux                       0              3293   1438  FALL       1
I__465/O                         LocalMux                     309              3602   1438  FALL       1
I__468/I                         InMux                          0              3602   1438  FALL       1
I__468/O                         InMux                        217              3819   1438  FALL       1
uart_rx.state_1_LC_1_13_5/in1    LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__926/I                                            ClkMux                         0              2073  RISE       1
I__926/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_1_LC_1_13_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_3_LC_2_15_4/lcout
Path End         : seven_seg.r_disp1_i_0_LC_4_15_1/in2
Capture Clock    : seven_seg.r_disp1_i_0_LC_4_15_1/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            898
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_3_LC_2_15_4/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_3_LC_2_15_4/lcout   LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__543/I                             Odrv4                          0              2921   1438  FALL       1
I__543/O                             Odrv4                        372              3293   1438  FALL       1
I__548/I                             LocalMux                       0              3293   1438  FALL       1
I__548/O                             LocalMux                     309              3602   1438  FALL       1
I__554/I                             InMux                          0              3602   1438  FALL       1
I__554/O                             InMux                        217              3819   1438  FALL       1
I__561/I                             CascadeMux                     0              3819   1438  FALL       1
I__561/O                             CascadeMux                     0              3819   1438  FALL       1
seven_seg.r_disp1_i_0_LC_4_15_1/in2  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__946/I                                            ClkMux                         0              2073  RISE       1
I__946/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_0_LC_4_15_1/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_3_LC_2_15_4/lcout
Path End         : seven_seg.r_disp1_i_3_LC_4_15_3/in2
Capture Clock    : seven_seg.r_disp1_i_3_LC_4_15_3/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            898
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_3_LC_2_15_4/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_3_LC_2_15_4/lcout   LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__543/I                             Odrv4                          0              2921   1438  FALL       1
I__543/O                             Odrv4                        372              3293   1438  FALL       1
I__548/I                             LocalMux                       0              3293   1438  FALL       1
I__548/O                             LocalMux                     309              3602   1438  FALL       1
I__555/I                             InMux                          0              3602   1438  FALL       1
I__555/O                             InMux                        217              3819   1438  FALL       1
I__562/I                             CascadeMux                     0              3819   1438  FALL       1
I__562/O                             CascadeMux                     0              3819   1438  FALL       1
seven_seg.r_disp1_i_3_LC_4_15_3/in2  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__946/I                                            ClkMux                         0              2073  RISE       1
I__946/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_3_LC_4_15_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_3_LC_2_15_4/lcout
Path End         : seven_seg.r_disp1_i_2_LC_4_15_4/in3
Capture Clock    : seven_seg.r_disp1_i_2_LC_4_15_4/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            898
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_3_LC_2_15_4/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_3_LC_2_15_4/lcout   LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__543/I                             Odrv4                          0              2921   1438  FALL       1
I__543/O                             Odrv4                        372              3293   1438  FALL       1
I__548/I                             LocalMux                       0              3293   1438  FALL       1
I__548/O                             LocalMux                     309              3602   1438  FALL       1
I__556/I                             InMux                          0              3602   1438  FALL       1
I__556/O                             InMux                        217              3819   1438  FALL       1
seven_seg.r_disp1_i_2_LC_4_15_4/in3  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__946/I                                            ClkMux                         0              2073  RISE       1
I__946/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_2_LC_4_15_4/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_1_LC_2_15_2/lcout
Path End         : seven_seg.r_disp1_i_0_LC_4_15_1/in1
Capture Clock    : seven_seg.r_disp1_i_0_LC_4_15_1/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            898
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_1_LC_2_15_2/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_1_LC_2_15_2/lcout   LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__564/I                             Odrv4                          0              2921   1438  FALL       1
I__564/O                             Odrv4                        372              3293   1438  FALL       1
I__569/I                             LocalMux                       0              3293   1438  FALL       1
I__569/O                             LocalMux                     309              3602   1438  FALL       1
I__575/I                             InMux                          0              3602   1438  FALL       1
I__575/O                             InMux                        217              3819   1438  FALL       1
seven_seg.r_disp1_i_0_LC_4_15_1/in1  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__946/I                                            ClkMux                         0              2073  RISE       1
I__946/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_0_LC_4_15_1/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_1_LC_2_15_2/lcout
Path End         : seven_seg.r_disp1_i_3_LC_4_15_3/in1
Capture Clock    : seven_seg.r_disp1_i_3_LC_4_15_3/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            898
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_1_LC_2_15_2/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_1_LC_2_15_2/lcout   LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__564/I                             Odrv4                          0              2921   1438  FALL       1
I__564/O                             Odrv4                        372              3293   1438  FALL       1
I__569/I                             LocalMux                       0              3293   1438  FALL       1
I__569/O                             LocalMux                     309              3602   1438  FALL       1
I__576/I                             InMux                          0              3602   1438  FALL       1
I__576/O                             InMux                        217              3819   1438  FALL       1
seven_seg.r_disp1_i_3_LC_4_15_3/in1  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__946/I                                            ClkMux                         0              2073  RISE       1
I__946/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_3_LC_4_15_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_1_LC_2_15_2/lcout
Path End         : seven_seg.r_disp1_i_2_LC_4_15_4/in2
Capture Clock    : seven_seg.r_disp1_i_2_LC_4_15_4/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            898
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_1_LC_2_15_2/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_1_LC_2_15_2/lcout   LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__564/I                             Odrv4                          0              2921   1438  FALL       1
I__564/O                             Odrv4                        372              3293   1438  FALL       1
I__569/I                             LocalMux                       0              3293   1438  FALL       1
I__569/O                             LocalMux                     309              3602   1438  FALL       1
I__577/I                             InMux                          0              3602   1438  FALL       1
I__577/O                             InMux                        217              3819   1438  FALL       1
I__580/I                             CascadeMux                     0              3819   1438  FALL       1
I__580/O                             CascadeMux                     0              3819   1438  FALL       1
seven_seg.r_disp1_i_2_LC_4_15_4/in2  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__946/I                                            ClkMux                         0              2073  RISE       1
I__946/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_2_LC_4_15_4/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_7_LC_2_15_0/lcout
Path End         : seven_seg.r_disp2_i_2_LC_5_15_1/in2
Capture Clock    : seven_seg.r_disp2_i_2_LC_5_15_1/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            898
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_7_LC_2_15_0/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_7_LC_2_15_0/lcout   LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__870/I                             Odrv4                          0              2921   1438  FALL       1
I__870/O                             Odrv4                        372              3293   1438  FALL       1
I__876/I                             LocalMux                       0              3293   1438  FALL       1
I__876/O                             LocalMux                     309              3602   1438  FALL       1
I__879/I                             InMux                          0              3602   1438  FALL       1
I__879/O                             InMux                        217              3819   1438  FALL       1
I__883/I                             CascadeMux                     0              3819   1438  FALL       1
I__883/O                             CascadeMux                     0              3819   1438  FALL       1
seven_seg.r_disp2_i_2_LC_5_15_1/in2  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__948/I                                            ClkMux                         0              2073  RISE       1
I__948/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_2_LC_5_15_1/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_7_LC_2_15_0/lcout
Path End         : seven_seg.r_disp2_i_3_LC_5_15_3/in2
Capture Clock    : seven_seg.r_disp2_i_3_LC_5_15_3/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            898
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_7_LC_2_15_0/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_7_LC_2_15_0/lcout   LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__870/I                             Odrv4                          0              2921   1438  FALL       1
I__870/O                             Odrv4                        372              3293   1438  FALL       1
I__876/I                             LocalMux                       0              3293   1438  FALL       1
I__876/O                             LocalMux                     309              3602   1438  FALL       1
I__880/I                             InMux                          0              3602   1438  FALL       1
I__880/O                             InMux                        217              3819   1438  FALL       1
I__884/I                             CascadeMux                     0              3819   1438  FALL       1
I__884/O                             CascadeMux                     0              3819   1438  FALL       1
seven_seg.r_disp2_i_3_LC_5_15_3/in2  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__948/I                                            ClkMux                         0              2073  RISE       1
I__948/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_3_LC_5_15_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_7_LC_2_15_0/lcout
Path End         : seven_seg.r_disp2_i_4_LC_5_15_7/in2
Capture Clock    : seven_seg.r_disp2_i_4_LC_5_15_7/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            898
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_7_LC_2_15_0/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_7_LC_2_15_0/lcout   LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__870/I                             Odrv4                          0              2921   1438  FALL       1
I__870/O                             Odrv4                        372              3293   1438  FALL       1
I__876/I                             LocalMux                       0              3293   1438  FALL       1
I__876/O                             LocalMux                     309              3602   1438  FALL       1
I__881/I                             InMux                          0              3602   1438  FALL       1
I__881/O                             InMux                        217              3819   1438  FALL       1
I__885/I                             CascadeMux                     0              3819   1438  FALL       1
I__885/O                             CascadeMux                     0              3819   1438  FALL       1
seven_seg.r_disp2_i_4_LC_5_15_7/in2  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__948/I                                            ClkMux                         0              2073  RISE       1
I__948/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_4_LC_5_15_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_6_LC_2_15_1/lcout
Path End         : seven_seg.r_disp2_i_2_LC_5_15_1/in0
Capture Clock    : seven_seg.r_disp2_i_2_LC_5_15_1/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            898
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_6_LC_2_15_1/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_6_LC_2_15_1/lcout   LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__903/I                             Odrv4                          0              2921   1438  FALL       1
I__903/O                             Odrv4                        372              3293   1438  FALL       1
I__909/I                             LocalMux                       0              3293   1438  FALL       1
I__909/O                             LocalMux                     309              3602   1438  FALL       1
I__911/I                             InMux                          0              3602   1438  FALL       1
I__911/O                             InMux                        217              3819   1438  FALL       1
seven_seg.r_disp2_i_2_LC_5_15_1/in0  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__948/I                                            ClkMux                         0              2073  RISE       1
I__948/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_2_LC_5_15_1/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_6_LC_2_15_1/lcout
Path End         : seven_seg.r_disp2_i_3_LC_5_15_3/in0
Capture Clock    : seven_seg.r_disp2_i_3_LC_5_15_3/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            898
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_6_LC_2_15_1/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_6_LC_2_15_1/lcout   LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__903/I                             Odrv4                          0              2921   1438  FALL       1
I__903/O                             Odrv4                        372              3293   1438  FALL       1
I__909/I                             LocalMux                       0              3293   1438  FALL       1
I__909/O                             LocalMux                     309              3602   1438  FALL       1
I__912/I                             InMux                          0              3602   1438  FALL       1
I__912/O                             InMux                        217              3819   1438  FALL       1
seven_seg.r_disp2_i_3_LC_5_15_3/in0  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__948/I                                            ClkMux                         0              2073  RISE       1
I__948/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_3_LC_5_15_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_6_LC_2_15_1/lcout
Path End         : seven_seg.r_disp2_i_4_LC_5_15_7/in0
Capture Clock    : seven_seg.r_disp2_i_4_LC_5_15_7/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            898
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_6_LC_2_15_1/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_6_LC_2_15_1/lcout   LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__903/I                             Odrv4                          0              2921   1438  FALL       1
I__903/O                             Odrv4                        372              3293   1438  FALL       1
I__909/I                             LocalMux                       0              3293   1438  FALL       1
I__909/O                             LocalMux                     309              3602   1438  FALL       1
I__913/I                             InMux                          0              3602   1438  FALL       1
I__913/O                             InMux                        217              3819   1438  FALL       1
seven_seg.r_disp2_i_4_LC_5_15_7/in0  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__948/I                                            ClkMux                         0              2073  RISE       1
I__948/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_4_LC_5_15_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.state_1_LC_5_9_4/lcout
Path End         : uart_tx.out_data_LC_5_12_7/in0
Capture Clock    : uart_tx.out_data_LC_5_12_7/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            898
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__928/I                                            ClkMux                         0              2073  RISE       1
I__928/O                                            ClkMux                       309              2381  RISE       1
uart_tx.state_1_LC_5_9_4/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.state_1_LC_5_9_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      11
I__963/I                        Odrv4                          0              2921   1438  FALL       1
I__963/O                        Odrv4                        372              3293   1438  FALL       1
I__972/I                        LocalMux                       0              3293   1438  FALL       1
I__972/O                        LocalMux                     309              3602   1438  FALL       1
I__980/I                        InMux                          0              3602   1438  FALL       1
I__980/O                        InMux                        217              3819   1438  FALL       1
uart_tx.out_data_LC_5_12_7/in0  LogicCell40_SEQ_MODE_1001      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__941/I                                            ClkMux                         0              2073  RISE       1
I__941/O                                            ClkMux                       309              2381  RISE       1
uart_tx.out_data_LC_5_12_7/clk                      LogicCell40_SEQ_MODE_1001      0              2381  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.state_1_LC_5_9_4/lcout
Path End         : uart_tx.tready_LC_6_11_7/in0
Capture Clock    : uart_tx.tready_LC_6_11_7/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            898
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__928/I                                            ClkMux                         0              2073  RISE       1
I__928/O                                            ClkMux                       309              2381  RISE       1
uart_tx.state_1_LC_5_9_4/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.state_1_LC_5_9_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      11
I__965/I                        Odrv4                          0              2921   1438  FALL       1
I__965/O                        Odrv4                        372              3293   1438  FALL       1
I__974/I                        LocalMux                       0              3293   1438  FALL       1
I__974/O                        LocalMux                     309              3602   1438  FALL       1
I__982/I                        InMux                          0              3602   1438  FALL       1
I__982/O                        InMux                        217              3819   1438  FALL       1
uart_tx.tready_LC_6_11_7/in0    LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__942/I                                            ClkMux                         0              2073  RISE       1
I__942/O                                            ClkMux                       309              2381  RISE       1
uart_tx.tready_LC_6_11_7/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_5_LC_1_11_7/lcout
Path End         : uart_rx.index_2_LC_1_10_2/in3
Capture Clock    : uart_rx.index_2_LC_1_10_2/clk
Hold Constraint  : 0p
Path slack       : 1522p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            982
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3903
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__923/I                                            ClkMux                         0              2073  RISE       1
I__923/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_5_LC_1_11_7/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_5_LC_1_11_7/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__185/I                            LocalMux                       0              2921   1066  FALL       1
I__185/O                            LocalMux                     309              3230   1066  FALL       1
I__189/I                            InMux                          0              3230   1066  FALL       1
I__189/O                            InMux                        217              3447   1066  FALL       1
I__192/I                            CascadeMux                     0              3447   1066  FALL       1
I__192/O                            CascadeMux                     0              3447   1066  FALL       1
uart_rx.index_0_LC_1_10_0/in2       LogicCell40_SEQ_MODE_1000      0              3447   1417  FALL       1
uart_rx.index_0_LC_1_10_0/carryout  LogicCell40_SEQ_MODE_1000    133              3581   1417  FALL       2
uart_rx.index_1_LC_1_10_1/carryin   LogicCell40_SEQ_MODE_1000      0              3581   1522  FALL       1
uart_rx.index_1_LC_1_10_1/carryout  LogicCell40_SEQ_MODE_1000    105              3686   1522  FALL       2
I__164/I                            InMux                          0              3686   1522  FALL       1
I__164/O                            InMux                        217              3903   1522  FALL       1
uart_rx.index_2_LC_1_10_2/in3       LogicCell40_SEQ_MODE_1000      0              3903   1522  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__921/I                                            ClkMux                         0              2073  RISE       1
I__921/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_2_LC_1_10_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.counter_8_LC_6_10_0/lcout
Path End         : uart_tx.counter_9_LC_6_10_1/in3
Capture Clock    : uart_tx.counter_9_LC_6_10_1/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            989
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__938/I                                            ClkMux                         0              2073  RISE       1
I__938/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_8_LC_6_10_0/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.counter_8_LC_6_10_0/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__1024/I                             LocalMux                       0              2921   1066  FALL       1
I__1024/O                             LocalMux                     309              3230   1066  FALL       1
I__1028/I                             InMux                          0              3230   1066  FALL       1
I__1028/O                             InMux                        217              3447   1066  FALL       1
uart_tx.counter_8_LC_6_10_0/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
uart_tx.counter_8_LC_6_10_0/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       1
I__1019/I                             InMux                          0              3693   1529  FALL       1
I__1019/O                             InMux                        217              3910   1529  FALL       1
uart_tx.counter_9_LC_6_10_1/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__938/I                                            ClkMux                         0              2073  RISE       1
I__938/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_9_LC_6_10_1/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.counter_6_LC_6_9_6/lcout
Path End         : uart_tx.counter_7_LC_6_9_7/in3
Capture Clock    : uart_tx.counter_7_LC_6_9_7/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            989
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_6_LC_6_9_6/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.counter_6_LC_6_9_6/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__1046/I                            LocalMux                       0              2921   1066  FALL       1
I__1046/O                            LocalMux                     309              3230   1066  FALL       1
I__1050/I                            InMux                          0              3230   1066  FALL       1
I__1050/O                            InMux                        217              3447   1066  FALL       1
uart_tx.counter_6_LC_6_9_6/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
uart_tx.counter_6_LC_6_9_6/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__1029/I                            InMux                          0              3693   1529  FALL       1
I__1029/O                            InMux                        217              3910   1529  FALL       1
uart_tx.counter_7_LC_6_9_7/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_7_LC_6_9_7/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.counter_5_LC_6_9_5/lcout
Path End         : uart_tx.counter_6_LC_6_9_6/in3
Capture Clock    : uart_tx.counter_6_LC_6_9_6/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            989
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_5_LC_6_9_5/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.counter_5_LC_6_9_5/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__802/I                             LocalMux                       0              2921   1066  FALL       1
I__802/O                             LocalMux                     309              3230   1066  FALL       1
I__805/I                             InMux                          0              3230   1066  FALL       1
I__805/O                             InMux                        217              3447   1066  FALL       1
uart_tx.counter_5_LC_6_9_5/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
uart_tx.counter_5_LC_6_9_5/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__1042/I                            InMux                          0              3693   1529  FALL       1
I__1042/O                            InMux                        217              3910   1529  FALL       1
uart_tx.counter_6_LC_6_9_6/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_6_LC_6_9_6/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.counter_4_LC_6_9_4/lcout
Path End         : uart_tx.counter_5_LC_6_9_5/in3
Capture Clock    : uart_tx.counter_5_LC_6_9_5/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            989
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_4_LC_6_9_4/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.counter_4_LC_6_9_4/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__809/I                             LocalMux                       0              2921   1066  FALL       1
I__809/O                             LocalMux                     309              3230   1066  FALL       1
I__813/I                             InMux                          0              3230   1066  FALL       1
I__813/O                             InMux                        217              3447   1066  FALL       1
uart_tx.counter_4_LC_6_9_4/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
uart_tx.counter_4_LC_6_9_4/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__799/I                             InMux                          0              3693   1529  FALL       1
I__799/O                             InMux                        217              3910   1529  FALL       1
uart_tx.counter_5_LC_6_9_5/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_5_LC_6_9_5/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.counter_3_LC_6_9_3/lcout
Path End         : uart_tx.counter_4_LC_6_9_4/in3
Capture Clock    : uart_tx.counter_4_LC_6_9_4/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            989
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_3_LC_6_9_3/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.counter_3_LC_6_9_3/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__817/I                             LocalMux                       0              2921   1066  FALL       1
I__817/O                             LocalMux                     309              3230   1066  FALL       1
I__820/I                             InMux                          0              3230   1066  FALL       1
I__820/O                             InMux                        217              3447   1066  FALL       1
uart_tx.counter_3_LC_6_9_3/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
uart_tx.counter_3_LC_6_9_3/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__806/I                             InMux                          0              3693   1529  FALL       1
I__806/O                             InMux                        217              3910   1529  FALL       1
uart_tx.counter_4_LC_6_9_4/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_4_LC_6_9_4/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.counter_2_LC_6_9_2/lcout
Path End         : uart_tx.counter_3_LC_6_9_3/in3
Capture Clock    : uart_tx.counter_3_LC_6_9_3/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            989
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_2_LC_6_9_2/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.counter_2_LC_6_9_2/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__826/I                             LocalMux                       0              2921   1066  FALL       1
I__826/O                             LocalMux                     309              3230   1066  FALL       1
I__830/I                             InMux                          0              3230   1066  FALL       1
I__830/O                             InMux                        217              3447   1066  FALL       1
uart_tx.counter_2_LC_6_9_2/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
uart_tx.counter_2_LC_6_9_2/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__814/I                             InMux                          0              3693   1529  FALL       1
I__814/O                             InMux                        217              3910   1529  FALL       1
uart_tx.counter_3_LC_6_9_3/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_3_LC_6_9_3/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.counter_1_LC_6_9_1/lcout
Path End         : uart_tx.counter_2_LC_6_9_2/in3
Capture Clock    : uart_tx.counter_2_LC_6_9_2/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            989
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_1_LC_6_9_1/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.counter_1_LC_6_9_1/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__835/I                             LocalMux                       0              2921   1066  FALL       1
I__835/O                             LocalMux                     309              3230   1066  FALL       1
I__839/I                             InMux                          0              3230   1066  FALL       1
I__839/O                             InMux                        217              3447   1066  FALL       1
uart_tx.counter_1_LC_6_9_1/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
uart_tx.counter_1_LC_6_9_1/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__822/I                             InMux                          0              3693   1529  FALL       1
I__822/O                             InMux                        217              3910   1529  FALL       1
uart_tx.counter_2_LC_6_9_2/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_2_LC_6_9_2/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.counter_0_LC_6_9_0/lcout
Path End         : uart_tx.counter_1_LC_6_9_1/in3
Capture Clock    : uart_tx.counter_1_LC_6_9_1/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            989
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_0_LC_6_9_0/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.counter_0_LC_6_9_0/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__842/I                             LocalMux                       0              2921   1066  FALL       1
I__842/O                             LocalMux                     309              3230   1066  FALL       1
I__845/I                             InMux                          0              3230   1066  FALL       1
I__845/O                             InMux                        217              3447   1066  FALL       1
uart_tx.counter_0_LC_6_9_0/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
uart_tx.counter_0_LC_6_9_0/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__831/I                             InMux                          0              3693   1529  FALL       1
I__831/O                             InMux                        217              3910   1529  FALL       1
uart_tx.counter_1_LC_6_9_1/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_1_LC_6_9_1/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.timer_6_LC_2_12_6/lcout
Path End         : uart_rx.timer_7_LC_2_12_7/in3
Capture Clock    : uart_rx.timer_7_LC_2_12_7/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            989
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__927/I                                            ClkMux                         0              2073  RISE       1
I__927/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_6_LC_2_12_6/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.timer_6_LC_2_12_6/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__374/I                            LocalMux                       0              2921   1066  FALL       1
I__374/O                            LocalMux                     309              3230   1066  FALL       1
I__376/I                            InMux                          0              3230   1066  FALL       1
I__376/O                            InMux                        217              3447   1066  FALL       1
uart_rx.timer_6_LC_2_12_6/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
uart_rx.timer_6_LC_2_12_6/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__487/I                            InMux                          0              3693   1529  FALL       1
I__487/O                            InMux                        217              3910   1529  FALL       1
uart_rx.timer_7_LC_2_12_7/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__927/I                                            ClkMux                         0              2073  RISE       1
I__927/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_7_LC_2_12_7/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.timer_5_LC_2_12_5/lcout
Path End         : uart_rx.timer_6_LC_2_12_6/in3
Capture Clock    : uart_rx.timer_6_LC_2_12_6/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            989
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__927/I                                            ClkMux                         0              2073  RISE       1
I__927/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_5_LC_2_12_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.timer_5_LC_2_12_5/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__379/I                            LocalMux                       0              2921   1066  FALL       1
I__379/O                            LocalMux                     309              3230   1066  FALL       1
I__384/I                            InMux                          0              3230   1066  FALL       1
I__384/O                            InMux                        217              3447   1066  FALL       1
uart_rx.timer_5_LC_2_12_5/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
uart_rx.timer_5_LC_2_12_5/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__372/I                            InMux                          0              3693   1529  FALL       1
I__372/O                            InMux                        217              3910   1529  FALL       1
uart_rx.timer_6_LC_2_12_6/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__927/I                                            ClkMux                         0              2073  RISE       1
I__927/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_6_LC_2_12_6/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.timer_4_LC_2_12_4/lcout
Path End         : uart_rx.timer_5_LC_2_12_5/in3
Capture Clock    : uart_rx.timer_5_LC_2_12_5/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            989
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__927/I                                            ClkMux                         0              2073  RISE       1
I__927/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_4_LC_2_12_4/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.timer_4_LC_2_12_4/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__391/I                            LocalMux                       0              2921   1066  FALL       1
I__391/O                            LocalMux                     309              3230   1066  FALL       1
I__395/I                            InMux                          0              3230   1066  FALL       1
I__395/O                            InMux                        217              3447   1066  FALL       1
uart_rx.timer_4_LC_2_12_4/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
uart_rx.timer_4_LC_2_12_4/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__377/I                            InMux                          0              3693   1529  FALL       1
I__377/O                            InMux                        217              3910   1529  FALL       1
uart_rx.timer_5_LC_2_12_5/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__927/I                                            ClkMux                         0              2073  RISE       1
I__927/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_5_LC_2_12_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.timer_3_LC_2_12_3/lcout
Path End         : uart_rx.timer_4_LC_2_12_4/in3
Capture Clock    : uart_rx.timer_4_LC_2_12_4/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            989
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__927/I                                            ClkMux                         0              2073  RISE       1
I__927/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_3_LC_2_12_3/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.timer_3_LC_2_12_3/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__401/I                            LocalMux                       0              2921   1066  FALL       1
I__401/O                            LocalMux                     309              3230   1066  FALL       1
I__404/I                            InMux                          0              3230   1066  FALL       1
I__404/O                            InMux                        217              3447   1066  FALL       1
uart_rx.timer_3_LC_2_12_3/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
uart_rx.timer_3_LC_2_12_3/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__389/I                            InMux                          0              3693   1529  FALL       1
I__389/O                            InMux                        217              3910   1529  FALL       1
uart_rx.timer_4_LC_2_12_4/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__927/I                                            ClkMux                         0              2073  RISE       1
I__927/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_4_LC_2_12_4/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.timer_2_LC_2_12_2/lcout
Path End         : uart_rx.timer_3_LC_2_12_3/in3
Capture Clock    : uart_rx.timer_3_LC_2_12_3/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            989
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__927/I                                            ClkMux                         0              2073  RISE       1
I__927/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_2_LC_2_12_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.timer_2_LC_2_12_2/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__409/I                            LocalMux                       0              2921   1066  FALL       1
I__409/O                            LocalMux                     309              3230   1066  FALL       1
I__413/I                            InMux                          0              3230   1066  FALL       1
I__413/O                            InMux                        217              3447   1066  FALL       1
uart_rx.timer_2_LC_2_12_2/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
uart_rx.timer_2_LC_2_12_2/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__399/I                            InMux                          0              3693   1529  FALL       1
I__399/O                            InMux                        217              3910   1529  FALL       1
uart_rx.timer_3_LC_2_12_3/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__927/I                                            ClkMux                         0              2073  RISE       1
I__927/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_3_LC_2_12_3/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.timer_1_LC_2_12_1/lcout
Path End         : uart_rx.timer_2_LC_2_12_2/in3
Capture Clock    : uart_rx.timer_2_LC_2_12_2/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            989
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__927/I                                            ClkMux                         0              2073  RISE       1
I__927/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_1_LC_2_12_1/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.timer_1_LC_2_12_1/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__416/I                            LocalMux                       0              2921   1066  FALL       1
I__416/O                            LocalMux                     309              3230   1066  FALL       1
I__419/I                            InMux                          0              3230   1066  FALL       1
I__419/O                            InMux                        217              3447   1066  FALL       1
uart_rx.timer_1_LC_2_12_1/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
uart_rx.timer_1_LC_2_12_1/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__406/I                            InMux                          0              3693   1529  FALL       1
I__406/O                            InMux                        217              3910   1529  FALL       1
uart_rx.timer_2_LC_2_12_2/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__927/I                                            ClkMux                         0              2073  RISE       1
I__927/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_2_LC_2_12_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.timer_0_LC_2_12_0/lcout
Path End         : uart_rx.timer_1_LC_2_12_1/in3
Capture Clock    : uart_rx.timer_1_LC_2_12_1/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            989
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__927/I                                            ClkMux                         0              2073  RISE       1
I__927/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_0_LC_2_12_0/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.timer_0_LC_2_12_0/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__421/I                            LocalMux                       0              2921   1066  FALL       1
I__421/O                            LocalMux                     309              3230   1066  FALL       1
I__424/I                            InMux                          0              3230   1066  FALL       1
I__424/O                            InMux                        217              3447   1066  FALL       1
uart_rx.timer_0_LC_2_12_0/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
uart_rx.timer_0_LC_2_12_0/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__414/I                            InMux                          0              3693   1529  FALL       1
I__414/O                            InMux                        217              3910   1529  FALL       1
uart_rx.timer_1_LC_2_12_1/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__927/I                                            ClkMux                         0              2073  RISE       1
I__927/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_1_LC_2_12_1/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.index_2_LC_1_10_2/lcout
Path End         : uart_rx.index_3_LC_1_10_3/in3
Capture Clock    : uart_rx.index_3_LC_1_10_3/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                            989
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__921/I                                            ClkMux                         0              2073  RISE       1
I__921/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_2_LC_1_10_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.index_2_LC_1_10_2/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       6
I__344/I                            LocalMux                       0              2921   1066  FALL       1
I__344/O                            LocalMux                     309              3230   1066  FALL       1
I__350/I                            InMux                          0              3230   1066  FALL       1
I__350/O                            InMux                        217              3447   1066  FALL       1
uart_rx.index_2_LC_1_10_2/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
uart_rx.index_2_LC_1_10_2/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       1
I__176/I                            InMux                          0              3693   1529  FALL       1
I__176/O                            InMux                        217              3910   1529  FALL       1
uart_rx.index_3_LC_1_10_3/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__921/I                                            ClkMux                         0              2073  RISE       1
I__921/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_3_LC_1_10_3/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_uart_char_esr_1_LC_4_14_1/lcout
Path End         : uart_tx.r_data_1_LC_4_12_3/in3
Capture Clock    : uart_tx.r_data_1_LC_4_12_3/clk
Hold Constraint  : 0p
Path slack       : 1606p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1066
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3987
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__944/I                                            ClkMux                         0              2073  RISE       1
I__944/O                                            ClkMux                       309              2381  RISE       1
r_uart_char_esr_1_LC_4_14_1/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_uart_char_esr_1_LC_4_14_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1606  FALL       1
I__523/I                           Odrv12                         0              2921   1606  FALL       1
I__523/O                           Odrv12                       540              3461   1606  FALL       1
I__524/I                           LocalMux                       0              3461   1606  FALL       1
I__524/O                           LocalMux                     309              3770   1606  FALL       1
I__525/I                           InMux                          0              3770   1606  FALL       1
I__525/O                           InMux                        217              3987   1606  FALL       1
uart_tx.r_data_1_LC_4_12_3/in3     LogicCell40_SEQ_MODE_1000      0              3987   1606  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__936/I                                            ClkMux                         0              2073  RISE       1
I__936/O                                            ClkMux                       309              2381  RISE       1
uart_tx.r_data_1_LC_4_12_3/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_5_LC_1_11_7/lcout
Path End         : uart_rx.state_2_LC_1_12_5/in1
Capture Clock    : uart_rx.state_2_LC_1_12_5/clk
Hold Constraint  : 0p
Path slack       : 1606p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1066
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3987
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__923/I                                            ClkMux                         0              2073  RISE       1
I__923/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_5_LC_1_11_7/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_5_LC_1_11_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__186/I                         Odrv12                         0              2921   1606  FALL       1
I__186/O                         Odrv12                       540              3461   1606  FALL       1
I__190/I                         LocalMux                       0              3461   1606  FALL       1
I__190/O                         LocalMux                     309              3770   1606  FALL       1
I__193/I                         InMux                          0              3770   1606  FALL       1
I__193/O                         InMux                        217              3987   1606  FALL       1
uart_rx.state_2_LC_1_12_5/in1    LogicCell40_SEQ_MODE_1000      0              3987   1606  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__924/I                                            ClkMux                         0              2073  RISE       1
I__924/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_2_LC_1_12_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_0_LC_1_10_5/lcout
Path End         : uart_rx.out_data_0_LC_1_15_7/in3
Capture Clock    : uart_rx.out_data_0_LC_1_15_7/clk
Hold Constraint  : 0p
Path slack       : 1606p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1066
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3987
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__921/I                                            ClkMux                         0              2073  RISE       1
I__921/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_0_LC_1_10_5/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_0_LC_1_10_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__238/I                          Odrv12                         0              2921   1606  FALL       1
I__238/O                          Odrv12                       540              3461   1606  FALL       1
I__240/I                          LocalMux                       0              3461   1606  FALL       1
I__240/O                          LocalMux                     309              3770   1606  FALL       1
I__241/I                          InMux                          0              3770   1606  FALL       1
I__241/O                          InMux                        217              3987   1606  FALL       1
uart_rx.out_data_0_LC_1_15_7/in3  LogicCell40_SEQ_MODE_1000      0              3987   1606  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__934/I                                            ClkMux                         0              2073  RISE       1
I__934/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_0_LC_1_15_7/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_3_LC_2_9_2/lcout
Path End         : uart_rx.out_data_3_LC_2_15_4/in3
Capture Clock    : uart_rx.out_data_3_LC_2_15_4/clk
Hold Constraint  : 0p
Path slack       : 1606p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1066
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3987
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__922/I                                            ClkMux                         0              2073  RISE       1
I__922/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_3_LC_2_9_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_3_LC_2_9_2/lcout   LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__437/I                          Odrv12                         0              2921   1606  FALL       1
I__437/O                          Odrv12                       540              3461   1606  FALL       1
I__439/I                          LocalMux                       0              3461   1606  FALL       1
I__439/O                          LocalMux                     309              3770   1606  FALL       1
I__441/I                          InMux                          0              3770   1606  FALL       1
I__441/O                          InMux                        217              3987   1606  FALL       1
uart_rx.out_data_3_LC_2_15_4/in3  LogicCell40_SEQ_MODE_1000      0              3987   1606  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_3_LC_2_15_4/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_1_LC_2_9_7/lcout
Path End         : uart_rx.out_data_1_LC_2_15_2/in3
Capture Clock    : uart_rx.out_data_1_LC_2_15_2/clk
Hold Constraint  : 0p
Path slack       : 1606p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1066
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3987
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__922/I                                            ClkMux                         0              2073  RISE       1
I__922/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_1_LC_2_9_7/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_1_LC_2_9_7/lcout   LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__444/I                          Odrv12                         0              2921   1606  FALL       1
I__444/O                          Odrv12                       540              3461   1606  FALL       1
I__446/I                          LocalMux                       0              3461   1606  FALL       1
I__446/O                          LocalMux                     309              3770   1606  FALL       1
I__447/I                          InMux                          0              3770   1606  FALL       1
I__447/O                          InMux                        217              3987   1606  FALL       1
uart_rx.out_data_1_LC_2_15_2/in3  LogicCell40_SEQ_MODE_1000      0              3987   1606  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_1_LC_2_15_2/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_6_LC_2_9_3/lcout
Path End         : uart_rx.out_data_6_LC_2_15_1/in3
Capture Clock    : uart_rx.out_data_6_LC_2_15_1/clk
Hold Constraint  : 0p
Path slack       : 1606p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1066
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3987
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__922/I                                            ClkMux                         0              2073  RISE       1
I__922/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_6_LC_2_9_3/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_6_LC_2_9_3/lcout   LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__449/I                          Odrv12                         0              2921   1606  FALL       1
I__449/O                          Odrv12                       540              3461   1606  FALL       1
I__451/I                          LocalMux                       0              3461   1606  FALL       1
I__451/O                          LocalMux                     309              3770   1606  FALL       1
I__452/I                          InMux                          0              3770   1606  FALL       1
I__452/O                          InMux                        217              3987   1606  FALL       1
uart_rx.out_data_6_LC_2_15_1/in3  LogicCell40_SEQ_MODE_1000      0              3987   1606  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_6_LC_2_15_1/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_2_LC_1_15_6/lcout
Path End         : seven_seg.r_disp1_i_0_LC_4_15_1/in0
Capture Clock    : seven_seg.r_disp1_i_0_LC_4_15_1/clk
Hold Constraint  : 0p
Path slack       : 1606p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1066
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3987
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__934/I                                            ClkMux                         0              2073  RISE       1
I__934/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_2_LC_1_15_6/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_2_LC_1_15_6/lcout   LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__584/I                             Odrv12                         0              2921   1606  FALL       1
I__584/O                             Odrv12                       540              3461   1606  FALL       1
I__590/I                             LocalMux                       0              3461   1606  FALL       1
I__590/O                             LocalMux                     309              3770   1606  FALL       1
I__592/I                             InMux                          0              3770   1606  FALL       1
I__592/O                             InMux                        217              3987   1606  FALL       1
seven_seg.r_disp1_i_0_LC_4_15_1/in0  LogicCell40_SEQ_MODE_1000      0              3987   1606  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__946/I                                            ClkMux                         0              2073  RISE       1
I__946/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_0_LC_4_15_1/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_0_LC_1_15_7/lcout
Path End         : seven_seg.r_disp1_i_0_LC_4_15_1/in3
Capture Clock    : seven_seg.r_disp1_i_0_LC_4_15_1/clk
Hold Constraint  : 0p
Path slack       : 1606p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1066
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3987
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__934/I                                            ClkMux                         0              2073  RISE       1
I__934/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_0_LC_1_15_7/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_0_LC_1_15_7/lcout   LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__600/I                             Odrv12                         0              2921   1606  FALL       1
I__600/O                             Odrv12                       540              3461   1606  FALL       1
I__606/I                             LocalMux                       0              3461   1606  FALL       1
I__606/O                             LocalMux                     309              3770   1606  FALL       1
I__608/I                             InMux                          0              3770   1606  FALL       1
I__608/O                             InMux                        217              3987   1606  FALL       1
seven_seg.r_disp1_i_0_LC_4_15_1/in3  LogicCell40_SEQ_MODE_1000      0              3987   1606  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__946/I                                            ClkMux                         0              2073  RISE       1
I__946/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_0_LC_4_15_1/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_4_LC_2_15_6/lcout
Path End         : seven_seg.r_disp2_i_2_LC_5_15_1/in3
Capture Clock    : seven_seg.r_disp2_i_2_LC_5_15_1/clk
Hold Constraint  : 0p
Path slack       : 1606p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1066
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3987
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_4_LC_2_15_6/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_4_LC_2_15_6/lcout   LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__856/I                             Odrv12                         0              2921   1606  FALL       1
I__856/O                             Odrv12                       540              3461   1606  FALL       1
I__862/I                             LocalMux                       0              3461   1606  FALL       1
I__862/O                             LocalMux                     309              3770   1606  FALL       1
I__864/I                             InMux                          0              3770   1606  FALL       1
I__864/O                             InMux                        217              3987   1606  FALL       1
seven_seg.r_disp2_i_2_LC_5_15_1/in3  LogicCell40_SEQ_MODE_1000      0              3987   1606  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__948/I                                            ClkMux                         0              2073  RISE       1
I__948/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_2_LC_5_15_1/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_5_LC_5_14_4/lcout
Path End         : seven_seg.r_disp2_i_0_LC_1_14_3/in1
Capture Clock    : seven_seg.r_disp2_i_0_LC_1_14_3/clk
Hold Constraint  : 0p
Path slack       : 1606p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1066
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3987
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__947/I                                            ClkMux                         0              2073  RISE       1
I__947/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_5_LC_5_14_4/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_5_LC_5_14_4/lcout   LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__888/I                             Odrv12                         0              2921   1606  FALL       1
I__888/O                             Odrv12                       540              3461   1606  FALL       1
I__893/I                             LocalMux                       0              3461   1606  FALL       1
I__893/O                             LocalMux                     309              3770   1606  FALL       1
I__895/I                             InMux                          0              3770   1606  FALL       1
I__895/O                             InMux                        217              3987   1606  FALL       1
seven_seg.r_disp2_i_0_LC_1_14_3/in1  LogicCell40_SEQ_MODE_1000      0              3987   1606  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__929/I                                            ClkMux                         0              2073  RISE       1
I__929/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_0_LC_1_14_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_2_LC_1_15_6/lcout
Path End         : seven_seg.r_disp1_i_2_LC_4_15_4/in1
Capture Clock    : seven_seg.r_disp1_i_2_LC_4_15_4/clk
Hold Constraint  : 0p
Path slack       : 1606p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1066
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3987
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__934/I                                            ClkMux                         0              2073  RISE       1
I__934/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_2_LC_1_15_6/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_2_LC_1_15_6/lcout   LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__584/I                             Odrv12                         0              2921   1606  FALL       1
I__584/O                             Odrv12                       540              3461   1606  FALL       1
I__590/I                             LocalMux                       0              3461   1606  FALL       1
I__590/O                             LocalMux                     309              3770   1606  FALL       1
I__593/I                             InMux                          0              3770   1606  FALL       1
I__593/O                             InMux                        217              3987   1606  FALL       1
seven_seg.r_disp1_i_2_LC_4_15_4/in1  LogicCell40_SEQ_MODE_1000      0              3987   1606  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__946/I                                            ClkMux                         0              2073  RISE       1
I__946/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_2_LC_4_15_4/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_2_LC_1_15_6/lcout
Path End         : seven_seg.r_disp1_i_3_LC_4_15_3/in0
Capture Clock    : seven_seg.r_disp1_i_3_LC_4_15_3/clk
Hold Constraint  : 0p
Path slack       : 1606p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1066
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3987
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__934/I                                            ClkMux                         0              2073  RISE       1
I__934/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_2_LC_1_15_6/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_2_LC_1_15_6/lcout   LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__584/I                             Odrv12                         0              2921   1606  FALL       1
I__584/O                             Odrv12                       540              3461   1606  FALL       1
I__590/I                             LocalMux                       0              3461   1606  FALL       1
I__590/O                             LocalMux                     309              3770   1606  FALL       1
I__594/I                             InMux                          0              3770   1606  FALL       1
I__594/O                             InMux                        217              3987   1606  FALL       1
seven_seg.r_disp1_i_3_LC_4_15_3/in0  LogicCell40_SEQ_MODE_1000      0              3987   1606  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__946/I                                            ClkMux                         0              2073  RISE       1
I__946/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_3_LC_4_15_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_0_LC_1_15_7/lcout
Path End         : seven_seg.r_disp1_i_2_LC_4_15_4/in0
Capture Clock    : seven_seg.r_disp1_i_2_LC_4_15_4/clk
Hold Constraint  : 0p
Path slack       : 1606p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1066
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3987
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__934/I                                            ClkMux                         0              2073  RISE       1
I__934/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_0_LC_1_15_7/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_0_LC_1_15_7/lcout   LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__600/I                             Odrv12                         0              2921   1606  FALL       1
I__600/O                             Odrv12                       540              3461   1606  FALL       1
I__606/I                             LocalMux                       0              3461   1606  FALL       1
I__606/O                             LocalMux                     309              3770   1606  FALL       1
I__609/I                             InMux                          0              3770   1606  FALL       1
I__609/O                             InMux                        217              3987   1606  FALL       1
seven_seg.r_disp1_i_2_LC_4_15_4/in0  LogicCell40_SEQ_MODE_1000      0              3987   1606  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__946/I                                            ClkMux                         0              2073  RISE       1
I__946/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_2_LC_4_15_4/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_0_LC_1_15_7/lcout
Path End         : seven_seg.r_disp1_i_3_LC_4_15_3/in3
Capture Clock    : seven_seg.r_disp1_i_3_LC_4_15_3/clk
Hold Constraint  : 0p
Path slack       : 1606p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1066
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3987
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__934/I                                            ClkMux                         0              2073  RISE       1
I__934/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_0_LC_1_15_7/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_0_LC_1_15_7/lcout   LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__600/I                             Odrv12                         0              2921   1606  FALL       1
I__600/O                             Odrv12                       540              3461   1606  FALL       1
I__606/I                             LocalMux                       0              3461   1606  FALL       1
I__606/O                             LocalMux                     309              3770   1606  FALL       1
I__610/I                             InMux                          0              3770   1606  FALL       1
I__610/O                             InMux                        217              3987   1606  FALL       1
seven_seg.r_disp1_i_3_LC_4_15_3/in3  LogicCell40_SEQ_MODE_1000      0              3987   1606  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__946/I                                            ClkMux                         0              2073  RISE       1
I__946/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_3_LC_4_15_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_4_LC_2_15_6/lcout
Path End         : seven_seg.r_disp2_i_3_LC_5_15_3/in3
Capture Clock    : seven_seg.r_disp2_i_3_LC_5_15_3/clk
Hold Constraint  : 0p
Path slack       : 1606p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1066
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3987
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_4_LC_2_15_6/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_4_LC_2_15_6/lcout   LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__856/I                             Odrv12                         0              2921   1606  FALL       1
I__856/O                             Odrv12                       540              3461   1606  FALL       1
I__862/I                             LocalMux                       0              3461   1606  FALL       1
I__862/O                             LocalMux                     309              3770   1606  FALL       1
I__865/I                             InMux                          0              3770   1606  FALL       1
I__865/O                             InMux                        217              3987   1606  FALL       1
seven_seg.r_disp2_i_3_LC_5_15_3/in3  LogicCell40_SEQ_MODE_1000      0              3987   1606  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__948/I                                            ClkMux                         0              2073  RISE       1
I__948/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_3_LC_5_15_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_4_LC_2_15_6/lcout
Path End         : seven_seg.r_disp2_i_4_LC_5_15_7/in3
Capture Clock    : seven_seg.r_disp2_i_4_LC_5_15_7/clk
Hold Constraint  : 0p
Path slack       : 1606p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1066
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3987
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_4_LC_2_15_6/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_4_LC_2_15_6/lcout   LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__856/I                             Odrv12                         0              2921   1606  FALL       1
I__856/O                             Odrv12                       540              3461   1606  FALL       1
I__862/I                             LocalMux                       0              3461   1606  FALL       1
I__862/O                             LocalMux                     309              3770   1606  FALL       1
I__866/I                             InMux                          0              3770   1606  FALL       1
I__866/O                             InMux                        217              3987   1606  FALL       1
seven_seg.r_disp2_i_4_LC_5_15_7/in3  LogicCell40_SEQ_MODE_1000      0              3987   1606  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__948/I                                            ClkMux                         0              2073  RISE       1
I__948/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_4_LC_5_15_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_5_LC_5_14_4/lcout
Path End         : seven_seg.r_disp2_i_1_LC_1_14_2/in2
Capture Clock    : seven_seg.r_disp2_i_1_LC_1_14_2/clk
Hold Constraint  : 0p
Path slack       : 1606p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1066
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3987
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__947/I                                            ClkMux                         0              2073  RISE       1
I__947/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_5_LC_5_14_4/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_5_LC_5_14_4/lcout   LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__888/I                             Odrv12                         0              2921   1606  FALL       1
I__888/O                             Odrv12                       540              3461   1606  FALL       1
I__893/I                             LocalMux                       0              3461   1606  FALL       1
I__893/O                             LocalMux                     309              3770   1606  FALL       1
I__896/I                             InMux                          0              3770   1606  FALL       1
I__896/O                             InMux                        217              3987   1606  FALL       1
I__899/I                             CascadeMux                     0              3987   1606  FALL       1
I__899/O                             CascadeMux                     0              3987   1606  FALL       1
seven_seg.r_disp2_i_1_LC_1_14_2/in2  LogicCell40_SEQ_MODE_1000      0              3987   1606  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__929/I                                            ClkMux                         0              2073  RISE       1
I__929/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_1_LC_1_14_2/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_5_LC_5_14_4/lcout
Path End         : seven_seg.r_disp2_i_5_LC_1_14_6/in2
Capture Clock    : seven_seg.r_disp2_i_5_LC_1_14_6/clk
Hold Constraint  : 0p
Path slack       : 1606p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1066
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3987
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__947/I                                            ClkMux                         0              2073  RISE       1
I__947/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_5_LC_5_14_4/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_5_LC_5_14_4/lcout   LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__888/I                             Odrv12                         0              2921   1606  FALL       1
I__888/O                             Odrv12                       540              3461   1606  FALL       1
I__893/I                             LocalMux                       0              3461   1606  FALL       1
I__893/O                             LocalMux                     309              3770   1606  FALL       1
I__897/I                             InMux                          0              3770   1606  FALL       1
I__897/O                             InMux                        217              3987   1606  FALL       1
I__900/I                             CascadeMux                     0              3987   1606  FALL       1
I__900/O                             CascadeMux                     0              3987   1606  FALL       1
seven_seg.r_disp2_i_5_LC_1_14_6/in2  LogicCell40_SEQ_MODE_1000      0              3987   1606  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__929/I                                            ClkMux                         0              2073  RISE       1
I__929/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_5_LC_1_14_6/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_5_LC_5_14_4/lcout
Path End         : seven_seg.r_disp2_i_6_LC_1_14_4/in2
Capture Clock    : seven_seg.r_disp2_i_6_LC_1_14_4/clk
Hold Constraint  : 0p
Path slack       : 1606p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1066
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3987
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__947/I                                            ClkMux                         0              2073  RISE       1
I__947/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_5_LC_5_14_4/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_5_LC_5_14_4/lcout   LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__888/I                             Odrv12                         0              2921   1606  FALL       1
I__888/O                             Odrv12                       540              3461   1606  FALL       1
I__893/I                             LocalMux                       0              3461   1606  FALL       1
I__893/O                             LocalMux                     309              3770   1606  FALL       1
I__898/I                             InMux                          0              3770   1606  FALL       1
I__898/O                             InMux                        217              3987   1606  FALL       1
I__901/I                             CascadeMux                     0              3987   1606  FALL       1
I__901/O                             CascadeMux                     0              3987   1606  FALL       1
seven_seg.r_disp2_i_6_LC_1_14_4/in2  LogicCell40_SEQ_MODE_1000      0              3987   1606  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__929/I                                            ClkMux                         0              2073  RISE       1
I__929/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_6_LC_1_14_4/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.counter_7_LC_6_9_7/lcout
Path End         : uart_tx.counter_8_LC_6_10_0/in3
Capture Clock    : uart_tx.counter_8_LC_6_10_0/clk
Hold Constraint  : 0p
Path slack       : 1705p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1165
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4086
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_7_LC_6_9_7/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.counter_7_LC_6_9_7/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__1033/I                            LocalMux                       0              2921   1066  FALL       1
I__1033/O                            LocalMux                     309              3230   1066  FALL       1
I__1037/I                            InMux                          0              3230   1066  FALL       1
I__1037/O                            InMux                        217              3447   1066  FALL       1
uart_tx.counter_7_LC_6_9_7/in1       LogicCell40_SEQ_MODE_1000      0              3447   1704  FALL       1
uart_tx.counter_7_LC_6_9_7/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1704  FALL       1
IN_MUX_bfv_6_10_0_/carryinitin       ICE_CARRY_IN_MUX               0              3693   1704  FALL       1
IN_MUX_bfv_6_10_0_/carryinitout      ICE_CARRY_IN_MUX             175              3868   1704  FALL       2
I__1020/I                            InMux                          0              3868   1704  FALL       1
I__1020/O                            InMux                        217              4086   1704  FALL       1
uart_tx.counter_8_LC_6_10_0/in3      LogicCell40_SEQ_MODE_1000      0              4086   1704  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__938/I                                            ClkMux                         0              2073  RISE       1
I__938/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_8_LC_6_10_0/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.timer_7_LC_2_12_7/lcout
Path End         : uart_rx.timer_8_LC_2_13_0/in3
Capture Clock    : uart_rx.timer_8_LC_2_13_0/clk
Hold Constraint  : 0p
Path slack       : 1705p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1165
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4086
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__927/I                                            ClkMux                         0              2073  RISE       1
I__927/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_7_LC_2_12_7/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.timer_7_LC_2_12_7/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__490/I                            LocalMux                       0              2921   1066  FALL       1
I__490/O                            LocalMux                     309              3230   1066  FALL       1
I__494/I                            InMux                          0              3230   1066  FALL       1
I__494/O                            InMux                        217              3447   1066  FALL       1
uart_rx.timer_7_LC_2_12_7/in1       LogicCell40_SEQ_MODE_1000      0              3447   1704  FALL       1
uart_rx.timer_7_LC_2_12_7/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1704  FALL       1
IN_MUX_bfv_2_13_0_/carryinitin      ICE_CARRY_IN_MUX               0              3693   1704  FALL       1
IN_MUX_bfv_2_13_0_/carryinitout     ICE_CARRY_IN_MUX             175              3868   1704  FALL       1
I__486/I                            InMux                          0              3868   1704  FALL       1
I__486/O                            InMux                        217              4086   1704  FALL       1
uart_rx.timer_8_LC_2_13_0/in3       LogicCell40_SEQ_MODE_1000      0              4086   1704  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__930/I                                            ClkMux                         0              2073  RISE       1
I__930/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_8_LC_2_13_0/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_3_LC_2_15_4/lcout
Path End         : r_uart_char_ess_3_LC_4_14_7/in3
Capture Clock    : r_uart_char_ess_3_LC_4_14_7/clk
Hold Constraint  : 0p
Path slack       : 1754p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1214
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4135
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_3_LC_2_15_4/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_3_LC_2_15_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__542/I                            Odrv4                          0              2921   1753  FALL       1
I__542/O                            Odrv4                        372              3293   1753  FALL       1
I__547/I                            Span4Mux_h                     0              3293   1753  FALL       1
I__547/O                            Span4Mux_h                   316              3609   1753  FALL       1
I__553/I                            LocalMux                       0              3609   1753  FALL       1
I__553/O                            LocalMux                     309              3917   1753  FALL       1
I__560/I                            InMux                          0              3917   1753  FALL       1
I__560/O                            InMux                        217              4135   1753  FALL       1
r_uart_char_ess_3_LC_4_14_7/in3     LogicCell40_SEQ_MODE_1001      0              4135   1753  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__944/I                                            ClkMux                         0              2073  RISE       1
I__944/O                                            ClkMux                       309              2381  RISE       1
r_uart_char_ess_3_LC_4_14_7/clk                     LogicCell40_SEQ_MODE_1001      0              2381  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_1_LC_2_15_2/lcout
Path End         : r_uart_char_esr_1_LC_4_14_1/in3
Capture Clock    : r_uart_char_esr_1_LC_4_14_1/clk
Hold Constraint  : 0p
Path slack       : 1754p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1214
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4135
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_1_LC_2_15_2/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_1_LC_2_15_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__563/I                            Odrv4                          0              2921   1753  FALL       1
I__563/O                            Odrv4                        372              3293   1753  FALL       1
I__568/I                            Span4Mux_h                     0              3293   1753  FALL       1
I__568/O                            Span4Mux_h                   316              3609   1753  FALL       1
I__574/I                            LocalMux                       0              3609   1753  FALL       1
I__574/O                            LocalMux                     309              3917   1753  FALL       1
I__579/I                            InMux                          0              3917   1753  FALL       1
I__579/O                            InMux                        217              4135   1753  FALL       1
r_uart_char_esr_1_LC_4_14_1/in3     LogicCell40_SEQ_MODE_1000      0              4135   1753  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__944/I                                            ClkMux                         0              2073  RISE       1
I__944/O                                            ClkMux                       309              2381  RISE       1
r_uart_char_esr_1_LC_4_14_1/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_2_LC_1_15_6/lcout
Path End         : r_uart_char_esr_2_LC_4_14_2/in3
Capture Clock    : r_uart_char_esr_2_LC_4_14_2/clk
Hold Constraint  : 0p
Path slack       : 1754p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1214
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4135
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__934/I                                            ClkMux                         0              2073  RISE       1
I__934/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_2_LC_1_15_6/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_2_LC_1_15_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__585/I                            Odrv4                          0              2921   1753  FALL       1
I__585/O                            Odrv4                        372              3293   1753  FALL       1
I__591/I                            Span4Mux_h                     0              3293   1753  FALL       1
I__591/O                            Span4Mux_h                   316              3609   1753  FALL       1
I__595/I                            LocalMux                       0              3609   1753  FALL       1
I__595/O                            LocalMux                     309              3917   1753  FALL       1
I__596/I                            InMux                          0              3917   1753  FALL       1
I__596/O                            InMux                        217              4135   1753  FALL       1
r_uart_char_esr_2_LC_4_14_2/in3     LogicCell40_SEQ_MODE_1000      0              4135   1753  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__944/I                                            ClkMux                         0              2073  RISE       1
I__944/O                                            ClkMux                       309              2381  RISE       1
r_uart_char_esr_2_LC_4_14_2/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_0_LC_1_15_7/lcout
Path End         : r_uart_char_esr_0_LC_4_14_0/in3
Capture Clock    : r_uart_char_esr_0_LC_4_14_0/clk
Hold Constraint  : 0p
Path slack       : 1754p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1214
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4135
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__934/I                                            ClkMux                         0              2073  RISE       1
I__934/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_0_LC_1_15_7/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_0_LC_1_15_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__601/I                            Odrv4                          0              2921   1753  FALL       1
I__601/O                            Odrv4                        372              3293   1753  FALL       1
I__607/I                            Span4Mux_h                     0              3293   1753  FALL       1
I__607/O                            Span4Mux_h                   316              3609   1753  FALL       1
I__611/I                            LocalMux                       0              3609   1753  FALL       1
I__611/O                            LocalMux                     309              3917   1753  FALL       1
I__612/I                            InMux                          0              3917   1753  FALL       1
I__612/O                            InMux                        217              4135   1753  FALL       1
r_uart_char_esr_0_LC_4_14_0/in3     LogicCell40_SEQ_MODE_1000      0              4135   1753  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__944/I                                            ClkMux                         0              2073  RISE       1
I__944/O                                            ClkMux                       309              2381  RISE       1
r_uart_char_esr_0_LC_4_14_0/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_valid_LC_2_14_5/lcout
Path End         : uart_rx_tvalid_LC_5_10_7/in1
Capture Clock    : uart_rx_tvalid_LC_5_10_7/clk
Hold Constraint  : 0p
Path slack       : 1754p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1214
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4135
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__935/I                                            ClkMux                         0              2073  RISE       1
I__935/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_valid_LC_2_14_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_valid_LC_2_14_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__712/I                         Odrv4                          0              2921   1753  FALL       1
I__712/O                         Odrv4                        372              3293   1753  FALL       1
I__716/I                         Span4Mux_h                     0              3293   1753  FALL       1
I__716/O                         Span4Mux_h                   316              3609   1753  FALL       1
I__717/I                         LocalMux                       0              3609   1753  FALL       1
I__717/O                         LocalMux                     309              3917   1753  FALL       1
I__718/I                         InMux                          0              3917   1753  FALL       1
I__718/O                         InMux                        217              4135   1753  FALL       1
uart_rx_tvalid_LC_5_10_7/in1     LogicCell40_SEQ_MODE_1000      0              4135   1753  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__932/I                                            ClkMux                         0              2073  RISE       1
I__932/O                                            ClkMux                       309              2381  RISE       1
uart_rx_tvalid_LC_5_10_7/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_5_LC_2_11_3/lcout
Path End         : uart_rx.out_data_5_LC_5_14_4/in3
Capture Clock    : uart_rx.out_data_5_LC_5_14_4/clk
Hold Constraint  : 0p
Path slack       : 1754p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1214
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4135
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__925/I                                            ClkMux                         0              2073  RISE       1
I__925/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_5_LC_2_11_3/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_5_LC_2_11_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__738/I                          Odrv4                          0              2921   1753  FALL       1
I__738/O                          Odrv4                        372              3293   1753  FALL       1
I__740/I                          Span4Mux_h                     0              3293   1753  FALL       1
I__740/O                          Span4Mux_h                   316              3609   1753  FALL       1
I__741/I                          LocalMux                       0              3609   1753  FALL       1
I__741/O                          LocalMux                     309              3917   1753  FALL       1
I__742/I                          InMux                          0              3917   1753  FALL       1
I__742/O                          InMux                        217              4135   1753  FALL       1
uart_rx.out_data_5_LC_5_14_4/in3  LogicCell40_SEQ_MODE_1000      0              4135   1753  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__947/I                                            ClkMux                         0              2073  RISE       1
I__947/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_5_LC_5_14_4/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_4_LC_2_15_6/lcout
Path End         : r_uart_char_esr_4_LC_4_14_3/in3
Capture Clock    : r_uart_char_esr_4_LC_4_14_3/clk
Hold Constraint  : 0p
Path slack       : 1754p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1214
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4135
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_4_LC_2_15_6/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_4_LC_2_15_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__857/I                            Odrv4                          0              2921   1753  FALL       1
I__857/O                            Odrv4                        372              3293   1753  FALL       1
I__863/I                            Span4Mux_h                     0              3293   1753  FALL       1
I__863/O                            Span4Mux_h                   316              3609   1753  FALL       1
I__867/I                            LocalMux                       0              3609   1753  FALL       1
I__867/O                            LocalMux                     309              3917   1753  FALL       1
I__868/I                            InMux                          0              3917   1753  FALL       1
I__868/O                            InMux                        217              4135   1753  FALL       1
r_uart_char_esr_4_LC_4_14_3/in3     LogicCell40_SEQ_MODE_1000      0              4135   1753  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__944/I                                            ClkMux                         0              2073  RISE       1
I__944/O                                            ClkMux                       309              2381  RISE       1
r_uart_char_esr_4_LC_4_14_3/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_2_LC_1_10_4/lcout
Path End         : uart_rx.out_data_2_LC_1_15_6/in3
Capture Clock    : uart_rx.out_data_2_LC_1_15_6/clk
Hold Constraint  : 0p
Path slack       : 1761p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1221
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4142
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__921/I                                            ClkMux                         0              2073  RISE       1
I__921/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_2_LC_1_10_4/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_2_LC_1_10_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1129  RISE       2
I__242/I                          Odrv12                         0              2921   1760  RISE       1
I__242/O                          Odrv12                       491              3412   1760  RISE       1
I__244/I                          Span12Mux_s2_v                 0              3412   1760  RISE       1
I__244/O                          Span12Mux_s2_v               140              3553   1760  RISE       1
I__246/I                          LocalMux                       0              3553   1760  RISE       1
I__246/O                          LocalMux                     330              3882   1760  RISE       1
I__248/I                          InMux                          0              3882   1760  RISE       1
I__248/O                          InMux                        259              4142   1760  RISE       1
uart_rx.out_data_2_LC_1_15_6/in3  LogicCell40_SEQ_MODE_1000      0              4142   1760  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__934/I                                            ClkMux                         0              2073  RISE       1
I__934/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_2_LC_1_15_6/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_4_LC_2_9_4/lcout
Path End         : uart_rx.out_data_4_LC_2_15_6/in3
Capture Clock    : uart_rx.out_data_4_LC_2_15_6/clk
Hold Constraint  : 0p
Path slack       : 1768p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1228
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4149
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__922/I                                            ClkMux                         0              2073  RISE       1
I__922/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_4_LC_2_9_4/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_4_LC_2_9_4/lcout   LogicCell40_SEQ_MODE_1000    540              2921   1129  RISE       2
I__510/I                          Odrv12                         0              2921   1767  RISE       1
I__510/O                          Odrv12                       491              3412   1767  RISE       1
I__512/I                          Span12Mux_s3_v                 0              3412   1767  RISE       1
I__512/O                          Span12Mux_s3_v               147              3560   1767  RISE       1
I__514/I                          LocalMux                       0              3560   1767  RISE       1
I__514/O                          LocalMux                     330              3889   1767  RISE       1
I__516/I                          InMux                          0              3889   1767  RISE       1
I__516/O                          InMux                        259              4149   1767  RISE       1
uart_rx.out_data_4_LC_2_15_6/in3  LogicCell40_SEQ_MODE_1000      0              4149   1767  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_4_LC_2_15_6/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_data_7_LC_2_11_1/lcout
Path End         : uart_rx.out_data_7_LC_2_15_0/in3
Capture Clock    : uart_rx.out_data_7_LC_2_15_0/clk
Hold Constraint  : 0p
Path slack       : 1775p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1235
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4156
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__925/I                                            ClkMux                         0              2073  RISE       1
I__925/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_7_LC_2_11_1/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_data_7_LC_2_11_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__454/I                          Odrv4                          0              2921   1774  FALL       1
I__454/O                          Odrv4                        372              3293   1774  FALL       1
I__456/I                          Span4Mux_s3_v                  0              3293   1774  FALL       1
I__456/O                          Span4Mux_s3_v                337              3630   1774  FALL       1
I__457/I                          LocalMux                       0              3630   1774  FALL       1
I__457/O                          LocalMux                     309              3938   1774  FALL       1
I__458/I                          InMux                          0              3938   1774  FALL       1
I__458/O                          InMux                        217              4156   1774  FALL       1
uart_rx.out_data_7_LC_2_15_0/in3  LogicCell40_SEQ_MODE_1000      0              4156   1774  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_7_LC_2_15_0/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_7_LC_2_15_0/lcout
Path End         : r_uart_char_esr_7_LC_4_14_6/in3
Capture Clock    : r_uart_char_esr_7_LC_4_14_6/clk
Hold Constraint  : 0p
Path slack       : 1810p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1270
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4191
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_7_LC_2_15_0/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_7_LC_2_15_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__871/I                            Odrv4                          0              2921   1809  FALL       1
I__871/O                            Odrv4                        372              3293   1809  FALL       1
I__877/I                            Span4Mux_v                     0              3293   1809  FALL       1
I__877/O                            Span4Mux_v                   372              3665   1809  FALL       1
I__882/I                            LocalMux                       0              3665   1809  FALL       1
I__882/O                            LocalMux                     309              3973   1809  FALL       1
I__886/I                            InMux                          0              3973   1809  FALL       1
I__886/O                            InMux                        217              4191   1809  FALL       1
r_uart_char_esr_7_LC_4_14_6/in3     LogicCell40_SEQ_MODE_1000      0              4191   1809  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__944/I                                            ClkMux                         0              2073  RISE       1
I__944/O                                            ClkMux                       309              2381  RISE       1
r_uart_char_esr_7_LC_4_14_6/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.out_data_6_LC_2_15_1/lcout
Path End         : r_uart_char_esr_6_LC_4_14_5/in3
Capture Clock    : r_uart_char_esr_6_LC_4_14_5/clk
Hold Constraint  : 0p
Path slack       : 1810p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1270
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4191
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_6_LC_2_15_1/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.out_data_6_LC_2_15_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__904/I                            Odrv4                          0              2921   1809  FALL       1
I__904/O                            Odrv4                        372              3293   1809  FALL       1
I__910/I                            Span4Mux_v                     0              3293   1809  FALL       1
I__910/O                            Span4Mux_v                   372              3665   1809  FALL       1
I__914/I                            LocalMux                       0              3665   1809  FALL       1
I__914/O                            LocalMux                     309              3973   1809  FALL       1
I__915/I                            InMux                          0              3973   1809  FALL       1
I__915/O                            InMux                        217              4191   1809  FALL       1
r_uart_char_esr_6_LC_4_14_5/in3     LogicCell40_SEQ_MODE_1000      0              4191   1809  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__944/I                                            ClkMux                         0              2073  RISE       1
I__944/O                                            ClkMux                       309              2381  RISE       1
r_uart_char_esr_6_LC_4_14_5/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_4_LC_1_11_5/lcout
Path End         : uart_rx.state_iso_0_LC_1_12_7/in1
Capture Clock    : uart_rx.state_iso_0_LC_1_12_7/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1340
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__923/I                                            ClkMux                         0              2073  RISE       1
I__923/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_4_LC_1_11_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_4_LC_1_11_5/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__313/I                                 LocalMux                       0              2921   1066  FALL       1
I__313/O                                 LocalMux                     309              3230   1066  FALL       1
I__317/I                                 InMux                          0              3230   1333  FALL       1
I__317/O                                 InMux                        217              3447   1333  FALL       1
uart_rx.state_RNI1KSO_6_LC_1_12_1/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
uart_rx.state_RNI1KSO_6_LC_1_12_1/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       1
I__228/I                                 LocalMux                       0              3735   1880  FALL       1
I__228/O                                 LocalMux                     309              4044   1880  FALL       1
I__229/I                                 InMux                          0              4044   1880  FALL       1
I__229/O                                 InMux                        217              4261   1880  FALL       1
uart_rx.state_iso_0_LC_1_12_7/in1        LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__924/I                                            ClkMux                         0              2073  RISE       1
I__924/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_iso_0_LC_1_12_7/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.index_0_LC_1_10_0/lcout
Path End         : uart_rx.r_data_7_LC_2_11_1/in3
Capture Clock    : uart_rx.r_data_7_LC_2_11_1/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1340
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__921/I                                            ClkMux                         0              2073  RISE       1
I__921/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_0_LC_1_10_0/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.index_0_LC_1_10_0/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       6
I__331/I                                  LocalMux                       0              2921   1333  FALL       1
I__331/O                                  LocalMux                     309              3230   1333  FALL       1
I__335/I                                  InMux                          0              3230   1333  FALL       1
I__335/O                                  InMux                        217              3447   1333  FALL       1
uart_rx.index_RNII0UM1_3_LC_1_11_6/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
uart_rx.index_RNII0UM1_3_LC_1_11_6/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       2
I__309/I                                  LocalMux                       0              3735   1880  FALL       1
I__309/O                                  LocalMux                     309              4044   1880  FALL       1
I__311/I                                  InMux                          0              4044   1880  FALL       1
I__311/O                                  InMux                        217              4261   1880  FALL       1
uart_rx.r_data_7_LC_2_11_1/in3            LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__925/I                                            ClkMux                         0              2073  RISE       1
I__925/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_7_LC_2_11_1/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.index_0_LC_1_10_0/lcout
Path End         : uart_rx.state_6_LC_1_12_3/in3
Capture Clock    : uart_rx.state_6_LC_1_12_3/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1340
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__921/I                                            ClkMux                         0              2073  RISE       1
I__921/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_0_LC_1_10_0/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.index_0_LC_1_10_0/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       6
I__331/I                                  LocalMux                       0              2921   1333  FALL       1
I__331/O                                  LocalMux                     309              3230   1333  FALL       1
I__335/I                                  InMux                          0              3230   1333  FALL       1
I__335/O                                  InMux                        217              3447   1333  FALL       1
uart_rx.index_RNII0UM1_3_LC_1_11_6/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
uart_rx.index_RNII0UM1_3_LC_1_11_6/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       2
I__310/I                                  LocalMux                       0              3735   1880  FALL       1
I__310/O                                  LocalMux                     309              4044   1880  FALL       1
I__312/I                                  InMux                          0              4044   1880  FALL       1
I__312/O                                  InMux                        217              4261   1880  FALL       1
uart_rx.state_6_LC_1_12_3/in3             LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__924/I                                            ClkMux                         0              2073  RISE       1
I__924/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_6_LC_1_12_3/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_3_LC_1_11_4/lcout
Path End         : uart_rx.state_3_LC_1_11_4/in1
Capture Clock    : uart_rx.state_3_LC_1_11_4/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1340
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__923/I                                            ClkMux                         0              2073  RISE       1
I__923/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_3_LC_1_11_4/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_3_LC_1_11_4/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1431  FALL       4
I__178/I                                 LocalMux                       0              2921   1880  FALL       1
I__178/O                                 LocalMux                     309              3230   1880  FALL       1
I__181/I                                 InMux                          0              3230   1880  FALL       1
I__181/O                                 InMux                        217              3447   1880  FALL       1
uart_rx.state_RNITUIG_2_LC_1_11_1/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
uart_rx.state_RNITUIG_2_LC_1_11_1/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       1
I__170/I                                 LocalMux                       0              3735   1880  FALL       1
I__170/O                                 LocalMux                     309              4044   1880  FALL       1
I__171/I                                 InMux                          0              4044   1880  FALL       1
I__171/O                                 InMux                        217              4261   1880  FALL       1
uart_rx.state_3_LC_1_11_4/in1            LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__923/I                                            ClkMux                         0              2073  RISE       1
I__923/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_3_LC_1_11_4/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_1_LC_1_13_5/lcout
Path End         : uart_rx.timer_0_LC_2_12_0/in2
Capture Clock    : uart_rx.timer_0_LC_2_12_0/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1340
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__926/I                                            ClkMux                         0              2073  RISE       1
I__926/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_1_LC_1_13_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_1_LC_1_13_5/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1431  FALL       4
I__208/I                                 LocalMux                       0              2921   1880  FALL       1
I__208/O                                 LocalMux                     309              3230   1880  FALL       1
I__210/I                                 InMux                          0              3230   1880  FALL       1
I__210/O                                 InMux                        217              3447   1880  FALL       1
uart_rx.state_RNISTIG_1_LC_1_12_6/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
uart_rx.state_RNISTIG_1_LC_1_12_6/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       2
I__425/I                                 LocalMux                       0              3735   1880  FALL       1
I__425/O                                 LocalMux                     309              4044   1880  FALL       1
I__427/I                                 InMux                          0              4044   1880  FALL       1
I__427/O                                 InMux                        217              4261   1880  FALL       1
I__429/I                                 CascadeMux                     0              4261   1880  FALL       1
I__429/O                                 CascadeMux                     0              4261   1880  FALL       1
uart_rx.timer_0_LC_2_12_0/in2            LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__927/I                                            ClkMux                         0              2073  RISE       1
I__927/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_0_LC_2_12_0/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_1_LC_1_13_5/lcout
Path End         : uart_rx.timer_0_LC_2_12_0/in3
Capture Clock    : uart_rx.timer_0_LC_2_12_0/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1340
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__926/I                                            ClkMux                         0              2073  RISE       1
I__926/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_1_LC_1_13_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_1_LC_1_13_5/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1431  FALL       4
I__208/I                                 LocalMux                       0              2921   1880  FALL       1
I__208/O                                 LocalMux                     309              3230   1880  FALL       1
I__210/I                                 InMux                          0              3230   1880  FALL       1
I__210/O                                 InMux                        217              3447   1880  FALL       1
uart_rx.state_RNISTIG_1_LC_1_12_6/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
uart_rx.state_RNISTIG_1_LC_1_12_6/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       2
I__426/I                                 LocalMux                       0              3735   1880  FALL       1
I__426/O                                 LocalMux                     309              4044   1880  FALL       1
I__428/I                                 InMux                          0              4044   1880  FALL       1
I__428/O                                 InMux                        217              4261   1880  FALL       1
uart_rx.timer_0_LC_2_12_0/in3            LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__927/I                                            ClkMux                         0              2073  RISE       1
I__927/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_0_LC_2_12_0/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.index_0_LC_1_10_0/lcout
Path End         : uart_rx.r_data_1_LC_2_9_7/in1
Capture Clock    : uart_rx.r_data_1_LC_2_9_7/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1340
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__921/I                                            ClkMux                         0              2073  RISE       1
I__921/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_0_LC_1_10_0/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.index_0_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       6
I__333/I                                    LocalMux                       0              2921   1880  FALL       1
I__333/O                                    LocalMux                     309              3230   1880  FALL       1
I__337/I                                    InMux                          0              3230   1880  FALL       1
I__337/O                                    InMux                        217              3447   1880  FALL       1
uart_rx.index_RNI8GO31_0_0_LC_2_10_6/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
uart_rx.index_RNI8GO31_0_0_LC_2_10_6/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       2
I__328/I                                    LocalMux                       0              3735   1880  FALL       1
I__328/O                                    LocalMux                     309              4044   1880  FALL       1
I__329/I                                    InMux                          0              4044   1880  FALL       1
I__329/O                                    InMux                        217              4261   1880  FALL       1
uart_rx.r_data_1_LC_2_9_7/in1               LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__922/I                                            ClkMux                         0              2073  RISE       1
I__922/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_1_LC_2_9_7/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.index_0_LC_1_10_0/lcout
Path End         : uart_rx.r_data_3_LC_2_9_2/in0
Capture Clock    : uart_rx.r_data_3_LC_2_9_2/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1340
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__921/I                                            ClkMux                         0              2073  RISE       1
I__921/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_0_LC_1_10_0/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.index_0_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       6
I__333/I                                    LocalMux                       0              2921   1880  FALL       1
I__333/O                                    LocalMux                     309              3230   1880  FALL       1
I__337/I                                    InMux                          0              3230   1880  FALL       1
I__337/O                                    InMux                        217              3447   1880  FALL       1
uart_rx.index_RNI8GO31_0_0_LC_2_10_6/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
uart_rx.index_RNI8GO31_0_0_LC_2_10_6/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       2
I__328/I                                    LocalMux                       0              3735   1880  FALL       1
I__328/O                                    LocalMux                     309              4044   1880  FALL       1
I__330/I                                    InMux                          0              4044   1880  FALL       1
I__330/O                                    InMux                        217              4261   1880  FALL       1
uart_rx.r_data_3_LC_2_9_2/in0               LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__922/I                                            ClkMux                         0              2073  RISE       1
I__922/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_3_LC_2_9_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.index_0_LC_1_10_0/lcout
Path End         : uart_rx.r_data_0_LC_1_10_5/in1
Capture Clock    : uart_rx.r_data_0_LC_1_10_5/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1340
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__921/I                                            ClkMux                         0              2073  RISE       1
I__921/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_0_LC_1_10_0/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.index_0_LC_1_10_0/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       6
I__334/I                                   LocalMux                       0              2921   1880  FALL       1
I__334/O                                   LocalMux                     309              3230   1880  FALL       1
I__340/I                                   InMux                          0              3230   1880  FALL       1
I__340/O                                   InMux                        217              3447   1880  FALL       1
uart_rx.index_RNI8GO31_1_0_LC_1_9_2/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
uart_rx.index_RNI8GO31_1_0_LC_1_9_2/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       2
I__173/I                                   LocalMux                       0              3735   1880  FALL       1
I__173/O                                   LocalMux                     309              4044   1880  FALL       1
I__174/I                                   InMux                          0              4044   1880  FALL       1
I__174/O                                   InMux                        217              4261   1880  FALL       1
uart_rx.r_data_0_LC_1_10_5/in1             LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__921/I                                            ClkMux                         0              2073  RISE       1
I__921/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_0_LC_1_10_5/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.index_0_LC_1_10_0/lcout
Path End         : uart_rx.r_data_2_LC_1_10_4/in0
Capture Clock    : uart_rx.r_data_2_LC_1_10_4/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1340
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__921/I                                            ClkMux                         0              2073  RISE       1
I__921/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_0_LC_1_10_0/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.index_0_LC_1_10_0/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       6
I__334/I                                   LocalMux                       0              2921   1880  FALL       1
I__334/O                                   LocalMux                     309              3230   1880  FALL       1
I__340/I                                   InMux                          0              3230   1880  FALL       1
I__340/O                                   InMux                        217              3447   1880  FALL       1
uart_rx.index_RNI8GO31_1_0_LC_1_9_2/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
uart_rx.index_RNI8GO31_1_0_LC_1_9_2/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       2
I__173/I                                   LocalMux                       0              3735   1880  FALL       1
I__173/O                                   LocalMux                     309              4044   1880  FALL       1
I__175/I                                   InMux                          0              4044   1880  FALL       1
I__175/O                                   InMux                        217              4261   1880  FALL       1
uart_rx.r_data_2_LC_1_10_4/in0             LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__921/I                                            ClkMux                         0              2073  RISE       1
I__921/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_2_LC_1_10_4/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.index_0_LC_1_10_0/lcout
Path End         : uart_rx.r_data_4_LC_2_9_4/in3
Capture Clock    : uart_rx.r_data_4_LC_2_9_4/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1340
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__921/I                                            ClkMux                         0              2073  RISE       1
I__921/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_0_LC_1_10_0/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.index_0_LC_1_10_0/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       6
I__333/I                                  LocalMux                       0              2921   1880  FALL       1
I__333/O                                  LocalMux                     309              3230   1880  FALL       1
I__338/I                                  InMux                          0              3230   1880  FALL       1
I__338/O                                  InMux                        217              3447   1880  FALL       1
uart_rx.index_RNI8GO31_0_LC_2_10_4/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
uart_rx.index_RNI8GO31_0_LC_2_10_4/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       2
I__352/I                                  LocalMux                       0              3735   1880  FALL       1
I__352/O                                  LocalMux                     309              4044   1880  FALL       1
I__353/I                                  InMux                          0              4044   1880  FALL       1
I__353/O                                  InMux                        217              4261   1880  FALL       1
uart_rx.r_data_4_LC_2_9_4/in3             LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__922/I                                            ClkMux                         0              2073  RISE       1
I__922/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_4_LC_2_9_4/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.index_0_LC_1_10_0/lcout
Path End         : uart_rx.r_data_6_LC_2_9_3/in2
Capture Clock    : uart_rx.r_data_6_LC_2_9_3/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1340
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__921/I                                            ClkMux                         0              2073  RISE       1
I__921/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_0_LC_1_10_0/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.index_0_LC_1_10_0/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       6
I__333/I                                  LocalMux                       0              2921   1880  FALL       1
I__333/O                                  LocalMux                     309              3230   1880  FALL       1
I__338/I                                  InMux                          0              3230   1880  FALL       1
I__338/O                                  InMux                        217              3447   1880  FALL       1
uart_rx.index_RNI8GO31_0_LC_2_10_4/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
uart_rx.index_RNI8GO31_0_LC_2_10_4/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       2
I__352/I                                  LocalMux                       0              3735   1880  FALL       1
I__352/O                                  LocalMux                     309              4044   1880  FALL       1
I__354/I                                  InMux                          0              4044   1880  FALL       1
I__354/O                                  InMux                        217              4261   1880  FALL       1
I__355/I                                  CascadeMux                     0              4261   1880  FALL       1
I__355/O                                  CascadeMux                     0              4261   1880  FALL       1
uart_rx.r_data_6_LC_2_9_3/in2             LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__922/I                                            ClkMux                         0              2073  RISE       1
I__922/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_6_LC_2_9_3/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.index_0_LC_1_10_0/lcout
Path End         : uart_rx.r_data_5_LC_2_11_3/in3
Capture Clock    : uart_rx.r_data_5_LC_2_11_3/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1340
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__921/I                                            ClkMux                         0              2073  RISE       1
I__921/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_0_LC_1_10_0/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.index_0_LC_1_10_0/lcout         LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       6
I__333/I                                LocalMux                       0              2921   1880  FALL       1
I__333/O                                LocalMux                     309              3230   1880  FALL       1
I__339/I                                InMux                          0              3230   1880  FALL       1
I__339/O                                InMux                        217              3447   1880  FALL       1
uart_rx.r_data_RNO_0_5_LC_2_10_2/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
uart_rx.r_data_RNO_0_5_LC_2_10_2/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       1
I__271/I                                LocalMux                       0              3735   1880  FALL       1
I__271/O                                LocalMux                     309              4044   1880  FALL       1
I__272/I                                InMux                          0              4044   1880  FALL       1
I__272/O                                InMux                        217              4261   1880  FALL       1
uart_rx.r_data_5_LC_2_11_3/in3          LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__925/I                                            ClkMux                         0              2073  RISE       1
I__925/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_5_LC_2_11_3/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.index_1_LC_1_10_1/lcout
Path End         : uart_rx.r_data_0_LC_1_10_5/in3
Capture Clock    : uart_rx.r_data_0_LC_1_10_5/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1340
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__921/I                                            ClkMux                         0              2073  RISE       1
I__921/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_1_LC_1_10_1/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.index_1_LC_1_10_1/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__356/I                                   LocalMux                       0              2921   1880  FALL       1
I__356/O                                   LocalMux                     309              3230   1880  FALL       1
I__360/I                                   InMux                          0              3230   1880  FALL       1
I__360/O                                   InMux                        217              3447   1880  FALL       1
uart_rx.index_RNIA1FR_0_3_LC_2_10_3/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
uart_rx.index_RNIA1FR_0_3_LC_2_10_3/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       4
I__302/I                                   LocalMux                       0              3735   1880  FALL       1
I__302/O                                   LocalMux                     309              4044   1880  FALL       1
I__305/I                                   InMux                          0              4044   1880  FALL       1
I__305/O                                   InMux                        217              4261   1880  FALL       1
uart_rx.r_data_0_LC_1_10_5/in3             LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__921/I                                            ClkMux                         0              2073  RISE       1
I__921/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_0_LC_1_10_5/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.index_1_LC_1_10_1/lcout
Path End         : uart_rx.r_data_1_LC_2_9_7/in3
Capture Clock    : uart_rx.r_data_1_LC_2_9_7/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1340
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__921/I                                            ClkMux                         0              2073  RISE       1
I__921/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_1_LC_1_10_1/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.index_1_LC_1_10_1/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__356/I                                   LocalMux                       0              2921   1880  FALL       1
I__356/O                                   LocalMux                     309              3230   1880  FALL       1
I__360/I                                   InMux                          0              3230   1880  FALL       1
I__360/O                                   InMux                        217              3447   1880  FALL       1
uart_rx.index_RNIA1FR_0_3_LC_2_10_3/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
uart_rx.index_RNIA1FR_0_3_LC_2_10_3/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       4
I__303/I                                   LocalMux                       0              3735   1880  FALL       1
I__303/O                                   LocalMux                     309              4044   1880  FALL       1
I__306/I                                   InMux                          0              4044   1880  FALL       1
I__306/O                                   InMux                        217              4261   1880  FALL       1
uart_rx.r_data_1_LC_2_9_7/in3              LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__922/I                                            ClkMux                         0              2073  RISE       1
I__922/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_1_LC_2_9_7/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.index_1_LC_1_10_1/lcout
Path End         : uart_rx.r_data_5_LC_2_11_3/in0
Capture Clock    : uart_rx.r_data_5_LC_2_11_3/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1340
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__921/I                                            ClkMux                         0              2073  RISE       1
I__921/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_1_LC_1_10_1/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.index_1_LC_1_10_1/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__356/I                                   LocalMux                       0              2921   1880  FALL       1
I__356/O                                   LocalMux                     309              3230   1880  FALL       1
I__360/I                                   InMux                          0              3230   1880  FALL       1
I__360/O                                   InMux                        217              3447   1880  FALL       1
uart_rx.index_RNIA1FR_0_3_LC_2_10_3/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
uart_rx.index_RNIA1FR_0_3_LC_2_10_3/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       4
I__304/I                                   LocalMux                       0              3735   1880  FALL       1
I__304/O                                   LocalMux                     309              4044   1880  FALL       1
I__308/I                                   InMux                          0              4044   1880  FALL       1
I__308/O                                   InMux                        217              4261   1880  FALL       1
uart_rx.r_data_5_LC_2_11_3/in0             LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__925/I                                            ClkMux                         0              2073  RISE       1
I__925/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_5_LC_2_11_3/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.index_1_LC_1_10_1/lcout
Path End         : uart_rx.r_data_4_LC_2_9_4/in0
Capture Clock    : uart_rx.r_data_4_LC_2_9_4/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1340
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__921/I                                            ClkMux                         0              2073  RISE       1
I__921/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_1_LC_1_10_1/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.index_1_LC_1_10_1/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__356/I                                   LocalMux                       0              2921   1880  FALL       1
I__356/O                                   LocalMux                     309              3230   1880  FALL       1
I__360/I                                   InMux                          0              3230   1880  FALL       1
I__360/O                                   InMux                        217              3447   1880  FALL       1
uart_rx.index_RNIA1FR_0_3_LC_2_10_3/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
uart_rx.index_RNIA1FR_0_3_LC_2_10_3/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       4
I__303/I                                   LocalMux                       0              3735   1880  FALL       1
I__303/O                                   LocalMux                     309              4044   1880  FALL       1
I__307/I                                   InMux                          0              4044   1880  FALL       1
I__307/O                                   InMux                        217              4261   1880  FALL       1
uart_rx.r_data_4_LC_2_9_4/in0              LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__922/I                                            ClkMux                         0              2073  RISE       1
I__922/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_4_LC_2_9_4/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.index_3_LC_1_10_3/lcout
Path End         : uart_rx.r_data_2_LC_1_10_4/in3
Capture Clock    : uart_rx.r_data_2_LC_1_10_4/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1340
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__921/I                                            ClkMux                         0              2073  RISE       1
I__921/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_3_LC_1_10_3/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.index_3_LC_1_10_3/lcout         LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__365/I                                LocalMux                       0              2921   1880  FALL       1
I__365/O                                LocalMux                     309              3230   1880  FALL       1
I__369/I                                InMux                          0              3230   1880  FALL       1
I__369/O                                InMux                        217              3447   1880  FALL       1
uart_rx.index_RNIA1FR_3_LC_1_9_6/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
uart_rx.index_RNIA1FR_3_LC_1_9_6/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       3
I__230/I                                LocalMux                       0              3735   1880  FALL       1
I__230/O                                LocalMux                     309              4044   1880  FALL       1
I__232/I                                InMux                          0              4044   1880  FALL       1
I__232/O                                InMux                        217              4261   1880  FALL       1
uart_rx.r_data_2_LC_1_10_4/in3          LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__921/I                                            ClkMux                         0              2073  RISE       1
I__921/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_2_LC_1_10_4/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.index_3_LC_1_10_3/lcout
Path End         : uart_rx.r_data_3_LC_2_9_2/in3
Capture Clock    : uart_rx.r_data_3_LC_2_9_2/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1340
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__921/I                                            ClkMux                         0              2073  RISE       1
I__921/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_3_LC_1_10_3/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.index_3_LC_1_10_3/lcout         LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__365/I                                LocalMux                       0              2921   1880  FALL       1
I__365/O                                LocalMux                     309              3230   1880  FALL       1
I__369/I                                InMux                          0              3230   1880  FALL       1
I__369/O                                InMux                        217              3447   1880  FALL       1
uart_rx.index_RNIA1FR_3_LC_1_9_6/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
uart_rx.index_RNIA1FR_3_LC_1_9_6/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       3
I__231/I                                LocalMux                       0              3735   1880  FALL       1
I__231/O                                LocalMux                     309              4044   1880  FALL       1
I__233/I                                InMux                          0              4044   1880  FALL       1
I__233/O                                InMux                        217              4261   1880  FALL       1
uart_rx.r_data_3_LC_2_9_2/in3           LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__922/I                                            ClkMux                         0              2073  RISE       1
I__922/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_3_LC_2_9_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.index_3_LC_1_10_3/lcout
Path End         : uart_rx.r_data_6_LC_2_9_3/in0
Capture Clock    : uart_rx.r_data_6_LC_2_9_3/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1340
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__921/I                                            ClkMux                         0              2073  RISE       1
I__921/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_3_LC_1_10_3/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.index_3_LC_1_10_3/lcout         LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__365/I                                LocalMux                       0              2921   1880  FALL       1
I__365/O                                LocalMux                     309              3230   1880  FALL       1
I__369/I                                InMux                          0              3230   1880  FALL       1
I__369/O                                InMux                        217              3447   1880  FALL       1
uart_rx.index_RNIA1FR_3_LC_1_9_6/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
uart_rx.index_RNIA1FR_3_LC_1_9_6/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       3
I__231/I                                LocalMux                       0              3735   1880  FALL       1
I__231/O                                LocalMux                     309              4044   1880  FALL       1
I__234/I                                InMux                          0              4044   1880  FALL       1
I__234/O                                InMux                        217              4261   1880  FALL       1
uart_rx.r_data_6_LC_2_9_3/in0           LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__922/I                                            ClkMux                         0              2073  RISE       1
I__922/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_6_LC_2_9_3/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.timer_4_LC_2_12_4/lcout
Path End         : uart_rx.state_4_LC_1_11_5/in2
Capture Clock    : uart_rx.state_4_LC_1_11_5/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1340
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__927/I                                            ClkMux                         0              2073  RISE       1
I__927/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_4_LC_2_12_4/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.timer_4_LC_2_12_4/lcout        LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__392/I                               LocalMux                       0              2921   1431  FALL       1
I__392/O                               LocalMux                     309              3230   1431  FALL       1
I__396/I                               InMux                          0              3230   1880  FALL       1
I__396/O                               InMux                        217              3447   1880  FALL       1
uart_rx.state_RNO_0_4_LC_1_11_0/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
uart_rx.state_RNO_0_4_LC_1_11_0/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       1
I__166/I                               LocalMux                       0              3735   1880  FALL       1
I__166/O                               LocalMux                     309              4044   1880  FALL       1
I__167/I                               InMux                          0              4044   1880  FALL       1
I__167/O                               InMux                        217              4261   1880  FALL       1
I__168/I                               CascadeMux                     0              4261   1880  FALL       1
I__168/O                               CascadeMux                     0              4261   1880  FALL       1
uart_rx.state_4_LC_1_11_5/in2          LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__923/I                                            ClkMux                         0              2073  RISE       1
I__923/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_4_LC_1_11_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.timer_3_LC_2_12_3/lcout
Path End         : uart_rx.state_2_LC_1_12_5/in3
Capture Clock    : uart_rx.state_2_LC_1_12_5/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1340
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__927/I                                            ClkMux                         0              2073  RISE       1
I__927/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_3_LC_2_12_3/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.timer_3_LC_2_12_3/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__402/I                                 LocalMux                       0              2921   1880  FALL       1
I__402/O                                 LocalMux                     309              3230   1880  FALL       1
I__405/I                                 InMux                          0              3230   1880  FALL       1
I__405/O                                 InMux                        217              3447   1880  FALL       1
uart_rx.timer_RNIUELT_0_LC_1_13_7/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
uart_rx.timer_RNIUELT_0_LC_1_13_7/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       3
I__199/I                                 LocalMux                       0              3735   1880  FALL       1
I__199/O                                 LocalMux                     309              4044   1880  FALL       1
I__201/I                                 InMux                          0              4044   1880  FALL       1
I__201/O                                 InMux                        217              4261   1880  FALL       1
uart_rx.state_2_LC_1_12_5/in3            LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__924/I                                            ClkMux                         0              2073  RISE       1
I__924/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_2_LC_1_12_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.timer_2_LC_2_12_2/lcout
Path End         : uart_rx.state_4_LC_1_11_5/in1
Capture Clock    : uart_rx.state_4_LC_1_11_5/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1340
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__927/I                                            ClkMux                         0              2073  RISE       1
I__927/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_2_LC_2_12_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.timer_2_LC_2_12_2/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__408/I                                 LocalMux                       0              2921   1880  FALL       1
I__408/O                                 LocalMux                     309              3230   1880  FALL       1
I__412/I                                 InMux                          0              3230   1880  FALL       1
I__412/O                                 InMux                        217              3447   1880  FALL       1
uart_rx.timer_RNI1RRB_2_LC_1_12_0/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
uart_rx.timer_RNI1RRB_2_LC_1_12_0/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       2
I__195/I                                 LocalMux                       0              3735   1880  FALL       1
I__195/O                                 LocalMux                     309              4044   1880  FALL       1
I__197/I                                 InMux                          0              4044   1880  FALL       1
I__197/O                                 InMux                        217              4261   1880  FALL       1
uart_rx.state_4_LC_1_11_5/in1            LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__923/I                                            ClkMux                         0              2073  RISE       1
I__923/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_4_LC_1_11_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.index_0_LC_5_12_2/lcout
Path End         : uart_tx.index_2_LC_5_12_3/in1
Capture Clock    : uart_tx.index_2_LC_5_12_3/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1340
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__941/I                                            ClkMux                         0              2073  RISE       1
I__941/O                                            ClkMux                       309              2381  RISE       1
uart_tx.index_0_LC_5_12_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.index_0_LC_5_12_2/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       7
I__629/I                                 LocalMux                       0              2921   1880  FALL       1
I__629/O                                 LocalMux                     309              3230   1880  FALL       1
I__634/I                                 InMux                          0              3230   1880  FALL       1
I__634/O                                 InMux                        217              3447   1880  FALL       1
uart_tx.index_RNIB641_1_LC_4_12_7/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
uart_tx.index_RNIB641_1_LC_4_12_7/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       2
I__651/I                                 LocalMux                       0              3735   1880  FALL       1
I__651/O                                 LocalMux                     309              4044   1880  FALL       1
I__653/I                                 InMux                          0              4044   1880  FALL       1
I__653/O                                 InMux                        217              4261   1880  FALL       1
uart_tx.index_2_LC_5_12_3/in1            LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__941/I                                            ClkMux                         0              2073  RISE       1
I__941/O                                            ClkMux                       309              2381  RISE       1
uart_tx.index_2_LC_5_12_3/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.index_0_LC_5_12_2/lcout
Path End         : uart_tx.index_3_LC_5_11_0/in2
Capture Clock    : uart_tx.index_3_LC_5_11_0/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1340
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__941/I                                            ClkMux                         0              2073  RISE       1
I__941/O                                            ClkMux                       309              2381  RISE       1
uart_tx.index_0_LC_5_12_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.index_0_LC_5_12_2/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       7
I__629/I                                 LocalMux                       0              2921   1880  FALL       1
I__629/O                                 LocalMux                     309              3230   1880  FALL       1
I__634/I                                 InMux                          0              3230   1880  FALL       1
I__634/O                                 InMux                        217              3447   1880  FALL       1
uart_tx.index_RNIB641_1_LC_4_12_7/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
uart_tx.index_RNIB641_1_LC_4_12_7/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       2
I__652/I                                 LocalMux                       0              3735   1880  FALL       1
I__652/O                                 LocalMux                     309              4044   1880  FALL       1
I__654/I                                 InMux                          0              4044   1880  FALL       1
I__654/O                                 InMux                        217              4261   1880  FALL       1
I__655/I                                 CascadeMux                     0              4261   1880  FALL       1
I__655/O                                 CascadeMux                     0              4261   1880  FALL       1
uart_tx.index_3_LC_5_11_0/in2            LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__937/I                                            ClkMux                         0              2073  RISE       1
I__937/O                                            ClkMux                       309              2381  RISE       1
uart_tx.index_3_LC_5_11_0/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.counter_0_LC_6_9_0/lcout
Path End         : uart_tx.state_0_LC_5_9_6/in1
Capture Clock    : uart_tx.state_0_LC_5_9_6/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1340
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_0_LC_6_9_0/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.counter_0_LC_6_9_0/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__841/I                                   LocalMux                       0              2921   1880  FALL       1
I__841/O                                   LocalMux                     309              3230   1880  FALL       1
I__844/I                                   InMux                          0              3230   1880  FALL       1
I__844/O                                   InMux                        217              3447   1880  FALL       1
uart_tx.counter_RNI5L34_9_LC_5_10_0/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
uart_tx.counter_RNI5L34_9_LC_5_10_0/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       4
I__992/I                                   LocalMux                       0              3735   1880  FALL       1
I__992/O                                   LocalMux                     309              4044   1880  FALL       1
I__996/I                                   InMux                          0              4044   1880  FALL       1
I__996/O                                   InMux                        217              4261   1880  FALL       1
uart_tx.state_0_LC_5_9_6/in1               LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__928/I                                            ClkMux                         0              2073  RISE       1
I__928/O                                            ClkMux                       309              2381  RISE       1
uart_tx.state_0_LC_5_9_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.counter_0_LC_6_9_0/lcout
Path End         : uart_tx.state_1_LC_5_9_4/in0
Capture Clock    : uart_tx.state_1_LC_5_9_4/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1340
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_0_LC_6_9_0/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.counter_0_LC_6_9_0/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__841/I                                   LocalMux                       0              2921   1880  FALL       1
I__841/O                                   LocalMux                     309              3230   1880  FALL       1
I__844/I                                   InMux                          0              3230   1880  FALL       1
I__844/O                                   InMux                        217              3447   1880  FALL       1
uart_tx.counter_RNI5L34_9_LC_5_10_0/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
uart_tx.counter_RNI5L34_9_LC_5_10_0/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       4
I__993/I                                   LocalMux                       0              3735   1880  FALL       1
I__993/O                                   LocalMux                     309              4044   1880  FALL       1
I__997/I                                   InMux                          0              4044   1880  FALL       1
I__997/O                                   InMux                        217              4261   1880  FALL       1
uart_tx.state_1_LC_5_9_4/in0               LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__928/I                                            ClkMux                         0              2073  RISE       1
I__928/O                                            ClkMux                       309              2381  RISE       1
uart_tx.state_1_LC_5_9_4/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_iso_0_LC_1_12_7/lcout
Path End         : uart_rx.r_data_0_LC_1_10_5/sr
Capture Clock    : uart_rx.r_data_0_LC_1_10_5/clk
Hold Constraint  : 0p
Path slack       : 1944p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -197
------------------------------------------   ---- 
End-of-path required time (ps)               2184

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1207
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4128
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__924/I                                            ClkMux                         0              2073  RISE       1
I__924/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_iso_0_LC_1_12_7/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_iso_0_LC_1_12_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1944  FALL      12
I__261/I                             Odrv4                          0              2921   1944  FALL       1
I__261/O                             Odrv4                        372              3293   1944  FALL       1
I__262/I                             Span4Mux_s1_h                  0              3293   1944  FALL       1
I__262/O                             Span4Mux_s1_h                168              3461   1944  FALL       1
I__263/I                             LocalMux                       0              3461   1944  FALL       1
I__263/O                             LocalMux                     309              3770   1944  FALL       1
I__265/I                             SRMux                          0              3770   1944  FALL       1
I__265/O                             SRMux                        358              4128   1944  FALL       1
uart_rx.r_data_0_LC_1_10_5/sr        LogicCell40_SEQ_MODE_1000      0              4128   1944  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__921/I                                            ClkMux                         0              2073  RISE       1
I__921/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_0_LC_1_10_5/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_iso_0_LC_1_12_7/lcout
Path End         : uart_rx.r_data_2_LC_1_10_4/sr
Capture Clock    : uart_rx.r_data_2_LC_1_10_4/clk
Hold Constraint  : 0p
Path slack       : 1944p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -197
------------------------------------------   ---- 
End-of-path required time (ps)               2184

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1207
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4128
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__924/I                                            ClkMux                         0              2073  RISE       1
I__924/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_iso_0_LC_1_12_7/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_iso_0_LC_1_12_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1944  FALL      12
I__261/I                             Odrv4                          0              2921   1944  FALL       1
I__261/O                             Odrv4                        372              3293   1944  FALL       1
I__262/I                             Span4Mux_s1_h                  0              3293   1944  FALL       1
I__262/O                             Span4Mux_s1_h                168              3461   1944  FALL       1
I__263/I                             LocalMux                       0              3461   1944  FALL       1
I__263/O                             LocalMux                     309              3770   1944  FALL       1
I__265/I                             SRMux                          0              3770   1944  FALL       1
I__265/O                             SRMux                        358              4128   1944  FALL       1
uart_rx.r_data_2_LC_1_10_4/sr        LogicCell40_SEQ_MODE_1000      0              4128   1944  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__921/I                                            ClkMux                         0              2073  RISE       1
I__921/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_2_LC_1_10_4/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_iso_0_LC_1_12_7/lcout
Path End         : uart_rx.index_3_LC_1_10_3/sr
Capture Clock    : uart_rx.index_3_LC_1_10_3/clk
Hold Constraint  : 0p
Path slack       : 1944p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -197
------------------------------------------   ---- 
End-of-path required time (ps)               2184

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1207
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4128
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__924/I                                            ClkMux                         0              2073  RISE       1
I__924/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_iso_0_LC_1_12_7/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_iso_0_LC_1_12_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1944  FALL      12
I__261/I                             Odrv4                          0              2921   1944  FALL       1
I__261/O                             Odrv4                        372              3293   1944  FALL       1
I__262/I                             Span4Mux_s1_h                  0              3293   1944  FALL       1
I__262/O                             Span4Mux_s1_h                168              3461   1944  FALL       1
I__263/I                             LocalMux                       0              3461   1944  FALL       1
I__263/O                             LocalMux                     309              3770   1944  FALL       1
I__265/I                             SRMux                          0              3770   1944  FALL       1
I__265/O                             SRMux                        358              4128   1944  FALL       1
uart_rx.index_3_LC_1_10_3/sr         LogicCell40_SEQ_MODE_1000      0              4128   1944  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__921/I                                            ClkMux                         0              2073  RISE       1
I__921/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_3_LC_1_10_3/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_iso_0_LC_1_12_7/lcout
Path End         : uart_rx.index_2_LC_1_10_2/sr
Capture Clock    : uart_rx.index_2_LC_1_10_2/clk
Hold Constraint  : 0p
Path slack       : 1944p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -197
------------------------------------------   ---- 
End-of-path required time (ps)               2184

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1207
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4128
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__924/I                                            ClkMux                         0              2073  RISE       1
I__924/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_iso_0_LC_1_12_7/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_iso_0_LC_1_12_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1944  FALL      12
I__261/I                             Odrv4                          0              2921   1944  FALL       1
I__261/O                             Odrv4                        372              3293   1944  FALL       1
I__262/I                             Span4Mux_s1_h                  0              3293   1944  FALL       1
I__262/O                             Span4Mux_s1_h                168              3461   1944  FALL       1
I__263/I                             LocalMux                       0              3461   1944  FALL       1
I__263/O                             LocalMux                     309              3770   1944  FALL       1
I__265/I                             SRMux                          0              3770   1944  FALL       1
I__265/O                             SRMux                        358              4128   1944  FALL       1
uart_rx.index_2_LC_1_10_2/sr         LogicCell40_SEQ_MODE_1000      0              4128   1944  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__921/I                                            ClkMux                         0              2073  RISE       1
I__921/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_2_LC_1_10_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_iso_0_LC_1_12_7/lcout
Path End         : uart_rx.index_1_LC_1_10_1/sr
Capture Clock    : uart_rx.index_1_LC_1_10_1/clk
Hold Constraint  : 0p
Path slack       : 1944p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -197
------------------------------------------   ---- 
End-of-path required time (ps)               2184

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1207
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4128
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__924/I                                            ClkMux                         0              2073  RISE       1
I__924/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_iso_0_LC_1_12_7/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_iso_0_LC_1_12_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1944  FALL      12
I__261/I                             Odrv4                          0              2921   1944  FALL       1
I__261/O                             Odrv4                        372              3293   1944  FALL       1
I__262/I                             Span4Mux_s1_h                  0              3293   1944  FALL       1
I__262/O                             Span4Mux_s1_h                168              3461   1944  FALL       1
I__263/I                             LocalMux                       0              3461   1944  FALL       1
I__263/O                             LocalMux                     309              3770   1944  FALL       1
I__265/I                             SRMux                          0              3770   1944  FALL       1
I__265/O                             SRMux                        358              4128   1944  FALL       1
uart_rx.index_1_LC_1_10_1/sr         LogicCell40_SEQ_MODE_1000      0              4128   1944  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__921/I                                            ClkMux                         0              2073  RISE       1
I__921/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_1_LC_1_10_1/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_iso_0_LC_1_12_7/lcout
Path End         : uart_rx.index_0_LC_1_10_0/sr
Capture Clock    : uart_rx.index_0_LC_1_10_0/clk
Hold Constraint  : 0p
Path slack       : 1944p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -197
------------------------------------------   ---- 
End-of-path required time (ps)               2184

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1207
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4128
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__924/I                                            ClkMux                         0              2073  RISE       1
I__924/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_iso_0_LC_1_12_7/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_iso_0_LC_1_12_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1944  FALL      12
I__261/I                             Odrv4                          0              2921   1944  FALL       1
I__261/O                             Odrv4                        372              3293   1944  FALL       1
I__262/I                             Span4Mux_s1_h                  0              3293   1944  FALL       1
I__262/O                             Span4Mux_s1_h                168              3461   1944  FALL       1
I__263/I                             LocalMux                       0              3461   1944  FALL       1
I__263/O                             LocalMux                     309              3770   1944  FALL       1
I__265/I                             SRMux                          0              3770   1944  FALL       1
I__265/O                             SRMux                        358              4128   1944  FALL       1
uart_rx.index_0_LC_1_10_0/sr         LogicCell40_SEQ_MODE_1000      0              4128   1944  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__921/I                                            ClkMux                         0              2073  RISE       1
I__921/O                                            ClkMux                       309              2381  RISE       1
uart_rx.index_0_LC_1_10_0/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_5_LC_1_11_7/lcout
Path End         : uart_rx.state_0_LC_1_12_2/in0
Capture Clock    : uart_rx.state_0_LC_1_12_2/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1431
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4352
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__923/I                                            ClkMux                         0              2073  RISE       1
I__923/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_5_LC_1_11_7/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_5_LC_1_11_7/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__184/I                                  LocalMux                       0              2921   1971  FALL       1
I__184/O                                  LocalMux                     309              3230   1971  FALL       1
I__188/I                                  InMux                          0              3230   1971  FALL       1
I__188/O                                  InMux                        217              3447   1971  FALL       1
uart_rx.state_RNIGJ841_5_LC_1_11_2/in1    LogicCell40_SEQ_MODE_0000      0              3447   1971  FALL       1
uart_rx.state_RNIGJ841_5_LC_1_11_2/lcout  LogicCell40_SEQ_MODE_0000    379              3826   1971  FALL       2
I__225/I                                  LocalMux                       0              3826   1971  FALL       1
I__225/O                                  LocalMux                     309              4135   1971  FALL       1
I__226/I                                  InMux                          0              4135   1971  FALL       1
I__226/O                                  InMux                        217              4352   1971  FALL       1
uart_rx.state_0_LC_1_12_2/in0             LogicCell40_SEQ_MODE_1000      0              4352   1971  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__924/I                                            ClkMux                         0              2073  RISE       1
I__924/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_0_LC_1_12_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_5_LC_1_11_7/lcout
Path End         : uart_rx.state_iso_0_LC_1_12_7/in3
Capture Clock    : uart_rx.state_iso_0_LC_1_12_7/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1431
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4352
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__923/I                                            ClkMux                         0              2073  RISE       1
I__923/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_5_LC_1_11_7/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_5_LC_1_11_7/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__184/I                                  LocalMux                       0              2921   1971  FALL       1
I__184/O                                  LocalMux                     309              3230   1971  FALL       1
I__188/I                                  InMux                          0              3230   1971  FALL       1
I__188/O                                  InMux                        217              3447   1971  FALL       1
uart_rx.state_RNIGJ841_5_LC_1_11_2/in1    LogicCell40_SEQ_MODE_0000      0              3447   1971  FALL       1
uart_rx.state_RNIGJ841_5_LC_1_11_2/lcout  LogicCell40_SEQ_MODE_0000    379              3826   1971  FALL       2
I__225/I                                  LocalMux                       0              3826   1971  FALL       1
I__225/O                                  LocalMux                     309              4135   1971  FALL       1
I__227/I                                  InMux                          0              4135   1971  FALL       1
I__227/O                                  InMux                        217              4352   1971  FALL       1
uart_rx.state_iso_0_LC_1_12_7/in3         LogicCell40_SEQ_MODE_1000      0              4352   1971  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__924/I                                            ClkMux                         0              2073  RISE       1
I__924/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_iso_0_LC_1_12_7/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_1_LC_1_13_5/lcout
Path End         : uart_rx.state_1_LC_1_13_5/in3
Capture Clock    : uart_rx.state_1_LC_1_13_5/clk
Hold Constraint  : 0p
Path slack       : 1978p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1438
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4359
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__926/I                                            ClkMux                         0              2073  RISE       1
I__926/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_1_LC_1_13_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_1_LC_1_13_5/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1431  FALL       4
I__209/I                                  LocalMux                       0              2921   1431  FALL       1
I__209/O                                  LocalMux                     309              3230   1431  FALL       1
I__212/I                                  InMux                          0              3230   1978  FALL       1
I__212/O                                  InMux                        217              3447   1978  FALL       1
uart_rx.state_RNITIMT1_1_LC_1_13_2/in0    LogicCell40_SEQ_MODE_0000      0              3447   1978  FALL       1
uart_rx.state_RNITIMT1_1_LC_1_13_2/lcout  LogicCell40_SEQ_MODE_0000    386              3833   1978  FALL       3
I__214/I                                  LocalMux                       0              3833   1978  FALL       1
I__214/O                                  LocalMux                     309              4142   1978  FALL       1
I__216/I                                  InMux                          0              4142   1978  FALL       1
I__216/O                                  InMux                        217              4359   1978  FALL       1
uart_rx.state_1_LC_1_13_5/in3             LogicCell40_SEQ_MODE_1000      0              4359   1978  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__926/I                                            ClkMux                         0              2073  RISE       1
I__926/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_1_LC_1_13_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.state_0_LC_5_9_6/lcout
Path End         : uart_tx.tready_LC_6_11_7/in3
Capture Clock    : uart_tx.tready_LC_6_11_7/clk
Hold Constraint  : 0p
Path slack       : 1978p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1438
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4359
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__928/I                                            ClkMux                         0              2073  RISE       1
I__928/O                                            ClkMux                       309              2381  RISE       1
uart_tx.state_0_LC_5_9_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.state_0_LC_5_9_6/lcout             LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      10
I__658/I                                   LocalMux                       0              2921   1978  FALL       1
I__658/O                                   LocalMux                     309              3230   1978  FALL       1
I__668/I                                   InMux                          0              3230   1978  FALL       1
I__668/O                                   InMux                        217              3447   1978  FALL       1
uart_tx.state_RNIT28M_0_0_LC_5_10_2/in0    LogicCell40_SEQ_MODE_0000      0              3447   1978  FALL       1
uart_tx.state_RNIT28M_0_0_LC_5_10_2/lcout  LogicCell40_SEQ_MODE_0000    386              3833   1978  FALL       6
I__953/I                                   LocalMux                       0              3833   1978  FALL       1
I__953/O                                   LocalMux                     309              4142   1978  FALL       1
I__956/I                                   InMux                          0              4142   1978  FALL       1
I__956/O                                   InMux                        217              4359   1978  FALL       1
uart_tx.tready_LC_6_11_7/in3               LogicCell40_SEQ_MODE_1000      0              4359   1978  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__942/I                                            ClkMux                         0              2073  RISE       1
I__942/O                                            ClkMux                       309              2381  RISE       1
uart_tx.tready_LC_6_11_7/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.counter_4_LC_6_9_4/lcout
Path End         : uart_tx.state_0_LC_5_9_6/in0
Capture Clock    : uart_tx.state_0_LC_5_9_6/clk
Hold Constraint  : 0p
Path slack       : 1978p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1438
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4359
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_4_LC_6_9_4/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.counter_4_LC_6_9_4/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__808/I                                   LocalMux                       0              2921   1978  FALL       1
I__808/O                                   LocalMux                     309              3230   1978  FALL       1
I__812/I                                   InMux                          0              3230   1978  FALL       1
I__812/O                                   InMux                        217              3447   1978  FALL       1
uart_tx.counter_RNIAI56_4_LC_5_10_5/in0    LogicCell40_SEQ_MODE_0000      0              3447   1978  FALL       1
uart_tx.counter_RNIAI56_4_LC_5_10_5/lcout  LogicCell40_SEQ_MODE_0000    386              3833   1978  FALL       2
I__720/I                                   LocalMux                       0              3833   1978  FALL       1
I__720/O                                   LocalMux                     309              4142   1978  FALL       1
I__721/I                                   InMux                          0              4142   1978  FALL       1
I__721/O                                   InMux                        217              4359   1978  FALL       1
uart_tx.state_0_LC_5_9_6/in0               LogicCell40_SEQ_MODE_1000      0              4359   1978  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__928/I                                            ClkMux                         0              2073  RISE       1
I__928/O                                            ClkMux                       309              2381  RISE       1
uart_tx.state_0_LC_5_9_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_1_LC_1_13_5/lcout
Path End         : uart_rx.state_0_LC_1_12_2/in3
Capture Clock    : uart_rx.state_0_LC_1_12_2/clk
Hold Constraint  : 0p
Path slack       : 1978p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1438
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4359
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__926/I                                            ClkMux                         0              2073  RISE       1
I__926/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_1_LC_1_13_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_1_LC_1_13_5/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1431  FALL       4
I__209/I                                  LocalMux                       0              2921   1431  FALL       1
I__209/O                                  LocalMux                     309              3230   1431  FALL       1
I__212/I                                  InMux                          0              3230   1978  FALL       1
I__212/O                                  InMux                        217              3447   1978  FALL       1
uart_rx.state_RNITIMT1_1_LC_1_13_2/in0    LogicCell40_SEQ_MODE_0000      0              3447   1978  FALL       1
uart_rx.state_RNITIMT1_1_LC_1_13_2/lcout  LogicCell40_SEQ_MODE_0000    386              3833   1978  FALL       3
I__215/I                                  LocalMux                       0              3833   1978  FALL       1
I__215/O                                  LocalMux                     309              4142   1978  FALL       1
I__217/I                                  InMux                          0              4142   1978  FALL       1
I__217/O                                  InMux                        217              4359   1978  FALL       1
uart_rx.state_0_LC_1_12_2/in3             LogicCell40_SEQ_MODE_1000      0              4359   1978  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__924/I                                            ClkMux                         0              2073  RISE       1
I__924/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_0_LC_1_12_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_1_LC_1_13_5/lcout
Path End         : uart_rx.state_iso_0_LC_1_12_7/in0
Capture Clock    : uart_rx.state_iso_0_LC_1_12_7/clk
Hold Constraint  : 0p
Path slack       : 1978p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1438
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4359
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__926/I                                            ClkMux                         0              2073  RISE       1
I__926/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_1_LC_1_13_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_1_LC_1_13_5/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1431  FALL       4
I__209/I                                  LocalMux                       0              2921   1431  FALL       1
I__209/O                                  LocalMux                     309              3230   1431  FALL       1
I__212/I                                  InMux                          0              3230   1978  FALL       1
I__212/O                                  InMux                        217              3447   1978  FALL       1
uart_rx.state_RNITIMT1_1_LC_1_13_2/in0    LogicCell40_SEQ_MODE_0000      0              3447   1978  FALL       1
uart_rx.state_RNITIMT1_1_LC_1_13_2/lcout  LogicCell40_SEQ_MODE_0000    386              3833   1978  FALL       3
I__215/I                                  LocalMux                       0              3833   1978  FALL       1
I__215/O                                  LocalMux                     309              4142   1978  FALL       1
I__218/I                                  InMux                          0              4142   1978  FALL       1
I__218/O                                  InMux                        217              4359   1978  FALL       1
uart_rx.state_iso_0_LC_1_12_7/in0         LogicCell40_SEQ_MODE_1000      0              4359   1978  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__924/I                                            ClkMux                         0              2073  RISE       1
I__924/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_iso_0_LC_1_12_7/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.counter_4_LC_6_9_4/lcout
Path End         : uart_tx.state_1_LC_5_9_4/in2
Capture Clock    : uart_tx.state_1_LC_5_9_4/clk
Hold Constraint  : 0p
Path slack       : 1978p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1438
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4359
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_4_LC_6_9_4/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.counter_4_LC_6_9_4/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__808/I                                   LocalMux                       0              2921   1978  FALL       1
I__808/O                                   LocalMux                     309              3230   1978  FALL       1
I__812/I                                   InMux                          0              3230   1978  FALL       1
I__812/O                                   InMux                        217              3447   1978  FALL       1
uart_tx.counter_RNIAI56_4_LC_5_10_5/in0    LogicCell40_SEQ_MODE_0000      0              3447   1978  FALL       1
uart_tx.counter_RNIAI56_4_LC_5_10_5/lcout  LogicCell40_SEQ_MODE_0000    386              3833   1978  FALL       2
I__720/I                                   LocalMux                       0              3833   1978  FALL       1
I__720/O                                   LocalMux                     309              4142   1978  FALL       1
I__722/I                                   InMux                          0              4142   1978  FALL       1
I__722/O                                   InMux                        217              4359   1978  FALL       1
I__723/I                                   CascadeMux                     0              4359   1978  FALL       1
I__723/O                                   CascadeMux                     0              4359   1978  FALL       1
uart_tx.state_1_LC_5_9_4/in2               LogicCell40_SEQ_MODE_1000      0              4359   1978  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__928/I                                            ClkMux                         0              2073  RISE       1
I__928/O                                            ClkMux                       309              2381  RISE       1
uart_tx.state_1_LC_5_9_4/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.counter_0_LC_6_9_0/lcout
Path End         : uart_tx.counter_0_LC_6_9_0/in2
Capture Clock    : uart_tx.counter_0_LC_6_9_0/clk
Hold Constraint  : 0p
Path slack       : 2210p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1670
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4591
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_0_LC_6_9_0/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.counter_0_LC_6_9_0/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__840/I                                    LocalMux                       0              2921   2209  FALL       1
I__840/O                                    LocalMux                     309              3230   2209  FALL       1
I__843/I                                    InMux                          0              3230   2209  FALL       1
I__843/O                                    InMux                        217              3447   2209  FALL       1
uart_tx.counter_RNI5L34_0_9_LC_5_9_0/in3    LogicCell40_SEQ_MODE_0000      0              3447   2209  FALL       1
uart_tx.counter_RNI5L34_0_9_LC_5_9_0/ltout  LogicCell40_SEQ_MODE_0000    267              3714   2209  RISE       1
I__538/I                                    CascadeMux                     0              3714   2209  RISE       1
I__538/O                                    CascadeMux                     0              3714   2209  RISE       1
uart_tx.counter_RNI9DPM1_1_LC_5_9_1/in2     LogicCell40_SEQ_MODE_0000      0              3714   2209  RISE       1
uart_tx.counter_RNI9DPM1_1_LC_5_9_1/lcout   LogicCell40_SEQ_MODE_0000    351              4065   2209  FALL       2
I__846/I                                    LocalMux                       0              4065   2209  FALL       1
I__846/O                                    LocalMux                     309              4373   2209  FALL       1
I__848/I                                    InMux                          0              4373   2209  FALL       1
I__848/O                                    InMux                        217              4591   2209  FALL       1
I__850/I                                    CascadeMux                     0              4591   2209  FALL       1
I__850/O                                    CascadeMux                     0              4591   2209  FALL       1
uart_tx.counter_0_LC_6_9_0/in2              LogicCell40_SEQ_MODE_1000      0              4591   2209  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_0_LC_6_9_0/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.timer_3_LC_2_12_3/lcout
Path End         : uart_rx.state_3_LC_1_11_4/in3
Capture Clock    : uart_rx.state_3_LC_1_11_4/clk
Hold Constraint  : 0p
Path slack       : 2252p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1712
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4633
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__927/I                                            ClkMux                         0              2073  RISE       1
I__927/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_3_LC_2_12_3/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.timer_3_LC_2_12_3/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__402/I                                 LocalMux                       0              2921   1880  FALL       1
I__402/O                                 LocalMux                     309              3230   1880  FALL       1
I__405/I                                 InMux                          0              3230   1880  FALL       1
I__405/O                                 InMux                        217              3447   1880  FALL       1
uart_rx.timer_RNIUELT_0_LC_1_13_7/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
uart_rx.timer_RNIUELT_0_LC_1_13_7/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       3
I__200/I                                 Odrv4                          0              3735   2251  FALL       1
I__200/O                                 Odrv4                        372              4107   2251  FALL       1
I__202/I                                 LocalMux                       0              4107   2251  FALL       1
I__202/O                                 LocalMux                     309              4415   2251  FALL       1
I__203/I                                 InMux                          0              4415   2251  FALL       1
I__203/O                                 InMux                        217              4633   2251  FALL       1
uart_rx.state_3_LC_1_11_4/in3            LogicCell40_SEQ_MODE_1000      0              4633   2251  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__923/I                                            ClkMux                         0              2073  RISE       1
I__923/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_3_LC_1_11_4/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.timer_3_LC_2_12_3/lcout
Path End         : uart_rx.state_4_LC_1_11_5/in0
Capture Clock    : uart_rx.state_4_LC_1_11_5/clk
Hold Constraint  : 0p
Path slack       : 2252p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1712
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4633
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__927/I                                            ClkMux                         0              2073  RISE       1
I__927/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_3_LC_2_12_3/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.timer_3_LC_2_12_3/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__402/I                                 LocalMux                       0              2921   1880  FALL       1
I__402/O                                 LocalMux                     309              3230   1880  FALL       1
I__405/I                                 InMux                          0              3230   1880  FALL       1
I__405/O                                 InMux                        217              3447   1880  FALL       1
uart_rx.timer_RNIUELT_0_LC_1_13_7/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
uart_rx.timer_RNIUELT_0_LC_1_13_7/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       3
I__200/I                                 Odrv4                          0              3735   2251  FALL       1
I__200/O                                 Odrv4                        372              4107   2251  FALL       1
I__202/I                                 LocalMux                       0              4107   2251  FALL       1
I__202/O                                 LocalMux                     309              4415   2251  FALL       1
I__204/I                                 InMux                          0              4415   2251  FALL       1
I__204/O                                 InMux                        217              4633   2251  FALL       1
uart_rx.state_4_LC_1_11_5/in0            LogicCell40_SEQ_MODE_1000      0              4633   2251  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__923/I                                            ClkMux                         0              2073  RISE       1
I__923/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_4_LC_1_11_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx_tvalid_LC_5_10_7/lcout
Path End         : uart_tx.r_data_0_LC_4_11_5/ce
Capture Clock    : uart_tx.r_data_0_LC_4_11_5/clk
Hold Constraint  : 0p
Path slack       : 2308p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1768
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4689
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__932/I                                            ClkMux                         0              2073  RISE       1
I__932/O                                            ClkMux                       309              2381  RISE       1
uart_rx_tvalid_LC_5_10_7/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx_tvalid_LC_5_10_7/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__673/I                                 LocalMux                       0              2921   2307  FALL       1
I__673/O                                 LocalMux                     309              3230   2307  FALL       1
I__676/I                                 InMux                          0              3230   2307  FALL       1
I__676/O                                 InMux                        217              3447   2307  FALL       1
uart_tx.state_RNI562Q_0_LC_5_11_2/in1    LogicCell40_SEQ_MODE_0000      0              3447   2307  FALL       1
uart_tx.state_RNI562Q_0_LC_5_11_2/lcout  LogicCell40_SEQ_MODE_0000    379              3826   2307  FALL       9
I__743/I                                 LocalMux                       0              3826   2307  FALL       1
I__743/O                                 LocalMux                     309              4135   2307  FALL       1
I__746/I                                 CEMux                          0              4135   2307  FALL       1
I__746/O                                 CEMux                        554              4689   2307  FALL       1
uart_tx.r_data_0_LC_4_11_5/ce            LogicCell40_SEQ_MODE_1000      0              4689   2307  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__931/I                                            ClkMux                         0              2073  RISE       1
I__931/O                                            ClkMux                       309              2381  RISE       1
uart_tx.r_data_0_LC_4_11_5/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx_tvalid_LC_5_10_7/lcout
Path End         : uart_tx.r_data_4_LC_4_12_4/ce
Capture Clock    : uart_tx.r_data_4_LC_4_12_4/clk
Hold Constraint  : 0p
Path slack       : 2308p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1768
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4689
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__932/I                                            ClkMux                         0              2073  RISE       1
I__932/O                                            ClkMux                       309              2381  RISE       1
uart_rx_tvalid_LC_5_10_7/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx_tvalid_LC_5_10_7/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__673/I                                 LocalMux                       0              2921   2307  FALL       1
I__673/O                                 LocalMux                     309              3230   2307  FALL       1
I__676/I                                 InMux                          0              3230   2307  FALL       1
I__676/O                                 InMux                        217              3447   2307  FALL       1
uart_tx.state_RNI562Q_0_LC_5_11_2/in1    LogicCell40_SEQ_MODE_0000      0              3447   2307  FALL       1
uart_tx.state_RNI562Q_0_LC_5_11_2/lcout  LogicCell40_SEQ_MODE_0000    379              3826   2307  FALL       9
I__745/I                                 LocalMux                       0              3826   2307  FALL       1
I__745/O                                 LocalMux                     309              4135   2307  FALL       1
I__748/I                                 CEMux                          0              4135   2307  FALL       1
I__748/O                                 CEMux                        554              4689   2307  FALL       1
uart_tx.r_data_4_LC_4_12_4/ce            LogicCell40_SEQ_MODE_1000      0              4689   2307  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__936/I                                            ClkMux                         0              2073  RISE       1
I__936/O                                            ClkMux                       309              2381  RISE       1
uart_tx.r_data_4_LC_4_12_4/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx_tvalid_LC_5_10_7/lcout
Path End         : uart_tx.r_data_1_LC_4_12_3/ce
Capture Clock    : uart_tx.r_data_1_LC_4_12_3/clk
Hold Constraint  : 0p
Path slack       : 2308p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1768
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4689
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__932/I                                            ClkMux                         0              2073  RISE       1
I__932/O                                            ClkMux                       309              2381  RISE       1
uart_rx_tvalid_LC_5_10_7/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx_tvalid_LC_5_10_7/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__673/I                                 LocalMux                       0              2921   2307  FALL       1
I__673/O                                 LocalMux                     309              3230   2307  FALL       1
I__676/I                                 InMux                          0              3230   2307  FALL       1
I__676/O                                 InMux                        217              3447   2307  FALL       1
uart_tx.state_RNI562Q_0_LC_5_11_2/in1    LogicCell40_SEQ_MODE_0000      0              3447   2307  FALL       1
uart_tx.state_RNI562Q_0_LC_5_11_2/lcout  LogicCell40_SEQ_MODE_0000    379              3826   2307  FALL       9
I__745/I                                 LocalMux                       0              3826   2307  FALL       1
I__745/O                                 LocalMux                     309              4135   2307  FALL       1
I__748/I                                 CEMux                          0              4135   2307  FALL       1
I__748/O                                 CEMux                        554              4689   2307  FALL       1
uart_tx.r_data_1_LC_4_12_3/ce            LogicCell40_SEQ_MODE_1000      0              4689   2307  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__936/I                                            ClkMux                         0              2073  RISE       1
I__936/O                                            ClkMux                       309              2381  RISE       1
uart_tx.r_data_1_LC_4_12_3/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx_tvalid_LC_5_10_7/lcout
Path End         : uart_tx.r_data_5_LC_4_11_4/ce
Capture Clock    : uart_tx.r_data_5_LC_4_11_4/clk
Hold Constraint  : 0p
Path slack       : 2308p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1768
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4689
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__932/I                                            ClkMux                         0              2073  RISE       1
I__932/O                                            ClkMux                       309              2381  RISE       1
uart_rx_tvalid_LC_5_10_7/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx_tvalid_LC_5_10_7/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__673/I                                 LocalMux                       0              2921   2307  FALL       1
I__673/O                                 LocalMux                     309              3230   2307  FALL       1
I__676/I                                 InMux                          0              3230   2307  FALL       1
I__676/O                                 InMux                        217              3447   2307  FALL       1
uart_tx.state_RNI562Q_0_LC_5_11_2/in1    LogicCell40_SEQ_MODE_0000      0              3447   2307  FALL       1
uart_tx.state_RNI562Q_0_LC_5_11_2/lcout  LogicCell40_SEQ_MODE_0000    379              3826   2307  FALL       9
I__743/I                                 LocalMux                       0              3826   2307  FALL       1
I__743/O                                 LocalMux                     309              4135   2307  FALL       1
I__746/I                                 CEMux                          0              4135   2307  FALL       1
I__746/O                                 CEMux                        554              4689   2307  FALL       1
uart_tx.r_data_5_LC_4_11_4/ce            LogicCell40_SEQ_MODE_1000      0              4689   2307  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__931/I                                            ClkMux                         0              2073  RISE       1
I__931/O                                            ClkMux                       309              2381  RISE       1
uart_tx.r_data_5_LC_4_11_4/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx_tvalid_LC_5_10_7/lcout
Path End         : uart_tx.r_data_8_LC_4_11_0/ce
Capture Clock    : uart_tx.r_data_8_LC_4_11_0/clk
Hold Constraint  : 0p
Path slack       : 2308p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1768
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4689
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__932/I                                            ClkMux                         0              2073  RISE       1
I__932/O                                            ClkMux                       309              2381  RISE       1
uart_rx_tvalid_LC_5_10_7/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx_tvalid_LC_5_10_7/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__673/I                                 LocalMux                       0              2921   2307  FALL       1
I__673/O                                 LocalMux                     309              3230   2307  FALL       1
I__676/I                                 InMux                          0              3230   2307  FALL       1
I__676/O                                 InMux                        217              3447   2307  FALL       1
uart_tx.state_RNI562Q_0_LC_5_11_2/in1    LogicCell40_SEQ_MODE_0000      0              3447   2307  FALL       1
uart_tx.state_RNI562Q_0_LC_5_11_2/lcout  LogicCell40_SEQ_MODE_0000    379              3826   2307  FALL       9
I__743/I                                 LocalMux                       0              3826   2307  FALL       1
I__743/O                                 LocalMux                     309              4135   2307  FALL       1
I__746/I                                 CEMux                          0              4135   2307  FALL       1
I__746/O                                 CEMux                        554              4689   2307  FALL       1
uart_tx.r_data_8_LC_4_11_0/ce            LogicCell40_SEQ_MODE_1000      0              4689   2307  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__931/I                                            ClkMux                         0              2073  RISE       1
I__931/O                                            ClkMux                       309              2381  RISE       1
uart_tx.r_data_8_LC_4_11_0/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_iso_0_LC_1_12_7/lcout
Path End         : uart_rx.r_data_5_LC_2_11_3/sr
Capture Clock    : uart_rx.r_data_5_LC_2_11_3/clk
Hold Constraint  : 0p
Path slack       : 2315p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -197
------------------------------------------   ---- 
End-of-path required time (ps)               2184

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1578
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4499
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__924/I                                            ClkMux                         0              2073  RISE       1
I__924/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_iso_0_LC_1_12_7/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_iso_0_LC_1_12_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1944  FALL      12
I__261/I                             Odrv4                          0              2921   1944  FALL       1
I__261/O                             Odrv4                        372              3293   1944  FALL       1
I__262/I                             Span4Mux_s1_h                  0              3293   1944  FALL       1
I__262/O                             Span4Mux_s1_h                168              3461   1944  FALL       1
I__264/I                             Span4Mux_v                     0              3461   2315  FALL       1
I__264/O                             Span4Mux_v                   372              3833   2315  FALL       1
I__266/I                             LocalMux                       0              3833   2315  FALL       1
I__266/O                             LocalMux                     309              4142   2315  FALL       1
I__268/I                             SRMux                          0              4142   2315  FALL       1
I__268/O                             SRMux                        358              4499   2315  FALL       1
uart_rx.r_data_5_LC_2_11_3/sr        LogicCell40_SEQ_MODE_1000      0              4499   2315  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__925/I                                            ClkMux                         0              2073  RISE       1
I__925/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_5_LC_2_11_3/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_iso_0_LC_1_12_7/lcout
Path End         : uart_rx.r_data_7_LC_2_11_1/sr
Capture Clock    : uart_rx.r_data_7_LC_2_11_1/clk
Hold Constraint  : 0p
Path slack       : 2315p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -197
------------------------------------------   ---- 
End-of-path required time (ps)               2184

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1578
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4499
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__924/I                                            ClkMux                         0              2073  RISE       1
I__924/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_iso_0_LC_1_12_7/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_iso_0_LC_1_12_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1944  FALL      12
I__261/I                             Odrv4                          0              2921   1944  FALL       1
I__261/O                             Odrv4                        372              3293   1944  FALL       1
I__262/I                             Span4Mux_s1_h                  0              3293   1944  FALL       1
I__262/O                             Span4Mux_s1_h                168              3461   1944  FALL       1
I__264/I                             Span4Mux_v                     0              3461   2315  FALL       1
I__264/O                             Span4Mux_v                   372              3833   2315  FALL       1
I__266/I                             LocalMux                       0              3833   2315  FALL       1
I__266/O                             LocalMux                     309              4142   2315  FALL       1
I__268/I                             SRMux                          0              4142   2315  FALL       1
I__268/O                             SRMux                        358              4499   2315  FALL       1
uart_rx.r_data_7_LC_2_11_1/sr        LogicCell40_SEQ_MODE_1000      0              4499   2315  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__925/I                                            ClkMux                         0              2073  RISE       1
I__925/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_7_LC_2_11_1/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.state_1_LC_5_9_4/lcout
Path End         : uart_tx.index_1_LC_5_11_1/in1
Capture Clock    : uart_tx.index_1_LC_5_11_1/clk
Hold Constraint  : 0p
Path slack       : 2343p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1803
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4724
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__928/I                                            ClkMux                         0              2073  RISE       1
I__928/O                                            ClkMux                       309              2381  RISE       1
uart_tx.state_1_LC_5_9_4/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.state_1_LC_5_9_4/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      11
I__965/I                                  Odrv4                          0              2921   1438  FALL       1
I__965/O                                  Odrv4                        372              3293   1438  FALL       1
I__974/I                                  LocalMux                       0              3293   1438  FALL       1
I__974/O                                  LocalMux                     309              3602   1438  FALL       1
I__981/I                                  InMux                          0              3602   2342  FALL       1
I__981/O                                  InMux                        217              3819   2342  FALL       1
uart_tx.state_RNIBCLB1_1_LC_6_11_6/in1    LogicCell40_SEQ_MODE_0000      0              3819   2342  FALL       1
uart_tx.state_RNIBCLB1_1_LC_6_11_6/lcout  LogicCell40_SEQ_MODE_0000    379              4198   2342  FALL       4
I__983/I                                  LocalMux                       0              4198   2342  FALL       1
I__983/O                                  LocalMux                     309              4506   2342  FALL       1
I__986/I                                  InMux                          0              4506   2342  FALL       1
I__986/O                                  InMux                        217              4724   2342  FALL       1
uart_tx.index_1_LC_5_11_1/in1             LogicCell40_SEQ_MODE_1000      0              4724   2342  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__937/I                                            ClkMux                         0              2073  RISE       1
I__937/O                                            ClkMux                       309              2381  RISE       1
uart_tx.index_1_LC_5_11_1/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.state_1_LC_5_9_4/lcout
Path End         : uart_tx.index_0_LC_5_12_2/in1
Capture Clock    : uart_tx.index_0_LC_5_12_2/clk
Hold Constraint  : 0p
Path slack       : 2343p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1803
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4724
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__928/I                                            ClkMux                         0              2073  RISE       1
I__928/O                                            ClkMux                       309              2381  RISE       1
uart_tx.state_1_LC_5_9_4/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.state_1_LC_5_9_4/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      11
I__965/I                                  Odrv4                          0              2921   1438  FALL       1
I__965/O                                  Odrv4                        372              3293   1438  FALL       1
I__974/I                                  LocalMux                       0              3293   1438  FALL       1
I__974/O                                  LocalMux                     309              3602   1438  FALL       1
I__981/I                                  InMux                          0              3602   2342  FALL       1
I__981/O                                  InMux                        217              3819   2342  FALL       1
uart_tx.state_RNIBCLB1_1_LC_6_11_6/in1    LogicCell40_SEQ_MODE_0000      0              3819   2342  FALL       1
uart_tx.state_RNIBCLB1_1_LC_6_11_6/lcout  LogicCell40_SEQ_MODE_0000    379              4198   2342  FALL       4
I__984/I                                  LocalMux                       0              4198   2342  FALL       1
I__984/O                                  LocalMux                     309              4506   2342  FALL       1
I__988/I                                  InMux                          0              4506   2342  FALL       1
I__988/O                                  InMux                        217              4724   2342  FALL       1
uart_tx.index_0_LC_5_12_2/in1             LogicCell40_SEQ_MODE_1000      0              4724   2342  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__941/I                                            ClkMux                         0              2073  RISE       1
I__941/O                                            ClkMux                       309              2381  RISE       1
uart_tx.index_0_LC_5_12_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.state_1_LC_5_9_4/lcout
Path End         : uart_tx.index_2_LC_5_12_3/in3
Capture Clock    : uart_tx.index_2_LC_5_12_3/clk
Hold Constraint  : 0p
Path slack       : 2343p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1803
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4724
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__928/I                                            ClkMux                         0              2073  RISE       1
I__928/O                                            ClkMux                       309              2381  RISE       1
uart_tx.state_1_LC_5_9_4/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.state_1_LC_5_9_4/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      11
I__965/I                                  Odrv4                          0              2921   1438  FALL       1
I__965/O                                  Odrv4                        372              3293   1438  FALL       1
I__974/I                                  LocalMux                       0              3293   1438  FALL       1
I__974/O                                  LocalMux                     309              3602   1438  FALL       1
I__981/I                                  InMux                          0              3602   2342  FALL       1
I__981/O                                  InMux                        217              3819   2342  FALL       1
uart_tx.state_RNIBCLB1_1_LC_6_11_6/in1    LogicCell40_SEQ_MODE_0000      0              3819   2342  FALL       1
uart_tx.state_RNIBCLB1_1_LC_6_11_6/lcout  LogicCell40_SEQ_MODE_0000    379              4198   2342  FALL       4
I__985/I                                  LocalMux                       0              4198   2342  FALL       1
I__985/O                                  LocalMux                     309              4506   2342  FALL       1
I__989/I                                  InMux                          0              4506   2342  FALL       1
I__989/O                                  InMux                        217              4724   2342  FALL       1
uart_tx.index_2_LC_5_12_3/in3             LogicCell40_SEQ_MODE_1000      0              4724   2342  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__941/I                                            ClkMux                         0              2073  RISE       1
I__941/O                                            ClkMux                       309              2381  RISE       1
uart_tx.index_2_LC_5_12_3/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.state_1_LC_5_9_4/lcout
Path End         : uart_tx.index_3_LC_5_11_0/in0
Capture Clock    : uart_tx.index_3_LC_5_11_0/clk
Hold Constraint  : 0p
Path slack       : 2343p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1803
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4724
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__928/I                                            ClkMux                         0              2073  RISE       1
I__928/O                                            ClkMux                       309              2381  RISE       1
uart_tx.state_1_LC_5_9_4/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.state_1_LC_5_9_4/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      11
I__965/I                                  Odrv4                          0              2921   1438  FALL       1
I__965/O                                  Odrv4                        372              3293   1438  FALL       1
I__974/I                                  LocalMux                       0              3293   1438  FALL       1
I__974/O                                  LocalMux                     309              3602   1438  FALL       1
I__981/I                                  InMux                          0              3602   2342  FALL       1
I__981/O                                  InMux                        217              3819   2342  FALL       1
uart_tx.state_RNIBCLB1_1_LC_6_11_6/in1    LogicCell40_SEQ_MODE_0000      0              3819   2342  FALL       1
uart_tx.state_RNIBCLB1_1_LC_6_11_6/lcout  LogicCell40_SEQ_MODE_0000    379              4198   2342  FALL       4
I__983/I                                  LocalMux                       0              4198   2342  FALL       1
I__983/O                                  LocalMux                     309              4506   2342  FALL       1
I__987/I                                  InMux                          0              4506   2342  FALL       1
I__987/O                                  InMux                        217              4724   2342  FALL       1
uart_tx.index_3_LC_5_11_0/in0             LogicCell40_SEQ_MODE_1000      0              4724   2342  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__937/I                                            ClkMux                         0              2073  RISE       1
I__937/O                                            ClkMux                       309              2381  RISE       1
uart_tx.index_3_LC_5_11_0/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.counter_0_LC_6_9_0/lcout
Path End         : uart_tx.counter_0_LC_6_9_0/in3
Capture Clock    : uart_tx.counter_0_LC_6_9_0/clk
Hold Constraint  : 0p
Path slack       : 2581p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2041
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4962
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_0_LC_6_9_0/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.counter_0_LC_6_9_0/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__840/I                                    LocalMux                       0              2921   2209  FALL       1
I__840/O                                    LocalMux                     309              3230   2209  FALL       1
I__843/I                                    InMux                          0              3230   2209  FALL       1
I__843/O                                    InMux                        217              3447   2209  FALL       1
uart_tx.counter_RNI5L34_0_9_LC_5_9_0/in3    LogicCell40_SEQ_MODE_0000      0              3447   2209  FALL       1
uart_tx.counter_RNI5L34_0_9_LC_5_9_0/ltout  LogicCell40_SEQ_MODE_0000    267              3714   2209  RISE       1
I__538/I                                    CascadeMux                     0              3714   2209  RISE       1
I__538/O                                    CascadeMux                     0              3714   2209  RISE       1
uart_tx.counter_RNI9DPM1_1_LC_5_9_1/in2     LogicCell40_SEQ_MODE_0000      0              3714   2209  RISE       1
uart_tx.counter_RNI9DPM1_1_LC_5_9_1/lcout   LogicCell40_SEQ_MODE_0000    351              4065   2209  FALL       2
I__847/I                                    Odrv4                          0              4065   2581  FALL       1
I__847/O                                    Odrv4                        372              4436   2581  FALL       1
I__849/I                                    LocalMux                       0              4436   2581  FALL       1
I__849/O                                    LocalMux                     309              4745   2581  FALL       1
I__851/I                                    InMux                          0              4745   2581  FALL       1
I__851/O                                    InMux                        217              4962   2581  FALL       1
uart_tx.counter_0_LC_6_9_0/in3              LogicCell40_SEQ_MODE_1000      0              4962   2581  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_0_LC_6_9_0/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_2_LC_1_12_5/lcout
Path End         : uart_rx.timer_8_LC_2_13_0/sr
Capture Clock    : uart_rx.timer_8_LC_2_13_0/clk
Hold Constraint  : 0p
Path slack       : 2589p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -197
------------------------------------------   ---- 
End-of-path required time (ps)               2184

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1852
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4773
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__924/I                                            ClkMux                         0              2073  RISE       1
I__924/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_2_LC_1_12_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_2_LC_1_12_5/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1375  FALL       3
I__432/I                                 LocalMux                       0              2921   2589  FALL       1
I__432/O                                 LocalMux                     309              3230   2589  FALL       1
I__435/I                                 InMux                          0              3230   2589  FALL       1
I__435/O                                 InMux                        217              3447   2589  FALL       1
uart_rx.state_RNIQRIG_2_LC_2_11_6/in3    LogicCell40_SEQ_MODE_0000      0              3447   2589  FALL       1
uart_rx.state_RNIQRIG_2_LC_2_11_6/lcout  LogicCell40_SEQ_MODE_0000    288              3735   2589  FALL       9
I__476/I                                 Odrv4                          0              3735   2589  FALL       1
I__476/O                                 Odrv4                        372              4107   2589  FALL       1
I__478/I                                 LocalMux                       0              4107   2589  FALL       1
I__478/O                                 LocalMux                     309              4415   2589  FALL       1
I__480/I                                 SRMux                          0              4415   2589  FALL       1
I__480/O                                 SRMux                        358              4773   2589  FALL       1
uart_rx.timer_8_LC_2_13_0/sr             LogicCell40_SEQ_MODE_1000      0              4773   2589  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__930/I                                            ClkMux                         0              2073  RISE       1
I__930/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_8_LC_2_13_0/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.state_0_LC_5_9_6/lcout
Path End         : uart_tx.counter_9_LC_6_10_1/sr
Capture Clock    : uart_tx.counter_9_LC_6_10_1/clk
Hold Constraint  : 0p
Path slack       : 2687p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -197
------------------------------------------   ---- 
End-of-path required time (ps)               2184

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1950
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4871
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__928/I                                            ClkMux                         0              2073  RISE       1
I__928/O                                            ClkMux                       309              2381  RISE       1
uart_tx.state_0_LC_5_9_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.state_0_LC_5_9_6/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      10
I__658/I                                  LocalMux                       0              2921   1978  FALL       1
I__658/O                                  LocalMux                     309              3230   1978  FALL       1
I__667/I                                  InMux                          0              3230   2687  FALL       1
I__667/O                                  InMux                        217              3447   2687  FALL       1
uart_tx.state_RNICAH01_0_LC_5_10_6/in0    LogicCell40_SEQ_MODE_0000      0              3447   2687  FALL       1
uart_tx.state_RNICAH01_0_LC_5_10_6/lcout  LogicCell40_SEQ_MODE_0000    386              3833   2687  FALL      10
I__1004/I                                 Odrv4                          0              3833   2687  FALL       1
I__1004/O                                 Odrv4                        372              4205   2687  FALL       1
I__1005/I                                 LocalMux                       0              4205   2687  FALL       1
I__1005/O                                 LocalMux                     309              4513   2687  FALL       1
I__1007/I                                 SRMux                          0              4513   2687  FALL       1
I__1007/O                                 SRMux                        358              4871   2687  FALL       1
uart_tx.counter_9_LC_6_10_1/sr            LogicCell40_SEQ_MODE_1000      0              4871   2687  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__938/I                                            ClkMux                         0              2073  RISE       1
I__938/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_9_LC_6_10_1/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.state_0_LC_5_9_6/lcout
Path End         : uart_tx.counter_8_LC_6_10_0/sr
Capture Clock    : uart_tx.counter_8_LC_6_10_0/clk
Hold Constraint  : 0p
Path slack       : 2687p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -197
------------------------------------------   ---- 
End-of-path required time (ps)               2184

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1950
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4871
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__928/I                                            ClkMux                         0              2073  RISE       1
I__928/O                                            ClkMux                       309              2381  RISE       1
uart_tx.state_0_LC_5_9_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.state_0_LC_5_9_6/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      10
I__658/I                                  LocalMux                       0              2921   1978  FALL       1
I__658/O                                  LocalMux                     309              3230   1978  FALL       1
I__667/I                                  InMux                          0              3230   2687  FALL       1
I__667/O                                  InMux                        217              3447   2687  FALL       1
uart_tx.state_RNICAH01_0_LC_5_10_6/in0    LogicCell40_SEQ_MODE_0000      0              3447   2687  FALL       1
uart_tx.state_RNICAH01_0_LC_5_10_6/lcout  LogicCell40_SEQ_MODE_0000    386              3833   2687  FALL      10
I__1004/I                                 Odrv4                          0              3833   2687  FALL       1
I__1004/O                                 Odrv4                        372              4205   2687  FALL       1
I__1005/I                                 LocalMux                       0              4205   2687  FALL       1
I__1005/O                                 LocalMux                     309              4513   2687  FALL       1
I__1007/I                                 SRMux                          0              4513   2687  FALL       1
I__1007/O                                 SRMux                        358              4871   2687  FALL       1
uart_tx.counter_8_LC_6_10_0/sr            LogicCell40_SEQ_MODE_1000      0              4871   2687  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__938/I                                            ClkMux                         0              2073  RISE       1
I__938/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_8_LC_6_10_0/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_iso_0_LC_1_12_7/lcout
Path End         : uart_rx.r_data_1_LC_2_9_7/sr
Capture Clock    : uart_rx.r_data_1_LC_2_9_7/clk
Hold Constraint  : 0p
Path slack       : 2687p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -197
------------------------------------------   ---- 
End-of-path required time (ps)               2184

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1950
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4871
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__924/I                                            ClkMux                         0              2073  RISE       1
I__924/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_iso_0_LC_1_12_7/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_iso_0_LC_1_12_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1944  FALL      12
I__261/I                             Odrv4                          0              2921   1944  FALL       1
I__261/O                             Odrv4                        372              3293   1944  FALL       1
I__262/I                             Span4Mux_s1_h                  0              3293   1944  FALL       1
I__262/O                             Span4Mux_s1_h                168              3461   1944  FALL       1
I__264/I                             Span4Mux_v                     0              3461   2315  FALL       1
I__264/O                             Span4Mux_v                   372              3833   2315  FALL       1
I__267/I                             Span4Mux_v                     0              3833   2687  FALL       1
I__267/O                             Span4Mux_v                   372              4205   2687  FALL       1
I__269/I                             LocalMux                       0              4205   2687  FALL       1
I__269/O                             LocalMux                     309              4513   2687  FALL       1
I__270/I                             SRMux                          0              4513   2687  FALL       1
I__270/O                             SRMux                        358              4871   2687  FALL       1
uart_rx.r_data_1_LC_2_9_7/sr         LogicCell40_SEQ_MODE_1000      0              4871   2687  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__922/I                                            ClkMux                         0              2073  RISE       1
I__922/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_1_LC_2_9_7/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_iso_0_LC_1_12_7/lcout
Path End         : uart_rx.r_data_4_LC_2_9_4/sr
Capture Clock    : uart_rx.r_data_4_LC_2_9_4/clk
Hold Constraint  : 0p
Path slack       : 2687p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -197
------------------------------------------   ---- 
End-of-path required time (ps)               2184

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1950
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4871
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__924/I                                            ClkMux                         0              2073  RISE       1
I__924/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_iso_0_LC_1_12_7/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_iso_0_LC_1_12_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1944  FALL      12
I__261/I                             Odrv4                          0              2921   1944  FALL       1
I__261/O                             Odrv4                        372              3293   1944  FALL       1
I__262/I                             Span4Mux_s1_h                  0              3293   1944  FALL       1
I__262/O                             Span4Mux_s1_h                168              3461   1944  FALL       1
I__264/I                             Span4Mux_v                     0              3461   2315  FALL       1
I__264/O                             Span4Mux_v                   372              3833   2315  FALL       1
I__267/I                             Span4Mux_v                     0              3833   2687  FALL       1
I__267/O                             Span4Mux_v                   372              4205   2687  FALL       1
I__269/I                             LocalMux                       0              4205   2687  FALL       1
I__269/O                             LocalMux                     309              4513   2687  FALL       1
I__270/I                             SRMux                          0              4513   2687  FALL       1
I__270/O                             SRMux                        358              4871   2687  FALL       1
uart_rx.r_data_4_LC_2_9_4/sr         LogicCell40_SEQ_MODE_1000      0              4871   2687  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__922/I                                            ClkMux                         0              2073  RISE       1
I__922/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_4_LC_2_9_4/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_iso_0_LC_1_12_7/lcout
Path End         : uart_rx.r_data_6_LC_2_9_3/sr
Capture Clock    : uart_rx.r_data_6_LC_2_9_3/clk
Hold Constraint  : 0p
Path slack       : 2687p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -197
------------------------------------------   ---- 
End-of-path required time (ps)               2184

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1950
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4871
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__924/I                                            ClkMux                         0              2073  RISE       1
I__924/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_iso_0_LC_1_12_7/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_iso_0_LC_1_12_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1944  FALL      12
I__261/I                             Odrv4                          0              2921   1944  FALL       1
I__261/O                             Odrv4                        372              3293   1944  FALL       1
I__262/I                             Span4Mux_s1_h                  0              3293   1944  FALL       1
I__262/O                             Span4Mux_s1_h                168              3461   1944  FALL       1
I__264/I                             Span4Mux_v                     0              3461   2315  FALL       1
I__264/O                             Span4Mux_v                   372              3833   2315  FALL       1
I__267/I                             Span4Mux_v                     0              3833   2687  FALL       1
I__267/O                             Span4Mux_v                   372              4205   2687  FALL       1
I__269/I                             LocalMux                       0              4205   2687  FALL       1
I__269/O                             LocalMux                     309              4513   2687  FALL       1
I__270/I                             SRMux                          0              4513   2687  FALL       1
I__270/O                             SRMux                        358              4871   2687  FALL       1
uart_rx.r_data_6_LC_2_9_3/sr         LogicCell40_SEQ_MODE_1000      0              4871   2687  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__922/I                                            ClkMux                         0              2073  RISE       1
I__922/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_6_LC_2_9_3/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_iso_0_LC_1_12_7/lcout
Path End         : uart_rx.r_data_3_LC_2_9_2/sr
Capture Clock    : uart_rx.r_data_3_LC_2_9_2/clk
Hold Constraint  : 0p
Path slack       : 2687p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -197
------------------------------------------   ---- 
End-of-path required time (ps)               2184

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1950
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4871
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__924/I                                            ClkMux                         0              2073  RISE       1
I__924/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_iso_0_LC_1_12_7/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_iso_0_LC_1_12_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1944  FALL      12
I__261/I                             Odrv4                          0              2921   1944  FALL       1
I__261/O                             Odrv4                        372              3293   1944  FALL       1
I__262/I                             Span4Mux_s1_h                  0              3293   1944  FALL       1
I__262/O                             Span4Mux_s1_h                168              3461   1944  FALL       1
I__264/I                             Span4Mux_v                     0              3461   2315  FALL       1
I__264/O                             Span4Mux_v                   372              3833   2315  FALL       1
I__267/I                             Span4Mux_v                     0              3833   2687  FALL       1
I__267/O                             Span4Mux_v                   372              4205   2687  FALL       1
I__269/I                             LocalMux                       0              4205   2687  FALL       1
I__269/O                             LocalMux                     309              4513   2687  FALL       1
I__270/I                             SRMux                          0              4513   2687  FALL       1
I__270/O                             SRMux                        358              4871   2687  FALL       1
uart_rx.r_data_3_LC_2_9_2/sr         LogicCell40_SEQ_MODE_1000      0              4871   2687  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__922/I                                            ClkMux                         0              2073  RISE       1
I__922/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_3_LC_2_9_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.state_0_LC_5_9_6/lcout
Path End         : uart_tx.out_data_LC_5_12_7/sr
Capture Clock    : uart_tx.out_data_LC_5_12_7/clk
Hold Constraint  : 0p
Path slack       : 2687p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -197
------------------------------------------   ---- 
End-of-path required time (ps)               2184

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1950
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4871
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__928/I                                            ClkMux                         0              2073  RISE       1
I__928/O                                            ClkMux                       309              2381  RISE       1
uart_tx.state_0_LC_5_9_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.state_0_LC_5_9_6/lcout             LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      10
I__658/I                                   LocalMux                       0              2921   1978  FALL       1
I__658/O                                   LocalMux                     309              3230   1978  FALL       1
I__668/I                                   InMux                          0              3230   1978  FALL       1
I__668/O                                   InMux                        217              3447   1978  FALL       1
uart_tx.state_RNIT28M_0_0_LC_5_10_2/in0    LogicCell40_SEQ_MODE_0000      0              3447   1978  FALL       1
uart_tx.state_RNIT28M_0_0_LC_5_10_2/lcout  LogicCell40_SEQ_MODE_0000    386              3833   1978  FALL       6
I__955/I                                   Odrv4                          0              3833   2687  FALL       1
I__955/O                                   Odrv4                        372              4205   2687  FALL       1
I__958/I                                   LocalMux                       0              4205   2687  FALL       1
I__958/O                                   LocalMux                     309              4513   2687  FALL       1
I__960/I                                   SRMux                          0              4513   2687  FALL       1
I__960/O                                   SRMux                        358              4871   2687  FALL       1
uart_tx.out_data_LC_5_12_7/sr              LogicCell40_SEQ_MODE_1001      0              4871   2687  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__941/I                                            ClkMux                         0              2073  RISE       1
I__941/O                                            ClkMux                       309              2381  RISE       1
uart_tx.out_data_LC_5_12_7/clk                      LogicCell40_SEQ_MODE_1001      0              2381  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.state_0_LC_5_9_6/lcout
Path End         : uart_tx.index_2_LC_5_12_3/sr
Capture Clock    : uart_tx.index_2_LC_5_12_3/clk
Hold Constraint  : 0p
Path slack       : 2687p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -197
------------------------------------------   ---- 
End-of-path required time (ps)               2184

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1950
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4871
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__928/I                                            ClkMux                         0              2073  RISE       1
I__928/O                                            ClkMux                       309              2381  RISE       1
uart_tx.state_0_LC_5_9_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.state_0_LC_5_9_6/lcout             LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      10
I__658/I                                   LocalMux                       0              2921   1978  FALL       1
I__658/O                                   LocalMux                     309              3230   1978  FALL       1
I__668/I                                   InMux                          0              3230   1978  FALL       1
I__668/O                                   InMux                        217              3447   1978  FALL       1
uart_tx.state_RNIT28M_0_0_LC_5_10_2/in0    LogicCell40_SEQ_MODE_0000      0              3447   1978  FALL       1
uart_tx.state_RNIT28M_0_0_LC_5_10_2/lcout  LogicCell40_SEQ_MODE_0000    386              3833   1978  FALL       6
I__955/I                                   Odrv4                          0              3833   2687  FALL       1
I__955/O                                   Odrv4                        372              4205   2687  FALL       1
I__958/I                                   LocalMux                       0              4205   2687  FALL       1
I__958/O                                   LocalMux                     309              4513   2687  FALL       1
I__960/I                                   SRMux                          0              4513   2687  FALL       1
I__960/O                                   SRMux                        358              4871   2687  FALL       1
uart_tx.index_2_LC_5_12_3/sr               LogicCell40_SEQ_MODE_1000      0              4871   2687  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__941/I                                            ClkMux                         0              2073  RISE       1
I__941/O                                            ClkMux                       309              2381  RISE       1
uart_tx.index_2_LC_5_12_3/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.state_0_LC_5_9_6/lcout
Path End         : uart_tx.index_0_LC_5_12_2/sr
Capture Clock    : uart_tx.index_0_LC_5_12_2/clk
Hold Constraint  : 0p
Path slack       : 2687p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -197
------------------------------------------   ---- 
End-of-path required time (ps)               2184

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           1950
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4871
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__928/I                                            ClkMux                         0              2073  RISE       1
I__928/O                                            ClkMux                       309              2381  RISE       1
uart_tx.state_0_LC_5_9_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.state_0_LC_5_9_6/lcout             LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      10
I__658/I                                   LocalMux                       0              2921   1978  FALL       1
I__658/O                                   LocalMux                     309              3230   1978  FALL       1
I__668/I                                   InMux                          0              3230   1978  FALL       1
I__668/O                                   InMux                        217              3447   1978  FALL       1
uart_tx.state_RNIT28M_0_0_LC_5_10_2/in0    LogicCell40_SEQ_MODE_0000      0              3447   1978  FALL       1
uart_tx.state_RNIT28M_0_0_LC_5_10_2/lcout  LogicCell40_SEQ_MODE_0000    386              3833   1978  FALL       6
I__955/I                                   Odrv4                          0              3833   2687  FALL       1
I__955/O                                   Odrv4                        372              4205   2687  FALL       1
I__958/I                                   LocalMux                       0              4205   2687  FALL       1
I__958/O                                   LocalMux                     309              4513   2687  FALL       1
I__960/I                                   SRMux                          0              4513   2687  FALL       1
I__960/O                                   SRMux                        358              4871   2687  FALL       1
uart_tx.index_0_LC_5_12_2/sr               LogicCell40_SEQ_MODE_1000      0              4871   2687  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__941/I                                            ClkMux                         0              2073  RISE       1
I__941/O                                            ClkMux                       309              2381  RISE       1
uart_tx.index_0_LC_5_12_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_valid_LC_2_14_5/lcout
Path End         : r_uart_char_ess_3_LC_4_14_7/ce
Capture Clock    : r_uart_char_ess_3_LC_4_14_7/clk
Hold Constraint  : 0p
Path slack       : 2757p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2217
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5138
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__935/I                                            ClkMux                         0              2073  RISE       1
I__935/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_valid_LC_2_14_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_valid_LC_2_14_5/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__711/I                                 LocalMux                       0              2921   1066  FALL       1
I__711/O                                 LocalMux                     309              3230   1066  FALL       1
I__713/I                                 InMux                          0              3230   2756  FALL       1
I__713/O                                 InMux                        217              3447   2756  FALL       1
uart_rx.r_valid_RNI3IU7_LC_2_14_7/in3    LogicCell40_SEQ_MODE_0000      0              3447   2756  FALL       1
uart_rx.r_valid_RNI3IU7_LC_2_14_7/lcout  LogicCell40_SEQ_MODE_0000    288              3735   2756  FALL       8
I__619/I                                 Odrv12                         0              3735   2756  FALL       1
I__619/O                                 Odrv12                       540              4275   2756  FALL       1
I__620/I                                 LocalMux                       0              4275   2756  FALL       1
I__620/O                                 LocalMux                     309              4584   2756  FALL       1
I__621/I                                 CEMux                          0              4584   2756  FALL       1
I__621/O                                 CEMux                        554              5138   2756  FALL       1
r_uart_char_ess_3_LC_4_14_7/ce           LogicCell40_SEQ_MODE_1001      0              5138   2756  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__944/I                                            ClkMux                         0              2073  RISE       1
I__944/O                                            ClkMux                       309              2381  RISE       1
r_uart_char_ess_3_LC_4_14_7/clk                     LogicCell40_SEQ_MODE_1001      0              2381  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_valid_LC_2_14_5/lcout
Path End         : r_uart_char_esr_7_LC_4_14_6/ce
Capture Clock    : r_uart_char_esr_7_LC_4_14_6/clk
Hold Constraint  : 0p
Path slack       : 2757p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2217
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5138
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__935/I                                            ClkMux                         0              2073  RISE       1
I__935/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_valid_LC_2_14_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_valid_LC_2_14_5/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__711/I                                 LocalMux                       0              2921   1066  FALL       1
I__711/O                                 LocalMux                     309              3230   1066  FALL       1
I__713/I                                 InMux                          0              3230   2756  FALL       1
I__713/O                                 InMux                        217              3447   2756  FALL       1
uart_rx.r_valid_RNI3IU7_LC_2_14_7/in3    LogicCell40_SEQ_MODE_0000      0              3447   2756  FALL       1
uart_rx.r_valid_RNI3IU7_LC_2_14_7/lcout  LogicCell40_SEQ_MODE_0000    288              3735   2756  FALL       8
I__619/I                                 Odrv12                         0              3735   2756  FALL       1
I__619/O                                 Odrv12                       540              4275   2756  FALL       1
I__620/I                                 LocalMux                       0              4275   2756  FALL       1
I__620/O                                 LocalMux                     309              4584   2756  FALL       1
I__621/I                                 CEMux                          0              4584   2756  FALL       1
I__621/O                                 CEMux                        554              5138   2756  FALL       1
r_uart_char_esr_7_LC_4_14_6/ce           LogicCell40_SEQ_MODE_1000      0              5138   2756  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__944/I                                            ClkMux                         0              2073  RISE       1
I__944/O                                            ClkMux                       309              2381  RISE       1
r_uart_char_esr_7_LC_4_14_6/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_valid_LC_2_14_5/lcout
Path End         : r_uart_char_esr_6_LC_4_14_5/ce
Capture Clock    : r_uart_char_esr_6_LC_4_14_5/clk
Hold Constraint  : 0p
Path slack       : 2757p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2217
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5138
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__935/I                                            ClkMux                         0              2073  RISE       1
I__935/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_valid_LC_2_14_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_valid_LC_2_14_5/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__711/I                                 LocalMux                       0              2921   1066  FALL       1
I__711/O                                 LocalMux                     309              3230   1066  FALL       1
I__713/I                                 InMux                          0              3230   2756  FALL       1
I__713/O                                 InMux                        217              3447   2756  FALL       1
uart_rx.r_valid_RNI3IU7_LC_2_14_7/in3    LogicCell40_SEQ_MODE_0000      0              3447   2756  FALL       1
uart_rx.r_valid_RNI3IU7_LC_2_14_7/lcout  LogicCell40_SEQ_MODE_0000    288              3735   2756  FALL       8
I__619/I                                 Odrv12                         0              3735   2756  FALL       1
I__619/O                                 Odrv12                       540              4275   2756  FALL       1
I__620/I                                 LocalMux                       0              4275   2756  FALL       1
I__620/O                                 LocalMux                     309              4584   2756  FALL       1
I__621/I                                 CEMux                          0              4584   2756  FALL       1
I__621/O                                 CEMux                        554              5138   2756  FALL       1
r_uart_char_esr_6_LC_4_14_5/ce           LogicCell40_SEQ_MODE_1000      0              5138   2756  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__944/I                                            ClkMux                         0              2073  RISE       1
I__944/O                                            ClkMux                       309              2381  RISE       1
r_uart_char_esr_6_LC_4_14_5/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_valid_LC_2_14_5/lcout
Path End         : r_uart_char_esr_5_LC_4_14_4/ce
Capture Clock    : r_uart_char_esr_5_LC_4_14_4/clk
Hold Constraint  : 0p
Path slack       : 2757p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2217
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5138
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__935/I                                            ClkMux                         0              2073  RISE       1
I__935/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_valid_LC_2_14_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_valid_LC_2_14_5/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__711/I                                 LocalMux                       0              2921   1066  FALL       1
I__711/O                                 LocalMux                     309              3230   1066  FALL       1
I__713/I                                 InMux                          0              3230   2756  FALL       1
I__713/O                                 InMux                        217              3447   2756  FALL       1
uart_rx.r_valid_RNI3IU7_LC_2_14_7/in3    LogicCell40_SEQ_MODE_0000      0              3447   2756  FALL       1
uart_rx.r_valid_RNI3IU7_LC_2_14_7/lcout  LogicCell40_SEQ_MODE_0000    288              3735   2756  FALL       8
I__619/I                                 Odrv12                         0              3735   2756  FALL       1
I__619/O                                 Odrv12                       540              4275   2756  FALL       1
I__620/I                                 LocalMux                       0              4275   2756  FALL       1
I__620/O                                 LocalMux                     309              4584   2756  FALL       1
I__621/I                                 CEMux                          0              4584   2756  FALL       1
I__621/O                                 CEMux                        554              5138   2756  FALL       1
r_uart_char_esr_5_LC_4_14_4/ce           LogicCell40_SEQ_MODE_1000      0              5138   2756  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__944/I                                            ClkMux                         0              2073  RISE       1
I__944/O                                            ClkMux                       309              2381  RISE       1
r_uart_char_esr_5_LC_4_14_4/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_valid_LC_2_14_5/lcout
Path End         : r_uart_char_esr_4_LC_4_14_3/ce
Capture Clock    : r_uart_char_esr_4_LC_4_14_3/clk
Hold Constraint  : 0p
Path slack       : 2757p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2217
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5138
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__935/I                                            ClkMux                         0              2073  RISE       1
I__935/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_valid_LC_2_14_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_valid_LC_2_14_5/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__711/I                                 LocalMux                       0              2921   1066  FALL       1
I__711/O                                 LocalMux                     309              3230   1066  FALL       1
I__713/I                                 InMux                          0              3230   2756  FALL       1
I__713/O                                 InMux                        217              3447   2756  FALL       1
uart_rx.r_valid_RNI3IU7_LC_2_14_7/in3    LogicCell40_SEQ_MODE_0000      0              3447   2756  FALL       1
uart_rx.r_valid_RNI3IU7_LC_2_14_7/lcout  LogicCell40_SEQ_MODE_0000    288              3735   2756  FALL       8
I__619/I                                 Odrv12                         0              3735   2756  FALL       1
I__619/O                                 Odrv12                       540              4275   2756  FALL       1
I__620/I                                 LocalMux                       0              4275   2756  FALL       1
I__620/O                                 LocalMux                     309              4584   2756  FALL       1
I__621/I                                 CEMux                          0              4584   2756  FALL       1
I__621/O                                 CEMux                        554              5138   2756  FALL       1
r_uart_char_esr_4_LC_4_14_3/ce           LogicCell40_SEQ_MODE_1000      0              5138   2756  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__944/I                                            ClkMux                         0              2073  RISE       1
I__944/O                                            ClkMux                       309              2381  RISE       1
r_uart_char_esr_4_LC_4_14_3/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_valid_LC_2_14_5/lcout
Path End         : r_uart_char_esr_2_LC_4_14_2/ce
Capture Clock    : r_uart_char_esr_2_LC_4_14_2/clk
Hold Constraint  : 0p
Path slack       : 2757p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2217
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5138
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__935/I                                            ClkMux                         0              2073  RISE       1
I__935/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_valid_LC_2_14_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_valid_LC_2_14_5/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__711/I                                 LocalMux                       0              2921   1066  FALL       1
I__711/O                                 LocalMux                     309              3230   1066  FALL       1
I__713/I                                 InMux                          0              3230   2756  FALL       1
I__713/O                                 InMux                        217              3447   2756  FALL       1
uart_rx.r_valid_RNI3IU7_LC_2_14_7/in3    LogicCell40_SEQ_MODE_0000      0              3447   2756  FALL       1
uart_rx.r_valid_RNI3IU7_LC_2_14_7/lcout  LogicCell40_SEQ_MODE_0000    288              3735   2756  FALL       8
I__619/I                                 Odrv12                         0              3735   2756  FALL       1
I__619/O                                 Odrv12                       540              4275   2756  FALL       1
I__620/I                                 LocalMux                       0              4275   2756  FALL       1
I__620/O                                 LocalMux                     309              4584   2756  FALL       1
I__621/I                                 CEMux                          0              4584   2756  FALL       1
I__621/O                                 CEMux                        554              5138   2756  FALL       1
r_uart_char_esr_2_LC_4_14_2/ce           LogicCell40_SEQ_MODE_1000      0              5138   2756  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__944/I                                            ClkMux                         0              2073  RISE       1
I__944/O                                            ClkMux                       309              2381  RISE       1
r_uart_char_esr_2_LC_4_14_2/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_valid_LC_2_14_5/lcout
Path End         : r_uart_char_esr_1_LC_4_14_1/ce
Capture Clock    : r_uart_char_esr_1_LC_4_14_1/clk
Hold Constraint  : 0p
Path slack       : 2757p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2217
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5138
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__935/I                                            ClkMux                         0              2073  RISE       1
I__935/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_valid_LC_2_14_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_valid_LC_2_14_5/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__711/I                                 LocalMux                       0              2921   1066  FALL       1
I__711/O                                 LocalMux                     309              3230   1066  FALL       1
I__713/I                                 InMux                          0              3230   2756  FALL       1
I__713/O                                 InMux                        217              3447   2756  FALL       1
uart_rx.r_valid_RNI3IU7_LC_2_14_7/in3    LogicCell40_SEQ_MODE_0000      0              3447   2756  FALL       1
uart_rx.r_valid_RNI3IU7_LC_2_14_7/lcout  LogicCell40_SEQ_MODE_0000    288              3735   2756  FALL       8
I__619/I                                 Odrv12                         0              3735   2756  FALL       1
I__619/O                                 Odrv12                       540              4275   2756  FALL       1
I__620/I                                 LocalMux                       0              4275   2756  FALL       1
I__620/O                                 LocalMux                     309              4584   2756  FALL       1
I__621/I                                 CEMux                          0              4584   2756  FALL       1
I__621/O                                 CEMux                        554              5138   2756  FALL       1
r_uart_char_esr_1_LC_4_14_1/ce           LogicCell40_SEQ_MODE_1000      0              5138   2756  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__944/I                                            ClkMux                         0              2073  RISE       1
I__944/O                                            ClkMux                       309              2381  RISE       1
r_uart_char_esr_1_LC_4_14_1/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_valid_LC_2_14_5/lcout
Path End         : r_uart_char_esr_0_LC_4_14_0/ce
Capture Clock    : r_uart_char_esr_0_LC_4_14_0/clk
Hold Constraint  : 0p
Path slack       : 2757p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2217
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5138
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__935/I                                            ClkMux                         0              2073  RISE       1
I__935/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_valid_LC_2_14_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_valid_LC_2_14_5/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__711/I                                 LocalMux                       0              2921   1066  FALL       1
I__711/O                                 LocalMux                     309              3230   1066  FALL       1
I__713/I                                 InMux                          0              3230   2756  FALL       1
I__713/O                                 InMux                        217              3447   2756  FALL       1
uart_rx.r_valid_RNI3IU7_LC_2_14_7/in3    LogicCell40_SEQ_MODE_0000      0              3447   2756  FALL       1
uart_rx.r_valid_RNI3IU7_LC_2_14_7/lcout  LogicCell40_SEQ_MODE_0000    288              3735   2756  FALL       8
I__619/I                                 Odrv12                         0              3735   2756  FALL       1
I__619/O                                 Odrv12                       540              4275   2756  FALL       1
I__620/I                                 LocalMux                       0              4275   2756  FALL       1
I__620/O                                 LocalMux                     309              4584   2756  FALL       1
I__621/I                                 CEMux                          0              4584   2756  FALL       1
I__621/O                                 CEMux                        554              5138   2756  FALL       1
r_uart_char_esr_0_LC_4_14_0/ce           LogicCell40_SEQ_MODE_1000      0              5138   2756  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__944/I                                            ClkMux                         0              2073  RISE       1
I__944/O                                            ClkMux                       309              2381  RISE       1
r_uart_char_esr_0_LC_4_14_0/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_2_LC_1_12_5/lcout
Path End         : uart_rx.timer_7_LC_2_12_7/sr
Capture Clock    : uart_rx.timer_7_LC_2_12_7/clk
Hold Constraint  : 0p
Path slack       : 2792p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -197
------------------------------------------   ---- 
End-of-path required time (ps)               2184

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2055
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4976
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__924/I                                            ClkMux                         0              2073  RISE       1
I__924/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_2_LC_1_12_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_2_LC_1_12_5/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1375  FALL       3
I__432/I                                 LocalMux                       0              2921   2589  FALL       1
I__432/O                                 LocalMux                     309              3230   2589  FALL       1
I__435/I                                 InMux                          0              3230   2589  FALL       1
I__435/O                                 InMux                        217              3447   2589  FALL       1
uart_rx.state_RNIQRIG_2_LC_2_11_6/in3    LogicCell40_SEQ_MODE_0000      0              3447   2589  FALL       1
uart_rx.state_RNIQRIG_2_LC_2_11_6/lcout  LogicCell40_SEQ_MODE_0000    288              3735   2589  FALL       9
I__475/I                                 Odrv4                          0              3735   2792  FALL       1
I__475/O                                 Odrv4                        372              4107   2792  FALL       1
I__477/I                                 Span4Mux_s2_h                  0              4107   2792  FALL       1
I__477/O                                 Span4Mux_s2_h                203              4310   2792  FALL       1
I__479/I                                 LocalMux                       0              4310   2792  FALL       1
I__479/O                                 LocalMux                     309              4619   2792  FALL       1
I__481/I                                 SRMux                          0              4619   2792  FALL       1
I__481/O                                 SRMux                        358              4976   2792  FALL       1
uart_rx.timer_7_LC_2_12_7/sr             LogicCell40_SEQ_MODE_1000      0              4976   2792  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__927/I                                            ClkMux                         0              2073  RISE       1
I__927/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_7_LC_2_12_7/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_2_LC_1_12_5/lcout
Path End         : uart_rx.timer_6_LC_2_12_6/sr
Capture Clock    : uart_rx.timer_6_LC_2_12_6/clk
Hold Constraint  : 0p
Path slack       : 2792p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -197
------------------------------------------   ---- 
End-of-path required time (ps)               2184

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2055
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4976
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__924/I                                            ClkMux                         0              2073  RISE       1
I__924/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_2_LC_1_12_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_2_LC_1_12_5/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1375  FALL       3
I__432/I                                 LocalMux                       0              2921   2589  FALL       1
I__432/O                                 LocalMux                     309              3230   2589  FALL       1
I__435/I                                 InMux                          0              3230   2589  FALL       1
I__435/O                                 InMux                        217              3447   2589  FALL       1
uart_rx.state_RNIQRIG_2_LC_2_11_6/in3    LogicCell40_SEQ_MODE_0000      0              3447   2589  FALL       1
uart_rx.state_RNIQRIG_2_LC_2_11_6/lcout  LogicCell40_SEQ_MODE_0000    288              3735   2589  FALL       9
I__475/I                                 Odrv4                          0              3735   2792  FALL       1
I__475/O                                 Odrv4                        372              4107   2792  FALL       1
I__477/I                                 Span4Mux_s2_h                  0              4107   2792  FALL       1
I__477/O                                 Span4Mux_s2_h                203              4310   2792  FALL       1
I__479/I                                 LocalMux                       0              4310   2792  FALL       1
I__479/O                                 LocalMux                     309              4619   2792  FALL       1
I__481/I                                 SRMux                          0              4619   2792  FALL       1
I__481/O                                 SRMux                        358              4976   2792  FALL       1
uart_rx.timer_6_LC_2_12_6/sr             LogicCell40_SEQ_MODE_1000      0              4976   2792  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__927/I                                            ClkMux                         0              2073  RISE       1
I__927/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_6_LC_2_12_6/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_2_LC_1_12_5/lcout
Path End         : uart_rx.timer_5_LC_2_12_5/sr
Capture Clock    : uart_rx.timer_5_LC_2_12_5/clk
Hold Constraint  : 0p
Path slack       : 2792p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -197
------------------------------------------   ---- 
End-of-path required time (ps)               2184

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2055
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4976
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__924/I                                            ClkMux                         0              2073  RISE       1
I__924/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_2_LC_1_12_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_2_LC_1_12_5/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1375  FALL       3
I__432/I                                 LocalMux                       0              2921   2589  FALL       1
I__432/O                                 LocalMux                     309              3230   2589  FALL       1
I__435/I                                 InMux                          0              3230   2589  FALL       1
I__435/O                                 InMux                        217              3447   2589  FALL       1
uart_rx.state_RNIQRIG_2_LC_2_11_6/in3    LogicCell40_SEQ_MODE_0000      0              3447   2589  FALL       1
uart_rx.state_RNIQRIG_2_LC_2_11_6/lcout  LogicCell40_SEQ_MODE_0000    288              3735   2589  FALL       9
I__475/I                                 Odrv4                          0              3735   2792  FALL       1
I__475/O                                 Odrv4                        372              4107   2792  FALL       1
I__477/I                                 Span4Mux_s2_h                  0              4107   2792  FALL       1
I__477/O                                 Span4Mux_s2_h                203              4310   2792  FALL       1
I__479/I                                 LocalMux                       0              4310   2792  FALL       1
I__479/O                                 LocalMux                     309              4619   2792  FALL       1
I__481/I                                 SRMux                          0              4619   2792  FALL       1
I__481/O                                 SRMux                        358              4976   2792  FALL       1
uart_rx.timer_5_LC_2_12_5/sr             LogicCell40_SEQ_MODE_1000      0              4976   2792  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__927/I                                            ClkMux                         0              2073  RISE       1
I__927/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_5_LC_2_12_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_2_LC_1_12_5/lcout
Path End         : uart_rx.timer_4_LC_2_12_4/sr
Capture Clock    : uart_rx.timer_4_LC_2_12_4/clk
Hold Constraint  : 0p
Path slack       : 2792p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -197
------------------------------------------   ---- 
End-of-path required time (ps)               2184

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2055
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4976
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__924/I                                            ClkMux                         0              2073  RISE       1
I__924/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_2_LC_1_12_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_2_LC_1_12_5/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1375  FALL       3
I__432/I                                 LocalMux                       0              2921   2589  FALL       1
I__432/O                                 LocalMux                     309              3230   2589  FALL       1
I__435/I                                 InMux                          0              3230   2589  FALL       1
I__435/O                                 InMux                        217              3447   2589  FALL       1
uart_rx.state_RNIQRIG_2_LC_2_11_6/in3    LogicCell40_SEQ_MODE_0000      0              3447   2589  FALL       1
uart_rx.state_RNIQRIG_2_LC_2_11_6/lcout  LogicCell40_SEQ_MODE_0000    288              3735   2589  FALL       9
I__475/I                                 Odrv4                          0              3735   2792  FALL       1
I__475/O                                 Odrv4                        372              4107   2792  FALL       1
I__477/I                                 Span4Mux_s2_h                  0              4107   2792  FALL       1
I__477/O                                 Span4Mux_s2_h                203              4310   2792  FALL       1
I__479/I                                 LocalMux                       0              4310   2792  FALL       1
I__479/O                                 LocalMux                     309              4619   2792  FALL       1
I__481/I                                 SRMux                          0              4619   2792  FALL       1
I__481/O                                 SRMux                        358              4976   2792  FALL       1
uart_rx.timer_4_LC_2_12_4/sr             LogicCell40_SEQ_MODE_1000      0              4976   2792  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__927/I                                            ClkMux                         0              2073  RISE       1
I__927/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_4_LC_2_12_4/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_2_LC_1_12_5/lcout
Path End         : uart_rx.timer_3_LC_2_12_3/sr
Capture Clock    : uart_rx.timer_3_LC_2_12_3/clk
Hold Constraint  : 0p
Path slack       : 2792p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -197
------------------------------------------   ---- 
End-of-path required time (ps)               2184

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2055
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4976
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__924/I                                            ClkMux                         0              2073  RISE       1
I__924/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_2_LC_1_12_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_2_LC_1_12_5/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1375  FALL       3
I__432/I                                 LocalMux                       0              2921   2589  FALL       1
I__432/O                                 LocalMux                     309              3230   2589  FALL       1
I__435/I                                 InMux                          0              3230   2589  FALL       1
I__435/O                                 InMux                        217              3447   2589  FALL       1
uart_rx.state_RNIQRIG_2_LC_2_11_6/in3    LogicCell40_SEQ_MODE_0000      0              3447   2589  FALL       1
uart_rx.state_RNIQRIG_2_LC_2_11_6/lcout  LogicCell40_SEQ_MODE_0000    288              3735   2589  FALL       9
I__475/I                                 Odrv4                          0              3735   2792  FALL       1
I__475/O                                 Odrv4                        372              4107   2792  FALL       1
I__477/I                                 Span4Mux_s2_h                  0              4107   2792  FALL       1
I__477/O                                 Span4Mux_s2_h                203              4310   2792  FALL       1
I__479/I                                 LocalMux                       0              4310   2792  FALL       1
I__479/O                                 LocalMux                     309              4619   2792  FALL       1
I__481/I                                 SRMux                          0              4619   2792  FALL       1
I__481/O                                 SRMux                        358              4976   2792  FALL       1
uart_rx.timer_3_LC_2_12_3/sr             LogicCell40_SEQ_MODE_1000      0              4976   2792  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__927/I                                            ClkMux                         0              2073  RISE       1
I__927/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_3_LC_2_12_3/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_2_LC_1_12_5/lcout
Path End         : uart_rx.timer_2_LC_2_12_2/sr
Capture Clock    : uart_rx.timer_2_LC_2_12_2/clk
Hold Constraint  : 0p
Path slack       : 2792p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -197
------------------------------------------   ---- 
End-of-path required time (ps)               2184

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2055
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4976
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__924/I                                            ClkMux                         0              2073  RISE       1
I__924/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_2_LC_1_12_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_2_LC_1_12_5/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1375  FALL       3
I__432/I                                 LocalMux                       0              2921   2589  FALL       1
I__432/O                                 LocalMux                     309              3230   2589  FALL       1
I__435/I                                 InMux                          0              3230   2589  FALL       1
I__435/O                                 InMux                        217              3447   2589  FALL       1
uart_rx.state_RNIQRIG_2_LC_2_11_6/in3    LogicCell40_SEQ_MODE_0000      0              3447   2589  FALL       1
uart_rx.state_RNIQRIG_2_LC_2_11_6/lcout  LogicCell40_SEQ_MODE_0000    288              3735   2589  FALL       9
I__475/I                                 Odrv4                          0              3735   2792  FALL       1
I__475/O                                 Odrv4                        372              4107   2792  FALL       1
I__477/I                                 Span4Mux_s2_h                  0              4107   2792  FALL       1
I__477/O                                 Span4Mux_s2_h                203              4310   2792  FALL       1
I__479/I                                 LocalMux                       0              4310   2792  FALL       1
I__479/O                                 LocalMux                     309              4619   2792  FALL       1
I__481/I                                 SRMux                          0              4619   2792  FALL       1
I__481/O                                 SRMux                        358              4976   2792  FALL       1
uart_rx.timer_2_LC_2_12_2/sr             LogicCell40_SEQ_MODE_1000      0              4976   2792  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__927/I                                            ClkMux                         0              2073  RISE       1
I__927/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_2_LC_2_12_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_2_LC_1_12_5/lcout
Path End         : uart_rx.timer_1_LC_2_12_1/sr
Capture Clock    : uart_rx.timer_1_LC_2_12_1/clk
Hold Constraint  : 0p
Path slack       : 2792p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -197
------------------------------------------   ---- 
End-of-path required time (ps)               2184

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2055
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4976
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__924/I                                            ClkMux                         0              2073  RISE       1
I__924/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_2_LC_1_12_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_2_LC_1_12_5/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1375  FALL       3
I__432/I                                 LocalMux                       0              2921   2589  FALL       1
I__432/O                                 LocalMux                     309              3230   2589  FALL       1
I__435/I                                 InMux                          0              3230   2589  FALL       1
I__435/O                                 InMux                        217              3447   2589  FALL       1
uart_rx.state_RNIQRIG_2_LC_2_11_6/in3    LogicCell40_SEQ_MODE_0000      0              3447   2589  FALL       1
uart_rx.state_RNIQRIG_2_LC_2_11_6/lcout  LogicCell40_SEQ_MODE_0000    288              3735   2589  FALL       9
I__475/I                                 Odrv4                          0              3735   2792  FALL       1
I__475/O                                 Odrv4                        372              4107   2792  FALL       1
I__477/I                                 Span4Mux_s2_h                  0              4107   2792  FALL       1
I__477/O                                 Span4Mux_s2_h                203              4310   2792  FALL       1
I__479/I                                 LocalMux                       0              4310   2792  FALL       1
I__479/O                                 LocalMux                     309              4619   2792  FALL       1
I__481/I                                 SRMux                          0              4619   2792  FALL       1
I__481/O                                 SRMux                        358              4976   2792  FALL       1
uart_rx.timer_1_LC_2_12_1/sr             LogicCell40_SEQ_MODE_1000      0              4976   2792  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__927/I                                            ClkMux                         0              2073  RISE       1
I__927/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_1_LC_2_12_1/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.state_2_LC_1_12_5/lcout
Path End         : uart_rx.timer_0_LC_2_12_0/sr
Capture Clock    : uart_rx.timer_0_LC_2_12_0/clk
Hold Constraint  : 0p
Path slack       : 2792p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -197
------------------------------------------   ---- 
End-of-path required time (ps)               2184

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2055
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4976
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__924/I                                            ClkMux                         0              2073  RISE       1
I__924/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_2_LC_1_12_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.state_2_LC_1_12_5/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1375  FALL       3
I__432/I                                 LocalMux                       0              2921   2589  FALL       1
I__432/O                                 LocalMux                     309              3230   2589  FALL       1
I__435/I                                 InMux                          0              3230   2589  FALL       1
I__435/O                                 InMux                        217              3447   2589  FALL       1
uart_rx.state_RNIQRIG_2_LC_2_11_6/in3    LogicCell40_SEQ_MODE_0000      0              3447   2589  FALL       1
uart_rx.state_RNIQRIG_2_LC_2_11_6/lcout  LogicCell40_SEQ_MODE_0000    288              3735   2589  FALL       9
I__475/I                                 Odrv4                          0              3735   2792  FALL       1
I__475/O                                 Odrv4                        372              4107   2792  FALL       1
I__477/I                                 Span4Mux_s2_h                  0              4107   2792  FALL       1
I__477/O                                 Span4Mux_s2_h                203              4310   2792  FALL       1
I__479/I                                 LocalMux                       0              4310   2792  FALL       1
I__479/O                                 LocalMux                     309              4619   2792  FALL       1
I__481/I                                 SRMux                          0              4619   2792  FALL       1
I__481/O                                 SRMux                        358              4976   2792  FALL       1
uart_rx.timer_0_LC_2_12_0/sr             LogicCell40_SEQ_MODE_1000      0              4976   2792  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__927/I                                            ClkMux                         0              2073  RISE       1
I__927/O                                            ClkMux                       309              2381  RISE       1
uart_rx.timer_0_LC_2_12_0/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_valid_LC_2_14_5/lcout
Path End         : uart_rx.out_data_4_LC_2_15_6/ce
Capture Clock    : uart_rx.out_data_4_LC_2_15_6/clk
Hold Constraint  : 0p
Path slack       : 2939p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2399
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5320
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__935/I                                            ClkMux                         0              2073  RISE       1
I__935/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_valid_LC_2_14_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_valid_LC_2_14_5/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__711/I                                 LocalMux                       0              2921   1066  FALL       1
I__711/O                                 LocalMux                     309              3230   1066  FALL       1
I__714/I                                 InMux                          0              3230   2939  FALL       1
I__714/O                                 InMux                        217              3447   2939  FALL       1
uart_rx.state_RNIIKQG_6_LC_2_14_0/in0    LogicCell40_SEQ_MODE_0000      0              3447   2939  FALL       1
uart_rx.state_RNIIKQG_6_LC_2_14_0/lcout  LogicCell40_SEQ_MODE_0000    386              3833   2939  FALL       8
I__728/I                                 Odrv4                          0              3833   2939  FALL       1
I__728/O                                 Odrv4                        372              4205   2939  FALL       1
I__729/I                                 Span4Mux_s2_v                  0              4205   2939  FALL       1
I__729/O                                 Span4Mux_s2_v                252              4457   2939  FALL       1
I__730/I                                 LocalMux                       0              4457   2939  FALL       1
I__730/O                                 LocalMux                     309              4766   2939  FALL       1
I__733/I                                 CEMux                          0              4766   2939  FALL       1
I__733/O                                 CEMux                        554              5320   2939  FALL       1
uart_rx.out_data_4_LC_2_15_6/ce          LogicCell40_SEQ_MODE_1000      0              5320   2939  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_4_LC_2_15_6/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_valid_LC_2_14_5/lcout
Path End         : uart_rx.out_data_3_LC_2_15_4/ce
Capture Clock    : uart_rx.out_data_3_LC_2_15_4/clk
Hold Constraint  : 0p
Path slack       : 2939p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2399
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5320
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__935/I                                            ClkMux                         0              2073  RISE       1
I__935/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_valid_LC_2_14_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_valid_LC_2_14_5/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__711/I                                 LocalMux                       0              2921   1066  FALL       1
I__711/O                                 LocalMux                     309              3230   1066  FALL       1
I__714/I                                 InMux                          0              3230   2939  FALL       1
I__714/O                                 InMux                        217              3447   2939  FALL       1
uart_rx.state_RNIIKQG_6_LC_2_14_0/in0    LogicCell40_SEQ_MODE_0000      0              3447   2939  FALL       1
uart_rx.state_RNIIKQG_6_LC_2_14_0/lcout  LogicCell40_SEQ_MODE_0000    386              3833   2939  FALL       8
I__728/I                                 Odrv4                          0              3833   2939  FALL       1
I__728/O                                 Odrv4                        372              4205   2939  FALL       1
I__729/I                                 Span4Mux_s2_v                  0              4205   2939  FALL       1
I__729/O                                 Span4Mux_s2_v                252              4457   2939  FALL       1
I__730/I                                 LocalMux                       0              4457   2939  FALL       1
I__730/O                                 LocalMux                     309              4766   2939  FALL       1
I__733/I                                 CEMux                          0              4766   2939  FALL       1
I__733/O                                 CEMux                        554              5320   2939  FALL       1
uart_rx.out_data_3_LC_2_15_4/ce          LogicCell40_SEQ_MODE_1000      0              5320   2939  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_3_LC_2_15_4/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_valid_LC_2_14_5/lcout
Path End         : uart_rx.out_data_1_LC_2_15_2/ce
Capture Clock    : uart_rx.out_data_1_LC_2_15_2/clk
Hold Constraint  : 0p
Path slack       : 2939p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2399
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5320
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__935/I                                            ClkMux                         0              2073  RISE       1
I__935/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_valid_LC_2_14_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_valid_LC_2_14_5/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__711/I                                 LocalMux                       0              2921   1066  FALL       1
I__711/O                                 LocalMux                     309              3230   1066  FALL       1
I__714/I                                 InMux                          0              3230   2939  FALL       1
I__714/O                                 InMux                        217              3447   2939  FALL       1
uart_rx.state_RNIIKQG_6_LC_2_14_0/in0    LogicCell40_SEQ_MODE_0000      0              3447   2939  FALL       1
uart_rx.state_RNIIKQG_6_LC_2_14_0/lcout  LogicCell40_SEQ_MODE_0000    386              3833   2939  FALL       8
I__728/I                                 Odrv4                          0              3833   2939  FALL       1
I__728/O                                 Odrv4                        372              4205   2939  FALL       1
I__729/I                                 Span4Mux_s2_v                  0              4205   2939  FALL       1
I__729/O                                 Span4Mux_s2_v                252              4457   2939  FALL       1
I__730/I                                 LocalMux                       0              4457   2939  FALL       1
I__730/O                                 LocalMux                     309              4766   2939  FALL       1
I__733/I                                 CEMux                          0              4766   2939  FALL       1
I__733/O                                 CEMux                        554              5320   2939  FALL       1
uart_rx.out_data_1_LC_2_15_2/ce          LogicCell40_SEQ_MODE_1000      0              5320   2939  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_1_LC_2_15_2/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_valid_LC_2_14_5/lcout
Path End         : uart_rx.out_data_6_LC_2_15_1/ce
Capture Clock    : uart_rx.out_data_6_LC_2_15_1/clk
Hold Constraint  : 0p
Path slack       : 2939p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2399
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5320
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__935/I                                            ClkMux                         0              2073  RISE       1
I__935/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_valid_LC_2_14_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_valid_LC_2_14_5/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__711/I                                 LocalMux                       0              2921   1066  FALL       1
I__711/O                                 LocalMux                     309              3230   1066  FALL       1
I__714/I                                 InMux                          0              3230   2939  FALL       1
I__714/O                                 InMux                        217              3447   2939  FALL       1
uart_rx.state_RNIIKQG_6_LC_2_14_0/in0    LogicCell40_SEQ_MODE_0000      0              3447   2939  FALL       1
uart_rx.state_RNIIKQG_6_LC_2_14_0/lcout  LogicCell40_SEQ_MODE_0000    386              3833   2939  FALL       8
I__728/I                                 Odrv4                          0              3833   2939  FALL       1
I__728/O                                 Odrv4                        372              4205   2939  FALL       1
I__729/I                                 Span4Mux_s2_v                  0              4205   2939  FALL       1
I__729/O                                 Span4Mux_s2_v                252              4457   2939  FALL       1
I__730/I                                 LocalMux                       0              4457   2939  FALL       1
I__730/O                                 LocalMux                     309              4766   2939  FALL       1
I__733/I                                 CEMux                          0              4766   2939  FALL       1
I__733/O                                 CEMux                        554              5320   2939  FALL       1
uart_rx.out_data_6_LC_2_15_1/ce          LogicCell40_SEQ_MODE_1000      0              5320   2939  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_6_LC_2_15_1/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_valid_LC_2_14_5/lcout
Path End         : uart_rx.out_data_7_LC_2_15_0/ce
Capture Clock    : uart_rx.out_data_7_LC_2_15_0/clk
Hold Constraint  : 0p
Path slack       : 2939p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2399
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5320
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__935/I                                            ClkMux                         0              2073  RISE       1
I__935/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_valid_LC_2_14_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_valid_LC_2_14_5/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__711/I                                 LocalMux                       0              2921   1066  FALL       1
I__711/O                                 LocalMux                     309              3230   1066  FALL       1
I__714/I                                 InMux                          0              3230   2939  FALL       1
I__714/O                                 InMux                        217              3447   2939  FALL       1
uart_rx.state_RNIIKQG_6_LC_2_14_0/in0    LogicCell40_SEQ_MODE_0000      0              3447   2939  FALL       1
uart_rx.state_RNIIKQG_6_LC_2_14_0/lcout  LogicCell40_SEQ_MODE_0000    386              3833   2939  FALL       8
I__728/I                                 Odrv4                          0              3833   2939  FALL       1
I__728/O                                 Odrv4                        372              4205   2939  FALL       1
I__729/I                                 Span4Mux_s2_v                  0              4205   2939  FALL       1
I__729/O                                 Span4Mux_s2_v                252              4457   2939  FALL       1
I__730/I                                 LocalMux                       0              4457   2939  FALL       1
I__730/O                                 LocalMux                     309              4766   2939  FALL       1
I__733/I                                 CEMux                          0              4766   2939  FALL       1
I__733/O                                 CEMux                        554              5320   2939  FALL       1
uart_rx.out_data_7_LC_2_15_0/ce          LogicCell40_SEQ_MODE_1000      0              5320   2939  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__940/I                                            ClkMux                         0              2073  RISE       1
I__940/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_7_LC_2_15_0/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_valid_LC_2_14_5/lcout
Path End         : uart_rx.out_data_0_LC_1_15_7/ce
Capture Clock    : uart_rx.out_data_0_LC_1_15_7/clk
Hold Constraint  : 0p
Path slack       : 2939p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2399
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5320
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__935/I                                            ClkMux                         0              2073  RISE       1
I__935/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_valid_LC_2_14_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_valid_LC_2_14_5/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__711/I                                 LocalMux                       0              2921   1066  FALL       1
I__711/O                                 LocalMux                     309              3230   1066  FALL       1
I__714/I                                 InMux                          0              3230   2939  FALL       1
I__714/O                                 InMux                        217              3447   2939  FALL       1
uart_rx.state_RNIIKQG_6_LC_2_14_0/in0    LogicCell40_SEQ_MODE_0000      0              3447   2939  FALL       1
uart_rx.state_RNIIKQG_6_LC_2_14_0/lcout  LogicCell40_SEQ_MODE_0000    386              3833   2939  FALL       8
I__728/I                                 Odrv4                          0              3833   2939  FALL       1
I__728/O                                 Odrv4                        372              4205   2939  FALL       1
I__729/I                                 Span4Mux_s2_v                  0              4205   2939  FALL       1
I__729/O                                 Span4Mux_s2_v                252              4457   2939  FALL       1
I__731/I                                 LocalMux                       0              4457   2939  FALL       1
I__731/O                                 LocalMux                     309              4766   2939  FALL       1
I__734/I                                 CEMux                          0              4766   2939  FALL       1
I__734/O                                 CEMux                        554              5320   2939  FALL       1
uart_rx.out_data_0_LC_1_15_7/ce          LogicCell40_SEQ_MODE_1000      0              5320   2939  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__934/I                                            ClkMux                         0              2073  RISE       1
I__934/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_0_LC_1_15_7/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_valid_LC_2_14_5/lcout
Path End         : uart_rx.out_data_2_LC_1_15_6/ce
Capture Clock    : uart_rx.out_data_2_LC_1_15_6/clk
Hold Constraint  : 0p
Path slack       : 2939p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2399
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5320
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__935/I                                            ClkMux                         0              2073  RISE       1
I__935/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_valid_LC_2_14_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_valid_LC_2_14_5/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__711/I                                 LocalMux                       0              2921   1066  FALL       1
I__711/O                                 LocalMux                     309              3230   1066  FALL       1
I__714/I                                 InMux                          0              3230   2939  FALL       1
I__714/O                                 InMux                        217              3447   2939  FALL       1
uart_rx.state_RNIIKQG_6_LC_2_14_0/in0    LogicCell40_SEQ_MODE_0000      0              3447   2939  FALL       1
uart_rx.state_RNIIKQG_6_LC_2_14_0/lcout  LogicCell40_SEQ_MODE_0000    386              3833   2939  FALL       8
I__728/I                                 Odrv4                          0              3833   2939  FALL       1
I__728/O                                 Odrv4                        372              4205   2939  FALL       1
I__729/I                                 Span4Mux_s2_v                  0              4205   2939  FALL       1
I__729/O                                 Span4Mux_s2_v                252              4457   2939  FALL       1
I__731/I                                 LocalMux                       0              4457   2939  FALL       1
I__731/O                                 LocalMux                     309              4766   2939  FALL       1
I__734/I                                 CEMux                          0              4766   2939  FALL       1
I__734/O                                 CEMux                        554              5320   2939  FALL       1
uart_rx.out_data_2_LC_1_15_6/ce          LogicCell40_SEQ_MODE_1000      0              5320   2939  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__934/I                                            ClkMux                         0              2073  RISE       1
I__934/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_2_LC_1_15_6/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.state_0_LC_5_9_6/lcout
Path End         : uart_tx.index_1_LC_5_11_1/sr
Capture Clock    : uart_tx.index_1_LC_5_11_1/clk
Hold Constraint  : 0p
Path slack       : 3003p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -197
------------------------------------------   ---- 
End-of-path required time (ps)               2184

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2266
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5187
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__928/I                                            ClkMux                         0              2073  RISE       1
I__928/O                                            ClkMux                       309              2381  RISE       1
uart_tx.state_0_LC_5_9_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.state_0_LC_5_9_6/lcout             LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      10
I__658/I                                   LocalMux                       0              2921   1978  FALL       1
I__658/O                                   LocalMux                     309              3230   1978  FALL       1
I__668/I                                   InMux                          0              3230   1978  FALL       1
I__668/O                                   InMux                        217              3447   1978  FALL       1
uart_tx.state_RNIT28M_0_0_LC_5_10_2/in0    LogicCell40_SEQ_MODE_0000      0              3447   1978  FALL       1
uart_tx.state_RNIT28M_0_0_LC_5_10_2/lcout  LogicCell40_SEQ_MODE_0000    386              3833   1978  FALL       6
I__954/I                                   Odrv4                          0              3833   3003  FALL       1
I__954/O                                   Odrv4                        372              4205   3003  FALL       1
I__957/I                                   Span4Mux_h                     0              4205   3003  FALL       1
I__957/O                                   Span4Mux_h                   316              4520   3003  FALL       1
I__959/I                                   LocalMux                       0              4520   3003  FALL       1
I__959/O                                   LocalMux                     309              4829   3003  FALL       1
I__961/I                                   SRMux                          0              4829   3003  FALL       1
I__961/O                                   SRMux                        358              5187   3003  FALL       1
uart_tx.index_1_LC_5_11_1/sr               LogicCell40_SEQ_MODE_1000      0              5187   3003  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__937/I                                            ClkMux                         0              2073  RISE       1
I__937/O                                            ClkMux                       309              2381  RISE       1
uart_tx.index_1_LC_5_11_1/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.state_0_LC_5_9_6/lcout
Path End         : uart_tx.index_3_LC_5_11_0/sr
Capture Clock    : uart_tx.index_3_LC_5_11_0/clk
Hold Constraint  : 0p
Path slack       : 3003p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -197
------------------------------------------   ---- 
End-of-path required time (ps)               2184

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2266
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5187
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__928/I                                            ClkMux                         0              2073  RISE       1
I__928/O                                            ClkMux                       309              2381  RISE       1
uart_tx.state_0_LC_5_9_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.state_0_LC_5_9_6/lcout             LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      10
I__658/I                                   LocalMux                       0              2921   1978  FALL       1
I__658/O                                   LocalMux                     309              3230   1978  FALL       1
I__668/I                                   InMux                          0              3230   1978  FALL       1
I__668/O                                   InMux                        217              3447   1978  FALL       1
uart_tx.state_RNIT28M_0_0_LC_5_10_2/in0    LogicCell40_SEQ_MODE_0000      0              3447   1978  FALL       1
uart_tx.state_RNIT28M_0_0_LC_5_10_2/lcout  LogicCell40_SEQ_MODE_0000    386              3833   1978  FALL       6
I__954/I                                   Odrv4                          0              3833   3003  FALL       1
I__954/O                                   Odrv4                        372              4205   3003  FALL       1
I__957/I                                   Span4Mux_h                     0              4205   3003  FALL       1
I__957/O                                   Span4Mux_h                   316              4520   3003  FALL       1
I__959/I                                   LocalMux                       0              4520   3003  FALL       1
I__959/O                                   LocalMux                     309              4829   3003  FALL       1
I__961/I                                   SRMux                          0              4829   3003  FALL       1
I__961/O                                   SRMux                        358              5187   3003  FALL       1
uart_tx.index_3_LC_5_11_0/sr               LogicCell40_SEQ_MODE_1000      0              5187   3003  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__937/I                                            ClkMux                         0              2073  RISE       1
I__937/O                                            ClkMux                       309              2381  RISE       1
uart_tx.index_3_LC_5_11_0/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.r_data_8_LC_4_11_0/lcout
Path End         : uart_tx.out_data_LC_5_12_7/in3
Capture Clock    : uart_tx.out_data_LC_5_12_7/clk
Hold Constraint  : 0p
Path slack       : 3037p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2497
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5418
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__931/I                                            ClkMux                         0              2073  RISE       1
I__931/O                                            ClkMux                       309              2381  RISE       1
uart_tx.r_data_8_LC_4_11_0/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.r_data_8_LC_4_11_0/lcout        LogicCell40_SEQ_MODE_1000    540              2921   3037  FALL       1
I__501/I                                Odrv4                          0              2921   3037  FALL       1
I__501/O                                Odrv4                        372              3293   3037  FALL       1
I__502/I                                LocalMux                       0              3293   3037  FALL       1
I__502/O                                LocalMux                     309              3602   3037  FALL       1
I__503/I                                InMux                          0              3602   3037  FALL       1
I__503/O                                InMux                        217              3819   3037  FALL       1
uart_tx.out_data_RNO_1_LC_2_11_7/in0    LogicCell40_SEQ_MODE_0000      0              3819   3037  FALL       1
uart_tx.out_data_RNO_1_LC_2_11_7/lcout  LogicCell40_SEQ_MODE_0000    386              4205   3037  FALL       1
I__774/I                                Odrv4                          0              4205   3037  FALL       1
I__774/O                                Odrv4                        372              4577   3037  FALL       1
I__775/I                                Span4Mux_h                     0              4577   3037  FALL       1
I__775/O                                Span4Mux_h                   316              4892   3037  FALL       1
I__776/I                                LocalMux                       0              4892   3037  FALL       1
I__776/O                                LocalMux                     309              5201   3037  FALL       1
I__777/I                                InMux                          0              5201   3037  FALL       1
I__777/O                                InMux                        217              5418   3037  FALL       1
uart_tx.out_data_LC_5_12_7/in3          LogicCell40_SEQ_MODE_1001      0              5418   3037  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__941/I                                            ClkMux                         0              2073  RISE       1
I__941/O                                            ClkMux                       309              2381  RISE       1
uart_tx.out_data_LC_5_12_7/clk                      LogicCell40_SEQ_MODE_1001      0              2381  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx_tvalid_LC_5_10_7/lcout
Path End         : uart_tx.r_data_7_LC_5_13_3/ce
Capture Clock    : uart_tx.r_data_7_LC_5_13_3/clk
Hold Constraint  : 0p
Path slack       : 3051p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2511
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5432
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__932/I                                            ClkMux                         0              2073  RISE       1
I__932/O                                            ClkMux                       309              2381  RISE       1
uart_rx_tvalid_LC_5_10_7/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx_tvalid_LC_5_10_7/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__673/I                                 LocalMux                       0              2921   2307  FALL       1
I__673/O                                 LocalMux                     309              3230   2307  FALL       1
I__676/I                                 InMux                          0              3230   2307  FALL       1
I__676/O                                 InMux                        217              3447   2307  FALL       1
uart_tx.state_RNI562Q_0_LC_5_11_2/in1    LogicCell40_SEQ_MODE_0000      0              3447   2307  FALL       1
uart_tx.state_RNI562Q_0_LC_5_11_2/lcout  LogicCell40_SEQ_MODE_0000    379              3826   2307  FALL       9
I__744/I                                 Odrv4                          0              3826   3051  FALL       1
I__744/O                                 Odrv4                        372              4198   3051  FALL       1
I__747/I                                 Span4Mux_v                     0              4198   3051  FALL       1
I__747/O                                 Span4Mux_v                   372              4570   3051  FALL       1
I__749/I                                 LocalMux                       0              4570   3051  FALL       1
I__749/O                                 LocalMux                     309              4878   3051  FALL       1
I__750/I                                 CEMux                          0              4878   3051  FALL       1
I__750/O                                 CEMux                        554              5432   3051  FALL       1
uart_tx.r_data_7_LC_5_13_3/ce            LogicCell40_SEQ_MODE_1000      0              5432   3051  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__945/I                                            ClkMux                         0              2073  RISE       1
I__945/O                                            ClkMux                       309              2381  RISE       1
uart_tx.r_data_7_LC_5_13_3/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx_tvalid_LC_5_10_7/lcout
Path End         : uart_tx.r_data_6_LC_5_13_2/ce
Capture Clock    : uart_tx.r_data_6_LC_5_13_2/clk
Hold Constraint  : 0p
Path slack       : 3051p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2511
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5432
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__932/I                                            ClkMux                         0              2073  RISE       1
I__932/O                                            ClkMux                       309              2381  RISE       1
uart_rx_tvalid_LC_5_10_7/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx_tvalid_LC_5_10_7/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__673/I                                 LocalMux                       0              2921   2307  FALL       1
I__673/O                                 LocalMux                     309              3230   2307  FALL       1
I__676/I                                 InMux                          0              3230   2307  FALL       1
I__676/O                                 InMux                        217              3447   2307  FALL       1
uart_tx.state_RNI562Q_0_LC_5_11_2/in1    LogicCell40_SEQ_MODE_0000      0              3447   2307  FALL       1
uart_tx.state_RNI562Q_0_LC_5_11_2/lcout  LogicCell40_SEQ_MODE_0000    379              3826   2307  FALL       9
I__744/I                                 Odrv4                          0              3826   3051  FALL       1
I__744/O                                 Odrv4                        372              4198   3051  FALL       1
I__747/I                                 Span4Mux_v                     0              4198   3051  FALL       1
I__747/O                                 Span4Mux_v                   372              4570   3051  FALL       1
I__749/I                                 LocalMux                       0              4570   3051  FALL       1
I__749/O                                 LocalMux                     309              4878   3051  FALL       1
I__750/I                                 CEMux                          0              4878   3051  FALL       1
I__750/O                                 CEMux                        554              5432   3051  FALL       1
uart_tx.r_data_6_LC_5_13_2/ce            LogicCell40_SEQ_MODE_1000      0              5432   3051  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__945/I                                            ClkMux                         0              2073  RISE       1
I__945/O                                            ClkMux                       309              2381  RISE       1
uart_tx.r_data_6_LC_5_13_2/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx_tvalid_LC_5_10_7/lcout
Path End         : uart_tx.r_data_3_LC_5_13_1/ce
Capture Clock    : uart_tx.r_data_3_LC_5_13_1/clk
Hold Constraint  : 0p
Path slack       : 3051p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2511
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5432
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__932/I                                            ClkMux                         0              2073  RISE       1
I__932/O                                            ClkMux                       309              2381  RISE       1
uart_rx_tvalid_LC_5_10_7/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx_tvalid_LC_5_10_7/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__673/I                                 LocalMux                       0              2921   2307  FALL       1
I__673/O                                 LocalMux                     309              3230   2307  FALL       1
I__676/I                                 InMux                          0              3230   2307  FALL       1
I__676/O                                 InMux                        217              3447   2307  FALL       1
uart_tx.state_RNI562Q_0_LC_5_11_2/in1    LogicCell40_SEQ_MODE_0000      0              3447   2307  FALL       1
uart_tx.state_RNI562Q_0_LC_5_11_2/lcout  LogicCell40_SEQ_MODE_0000    379              3826   2307  FALL       9
I__744/I                                 Odrv4                          0              3826   3051  FALL       1
I__744/O                                 Odrv4                        372              4198   3051  FALL       1
I__747/I                                 Span4Mux_v                     0              4198   3051  FALL       1
I__747/O                                 Span4Mux_v                   372              4570   3051  FALL       1
I__749/I                                 LocalMux                       0              4570   3051  FALL       1
I__749/O                                 LocalMux                     309              4878   3051  FALL       1
I__750/I                                 CEMux                          0              4878   3051  FALL       1
I__750/O                                 CEMux                        554              5432   3051  FALL       1
uart_tx.r_data_3_LC_5_13_1/ce            LogicCell40_SEQ_MODE_1000      0              5432   3051  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__945/I                                            ClkMux                         0              2073  RISE       1
I__945/O                                            ClkMux                       309              2381  RISE       1
uart_tx.r_data_3_LC_5_13_1/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx_tvalid_LC_5_10_7/lcout
Path End         : uart_tx.r_data_2_LC_5_13_0/ce
Capture Clock    : uart_tx.r_data_2_LC_5_13_0/clk
Hold Constraint  : 0p
Path slack       : 3051p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2511
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5432
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__932/I                                            ClkMux                         0              2073  RISE       1
I__932/O                                            ClkMux                       309              2381  RISE       1
uart_rx_tvalid_LC_5_10_7/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx_tvalid_LC_5_10_7/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__673/I                                 LocalMux                       0              2921   2307  FALL       1
I__673/O                                 LocalMux                     309              3230   2307  FALL       1
I__676/I                                 InMux                          0              3230   2307  FALL       1
I__676/O                                 InMux                        217              3447   2307  FALL       1
uart_tx.state_RNI562Q_0_LC_5_11_2/in1    LogicCell40_SEQ_MODE_0000      0              3447   2307  FALL       1
uart_tx.state_RNI562Q_0_LC_5_11_2/lcout  LogicCell40_SEQ_MODE_0000    379              3826   2307  FALL       9
I__744/I                                 Odrv4                          0              3826   3051  FALL       1
I__744/O                                 Odrv4                        372              4198   3051  FALL       1
I__747/I                                 Span4Mux_v                     0              4198   3051  FALL       1
I__747/O                                 Span4Mux_v                   372              4570   3051  FALL       1
I__749/I                                 LocalMux                       0              4570   3051  FALL       1
I__749/O                                 LocalMux                     309              4878   3051  FALL       1
I__750/I                                 CEMux                          0              4878   3051  FALL       1
I__750/O                                 CEMux                        554              5432   3051  FALL       1
uart_tx.r_data_2_LC_5_13_0/ce            LogicCell40_SEQ_MODE_1000      0              5432   3051  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__945/I                                            ClkMux                         0              2073  RISE       1
I__945/O                                            ClkMux                       309              2381  RISE       1
uart_tx.r_data_2_LC_5_13_0/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.state_0_LC_5_9_6/lcout
Path End         : uart_tx.counter_7_LC_6_9_7/sr
Capture Clock    : uart_tx.counter_7_LC_6_9_7/clk
Hold Constraint  : 0p
Path slack       : 3059p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -197
------------------------------------------   ---- 
End-of-path required time (ps)               2184

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2322
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5243
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__928/I                                            ClkMux                         0              2073  RISE       1
I__928/O                                            ClkMux                       309              2381  RISE       1
uart_tx.state_0_LC_5_9_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.state_0_LC_5_9_6/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      10
I__658/I                                  LocalMux                       0              2921   1978  FALL       1
I__658/O                                  LocalMux                     309              3230   1978  FALL       1
I__667/I                                  InMux                          0              3230   2687  FALL       1
I__667/O                                  InMux                        217              3447   2687  FALL       1
uart_tx.state_RNICAH01_0_LC_5_10_6/in0    LogicCell40_SEQ_MODE_0000      0              3447   2687  FALL       1
uart_tx.state_RNICAH01_0_LC_5_10_6/lcout  LogicCell40_SEQ_MODE_0000    386              3833   2687  FALL      10
I__1004/I                                 Odrv4                          0              3833   2687  FALL       1
I__1004/O                                 Odrv4                        372              4205   2687  FALL       1
I__1006/I                                 Span4Mux_v                     0              4205   3059  FALL       1
I__1006/O                                 Span4Mux_v                   372              4577   3059  FALL       1
I__1008/I                                 LocalMux                       0              4577   3059  FALL       1
I__1008/O                                 LocalMux                     309              4885   3059  FALL       1
I__1009/I                                 SRMux                          0              4885   3059  FALL       1
I__1009/O                                 SRMux                        358              5243   3059  FALL       1
uart_tx.counter_7_LC_6_9_7/sr             LogicCell40_SEQ_MODE_1000      0              5243   3059  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_7_LC_6_9_7/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.state_0_LC_5_9_6/lcout
Path End         : uart_tx.counter_6_LC_6_9_6/sr
Capture Clock    : uart_tx.counter_6_LC_6_9_6/clk
Hold Constraint  : 0p
Path slack       : 3059p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -197
------------------------------------------   ---- 
End-of-path required time (ps)               2184

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2322
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5243
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__928/I                                            ClkMux                         0              2073  RISE       1
I__928/O                                            ClkMux                       309              2381  RISE       1
uart_tx.state_0_LC_5_9_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.state_0_LC_5_9_6/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      10
I__658/I                                  LocalMux                       0              2921   1978  FALL       1
I__658/O                                  LocalMux                     309              3230   1978  FALL       1
I__667/I                                  InMux                          0              3230   2687  FALL       1
I__667/O                                  InMux                        217              3447   2687  FALL       1
uart_tx.state_RNICAH01_0_LC_5_10_6/in0    LogicCell40_SEQ_MODE_0000      0              3447   2687  FALL       1
uart_tx.state_RNICAH01_0_LC_5_10_6/lcout  LogicCell40_SEQ_MODE_0000    386              3833   2687  FALL      10
I__1004/I                                 Odrv4                          0              3833   2687  FALL       1
I__1004/O                                 Odrv4                        372              4205   2687  FALL       1
I__1006/I                                 Span4Mux_v                     0              4205   3059  FALL       1
I__1006/O                                 Span4Mux_v                   372              4577   3059  FALL       1
I__1008/I                                 LocalMux                       0              4577   3059  FALL       1
I__1008/O                                 LocalMux                     309              4885   3059  FALL       1
I__1009/I                                 SRMux                          0              4885   3059  FALL       1
I__1009/O                                 SRMux                        358              5243   3059  FALL       1
uart_tx.counter_6_LC_6_9_6/sr             LogicCell40_SEQ_MODE_1000      0              5243   3059  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_6_LC_6_9_6/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.state_0_LC_5_9_6/lcout
Path End         : uart_tx.counter_5_LC_6_9_5/sr
Capture Clock    : uart_tx.counter_5_LC_6_9_5/clk
Hold Constraint  : 0p
Path slack       : 3059p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -197
------------------------------------------   ---- 
End-of-path required time (ps)               2184

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2322
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5243
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__928/I                                            ClkMux                         0              2073  RISE       1
I__928/O                                            ClkMux                       309              2381  RISE       1
uart_tx.state_0_LC_5_9_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.state_0_LC_5_9_6/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      10
I__658/I                                  LocalMux                       0              2921   1978  FALL       1
I__658/O                                  LocalMux                     309              3230   1978  FALL       1
I__667/I                                  InMux                          0              3230   2687  FALL       1
I__667/O                                  InMux                        217              3447   2687  FALL       1
uart_tx.state_RNICAH01_0_LC_5_10_6/in0    LogicCell40_SEQ_MODE_0000      0              3447   2687  FALL       1
uart_tx.state_RNICAH01_0_LC_5_10_6/lcout  LogicCell40_SEQ_MODE_0000    386              3833   2687  FALL      10
I__1004/I                                 Odrv4                          0              3833   2687  FALL       1
I__1004/O                                 Odrv4                        372              4205   2687  FALL       1
I__1006/I                                 Span4Mux_v                     0              4205   3059  FALL       1
I__1006/O                                 Span4Mux_v                   372              4577   3059  FALL       1
I__1008/I                                 LocalMux                       0              4577   3059  FALL       1
I__1008/O                                 LocalMux                     309              4885   3059  FALL       1
I__1009/I                                 SRMux                          0              4885   3059  FALL       1
I__1009/O                                 SRMux                        358              5243   3059  FALL       1
uart_tx.counter_5_LC_6_9_5/sr             LogicCell40_SEQ_MODE_1000      0              5243   3059  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_5_LC_6_9_5/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.state_0_LC_5_9_6/lcout
Path End         : uart_tx.counter_4_LC_6_9_4/sr
Capture Clock    : uart_tx.counter_4_LC_6_9_4/clk
Hold Constraint  : 0p
Path slack       : 3059p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -197
------------------------------------------   ---- 
End-of-path required time (ps)               2184

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2322
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5243
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__928/I                                            ClkMux                         0              2073  RISE       1
I__928/O                                            ClkMux                       309              2381  RISE       1
uart_tx.state_0_LC_5_9_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.state_0_LC_5_9_6/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      10
I__658/I                                  LocalMux                       0              2921   1978  FALL       1
I__658/O                                  LocalMux                     309              3230   1978  FALL       1
I__667/I                                  InMux                          0              3230   2687  FALL       1
I__667/O                                  InMux                        217              3447   2687  FALL       1
uart_tx.state_RNICAH01_0_LC_5_10_6/in0    LogicCell40_SEQ_MODE_0000      0              3447   2687  FALL       1
uart_tx.state_RNICAH01_0_LC_5_10_6/lcout  LogicCell40_SEQ_MODE_0000    386              3833   2687  FALL      10
I__1004/I                                 Odrv4                          0              3833   2687  FALL       1
I__1004/O                                 Odrv4                        372              4205   2687  FALL       1
I__1006/I                                 Span4Mux_v                     0              4205   3059  FALL       1
I__1006/O                                 Span4Mux_v                   372              4577   3059  FALL       1
I__1008/I                                 LocalMux                       0              4577   3059  FALL       1
I__1008/O                                 LocalMux                     309              4885   3059  FALL       1
I__1009/I                                 SRMux                          0              4885   3059  FALL       1
I__1009/O                                 SRMux                        358              5243   3059  FALL       1
uart_tx.counter_4_LC_6_9_4/sr             LogicCell40_SEQ_MODE_1000      0              5243   3059  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_4_LC_6_9_4/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.state_0_LC_5_9_6/lcout
Path End         : uart_tx.counter_3_LC_6_9_3/sr
Capture Clock    : uart_tx.counter_3_LC_6_9_3/clk
Hold Constraint  : 0p
Path slack       : 3059p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -197
------------------------------------------   ---- 
End-of-path required time (ps)               2184

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2322
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5243
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__928/I                                            ClkMux                         0              2073  RISE       1
I__928/O                                            ClkMux                       309              2381  RISE       1
uart_tx.state_0_LC_5_9_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.state_0_LC_5_9_6/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      10
I__658/I                                  LocalMux                       0              2921   1978  FALL       1
I__658/O                                  LocalMux                     309              3230   1978  FALL       1
I__667/I                                  InMux                          0              3230   2687  FALL       1
I__667/O                                  InMux                        217              3447   2687  FALL       1
uart_tx.state_RNICAH01_0_LC_5_10_6/in0    LogicCell40_SEQ_MODE_0000      0              3447   2687  FALL       1
uart_tx.state_RNICAH01_0_LC_5_10_6/lcout  LogicCell40_SEQ_MODE_0000    386              3833   2687  FALL      10
I__1004/I                                 Odrv4                          0              3833   2687  FALL       1
I__1004/O                                 Odrv4                        372              4205   2687  FALL       1
I__1006/I                                 Span4Mux_v                     0              4205   3059  FALL       1
I__1006/O                                 Span4Mux_v                   372              4577   3059  FALL       1
I__1008/I                                 LocalMux                       0              4577   3059  FALL       1
I__1008/O                                 LocalMux                     309              4885   3059  FALL       1
I__1009/I                                 SRMux                          0              4885   3059  FALL       1
I__1009/O                                 SRMux                        358              5243   3059  FALL       1
uart_tx.counter_3_LC_6_9_3/sr             LogicCell40_SEQ_MODE_1000      0              5243   3059  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_3_LC_6_9_3/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.state_0_LC_5_9_6/lcout
Path End         : uart_tx.counter_2_LC_6_9_2/sr
Capture Clock    : uart_tx.counter_2_LC_6_9_2/clk
Hold Constraint  : 0p
Path slack       : 3059p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -197
------------------------------------------   ---- 
End-of-path required time (ps)               2184

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2322
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5243
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__928/I                                            ClkMux                         0              2073  RISE       1
I__928/O                                            ClkMux                       309              2381  RISE       1
uart_tx.state_0_LC_5_9_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.state_0_LC_5_9_6/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      10
I__658/I                                  LocalMux                       0              2921   1978  FALL       1
I__658/O                                  LocalMux                     309              3230   1978  FALL       1
I__667/I                                  InMux                          0              3230   2687  FALL       1
I__667/O                                  InMux                        217              3447   2687  FALL       1
uart_tx.state_RNICAH01_0_LC_5_10_6/in0    LogicCell40_SEQ_MODE_0000      0              3447   2687  FALL       1
uart_tx.state_RNICAH01_0_LC_5_10_6/lcout  LogicCell40_SEQ_MODE_0000    386              3833   2687  FALL      10
I__1004/I                                 Odrv4                          0              3833   2687  FALL       1
I__1004/O                                 Odrv4                        372              4205   2687  FALL       1
I__1006/I                                 Span4Mux_v                     0              4205   3059  FALL       1
I__1006/O                                 Span4Mux_v                   372              4577   3059  FALL       1
I__1008/I                                 LocalMux                       0              4577   3059  FALL       1
I__1008/O                                 LocalMux                     309              4885   3059  FALL       1
I__1009/I                                 SRMux                          0              4885   3059  FALL       1
I__1009/O                                 SRMux                        358              5243   3059  FALL       1
uart_tx.counter_2_LC_6_9_2/sr             LogicCell40_SEQ_MODE_1000      0              5243   3059  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_2_LC_6_9_2/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.state_0_LC_5_9_6/lcout
Path End         : uart_tx.counter_1_LC_6_9_1/sr
Capture Clock    : uart_tx.counter_1_LC_6_9_1/clk
Hold Constraint  : 0p
Path slack       : 3059p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -197
------------------------------------------   ---- 
End-of-path required time (ps)               2184

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2322
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5243
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__928/I                                            ClkMux                         0              2073  RISE       1
I__928/O                                            ClkMux                       309              2381  RISE       1
uart_tx.state_0_LC_5_9_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.state_0_LC_5_9_6/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      10
I__658/I                                  LocalMux                       0              2921   1978  FALL       1
I__658/O                                  LocalMux                     309              3230   1978  FALL       1
I__667/I                                  InMux                          0              3230   2687  FALL       1
I__667/O                                  InMux                        217              3447   2687  FALL       1
uart_tx.state_RNICAH01_0_LC_5_10_6/in0    LogicCell40_SEQ_MODE_0000      0              3447   2687  FALL       1
uart_tx.state_RNICAH01_0_LC_5_10_6/lcout  LogicCell40_SEQ_MODE_0000    386              3833   2687  FALL      10
I__1004/I                                 Odrv4                          0              3833   2687  FALL       1
I__1004/O                                 Odrv4                        372              4205   2687  FALL       1
I__1006/I                                 Span4Mux_v                     0              4205   3059  FALL       1
I__1006/O                                 Span4Mux_v                   372              4577   3059  FALL       1
I__1008/I                                 LocalMux                       0              4577   3059  FALL       1
I__1008/O                                 LocalMux                     309              4885   3059  FALL       1
I__1009/I                                 SRMux                          0              4885   3059  FALL       1
I__1009/O                                 SRMux                        358              5243   3059  FALL       1
uart_tx.counter_1_LC_6_9_1/sr             LogicCell40_SEQ_MODE_1000      0              5243   3059  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_1_LC_6_9_1/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.state_0_LC_5_9_6/lcout
Path End         : uart_tx.counter_0_LC_6_9_0/sr
Capture Clock    : uart_tx.counter_0_LC_6_9_0/clk
Hold Constraint  : 0p
Path slack       : 3059p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                 -197
------------------------------------------   ---- 
End-of-path required time (ps)               2184

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2322
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5243
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__928/I                                            ClkMux                         0              2073  RISE       1
I__928/O                                            ClkMux                       309              2381  RISE       1
uart_tx.state_0_LC_5_9_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.state_0_LC_5_9_6/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      10
I__658/I                                  LocalMux                       0              2921   1978  FALL       1
I__658/O                                  LocalMux                     309              3230   1978  FALL       1
I__667/I                                  InMux                          0              3230   2687  FALL       1
I__667/O                                  InMux                        217              3447   2687  FALL       1
uart_tx.state_RNICAH01_0_LC_5_10_6/in0    LogicCell40_SEQ_MODE_0000      0              3447   2687  FALL       1
uart_tx.state_RNICAH01_0_LC_5_10_6/lcout  LogicCell40_SEQ_MODE_0000    386              3833   2687  FALL      10
I__1004/I                                 Odrv4                          0              3833   2687  FALL       1
I__1004/O                                 Odrv4                        372              4205   2687  FALL       1
I__1006/I                                 Span4Mux_v                     0              4205   3059  FALL       1
I__1006/O                                 Span4Mux_v                   372              4577   3059  FALL       1
I__1008/I                                 LocalMux                       0              4577   3059  FALL       1
I__1008/O                                 LocalMux                     309              4885   3059  FALL       1
I__1009/I                                 SRMux                          0              4885   3059  FALL       1
I__1009/O                                 SRMux                        358              5243   3059  FALL       1
uart_tx.counter_0_LC_6_9_0/sr             LogicCell40_SEQ_MODE_1000      0              5243   3059  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__933/I                                            ClkMux                         0              2073  RISE       1
I__933/O                                            ClkMux                       309              2381  RISE       1
uart_tx.counter_0_LC_6_9_0/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_valid_LC_2_14_5/lcout
Path End         : uart_rx.out_data_5_LC_5_14_4/ce
Capture Clock    : uart_rx.out_data_5_LC_5_14_4/clk
Hold Constraint  : 0p
Path slack       : 3255p

Capture Clock Arrival Time (top|i_Clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   2381
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               2381

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           2715
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5636
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__935/I                                            ClkMux                         0              2073  RISE       1
I__935/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_valid_LC_2_14_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_valid_LC_2_14_5/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__711/I                                 LocalMux                       0              2921   1066  FALL       1
I__711/O                                 LocalMux                     309              3230   1066  FALL       1
I__714/I                                 InMux                          0              3230   2939  FALL       1
I__714/O                                 InMux                        217              3447   2939  FALL       1
uart_rx.state_RNIIKQG_6_LC_2_14_0/in0    LogicCell40_SEQ_MODE_0000      0              3447   2939  FALL       1
uart_rx.state_RNIIKQG_6_LC_2_14_0/lcout  LogicCell40_SEQ_MODE_0000    386              3833   2939  FALL       8
I__728/I                                 Odrv4                          0              3833   2939  FALL       1
I__728/O                                 Odrv4                        372              4205   2939  FALL       1
I__729/I                                 Span4Mux_s2_v                  0              4205   2939  FALL       1
I__729/O                                 Span4Mux_s2_v                252              4457   2939  FALL       1
I__732/I                                 Span4Mux_h                     0              4457   3254  FALL       1
I__732/O                                 Span4Mux_h                   316              4773   3254  FALL       1
I__735/I                                 LocalMux                       0              4773   3254  FALL       1
I__735/O                                 LocalMux                     309              5082   3254  FALL       1
I__736/I                                 CEMux                          0              5082   3254  FALL       1
I__736/O                                 CEMux                        554              5636   3254  FALL       1
uart_rx.out_data_5_LC_5_14_4/ce          LogicCell40_SEQ_MODE_1000      0              5636   3254  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__947/I                                            ClkMux                         0              2073  RISE       1
I__947/O                                            ClkMux                       309              2381  RISE       1
uart_rx.out_data_5_LC_5_14_4/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : o_LED_1
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         6196
---------------------------------------   ---- 
End-of-path arrival time (ps)             6196
 
Data path
pin name                             model name              delay  cumulative delay  slack  edge  Fanout
-----------------------------------  ----------------------  -----  ----------------  -----  ----  ------
i_Switch_1                           top                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/PACKAGEPIN:in  IO_PAD                      0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/DOUT           IO_PAD                    510               510   +INF  RISE       1
i_Switch_1_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001      0               510   +INF  RISE       1
i_Switch_1_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001    463               973   +INF  FALL       1
I__679/I                             Odrv4                       0               973   +INF  FALL       1
I__679/O                             Odrv4                     372              1345   +INF  FALL       1
I__681/I                             LocalMux                    0              1345   +INF  FALL       1
I__681/O                             LocalMux                  309              1653   +INF  FALL       1
I__684/I                             IoInMux                     0              1653   +INF  FALL       1
I__684/O                             IoInMux                   217              1871   +INF  FALL       1
o_LED_1_obuf_preio/DOUT0             PRE_IO_PIN_TYPE_011001      0              1871   +INF  FALL       1
o_LED_1_obuf_preio/PADOUT            PRE_IO_PIN_TYPE_011001   2237              4108   +INF  FALL       1
o_LED_1_obuf_iopad/DIN               IO_PAD                      0              4108   +INF  FALL       1
o_LED_1_obuf_iopad/PACKAGEPIN:out    IO_PAD                   2088              6196   +INF  FALL       1
o_LED_1                              top                         0              6196   +INF  FALL       1


++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : uart_rx_tvalid_LC_5_10_7/in2
Capture Clock    : uart_rx_tvalid_LC_5_10_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|i_Clk:R#1)    -INF
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
------------------------------------------   ----- 
End-of-path required time (ps)                -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2881
---------------------------------------   ---- 
End-of-path arrival time (ps)             2881
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                           top                            0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__679/I                             Odrv4                          0               973   +INF  FALL       1
I__679/O                             Odrv4                        372              1345   +INF  FALL       1
I__682/I                             IoSpan4Mux                     0              1345   +INF  FALL       1
I__682/O                             IoSpan4Mux                   323              1667   +INF  FALL       1
I__685/I                             Span4Mux_h                     0              1667   +INF  FALL       1
I__685/O                             Span4Mux_h                   316              1983   +INF  FALL       1
I__688/I                             Span4Mux_v                     0              1983   +INF  FALL       1
I__688/O                             Span4Mux_v                   372              2355   +INF  FALL       1
I__691/I                             LocalMux                       0              2355   +INF  FALL       1
I__691/O                             LocalMux                     309              2663   +INF  FALL       1
I__695/I                             InMux                          0              2663   +INF  FALL       1
I__695/O                             InMux                        217              2881   +INF  FALL       1
I__699/I                             CascadeMux                     0              2881   +INF  FALL       1
I__699/O                             CascadeMux                     0              2881   +INF  FALL       1
uart_rx_tvalid_LC_5_10_7/in2         LogicCell40_SEQ_MODE_1000      0              2881   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__932/I                                            ClkMux                         0              2073  RISE       1
I__932/O                                            ClkMux                       309              2381  RISE       1
uart_rx_tvalid_LC_5_10_7/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : r_uart_char_ess_3_LC_4_14_7/sr
Capture Clock    : r_uart_char_ess_3_LC_4_14_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|i_Clk:R#1)    -INF
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -197
------------------------------------------   ----- 
End-of-path required time (ps)                -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3343
---------------------------------------   ---- 
End-of-path arrival time (ps)             3343
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                           top                            0                 0   +INF  FALL       1
i_Switch_1_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
i_Switch_1_ibuf_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
i_Switch_1_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
i_Switch_1_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__679/I                             Odrv4                          0               923   +INF  FALL       1
I__679/O                             Odrv4                        372              1295   +INF  FALL       1
I__682/I                             IoSpan4Mux                     0              1295   +INF  FALL       1
I__682/O                             IoSpan4Mux                   323              1617   +INF  FALL       1
I__685/I                             Span4Mux_h                     0              1617   +INF  FALL       1
I__685/O                             Span4Mux_h                   316              1933   +INF  FALL       1
I__688/I                             Span4Mux_v                     0              1933   +INF  FALL       1
I__688/O                             Span4Mux_v                   372              2305   +INF  FALL       1
I__692/I                             Span4Mux_v                     0              2305   +INF  FALL       1
I__692/O                             Span4Mux_v                   372              2676   +INF  FALL       1
I__696/I                             LocalMux                       0              2676   +INF  FALL       1
I__696/O                             LocalMux                     309              2985   +INF  FALL       1
I__700/I                             SRMux                          0              2985   +INF  FALL       1
I__700/O                             SRMux                        358              3343   +INF  FALL       1
r_uart_char_ess_3_LC_4_14_7/sr       LogicCell40_SEQ_MODE_1001      0              3343   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__944/I                                            ClkMux                         0              2073  RISE       1
I__944/O                                            ClkMux                       309              2381  RISE       1
r_uart_char_ess_3_LC_4_14_7/clk                     LogicCell40_SEQ_MODE_1001      0              2381  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_UART_RX
Path End         : uart_rx.r_data_5_LC_2_11_3/in2
Capture Clock    : uart_rx.r_data_5_LC_2_11_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|i_Clk:R#1)    -INF
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
------------------------------------------   ----- 
End-of-path required time (ps)                -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3189
---------------------------------------   ---- 
End-of-path arrival time (ps)             3189
 
Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_UART_RX                           top                            0                 0   +INF  RISE       1
i_UART_RX_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
i_UART_RX_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
i_UART_RX_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_UART_RX_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__273/I                            Odrv4                          0               973   +INF  FALL       1
I__273/O                            Odrv4                        372              1345   +INF  FALL       1
I__274/I                            Span4Mux_h                     0              1345   +INF  FALL       1
I__274/O                            Span4Mux_h                   316              1660   +INF  FALL       1
I__275/I                            Span4Mux_h                     0              1660   +INF  FALL       1
I__275/O                            Span4Mux_h                   316              1976   +INF  FALL       1
I__276/I                            Span4Mux_v                     0              1976   +INF  FALL       1
I__276/O                            Span4Mux_v                   372              2348   +INF  FALL       1
I__278/I                            Span4Mux_h                     0              2348   +INF  FALL       1
I__278/O                            Span4Mux_h                   316              2663   +INF  FALL       1
I__281/I                            LocalMux                       0              2663   +INF  FALL       1
I__281/O                            LocalMux                     309              2972   +INF  FALL       1
I__285/I                            InMux                          0              2972   +INF  FALL       1
I__285/O                            InMux                        217              3189   +INF  FALL       1
I__291/I                            CascadeMux                     0              3189   +INF  FALL       1
I__291/O                            CascadeMux                     0              3189   +INF  FALL       1
uart_rx.r_data_5_LC_2_11_3/in2      LogicCell40_SEQ_MODE_1000      0              3189   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__925/I                                            ClkMux                         0              2073  RISE       1
I__925/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_5_LC_2_11_3/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_UART_RX
Path End         : uart_rx.r_data_7_LC_2_11_1/in2
Capture Clock    : uart_rx.r_data_7_LC_2_11_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|i_Clk:R#1)    -INF
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
------------------------------------------   ----- 
End-of-path required time (ps)                -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3139
---------------------------------------   ---- 
End-of-path arrival time (ps)             3139
 
Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_UART_RX                           top                            0                 0   +INF  FALL       1
i_UART_RX_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
i_UART_RX_ibuf_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
i_UART_RX_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
i_UART_RX_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__273/I                            Odrv4                          0               923   +INF  FALL       1
I__273/O                            Odrv4                        372              1295   +INF  FALL       1
I__274/I                            Span4Mux_h                     0              1295   +INF  FALL       1
I__274/O                            Span4Mux_h                   316              1610   +INF  FALL       1
I__275/I                            Span4Mux_h                     0              1610   +INF  FALL       1
I__275/O                            Span4Mux_h                   316              1926   +INF  FALL       1
I__276/I                            Span4Mux_v                     0              1926   +INF  FALL       1
I__276/O                            Span4Mux_v                   372              2298   +INF  FALL       1
I__278/I                            Span4Mux_h                     0              2298   +INF  FALL       1
I__278/O                            Span4Mux_h                   316              2613   +INF  FALL       1
I__281/I                            LocalMux                       0              2613   +INF  FALL       1
I__281/O                            LocalMux                     309              2922   +INF  FALL       1
I__286/I                            InMux                          0              2922   +INF  FALL       1
I__286/O                            InMux                        217              3139   +INF  FALL       1
I__292/I                            CascadeMux                     0              3139   +INF  FALL       1
I__292/O                            CascadeMux                     0              3139   +INF  FALL       1
uart_rx.r_data_7_LC_2_11_1/in2      LogicCell40_SEQ_MODE_1000      0              3139   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__925/I                                            ClkMux                         0              2073  RISE       1
I__925/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_7_LC_2_11_1/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : seven_seg.r_disp2_i_4_LC_5_15_7/lcout
Path End         : o_Segment1_C
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           5265
-----------------------------------------   ---- 
End-of-path arrival time (ps)               8186
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__948/I                                            ClkMux                         0              2073  RISE       1
I__948/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_4_LC_5_15_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
seven_seg.r_disp2_i_4_LC_5_15_7/lcout   LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__852/I                                Odrv4                          0              2921   +INF  RISE       1
I__852/O                                Odrv4                        351              3272   +INF  RISE       1
I__853/I                                LocalMux                       0              3272   +INF  RISE       1
I__853/O                                LocalMux                     330              3602   +INF  RISE       1
I__854/I                                IoInMux                        0              3602   +INF  RISE       1
I__854/O                                IoInMux                      259              3861   +INF  RISE       1
o_Segment1_C_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              3861   +INF  RISE       1
o_Segment1_C_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6098   +INF  FALL       1
o_Segment1_C_obuf_iopad/DIN             IO_PAD                         0              6098   +INF  FALL       1
o_Segment1_C_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088              8186   +INF  FALL       1
o_Segment1_C                            top                            0              8186   +INF  FALL       1


++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : seven_seg.r_disp2_i_3_LC_5_15_3/lcout
Path End         : o_Segment1_D
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           5265
-----------------------------------------   ---- 
End-of-path arrival time (ps)               8186
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__948/I                                            ClkMux                         0              2073  RISE       1
I__948/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_3_LC_5_15_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
seven_seg.r_disp2_i_3_LC_5_15_3/lcout   LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__916/I                                Odrv4                          0              2921   +INF  RISE       1
I__916/O                                Odrv4                        351              3272   +INF  RISE       1
I__917/I                                LocalMux                       0              3272   +INF  RISE       1
I__917/O                                LocalMux                     330              3602   +INF  RISE       1
I__918/I                                IoInMux                        0              3602   +INF  RISE       1
I__918/O                                IoInMux                      259              3861   +INF  RISE       1
o_Segment1_D_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              3861   +INF  RISE       1
o_Segment1_D_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6098   +INF  FALL       1
o_Segment1_D_obuf_iopad/DIN             IO_PAD                         0              6098   +INF  FALL       1
o_Segment1_D_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088              8186   +INF  FALL       1
o_Segment1_D                            top                            0              8186   +INF  FALL       1


++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : seven_seg.r_disp2_i_2_LC_5_15_1/lcout
Path End         : o_Segment1_E
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           5265
-----------------------------------------   ---- 
End-of-path arrival time (ps)               8186
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__948/I                                            ClkMux                         0              2073  RISE       1
I__948/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_2_LC_5_15_1/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
seven_seg.r_disp2_i_2_LC_5_15_1/lcout   LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__725/I                                Odrv4                          0              2921   +INF  RISE       1
I__725/O                                Odrv4                        351              3272   +INF  RISE       1
I__726/I                                LocalMux                       0              3272   +INF  RISE       1
I__726/O                                LocalMux                     330              3602   +INF  RISE       1
I__727/I                                IoInMux                        0              3602   +INF  RISE       1
I__727/O                                IoInMux                      259              3861   +INF  RISE       1
o_Segment1_E_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              3861   +INF  RISE       1
o_Segment1_E_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6098   +INF  FALL       1
o_Segment1_E_obuf_iopad/DIN             IO_PAD                         0              6098   +INF  FALL       1
o_Segment1_E_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088              8186   +INF  FALL       1
o_Segment1_E                            top                            0              8186   +INF  FALL       1


++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.out_data_LC_5_12_7/lcout
Path End         : o_UART_TX
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           5798
-----------------------------------------   ---- 
End-of-path arrival time (ps)               8719
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__941/I                                            ClkMux                         0              2073  RISE       1
I__941/O                                            ClkMux                       309              2381  RISE       1
uart_tx.out_data_LC_5_12_7/clk                      LogicCell40_SEQ_MODE_1001      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.out_data_LC_5_12_7/lcout     LogicCell40_SEQ_MODE_1001    540              2921   +INF  RISE       1
I__769/I                             Odrv4                          0              2921   +INF  RISE       1
I__769/O                             Odrv4                        351              3272   +INF  RISE       1
I__770/I                             Span4Mux_h                     0              3272   +INF  RISE       1
I__770/O                             Span4Mux_h                   302              3574   +INF  RISE       1
I__771/I                             Span4Mux_s3_h                  0              3574   +INF  RISE       1
I__771/O                             Span4Mux_s3_h                231              3805   +INF  RISE       1
I__772/I                             LocalMux                       0              3805   +INF  RISE       1
I__772/O                             LocalMux                     330              4135   +INF  RISE       1
I__773/I                             IoInMux                        0              4135   +INF  RISE       1
I__773/O                             IoInMux                      259              4394   +INF  RISE       1
o_UART_TX_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4394   +INF  RISE       1
o_UART_TX_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6631   +INF  FALL       1
o_UART_TX_obuf_iopad/DIN             IO_PAD                         0              6631   +INF  FALL       1
o_UART_TX_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088              8719   +INF  FALL       1
o_UART_TX                            top                            0              8719   +INF  FALL       1


++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : seven_seg.r_disp1_i_2_LC_4_15_4/lcout
Path End         : o_Segment2_E
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           5265
-----------------------------------------   ---- 
End-of-path arrival time (ps)               8186
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__946/I                                            ClkMux                         0              2073  RISE       1
I__946/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_2_LC_4_15_4/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
seven_seg.r_disp1_i_2_LC_4_15_4/lcout   LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__539/I                                Odrv4                          0              2921   +INF  RISE       1
I__539/O                                Odrv4                        351              3272   +INF  RISE       1
I__540/I                                LocalMux                       0              3272   +INF  RISE       1
I__540/O                                LocalMux                     330              3602   +INF  RISE       1
I__541/I                                IoInMux                        0              3602   +INF  RISE       1
I__541/O                                IoInMux                      259              3861   +INF  RISE       1
o_Segment2_E_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              3861   +INF  RISE       1
o_Segment2_E_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6098   +INF  FALL       1
o_Segment2_E_obuf_iopad/DIN             IO_PAD                         0              6098   +INF  FALL       1
o_Segment2_E_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088              8186   +INF  FALL       1
o_Segment2_E                            top                            0              8186   +INF  FALL       1


++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : seven_seg.r_disp1_i_3_LC_4_15_3/lcout
Path End         : o_Segment2_D
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           5406
-----------------------------------------   ---- 
End-of-path arrival time (ps)               8327
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__946/I                                            ClkMux                         0              2073  RISE       1
I__946/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_3_LC_4_15_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
seven_seg.r_disp1_i_3_LC_4_15_3/lcout   LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__613/I                                Odrv12                         0              2921   +INF  RISE       1
I__613/O                                Odrv12                       491              3412   +INF  RISE       1
I__614/I                                LocalMux                       0              3412   +INF  RISE       1
I__614/O                                LocalMux                     330              3742   +INF  RISE       1
I__615/I                                IoInMux                        0              3742   +INF  RISE       1
I__615/O                                IoInMux                      259              4001   +INF  RISE       1
o_Segment2_D_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4001   +INF  RISE       1
o_Segment2_D_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6239   +INF  FALL       1
o_Segment2_D_obuf_iopad/DIN             IO_PAD                         0              6239   +INF  FALL       1
o_Segment2_D_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088              8327   +INF  FALL       1
o_Segment2_D                            top                            0              8327   +INF  FALL       1


++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : seven_seg.r_disp1_i_0_LC_4_15_1/lcout
Path End         : o_Segment2_G
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           5265
-----------------------------------------   ---- 
End-of-path arrival time (ps)               8186
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__946/I                                            ClkMux                         0              2073  RISE       1
I__946/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_0_LC_4_15_1/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
seven_seg.r_disp1_i_0_LC_4_15_1/lcout   LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__616/I                                Odrv4                          0              2921   +INF  RISE       1
I__616/O                                Odrv4                        351              3272   +INF  RISE       1
I__617/I                                LocalMux                       0              3272   +INF  RISE       1
I__617/O                                LocalMux                     330              3602   +INF  RISE       1
I__618/I                                IoInMux                        0              3602   +INF  RISE       1
I__618/O                                IoInMux                      259              3861   +INF  RISE       1
o_Segment2_G_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              3861   +INF  RISE       1
o_Segment2_G_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6098   +INF  FALL       1
o_Segment2_G_obuf_iopad/DIN             IO_PAD                         0              6098   +INF  FALL       1
o_Segment2_G_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088              8186   +INF  FALL       1
o_Segment2_G                            top                            0              8186   +INF  FALL       1


++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : r_uart_char_esr_7_LC_4_14_6/sr
Capture Clock    : r_uart_char_esr_7_LC_4_14_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|i_Clk:R#1)    -INF
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -197
------------------------------------------   ----- 
End-of-path required time (ps)                -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3343
---------------------------------------   ---- 
End-of-path arrival time (ps)             3343
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                           top                            0                 0   +INF  FALL       1
i_Switch_1_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
i_Switch_1_ibuf_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
i_Switch_1_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
i_Switch_1_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__679/I                             Odrv4                          0               923   +INF  FALL       1
I__679/O                             Odrv4                        372              1295   +INF  FALL       1
I__682/I                             IoSpan4Mux                     0              1295   +INF  FALL       1
I__682/O                             IoSpan4Mux                   323              1617   +INF  FALL       1
I__685/I                             Span4Mux_h                     0              1617   +INF  FALL       1
I__685/O                             Span4Mux_h                   316              1933   +INF  FALL       1
I__688/I                             Span4Mux_v                     0              1933   +INF  FALL       1
I__688/O                             Span4Mux_v                   372              2305   +INF  FALL       1
I__692/I                             Span4Mux_v                     0              2305   +INF  FALL       1
I__692/O                             Span4Mux_v                   372              2676   +INF  FALL       1
I__696/I                             LocalMux                       0              2676   +INF  FALL       1
I__696/O                             LocalMux                     309              2985   +INF  FALL       1
I__700/I                             SRMux                          0              2985   +INF  FALL       1
I__700/O                             SRMux                        358              3343   +INF  FALL       1
r_uart_char_esr_7_LC_4_14_6/sr       LogicCell40_SEQ_MODE_1000      0              3343   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__944/I                                            ClkMux                         0              2073  RISE       1
I__944/O                                            ClkMux                       309              2381  RISE       1
r_uart_char_esr_7_LC_4_14_6/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : r_uart_char_esr_6_LC_4_14_5/sr
Capture Clock    : r_uart_char_esr_6_LC_4_14_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|i_Clk:R#1)    -INF
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -197
------------------------------------------   ----- 
End-of-path required time (ps)                -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3343
---------------------------------------   ---- 
End-of-path arrival time (ps)             3343
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                           top                            0                 0   +INF  FALL       1
i_Switch_1_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
i_Switch_1_ibuf_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
i_Switch_1_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
i_Switch_1_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__679/I                             Odrv4                          0               923   +INF  FALL       1
I__679/O                             Odrv4                        372              1295   +INF  FALL       1
I__682/I                             IoSpan4Mux                     0              1295   +INF  FALL       1
I__682/O                             IoSpan4Mux                   323              1617   +INF  FALL       1
I__685/I                             Span4Mux_h                     0              1617   +INF  FALL       1
I__685/O                             Span4Mux_h                   316              1933   +INF  FALL       1
I__688/I                             Span4Mux_v                     0              1933   +INF  FALL       1
I__688/O                             Span4Mux_v                   372              2305   +INF  FALL       1
I__692/I                             Span4Mux_v                     0              2305   +INF  FALL       1
I__692/O                             Span4Mux_v                   372              2676   +INF  FALL       1
I__696/I                             LocalMux                       0              2676   +INF  FALL       1
I__696/O                             LocalMux                     309              2985   +INF  FALL       1
I__700/I                             SRMux                          0              2985   +INF  FALL       1
I__700/O                             SRMux                        358              3343   +INF  FALL       1
r_uart_char_esr_6_LC_4_14_5/sr       LogicCell40_SEQ_MODE_1000      0              3343   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__944/I                                            ClkMux                         0              2073  RISE       1
I__944/O                                            ClkMux                       309              2381  RISE       1
r_uart_char_esr_6_LC_4_14_5/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : r_uart_char_esr_5_LC_4_14_4/sr
Capture Clock    : r_uart_char_esr_5_LC_4_14_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|i_Clk:R#1)    -INF
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -197
------------------------------------------   ----- 
End-of-path required time (ps)                -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3343
---------------------------------------   ---- 
End-of-path arrival time (ps)             3343
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                           top                            0                 0   +INF  FALL       1
i_Switch_1_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
i_Switch_1_ibuf_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
i_Switch_1_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
i_Switch_1_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__679/I                             Odrv4                          0               923   +INF  FALL       1
I__679/O                             Odrv4                        372              1295   +INF  FALL       1
I__682/I                             IoSpan4Mux                     0              1295   +INF  FALL       1
I__682/O                             IoSpan4Mux                   323              1617   +INF  FALL       1
I__685/I                             Span4Mux_h                     0              1617   +INF  FALL       1
I__685/O                             Span4Mux_h                   316              1933   +INF  FALL       1
I__688/I                             Span4Mux_v                     0              1933   +INF  FALL       1
I__688/O                             Span4Mux_v                   372              2305   +INF  FALL       1
I__692/I                             Span4Mux_v                     0              2305   +INF  FALL       1
I__692/O                             Span4Mux_v                   372              2676   +INF  FALL       1
I__696/I                             LocalMux                       0              2676   +INF  FALL       1
I__696/O                             LocalMux                     309              2985   +INF  FALL       1
I__700/I                             SRMux                          0              2985   +INF  FALL       1
I__700/O                             SRMux                        358              3343   +INF  FALL       1
r_uart_char_esr_5_LC_4_14_4/sr       LogicCell40_SEQ_MODE_1000      0              3343   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__944/I                                            ClkMux                         0              2073  RISE       1
I__944/O                                            ClkMux                       309              2381  RISE       1
r_uart_char_esr_5_LC_4_14_4/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : r_uart_char_esr_4_LC_4_14_3/sr
Capture Clock    : r_uart_char_esr_4_LC_4_14_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|i_Clk:R#1)    -INF
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -197
------------------------------------------   ----- 
End-of-path required time (ps)                -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3343
---------------------------------------   ---- 
End-of-path arrival time (ps)             3343
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                           top                            0                 0   +INF  FALL       1
i_Switch_1_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
i_Switch_1_ibuf_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
i_Switch_1_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
i_Switch_1_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__679/I                             Odrv4                          0               923   +INF  FALL       1
I__679/O                             Odrv4                        372              1295   +INF  FALL       1
I__682/I                             IoSpan4Mux                     0              1295   +INF  FALL       1
I__682/O                             IoSpan4Mux                   323              1617   +INF  FALL       1
I__685/I                             Span4Mux_h                     0              1617   +INF  FALL       1
I__685/O                             Span4Mux_h                   316              1933   +INF  FALL       1
I__688/I                             Span4Mux_v                     0              1933   +INF  FALL       1
I__688/O                             Span4Mux_v                   372              2305   +INF  FALL       1
I__692/I                             Span4Mux_v                     0              2305   +INF  FALL       1
I__692/O                             Span4Mux_v                   372              2676   +INF  FALL       1
I__696/I                             LocalMux                       0              2676   +INF  FALL       1
I__696/O                             LocalMux                     309              2985   +INF  FALL       1
I__700/I                             SRMux                          0              2985   +INF  FALL       1
I__700/O                             SRMux                        358              3343   +INF  FALL       1
r_uart_char_esr_4_LC_4_14_3/sr       LogicCell40_SEQ_MODE_1000      0              3343   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__944/I                                            ClkMux                         0              2073  RISE       1
I__944/O                                            ClkMux                       309              2381  RISE       1
r_uart_char_esr_4_LC_4_14_3/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : r_uart_char_esr_2_LC_4_14_2/sr
Capture Clock    : r_uart_char_esr_2_LC_4_14_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|i_Clk:R#1)    -INF
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -197
------------------------------------------   ----- 
End-of-path required time (ps)                -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3343
---------------------------------------   ---- 
End-of-path arrival time (ps)             3343
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                           top                            0                 0   +INF  FALL       1
i_Switch_1_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
i_Switch_1_ibuf_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
i_Switch_1_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
i_Switch_1_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__679/I                             Odrv4                          0               923   +INF  FALL       1
I__679/O                             Odrv4                        372              1295   +INF  FALL       1
I__682/I                             IoSpan4Mux                     0              1295   +INF  FALL       1
I__682/O                             IoSpan4Mux                   323              1617   +INF  FALL       1
I__685/I                             Span4Mux_h                     0              1617   +INF  FALL       1
I__685/O                             Span4Mux_h                   316              1933   +INF  FALL       1
I__688/I                             Span4Mux_v                     0              1933   +INF  FALL       1
I__688/O                             Span4Mux_v                   372              2305   +INF  FALL       1
I__692/I                             Span4Mux_v                     0              2305   +INF  FALL       1
I__692/O                             Span4Mux_v                   372              2676   +INF  FALL       1
I__696/I                             LocalMux                       0              2676   +INF  FALL       1
I__696/O                             LocalMux                     309              2985   +INF  FALL       1
I__700/I                             SRMux                          0              2985   +INF  FALL       1
I__700/O                             SRMux                        358              3343   +INF  FALL       1
r_uart_char_esr_2_LC_4_14_2/sr       LogicCell40_SEQ_MODE_1000      0              3343   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__944/I                                            ClkMux                         0              2073  RISE       1
I__944/O                                            ClkMux                       309              2381  RISE       1
r_uart_char_esr_2_LC_4_14_2/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : r_uart_char_esr_1_LC_4_14_1/sr
Capture Clock    : r_uart_char_esr_1_LC_4_14_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|i_Clk:R#1)    -INF
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -197
------------------------------------------   ----- 
End-of-path required time (ps)                -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3343
---------------------------------------   ---- 
End-of-path arrival time (ps)             3343
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                           top                            0                 0   +INF  FALL       1
i_Switch_1_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
i_Switch_1_ibuf_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
i_Switch_1_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
i_Switch_1_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__679/I                             Odrv4                          0               923   +INF  FALL       1
I__679/O                             Odrv4                        372              1295   +INF  FALL       1
I__682/I                             IoSpan4Mux                     0              1295   +INF  FALL       1
I__682/O                             IoSpan4Mux                   323              1617   +INF  FALL       1
I__685/I                             Span4Mux_h                     0              1617   +INF  FALL       1
I__685/O                             Span4Mux_h                   316              1933   +INF  FALL       1
I__688/I                             Span4Mux_v                     0              1933   +INF  FALL       1
I__688/O                             Span4Mux_v                   372              2305   +INF  FALL       1
I__692/I                             Span4Mux_v                     0              2305   +INF  FALL       1
I__692/O                             Span4Mux_v                   372              2676   +INF  FALL       1
I__696/I                             LocalMux                       0              2676   +INF  FALL       1
I__696/O                             LocalMux                     309              2985   +INF  FALL       1
I__700/I                             SRMux                          0              2985   +INF  FALL       1
I__700/O                             SRMux                        358              3343   +INF  FALL       1
r_uart_char_esr_1_LC_4_14_1/sr       LogicCell40_SEQ_MODE_1000      0              3343   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__944/I                                            ClkMux                         0              2073  RISE       1
I__944/O                                            ClkMux                       309              2381  RISE       1
r_uart_char_esr_1_LC_4_14_1/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : r_uart_char_esr_0_LC_4_14_0/sr
Capture Clock    : r_uart_char_esr_0_LC_4_14_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|i_Clk:R#1)    -INF
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -197
------------------------------------------   ----- 
End-of-path required time (ps)                -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3343
---------------------------------------   ---- 
End-of-path arrival time (ps)             3343
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                           top                            0                 0   +INF  FALL       1
i_Switch_1_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
i_Switch_1_ibuf_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
i_Switch_1_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
i_Switch_1_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__679/I                             Odrv4                          0               923   +INF  FALL       1
I__679/O                             Odrv4                        372              1295   +INF  FALL       1
I__682/I                             IoSpan4Mux                     0              1295   +INF  FALL       1
I__682/O                             IoSpan4Mux                   323              1617   +INF  FALL       1
I__685/I                             Span4Mux_h                     0              1617   +INF  FALL       1
I__685/O                             Span4Mux_h                   316              1933   +INF  FALL       1
I__688/I                             Span4Mux_v                     0              1933   +INF  FALL       1
I__688/O                             Span4Mux_v                   372              2305   +INF  FALL       1
I__692/I                             Span4Mux_v                     0              2305   +INF  FALL       1
I__692/O                             Span4Mux_v                   372              2676   +INF  FALL       1
I__696/I                             LocalMux                       0              2676   +INF  FALL       1
I__696/O                             LocalMux                     309              2985   +INF  FALL       1
I__700/I                             SRMux                          0              2985   +INF  FALL       1
I__700/O                             SRMux                        358              3343   +INF  FALL       1
r_uart_char_esr_0_LC_4_14_0/sr       LogicCell40_SEQ_MODE_1000      0              3343   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__944/I                                            ClkMux                         0              2073  RISE       1
I__944/O                                            ClkMux                       309              2381  RISE       1
r_uart_char_esr_0_LC_4_14_0/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : seven_seg.r_disp1_i_4_LC_2_16_5/lcout
Path End         : o_Segment2_C
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           4915
-----------------------------------------   ---- 
End-of-path arrival time (ps)               7836
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__943/I                                            ClkMux                         0              2073  RISE       1
I__943/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_4_LC_2_16_5/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
seven_seg.r_disp1_i_4_LC_2_16_5/lcout   LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__506/I                                LocalMux                       0              2921   +INF  RISE       1
I__506/O                                LocalMux                     330              3251   +INF  RISE       1
I__507/I                                IoInMux                        0              3251   +INF  RISE       1
I__507/O                                IoInMux                      259              3510   +INF  RISE       1
o_Segment2_C_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              3510   +INF  RISE       1
o_Segment2_C_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              5748   +INF  FALL       1
o_Segment2_C_obuf_iopad/DIN             IO_PAD                         0              5748   +INF  FALL       1
o_Segment2_C_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088              7836   +INF  FALL       1
o_Segment2_C                            top                            0              7836   +INF  FALL       1


++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : seven_seg.r_disp1_i_5_LC_2_16_2/lcout
Path End         : o_Segment2_B
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           4915
-----------------------------------------   ---- 
End-of-path arrival time (ps)               7836
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__943/I                                            ClkMux                         0              2073  RISE       1
I__943/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_5_LC_2_16_2/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
seven_seg.r_disp1_i_5_LC_2_16_2/lcout   LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__508/I                                LocalMux                       0              2921   +INF  RISE       1
I__508/O                                LocalMux                     330              3251   +INF  RISE       1
I__509/I                                IoInMux                        0              3251   +INF  RISE       1
I__509/O                                IoInMux                      259              3510   +INF  RISE       1
o_Segment2_B_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              3510   +INF  RISE       1
o_Segment2_B_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              5748   +INF  FALL       1
o_Segment2_B_obuf_iopad/DIN             IO_PAD                         0              5748   +INF  FALL       1
o_Segment2_B_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088              7836   +INF  FALL       1
o_Segment2_B                            top                            0              7836   +INF  FALL       1


++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : seven_seg.r_disp1_i_6_LC_1_16_0/lcout
Path End         : o_Segment2_A
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           4915
-----------------------------------------   ---- 
End-of-path arrival time (ps)               7836
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__939/I                                            ClkMux                         0              2073  RISE       1
I__939/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_6_LC_1_16_0/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
seven_seg.r_disp1_i_6_LC_1_16_0/lcout   LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__235/I                                LocalMux                       0              2921   +INF  RISE       1
I__235/O                                LocalMux                     330              3251   +INF  RISE       1
I__236/I                                IoInMux                        0              3251   +INF  RISE       1
I__236/O                                IoInMux                      259              3510   +INF  RISE       1
o_Segment2_A_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              3510   +INF  RISE       1
o_Segment2_A_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              5748   +INF  FALL       1
o_Segment2_A_obuf_iopad/DIN             IO_PAD                         0              5748   +INF  FALL       1
o_Segment2_A_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088              7836   +INF  FALL       1
o_Segment2_A                            top                            0              7836   +INF  FALL       1


++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : seven_seg.r_disp1_i_1_LC_1_14_7/lcout
Path End         : o_Segment2_F
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           5553
-----------------------------------------   ---- 
End-of-path arrival time (ps)               8474
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__929/I                                            ClkMux                         0              2073  RISE       1
I__929/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp1_i_1_LC_1_14_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
seven_seg.r_disp1_i_1_LC_1_14_7/lcout   LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__249/I                                Odrv4                          0              2921   +INF  RISE       1
I__249/O                                Odrv4                        351              3272   +INF  RISE       1
I__250/I                                IoSpan4Mux                     0              3272   +INF  RISE       1
I__250/O                                IoSpan4Mux                   288              3560   +INF  RISE       1
I__251/I                                LocalMux                       0              3560   +INF  RISE       1
I__251/O                                LocalMux                     330              3889   +INF  RISE       1
I__252/I                                IoInMux                        0              3889   +INF  RISE       1
I__252/O                                IoInMux                      259              4149   +INF  RISE       1
o_Segment2_F_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4149   +INF  RISE       1
o_Segment2_F_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6386   +INF  FALL       1
o_Segment2_F_obuf_iopad/DIN             IO_PAD                         0              6386   +INF  FALL       1
o_Segment2_F_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088              8474   +INF  FALL       1
o_Segment2_F                            top                            0              8474   +INF  FALL       1


++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : seven_seg.r_disp2_i_5_LC_1_14_6/lcout
Path End         : o_Segment1_B
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           4915
-----------------------------------------   ---- 
End-of-path arrival time (ps)               7836
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__929/I                                            ClkMux                         0              2073  RISE       1
I__929/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_5_LC_1_14_6/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
seven_seg.r_disp2_i_5_LC_1_14_6/lcout   LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__253/I                                LocalMux                       0              2921   +INF  RISE       1
I__253/O                                LocalMux                     330              3251   +INF  RISE       1
I__254/I                                IoInMux                        0              3251   +INF  RISE       1
I__254/O                                IoInMux                      259              3510   +INF  RISE       1
o_Segment1_B_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              3510   +INF  RISE       1
o_Segment1_B_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              5748   +INF  FALL       1
o_Segment1_B_obuf_iopad/DIN             IO_PAD                         0              5748   +INF  FALL       1
o_Segment1_B_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088              7836   +INF  FALL       1
o_Segment1_B                            top                            0              7836   +INF  FALL       1


++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : seven_seg.r_disp2_i_6_LC_1_14_4/lcout
Path End         : o_Segment1_A
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           4915
-----------------------------------------   ---- 
End-of-path arrival time (ps)               7836
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__929/I                                            ClkMux                         0              2073  RISE       1
I__929/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_6_LC_1_14_4/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
seven_seg.r_disp2_i_6_LC_1_14_4/lcout   LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__255/I                                LocalMux                       0              2921   +INF  RISE       1
I__255/O                                LocalMux                     330              3251   +INF  RISE       1
I__256/I                                IoInMux                        0              3251   +INF  RISE       1
I__256/O                                IoInMux                      259              3510   +INF  RISE       1
o_Segment1_A_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              3510   +INF  RISE       1
o_Segment1_A_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              5748   +INF  FALL       1
o_Segment1_A_obuf_iopad/DIN             IO_PAD                         0              5748   +INF  FALL       1
o_Segment1_A_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088              7836   +INF  FALL       1
o_Segment1_A                            top                            0              7836   +INF  FALL       1


++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : seven_seg.r_disp2_i_0_LC_1_14_3/lcout
Path End         : o_Segment1_G
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           4915
-----------------------------------------   ---- 
End-of-path arrival time (ps)               7836
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__929/I                                            ClkMux                         0              2073  RISE       1
I__929/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_0_LC_1_14_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
seven_seg.r_disp2_i_0_LC_1_14_3/lcout   LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__257/I                                LocalMux                       0              2921   +INF  RISE       1
I__257/O                                LocalMux                     330              3251   +INF  RISE       1
I__258/I                                IoInMux                        0              3251   +INF  RISE       1
I__258/O                                IoInMux                      259              3510   +INF  RISE       1
o_Segment1_G_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              3510   +INF  RISE       1
o_Segment1_G_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              5748   +INF  FALL       1
o_Segment1_G_obuf_iopad/DIN             IO_PAD                         0              5748   +INF  FALL       1
o_Segment1_G_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088              7836   +INF  FALL       1
o_Segment1_G                            top                            0              7836   +INF  FALL       1


++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : seven_seg.r_disp2_i_1_LC_1_14_2/lcout
Path End         : o_Segment1_F
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|i_Clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2381
+ Clock To Q                                 540
+ Data Path Delay                           4915
-----------------------------------------   ---- 
End-of-path arrival time (ps)               7836
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__929/I                                            ClkMux                         0              2073  RISE       1
I__929/O                                            ClkMux                       309              2381  RISE       1
seven_seg.r_disp2_i_1_LC_1_14_2/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
seven_seg.r_disp2_i_1_LC_1_14_2/lcout   LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__259/I                                LocalMux                       0              2921   +INF  RISE       1
I__259/O                                LocalMux                     330              3251   +INF  RISE       1
I__260/I                                IoInMux                        0              3251   +INF  RISE       1
I__260/O                                IoInMux                      259              3510   +INF  RISE       1
o_Segment1_F_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              3510   +INF  RISE       1
o_Segment1_F_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              5748   +INF  FALL       1
o_Segment1_F_obuf_iopad/DIN             IO_PAD                         0              5748   +INF  FALL       1
o_Segment1_F_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088              7836   +INF  FALL       1
o_Segment1_F                            top                            0              7836   +INF  FALL       1


++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_UART_RX
Path End         : uart_rx.r_data_0_LC_1_10_5/in2
Capture Clock    : uart_rx.r_data_0_LC_1_10_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|i_Clk:R#1)    -INF
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
------------------------------------------   ----- 
End-of-path required time (ps)                -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3561
---------------------------------------   ---- 
End-of-path arrival time (ps)             3561
 
Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_UART_RX                           top                            0                 0   +INF  RISE       1
i_UART_RX_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
i_UART_RX_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
i_UART_RX_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_UART_RX_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__273/I                            Odrv4                          0               973   +INF  FALL       1
I__273/O                            Odrv4                        372              1345   +INF  FALL       1
I__274/I                            Span4Mux_h                     0              1345   +INF  FALL       1
I__274/O                            Span4Mux_h                   316              1660   +INF  FALL       1
I__275/I                            Span4Mux_h                     0              1660   +INF  FALL       1
I__275/O                            Span4Mux_h                   316              1976   +INF  FALL       1
I__276/I                            Span4Mux_v                     0              1976   +INF  FALL       1
I__276/O                            Span4Mux_v                   372              2348   +INF  FALL       1
I__278/I                            Span4Mux_h                     0              2348   +INF  FALL       1
I__278/O                            Span4Mux_h                   316              2663   +INF  FALL       1
I__283/I                            Span4Mux_v                     0              2663   +INF  FALL       1
I__283/O                            Span4Mux_v                   372              3035   +INF  FALL       1
I__288/I                            LocalMux                       0              3035   +INF  FALL       1
I__288/O                            LocalMux                     309              3343   +INF  FALL       1
I__294/I                            InMux                          0              3343   +INF  FALL       1
I__294/O                            InMux                        217              3561   +INF  FALL       1
I__300/I                            CascadeMux                     0              3561   +INF  FALL       1
I__300/O                            CascadeMux                     0              3561   +INF  FALL       1
uart_rx.r_data_0_LC_1_10_5/in2      LogicCell40_SEQ_MODE_1000      0              3561   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__921/I                                            ClkMux                         0              2073  RISE       1
I__921/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_0_LC_1_10_5/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_UART_RX
Path End         : uart_rx.r_data_2_LC_1_10_4/in1
Capture Clock    : uart_rx.r_data_2_LC_1_10_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|i_Clk:R#1)    -INF
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
------------------------------------------   ----- 
End-of-path required time (ps)                -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3511
---------------------------------------   ---- 
End-of-path arrival time (ps)             3511
 
Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_UART_RX                           top                            0                 0   +INF  FALL       1
i_UART_RX_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
i_UART_RX_ibuf_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
i_UART_RX_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
i_UART_RX_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__273/I                            Odrv4                          0               923   +INF  FALL       1
I__273/O                            Odrv4                        372              1295   +INF  FALL       1
I__274/I                            Span4Mux_h                     0              1295   +INF  FALL       1
I__274/O                            Span4Mux_h                   316              1610   +INF  FALL       1
I__275/I                            Span4Mux_h                     0              1610   +INF  FALL       1
I__275/O                            Span4Mux_h                   316              1926   +INF  FALL       1
I__276/I                            Span4Mux_v                     0              1926   +INF  FALL       1
I__276/O                            Span4Mux_v                   372              2298   +INF  FALL       1
I__278/I                            Span4Mux_h                     0              2298   +INF  FALL       1
I__278/O                            Span4Mux_h                   316              2613   +INF  FALL       1
I__283/I                            Span4Mux_v                     0              2613   +INF  FALL       1
I__283/O                            Span4Mux_v                   372              2985   +INF  FALL       1
I__288/I                            LocalMux                       0              2985   +INF  FALL       1
I__288/O                            LocalMux                     309              3293   +INF  FALL       1
I__295/I                            InMux                          0              3293   +INF  FALL       1
I__295/O                            InMux                        217              3511   +INF  FALL       1
uart_rx.r_data_2_LC_1_10_4/in1      LogicCell40_SEQ_MODE_1000      0              3511   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__921/I                                            ClkMux                         0              2073  RISE       1
I__921/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_2_LC_1_10_4/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_UART_RX
Path End         : uart_rx.r_data_1_LC_2_9_7/in2
Capture Clock    : uart_rx.r_data_1_LC_2_9_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|i_Clk:R#1)    -INF
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
------------------------------------------   ----- 
End-of-path required time (ps)                -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3561
---------------------------------------   ---- 
End-of-path arrival time (ps)             3561
 
Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_UART_RX                           top                            0                 0   +INF  RISE       1
i_UART_RX_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
i_UART_RX_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
i_UART_RX_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_UART_RX_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__273/I                            Odrv4                          0               973   +INF  FALL       1
I__273/O                            Odrv4                        372              1345   +INF  FALL       1
I__274/I                            Span4Mux_h                     0              1345   +INF  FALL       1
I__274/O                            Span4Mux_h                   316              1660   +INF  FALL       1
I__275/I                            Span4Mux_h                     0              1660   +INF  FALL       1
I__275/O                            Span4Mux_h                   316              1976   +INF  FALL       1
I__276/I                            Span4Mux_v                     0              1976   +INF  FALL       1
I__276/O                            Span4Mux_v                   372              2348   +INF  FALL       1
I__278/I                            Span4Mux_h                     0              2348   +INF  FALL       1
I__278/O                            Span4Mux_h                   316              2663   +INF  FALL       1
I__283/I                            Span4Mux_v                     0              2663   +INF  FALL       1
I__283/O                            Span4Mux_v                   372              3035   +INF  FALL       1
I__289/I                            LocalMux                       0              3035   +INF  FALL       1
I__289/O                            LocalMux                     309              3343   +INF  FALL       1
I__296/I                            InMux                          0              3343   +INF  FALL       1
I__296/O                            InMux                        217              3561   +INF  FALL       1
I__301/I                            CascadeMux                     0              3561   +INF  FALL       1
I__301/O                            CascadeMux                     0              3561   +INF  FALL       1
uart_rx.r_data_1_LC_2_9_7/in2       LogicCell40_SEQ_MODE_1000      0              3561   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__922/I                                            ClkMux                         0              2073  RISE       1
I__922/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_1_LC_2_9_7/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_UART_RX
Path End         : uart_rx.r_data_3_LC_2_9_2/in1
Capture Clock    : uart_rx.r_data_3_LC_2_9_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|i_Clk:R#1)    -INF
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
------------------------------------------   ----- 
End-of-path required time (ps)                -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3511
---------------------------------------   ---- 
End-of-path arrival time (ps)             3511
 
Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_UART_RX                           top                            0                 0   +INF  FALL       1
i_UART_RX_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
i_UART_RX_ibuf_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
i_UART_RX_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
i_UART_RX_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__273/I                            Odrv4                          0               923   +INF  FALL       1
I__273/O                            Odrv4                        372              1295   +INF  FALL       1
I__274/I                            Span4Mux_h                     0              1295   +INF  FALL       1
I__274/O                            Span4Mux_h                   316              1610   +INF  FALL       1
I__275/I                            Span4Mux_h                     0              1610   +INF  FALL       1
I__275/O                            Span4Mux_h                   316              1926   +INF  FALL       1
I__276/I                            Span4Mux_v                     0              1926   +INF  FALL       1
I__276/O                            Span4Mux_v                   372              2298   +INF  FALL       1
I__278/I                            Span4Mux_h                     0              2298   +INF  FALL       1
I__278/O                            Span4Mux_h                   316              2613   +INF  FALL       1
I__283/I                            Span4Mux_v                     0              2613   +INF  FALL       1
I__283/O                            Span4Mux_v                   372              2985   +INF  FALL       1
I__289/I                            LocalMux                       0              2985   +INF  FALL       1
I__289/O                            LocalMux                     309              3293   +INF  FALL       1
I__297/I                            InMux                          0              3293   +INF  FALL       1
I__297/O                            InMux                        217              3511   +INF  FALL       1
uart_rx.r_data_3_LC_2_9_2/in1       LogicCell40_SEQ_MODE_1000      0              3511   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__922/I                                            ClkMux                         0              2073  RISE       1
I__922/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_3_LC_2_9_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_UART_RX
Path End         : uart_rx.r_data_6_LC_2_9_3/in1
Capture Clock    : uart_rx.r_data_6_LC_2_9_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|i_Clk:R#1)    -INF
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
------------------------------------------   ----- 
End-of-path required time (ps)                -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3561
---------------------------------------   ---- 
End-of-path arrival time (ps)             3561
 
Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_UART_RX                           top                            0                 0   +INF  RISE       1
i_UART_RX_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
i_UART_RX_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
i_UART_RX_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_UART_RX_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__273/I                            Odrv4                          0               973   +INF  FALL       1
I__273/O                            Odrv4                        372              1345   +INF  FALL       1
I__274/I                            Span4Mux_h                     0              1345   +INF  FALL       1
I__274/O                            Span4Mux_h                   316              1660   +INF  FALL       1
I__275/I                            Span4Mux_h                     0              1660   +INF  FALL       1
I__275/O                            Span4Mux_h                   316              1976   +INF  FALL       1
I__276/I                            Span4Mux_v                     0              1976   +INF  FALL       1
I__276/O                            Span4Mux_v                   372              2348   +INF  FALL       1
I__278/I                            Span4Mux_h                     0              2348   +INF  FALL       1
I__278/O                            Span4Mux_h                   316              2663   +INF  FALL       1
I__283/I                            Span4Mux_v                     0              2663   +INF  FALL       1
I__283/O                            Span4Mux_v                   372              3035   +INF  FALL       1
I__290/I                            LocalMux                       0              3035   +INF  FALL       1
I__290/O                            LocalMux                     309              3343   +INF  FALL       1
I__299/I                            InMux                          0              3343   +INF  FALL       1
I__299/O                            InMux                        217              3561   +INF  FALL       1
uart_rx.r_data_6_LC_2_9_3/in1       LogicCell40_SEQ_MODE_1000      0              3561   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__922/I                                            ClkMux                         0              2073  RISE       1
I__922/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_6_LC_2_9_3/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_UART_RX
Path End         : uart_rx.r_data_4_LC_2_9_4/in1
Capture Clock    : uart_rx.r_data_4_LC_2_9_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|i_Clk:R#1)    -INF
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
------------------------------------------   ----- 
End-of-path required time (ps)                -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3561
---------------------------------------   ---- 
End-of-path arrival time (ps)             3561
 
Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_UART_RX                           top                            0                 0   +INF  RISE       1
i_UART_RX_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
i_UART_RX_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
i_UART_RX_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_UART_RX_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__273/I                            Odrv4                          0               973   +INF  FALL       1
I__273/O                            Odrv4                        372              1345   +INF  FALL       1
I__274/I                            Span4Mux_h                     0              1345   +INF  FALL       1
I__274/O                            Span4Mux_h                   316              1660   +INF  FALL       1
I__275/I                            Span4Mux_h                     0              1660   +INF  FALL       1
I__275/O                            Span4Mux_h                   316              1976   +INF  FALL       1
I__276/I                            Span4Mux_v                     0              1976   +INF  FALL       1
I__276/O                            Span4Mux_v                   372              2348   +INF  FALL       1
I__278/I                            Span4Mux_h                     0              2348   +INF  FALL       1
I__278/O                            Span4Mux_h                   316              2663   +INF  FALL       1
I__283/I                            Span4Mux_v                     0              2663   +INF  FALL       1
I__283/O                            Span4Mux_v                   372              3035   +INF  FALL       1
I__289/I                            LocalMux                       0              3035   +INF  FALL       1
I__289/O                            LocalMux                     309              3343   +INF  FALL       1
I__298/I                            InMux                          0              3343   +INF  FALL       1
I__298/O                            InMux                        217              3561   +INF  FALL       1
uart_rx.r_data_4_LC_2_9_4/in1       LogicCell40_SEQ_MODE_1000      0              3561   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__922/I                                            ClkMux                         0              2073  RISE       1
I__922/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_data_4_LC_2_9_4/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : uart_rx.state_1_LC_1_13_5/in0
Capture Clock    : uart_rx.state_1_LC_1_13_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|i_Clk:R#1)    -INF
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
------------------------------------------   ----- 
End-of-path required time (ps)                -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3028
---------------------------------------   ---- 
End-of-path arrival time (ps)             3028
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                           top                            0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__680/I                             Odrv12                         0               973   +INF  FALL       1
I__680/O                             Odrv12                       540              1513   +INF  FALL       1
I__683/I                             Span12Mux_v                    0              1513   +INF  FALL       1
I__683/O                             Span12Mux_v                  540              2053   +INF  FALL       1
I__687/I                             Sp12to4                        0              2053   +INF  FALL       1
I__687/O                             Sp12to4                      449              2502   +INF  FALL       1
I__690/I                             LocalMux                       0              2502   +INF  FALL       1
I__690/O                             LocalMux                     309              2810   +INF  FALL       1
I__694/I                             InMux                          0              2810   +INF  FALL       1
I__694/O                             InMux                        217              3028   +INF  FALL       1
uart_rx.state_1_LC_1_13_5/in0        LogicCell40_SEQ_MODE_1000      0              3028   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__926/I                                            ClkMux                         0              2073  RISE       1
I__926/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_1_LC_1_13_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : uart_rx.state_0_LC_1_12_2/in1
Capture Clock    : uart_rx.state_0_LC_1_12_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|i_Clk:R#1)    -INF
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
------------------------------------------   ----- 
End-of-path required time (ps)                -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3940
---------------------------------------   ---- 
End-of-path arrival time (ps)             3940
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                           top                            0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__679/I                             Odrv4                          0               973   +INF  FALL       1
I__679/O                             Odrv4                        372              1345   +INF  FALL       1
I__682/I                             IoSpan4Mux                     0              1345   +INF  FALL       1
I__682/O                             IoSpan4Mux                   323              1667   +INF  FALL       1
I__685/I                             Span4Mux_h                     0              1667   +INF  FALL       1
I__685/O                             Span4Mux_h                   316              1983   +INF  FALL       1
I__688/I                             Span4Mux_v                     0              1983   +INF  FALL       1
I__688/O                             Span4Mux_v                   372              2355   +INF  FALL       1
I__692/I                             Span4Mux_v                     0              2355   +INF  FALL       1
I__692/O                             Span4Mux_v                   372              2726   +INF  FALL       1
I__697/I                             Span4Mux_h                     0              2726   +INF  FALL       1
I__697/O                             Span4Mux_h                   316              3042   +INF  FALL       1
I__701/I                             Span4Mux_v                     0              3042   +INF  FALL       1
I__701/O                             Span4Mux_v                   372              3414   +INF  FALL       1
I__705/I                             LocalMux                       0              3414   +INF  FALL       1
I__705/O                             LocalMux                     309              3722   +INF  FALL       1
I__706/I                             InMux                          0              3722   +INF  FALL       1
I__706/O                             InMux                        217              3940   +INF  FALL       1
uart_rx.state_0_LC_1_12_2/in1        LogicCell40_SEQ_MODE_1000      0              3940   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__924/I                                            ClkMux                         0              2073  RISE       1
I__924/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_0_LC_1_12_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : uart_rx.state_3_LC_1_11_4/in0
Capture Clock    : uart_rx.state_3_LC_1_11_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|i_Clk:R#1)    -INF
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
------------------------------------------   ----- 
End-of-path required time (ps)                -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3196
---------------------------------------   ---- 
End-of-path arrival time (ps)             3196
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                           top                            0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__679/I                             Odrv4                          0               973   +INF  FALL       1
I__679/O                             Odrv4                        372              1345   +INF  FALL       1
I__682/I                             IoSpan4Mux                     0              1345   +INF  FALL       1
I__682/O                             IoSpan4Mux                   323              1667   +INF  FALL       1
I__685/I                             Span4Mux_h                     0              1667   +INF  FALL       1
I__685/O                             Span4Mux_h                   316              1983   +INF  FALL       1
I__688/I                             Span4Mux_v                     0              1983   +INF  FALL       1
I__688/O                             Span4Mux_v                   372              2355   +INF  FALL       1
I__693/I                             Span4Mux_h                     0              2355   +INF  FALL       1
I__693/O                             Span4Mux_h                   316              2670   +INF  FALL       1
I__698/I                             LocalMux                       0              2670   +INF  FALL       1
I__698/O                             LocalMux                     309              2979   +INF  FALL       1
I__702/I                             InMux                          0              2979   +INF  FALL       1
I__702/O                             InMux                        217              3196   +INF  FALL       1
uart_rx.state_3_LC_1_11_4/in0        LogicCell40_SEQ_MODE_1000      0              3196   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__923/I                                            ClkMux                         0              2073  RISE       1
I__923/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_3_LC_1_11_4/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : uart_rx.state_4_LC_1_11_5/in3
Capture Clock    : uart_rx.state_4_LC_1_11_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|i_Clk:R#1)    -INF
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
------------------------------------------   ----- 
End-of-path required time (ps)                -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3146
---------------------------------------   ---- 
End-of-path arrival time (ps)             3146
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                           top                            0                 0   +INF  FALL       1
i_Switch_1_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
i_Switch_1_ibuf_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
i_Switch_1_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
i_Switch_1_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__679/I                             Odrv4                          0               923   +INF  FALL       1
I__679/O                             Odrv4                        372              1295   +INF  FALL       1
I__682/I                             IoSpan4Mux                     0              1295   +INF  FALL       1
I__682/O                             IoSpan4Mux                   323              1617   +INF  FALL       1
I__685/I                             Span4Mux_h                     0              1617   +INF  FALL       1
I__685/O                             Span4Mux_h                   316              1933   +INF  FALL       1
I__688/I                             Span4Mux_v                     0              1933   +INF  FALL       1
I__688/O                             Span4Mux_v                   372              2305   +INF  FALL       1
I__693/I                             Span4Mux_h                     0              2305   +INF  FALL       1
I__693/O                             Span4Mux_h                   316              2620   +INF  FALL       1
I__698/I                             LocalMux                       0              2620   +INF  FALL       1
I__698/O                             LocalMux                     309              2929   +INF  FALL       1
I__703/I                             InMux                          0              2929   +INF  FALL       1
I__703/O                             InMux                        217              3146   +INF  FALL       1
uart_rx.state_4_LC_1_11_5/in3        LogicCell40_SEQ_MODE_1000      0              3146   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__923/I                                            ClkMux                         0              2073  RISE       1
I__923/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_4_LC_1_11_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : uart_rx.state_2_LC_1_12_5/in0
Capture Clock    : uart_rx.state_2_LC_1_12_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|i_Clk:R#1)    -INF
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
------------------------------------------   ----- 
End-of-path required time (ps)                -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3890
---------------------------------------   ---- 
End-of-path arrival time (ps)             3890
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                           top                            0                 0   +INF  FALL       1
i_Switch_1_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
i_Switch_1_ibuf_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
i_Switch_1_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
i_Switch_1_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__679/I                             Odrv4                          0               923   +INF  FALL       1
I__679/O                             Odrv4                        372              1295   +INF  FALL       1
I__682/I                             IoSpan4Mux                     0              1295   +INF  FALL       1
I__682/O                             IoSpan4Mux                   323              1617   +INF  FALL       1
I__685/I                             Span4Mux_h                     0              1617   +INF  FALL       1
I__685/O                             Span4Mux_h                   316              1933   +INF  FALL       1
I__688/I                             Span4Mux_v                     0              1933   +INF  FALL       1
I__688/O                             Span4Mux_v                   372              2305   +INF  FALL       1
I__692/I                             Span4Mux_v                     0              2305   +INF  FALL       1
I__692/O                             Span4Mux_v                   372              2676   +INF  FALL       1
I__697/I                             Span4Mux_h                     0              2676   +INF  FALL       1
I__697/O                             Span4Mux_h                   316              2992   +INF  FALL       1
I__701/I                             Span4Mux_v                     0              2992   +INF  FALL       1
I__701/O                             Span4Mux_v                   372              3364   +INF  FALL       1
I__705/I                             LocalMux                       0              3364   +INF  FALL       1
I__705/O                             LocalMux                     309              3672   +INF  FALL       1
I__707/I                             InMux                          0              3672   +INF  FALL       1
I__707/O                             InMux                        217              3890   +INF  FALL       1
uart_rx.state_2_LC_1_12_5/in0        LogicCell40_SEQ_MODE_1000      0              3890   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__924/I                                            ClkMux                         0              2073  RISE       1
I__924/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_2_LC_1_12_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : uart_rx.state_5_LC_1_11_7/in3
Capture Clock    : uart_rx.state_5_LC_1_11_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|i_Clk:R#1)    -INF
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
------------------------------------------   ----- 
End-of-path required time (ps)                -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3196
---------------------------------------   ---- 
End-of-path arrival time (ps)             3196
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                           top                            0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__679/I                             Odrv4                          0               973   +INF  FALL       1
I__679/O                             Odrv4                        372              1345   +INF  FALL       1
I__682/I                             IoSpan4Mux                     0              1345   +INF  FALL       1
I__682/O                             IoSpan4Mux                   323              1667   +INF  FALL       1
I__685/I                             Span4Mux_h                     0              1667   +INF  FALL       1
I__685/O                             Span4Mux_h                   316              1983   +INF  FALL       1
I__688/I                             Span4Mux_v                     0              1983   +INF  FALL       1
I__688/O                             Span4Mux_v                   372              2355   +INF  FALL       1
I__693/I                             Span4Mux_h                     0              2355   +INF  FALL       1
I__693/O                             Span4Mux_h                   316              2670   +INF  FALL       1
I__698/I                             LocalMux                       0              2670   +INF  FALL       1
I__698/O                             LocalMux                     309              2979   +INF  FALL       1
I__704/I                             InMux                          0              2979   +INF  FALL       1
I__704/O                             InMux                        217              3196   +INF  FALL       1
uart_rx.state_5_LC_1_11_7/in3        LogicCell40_SEQ_MODE_1000      0              3196   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__923/I                                            ClkMux                         0              2073  RISE       1
I__923/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_5_LC_1_11_7/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : uart_rx.state_6_LC_1_12_3/in0
Capture Clock    : uart_rx.state_6_LC_1_12_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|i_Clk:R#1)    -INF
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
------------------------------------------   ----- 
End-of-path required time (ps)                -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3940
---------------------------------------   ---- 
End-of-path arrival time (ps)             3940
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                           top                            0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__679/I                             Odrv4                          0               973   +INF  FALL       1
I__679/O                             Odrv4                        372              1345   +INF  FALL       1
I__682/I                             IoSpan4Mux                     0              1345   +INF  FALL       1
I__682/O                             IoSpan4Mux                   323              1667   +INF  FALL       1
I__685/I                             Span4Mux_h                     0              1667   +INF  FALL       1
I__685/O                             Span4Mux_h                   316              1983   +INF  FALL       1
I__688/I                             Span4Mux_v                     0              1983   +INF  FALL       1
I__688/O                             Span4Mux_v                   372              2355   +INF  FALL       1
I__692/I                             Span4Mux_v                     0              2355   +INF  FALL       1
I__692/O                             Span4Mux_v                   372              2726   +INF  FALL       1
I__697/I                             Span4Mux_h                     0              2726   +INF  FALL       1
I__697/O                             Span4Mux_h                   316              3042   +INF  FALL       1
I__701/I                             Span4Mux_v                     0              3042   +INF  FALL       1
I__701/O                             Span4Mux_v                   372              3414   +INF  FALL       1
I__705/I                             LocalMux                       0              3414   +INF  FALL       1
I__705/O                             LocalMux                     309              3722   +INF  FALL       1
I__708/I                             InMux                          0              3722   +INF  FALL       1
I__708/O                             InMux                        217              3940   +INF  FALL       1
uart_rx.state_6_LC_1_12_3/in0        LogicCell40_SEQ_MODE_1000      0              3940   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__924/I                                            ClkMux                         0              2073  RISE       1
I__924/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_6_LC_1_12_3/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : uart_rx.state_iso_0_LC_1_12_7/in2
Capture Clock    : uart_rx.state_iso_0_LC_1_12_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|i_Clk:R#1)    -INF
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
------------------------------------------   ----- 
End-of-path required time (ps)                -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3940
---------------------------------------   ---- 
End-of-path arrival time (ps)             3940
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                           top                            0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__679/I                             Odrv4                          0               973   +INF  FALL       1
I__679/O                             Odrv4                        372              1345   +INF  FALL       1
I__682/I                             IoSpan4Mux                     0              1345   +INF  FALL       1
I__682/O                             IoSpan4Mux                   323              1667   +INF  FALL       1
I__685/I                             Span4Mux_h                     0              1667   +INF  FALL       1
I__685/O                             Span4Mux_h                   316              1983   +INF  FALL       1
I__688/I                             Span4Mux_v                     0              1983   +INF  FALL       1
I__688/O                             Span4Mux_v                   372              2355   +INF  FALL       1
I__692/I                             Span4Mux_v                     0              2355   +INF  FALL       1
I__692/O                             Span4Mux_v                   372              2726   +INF  FALL       1
I__697/I                             Span4Mux_h                     0              2726   +INF  FALL       1
I__697/O                             Span4Mux_h                   316              3042   +INF  FALL       1
I__701/I                             Span4Mux_v                     0              3042   +INF  FALL       1
I__701/O                             Span4Mux_v                   372              3414   +INF  FALL       1
I__705/I                             LocalMux                       0              3414   +INF  FALL       1
I__705/O                             LocalMux                     309              3722   +INF  FALL       1
I__709/I                             InMux                          0              3722   +INF  FALL       1
I__709/O                             InMux                        217              3940   +INF  FALL       1
I__710/I                             CascadeMux                     0              3940   +INF  FALL       1
I__710/O                             CascadeMux                     0              3940   +INF  FALL       1
uart_rx.state_iso_0_LC_1_12_7/in2    LogicCell40_SEQ_MODE_1000      0              3940   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top                            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__919/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__919/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__920/I                                            GlobalMux                      0              1918  RISE       1
I__920/O                                            GlobalMux                    154              2073  RISE       1
I__924/I                                            ClkMux                         0              2073  RISE       1
I__924/O                                            ClkMux                       309              2381  RISE       1
uart_rx.state_iso_0_LC_1_12_7/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1


===================================================================== 
                    End of Detailed Hold Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

