# do simulation.do
# Model Technology ModelSim ALTERA vmap 10.4d Lib Mapping Utility 2015.12 Dec 30 2015
# vmap work work 
# Modifying modelsim.ini
# Loading project simulation
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 14:07:44 on Sep 16,2020
# vcom -work work -2008 -explicit /shared/dass/examples/gSum/sim/VHDL_SRC/MemCont.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# ** Error: (vcom-11) Could not find work.customtypes.
# ** Error (suppressible): /shared/dass/examples/gSum/sim/VHDL_SRC/MemCont.vhd(4): (vcom-1195) Cannot find expanded name "work.customTypes".
# ** Error: /shared/dass/examples/gSum/sim/VHDL_SRC/MemCont.vhd(4): Unknown expanded name.
# ** Error: /shared/dass/examples/gSum/sim/VHDL_SRC/MemCont.vhd(6): VHDL Compiler exiting
# End time: 14:07:44 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 14:07:44 on Sep 16,2020
# vcom -work work -2008 -explicit /shared/dass/examples/gSum/sim/VHDL_SRC/two_port_RAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# ** Error: (vcom-11) Could not find work.sim_package.
# ** Error (suppressible): /shared/dass/examples/gSum/sim/VHDL_SRC/two_port_RAM.vhd(7): (vcom-1195) Cannot find expanded name "work.sim_package".
# ** Error: /shared/dass/examples/gSum/sim/VHDL_SRC/two_port_RAM.vhd(7): Unknown expanded name.
# ** Error: /shared/dass/examples/gSum/sim/VHDL_SRC/two_port_RAM.vhd(11): VHDL Compiler exiting
# End time: 14:07:44 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 14:07:45 on Sep 16,2020
# vcom -work work -2008 -explicit /shared/dass/examples/gSum/sim/VHDL_SRC/simpackage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling package sim_package
# -- Compiling package body sim_package
# -- Loading package sim_package
# End time: 14:07:45 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of simpackage.vhd was successful.
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 14:07:45 on Sep 16,2020
# vcom -work work -2008 -explicit /shared/dass/examples/gSum/sim/VHDL_SRC/delay_buffer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity delay_buffer
# -- Compiling architecture arch of delay_buffer
# End time: 14:07:45 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of delay_buffer.vhd was successful.
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 14:07:45 on Sep 16,2020
# vcom -work work -2008 -explicit /shared/dass/examples/gSum/sim/VHDL_SRC/sharing_components.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# ** Error: (vcom-11) Could not find work.customtypes.
# ** Error (suppressible): /shared/dass/examples/gSum/sim/VHDL_SRC/sharing_components.vhd(6): (vcom-1195) Cannot find expanded name "work.customTypes".
# ** Error: /shared/dass/examples/gSum/sim/VHDL_SRC/sharing_components.vhd(6): Unknown expanded name.
# ** Error: /shared/dass/examples/gSum/sim/VHDL_SRC/sharing_components.vhd(8): VHDL Compiler exiting
# End time: 14:07:45 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 14:07:45 on Sep 16,2020
# vcom -work work -2008 -explicit /shared/dass/examples/gSum/sim/VHDL_SRC/arithmetic_units.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# ** Error: (vcom-11) Could not find work.customtypes.
# ** Error (suppressible): /shared/dass/examples/gSum/sim/VHDL_SRC/arithmetic_units.vhd(8): (vcom-1195) Cannot find expanded name "work.customTypes".
# ** Error: /shared/dass/examples/gSum/sim/VHDL_SRC/arithmetic_units.vhd(8): Unknown expanded name.
# ** Error: /shared/dass/examples/gSum/sim/VHDL_SRC/arithmetic_units.vhd(10): VHDL Compiler exiting
# End time: 14:07:45 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 14:07:45 on Sep 16,2020
# vcom -work work -2008 -explicit /shared/dass/examples/gSum/sim/VHDL_SRC/elastic_components.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package customTypes
# -- Loading package customTypes
# -- Compiling entity andN
# -- Compiling architecture vanilla of andn
# -- Compiling entity nandN
# -- Compiling architecture arch of nandn
# -- Compiling entity orN
# -- Compiling architecture vanilla of orN
# -- Compiling entity norN
# -- Compiling architecture arch of norN
# -- Compiling entity join
# -- Compiling architecture arch of join
# -- Loading entity andN
# -- Loading package NUMERIC_STD
# -- Compiling entity TEHB
# -- Compiling architecture arch of TEHB
# -- Compiling entity OEHB
# -- Compiling architecture arch of OEHB
# -- Compiling entity elasticBuffer
# -- Compiling architecture arch of elasticBuffer
# -- Loading entity TEHB
# -- Loading entity OEHB
# -- Compiling entity end_node
# -- Compiling architecture arch of end_node
# -- Loading entity join
# -- Compiling entity branchSimple
# -- Compiling architecture arch of branchSimple
# -- Compiling entity branch
# -- Compiling architecture arch of branch
# -- Loading entity branchSimple
# -- Compiling entity eagerFork_RegisterBLock
# -- Compiling architecture arch of eagerFork_RegisterBLock
# -- Compiling entity fork
# -- Compiling architecture arch of fork
# -- Loading entity orN
# -- Loading entity eagerFork_RegisterBLock
# -- Compiling entity merge
# -- Compiling architecture arch of merge
# -- Compiling entity merge_notehb
# -- Compiling architecture arch of merge_notehb
# -- Compiling entity start_node_new
# -- Compiling architecture arch of start_node_new
# -- Loading entity elasticBuffer
# -- Compiling entity start_node
# -- Compiling architecture arch of start_node
# -- Compiling entity sink
# -- Compiling architecture arch of sink
# -- Compiling entity source
# -- Compiling architecture arch of source
# -- Compiling entity elasticFifoInner
# -- Compiling architecture arch of elasticFifoInner
# -- Compiling entity nontranspFifo
# -- Compiling architecture arch of nontranspFifo
# -- Loading entity elasticFifoInner
# -- Compiling entity transpFIFO
# -- Compiling architecture arch of transpFIFO
# -- Compiling entity load_op
# -- Compiling architecture arch of load_op
# -- Compiling entity Const
# -- Compiling architecture arch of Const
# -- Compiling entity write_memory_single_inside
# -- Compiling architecture arch of write_memory_single_inside
# -- Compiling entity store_op
# -- Compiling architecture arch of store_op
# -- Loading entity write_memory_single_inside
# -- Loading package MATH_REAL
# -- Compiling entity mux
# -- Compiling architecture arch of mux
# -- Compiling entity cntrlMerge
# -- Compiling architecture arch of cntrlMerge
# -- Loading entity merge_notehb
# -- Loading entity fork
# -- Compiling entity lsq_load_op
# -- Compiling architecture arch of lsq_load_op
# -- Compiling entity lsq_store_op
# -- Compiling architecture arch of lsq_store_op
# End time: 14:07:46 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Compile of elastic_components.vhd was successful.
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 14:07:46 on Sep 16,2020
# vcom -work work -2008 -explicit /shared/dass/examples/gSum/sim/VHDL_SRC/g_wrapper.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Loading package MATH_REAL
# -- Compiling entity ss_g
# -- Compiling architecture arch of ss_g
# -- Loading entity OEHB
# End time: 14:07:46 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of g_wrapper.vhd was successful.
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 14:07:47 on Sep 16,2020
# vcom -work work -2008 -explicit /shared/dass/examples/gSum/sim/VHDL_SRC/g.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity g
# -- Compiling architecture behav of g
# End time: 14:07:47 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of g.vhd was successful.
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 14:07:47 on Sep 16,2020
# vcom -work work -2008 -explicit /shared/dass/examples/gSum/sim/VHDL_SRC/array_RAM_srem_32ns_32ns_32_36_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity array_RAM_srem_32ns_6ns_32_36_1_div_u
# -- Compiling architecture rtl of array_RAM_srem_32ns_6ns_32_36_1_div_u
# -- Compiling entity array_RAM_srem_32ns_6ns_32_36_1_div
# -- Compiling architecture rtl of array_RAM_srem_32ns_6ns_32_36_1_div
# -- Compiling entity array_RAM_srem_32ns_6ns_32_36_1
# -- Compiling architecture arch of array_RAM_srem_32ns_6ns_32_36_1
# End time: 14:07:47 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of array_RAM_srem_32ns_32ns_32_36_1.vhd was successful.
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 14:07:47 on Sep 16,2020
# vcom -work work -2008 -explicit /shared/dass/examples/gSum/sim/VHDL_SRC/multipliers.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mul_4_stage
# -- Compiling architecture behav of mul_4_stage
# -- Compiling entity mul_8_stage
# -- Compiling architecture behav of mul_8_stage
# End time: 14:07:47 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of multipliers.vhd was successful.
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 14:07:47 on Sep 16,2020
# vcom -work work -2008 -explicit /shared/dass/examples/gSum/sim/VHDL_SRC/hls_verify_gSum_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package sim_package
# -- Compiling entity gSum_tb
# -- Compiling architecture behav of gSum_tb
# ** Warning: /shared/dass/examples/gSum/sim/VHDL_SRC/hls_verify_gSum_tb.vhd(60): (vcom-1236) Shared variables must be of a protected type.
# ** Error: (vcom-11) Could not find work.gsum.
# ** Error (suppressible): /shared/dass/examples/gSum/sim/VHDL_SRC/hls_verify_gSum_tb.vhd(65): (vcom-1195) Cannot find expanded name "work.gSum".
# ** Error: /shared/dass/examples/gSum/sim/VHDL_SRC/hls_verify_gSum_tb.vhd(65): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.single_argument.
# ** Error (suppressible): /shared/dass/examples/gSum/sim/VHDL_SRC/hls_verify_gSum_tb.vhd(88): (vcom-1195) Cannot find expanded name "work.single_argument".
# ** Error: /shared/dass/examples/gSum/sim/VHDL_SRC/hls_verify_gSum_tb.vhd(88): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.two_port_ram.
# ** Error (suppressible): /shared/dass/examples/gSum/sim/VHDL_SRC/hls_verify_gSum_tb.vhd(104): (vcom-1195) Cannot find expanded name "work.two_port_RAM".
# ** Error: /shared/dass/examples/gSum/sim/VHDL_SRC/hls_verify_gSum_tb.vhd(104): Unknown expanded name.
# ** Error: /shared/dass/examples/gSum/sim/VHDL_SRC/hls_verify_gSum_tb.vhd(250): VHDL Compiler exiting
# End time: 14:07:47 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 10, Warnings: 1
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 14:07:47 on Sep 16,2020
# vcom -work work -2008 -explicit /shared/dass/examples/gSum/sim/VHDL_SRC/mul_wrapper.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity mul_op
# -- Compiling architecture arch of mul_op
# -- Loading entity join
# -- Loading entity mul_4_stage
# -- Loading entity delay_buffer
# -- Loading entity OEHB
# End time: 14:07:48 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Compile of mul_wrapper.vhd was successful.
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 14:07:48 on Sep 16,2020
# vcom -work work -2008 -explicit /shared/dass/examples/gSum/sim/VHDL_SRC/gSum.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity gSum
# -- Compiling architecture behavioral of gSum
# -- Loading entity Const
# -- Loading entity branch
# -- Loading entity fork
# -- Loading entity start_node
# -- Loading entity elasticBuffer
# -- Loading package MATH_REAL
# -- Loading entity mux
# ** Error: (vcom-11) Could not find work.mc_load_op.
# ** Error (suppressible): /shared/dass/examples/gSum/sim/VHDL_SRC/gSum.vhd(1648): (vcom-1195) Cannot find expanded name "work.mc_load_op".
# ** Error: /shared/dass/examples/gSum/sim/VHDL_SRC/gSum.vhd(1648): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.icmp_sgt_op.
# ** Error (suppressible): /shared/dass/examples/gSum/sim/VHDL_SRC/gSum.vhd(1678): (vcom-1195) Cannot find expanded name "work.icmp_sgt_op".
# ** Error: /shared/dass/examples/gSum/sim/VHDL_SRC/gSum.vhd(1678): Unknown expanded name.
# -- Loading entity cntrlMerge
# -- Loading entity source
# -- Loading entity ss_g
# ** Error: (vcom-11) Could not find work.add_op.
# ** Error (suppressible): /shared/dass/examples/gSum/sim/VHDL_SRC/gSum.vhd(1930): (vcom-1195) Cannot find expanded name "work.add_op".
# ** Error: /shared/dass/examples/gSum/sim/VHDL_SRC/gSum.vhd(1930): Unknown expanded name.
# -- Loading entity merge
# ** Error: (vcom-11) Could not find work.add_op.
# ** Error (suppressible): /shared/dass/examples/gSum/sim/VHDL_SRC/gSum.vhd(2134): (vcom-1195) Cannot find expanded name "work.add_op".
# ** Error: /shared/dass/examples/gSum/sim/VHDL_SRC/gSum.vhd(2134): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.icmp_ult_op.
# ** Error (suppressible): /shared/dass/examples/gSum/sim/VHDL_SRC/gSum.vhd(2161): (vcom-1195) Cannot find expanded name "work.icmp_ult_op".
# ** Error: /shared/dass/examples/gSum/sim/VHDL_SRC/gSum.vhd(2161): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.ret_op.
# ** Error (suppressible): /shared/dass/examples/gSum/sim/VHDL_SRC/gSum.vhd(2362): (vcom-1195) Cannot find expanded name "work.ret_op".
# ** Error: /shared/dass/examples/gSum/sim/VHDL_SRC/gSum.vhd(2362): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.memcont.
# ** Error (suppressible): /shared/dass/examples/gSum/sim/VHDL_SRC/gSum.vhd(2398): (vcom-1195) Cannot find expanded name "work.MemCont".
# ** Error: /shared/dass/examples/gSum/sim/VHDL_SRC/gSum.vhd(2398): Unknown expanded name.
# -- Loading entity end_node
# -- Loading entity sink
# ** Error: /shared/dass/examples/gSum/sim/VHDL_SRC/gSum.vhd(2523): VHDL Compiler exiting
# End time: 14:07:48 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 22, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 14:07:48 on Sep 16,2020
# vcom -work work -2008 -explicit /shared/dass/examples/gSum/sim/VHDL_SRC/single_argument.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package sim_package
# -- Compiling entity single_argument
# -- Compiling architecture behav of single_argument
# ** Warning: /shared/dass/examples/gSum/sim/VHDL_SRC/single_argument.vhd(34): (vcom-1236) Shared variables must be of a protected type.
# End time: 14:07:48 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Compile of single_argument.vhd was successful.
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 14:07:48 on Sep 16,2020
# vcom -work work -2008 -explicit /shared/dass/examples/gSum/sim/VHDL_SRC/MemCont.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity read_priority
# -- Compiling architecture arch of read_priority
# -- Compiling entity read_address_mux
# -- Compiling architecture arch of read_address_mux
# -- Compiling entity read_address_ready
# -- Compiling architecture arch of read_address_ready
# -- Compiling entity read_data_signals
# -- Compiling architecture arch of read_data_signals
# -- Compiling entity read_memory_arbiter
# -- Compiling architecture arch of read_memory_arbiter
# -- Loading entity read_priority
# -- Loading entity read_address_mux
# -- Loading entity read_address_ready
# -- Loading entity read_data_signals
# -- Compiling entity write_priority
# -- Compiling architecture arch of write_priority
# -- Compiling entity write_address_mux
# -- Compiling architecture arch of write_address_mux
# -- Compiling entity write_address_ready
# -- Compiling architecture arch of write_address_ready
# -- Compiling entity write_data_signals
# -- Compiling architecture arch of write_data_signals
# -- Compiling entity write_memory_arbiter
# -- Compiling architecture arch of write_memory_arbiter
# -- Loading entity write_priority
# -- Loading entity write_address_mux
# -- Loading entity write_address_ready
# -- Loading entity write_data_signals
# -- Compiling entity elasticBufferDummy
# -- Compiling architecture arch of elasticBufferDummy
# -- Compiling entity mc_load_op
# -- Compiling architecture arch of mc_load_op
# -- Loading entity TEHB
# -- Compiling entity mc_store_op
# -- Compiling architecture arch of mc_store_op
# -- Loading entity join
# -- Compiling entity MemCont
# -- Compiling architecture arch of MemCont
# -- Loading entity read_memory_arbiter
# -- Loading entity write_memory_arbiter
# ** Warning: /shared/dass/examples/gSum/sim/VHDL_SRC/MemCont.vhd(828): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# End time: 14:07:48 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Compile of MemCont.vhd was successful.
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 14:07:49 on Sep 16,2020
# vcom -work work -2008 -explicit /shared/dass/examples/gSum/sim/VHDL_SRC/two_port_RAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package sim_package
# -- Compiling entity two_port_RAM
# -- Compiling architecture behav of two_port_RAM
# ** Warning: /shared/dass/examples/gSum/sim/VHDL_SRC/two_port_RAM.vhd(41): (vcom-1236) Shared variables must be of a protected type.
# End time: 14:07:49 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Compile of two_port_RAM.vhd was successful.
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 14:07:49 on Sep 16,2020
# vcom -work work -2008 -explicit /shared/dass/examples/gSum/sim/VHDL_SRC/sharing_components.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity branchGen
# -- Compiling architecture arch of branchGen
# -- Loading entity join
# -- Compiling entity merge_one_hot
# -- Compiling architecture arch of merge_one_hot
# -- Loading entity TEHB
# -- Compiling entity distributor
# -- Compiling architecture arch of distributor
# -- Loading entity branchGen
# -- Compiling package selectorTypes
# -- Compiling entity bypassFIFO
# -- Compiling architecture arch of bypassFIFO
# -- Loading entity transpFIFO
# -- Loading package selectorTypes
# -- Compiling entity input_selector
# -- Compiling architecture arch of input_selector
# -- Loading entity merge_one_hot
# -- Loading entity bypassFIFO
# -- Compiling entity selector
# -- Compiling architecture arch of selector
# -- Loading entity input_selector
# -- Loading entity fork
# -- Loading package MATH_REAL
# -- Loading entity mux
# End time: 14:07:49 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of sharing_components.vhd was successful.
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 14:07:49 on Sep 16,2020
# vcom -work work -2008 -explicit /shared/dass/examples/gSum/sim/VHDL_SRC/arithmetic_units.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity ret_op
# -- Compiling architecture arch of ret_op
# -- Loading entity TEHB
# -- Compiling entity add_op
# -- Compiling architecture arch of add_op
# -- Loading entity join
# -- Compiling entity sub_op
# -- Compiling architecture arch of sub_op
# -- Compiling entity and_op
# -- Compiling architecture arch of and_op
# -- Compiling entity or_op
# -- Compiling architecture arch of or_op
# -- Compiling entity xor_op
# -- Compiling architecture arch of xor_op
# -- Compiling entity sext_op
# -- Compiling architecture arch of sext_op
# -- Compiling entity zext_op
# -- Compiling architecture arch of zext_op
# -- Compiling entity shl_op
# -- Compiling architecture arch of shl_op
# -- Compiling entity ashr_op
# -- Compiling architecture arch of ashr_op
# -- Compiling entity lshr_op
# -- Compiling architecture arch of lshr_op
# -- Compiling entity antitokens
# -- Compiling architecture arch of antitokens
# -- Compiling entity select_op
# -- Compiling architecture arch of select_op
# -- Loading entity antitokens
# -- Compiling entity icmp_eq_op
# -- Compiling architecture arch of icmp_eq_op
# -- Compiling entity icmp_ne_op
# -- Compiling architecture arch of icmp_ne_op
# -- Compiling entity icmp_ugt_op
# -- Compiling architecture arch of icmp_ugt_op
# -- Compiling entity icmp_uge_op
# -- Compiling architecture arch of icmp_uge_op
# -- Compiling entity icmp_sgt_op
# -- Compiling architecture arch of icmp_sgt_op
# -- Compiling entity icmp_sge_op
# -- Compiling architecture arch of icmp_sge_op
# -- Compiling entity icmp_ult_op
# -- Compiling architecture arch of icmp_ult_op
# -- Compiling entity icmp_ule_op
# -- Compiling architecture arch of icmp_ule_op
# -- Compiling entity icmp_slt_op
# -- Compiling architecture arch of icmp_slt_op
# -- Compiling entity icmp_sle_op
# -- Compiling architecture arch of icmp_sle_op
# -- Compiling entity getelementptr_op
# -- Compiling architecture arch of getelementptr_op
# -- Compiling entity fcmp_oeq_op
# -- Compiling architecture arch of fcmp_oeq_op
# -- Loading entity delay_buffer
# -- Compiling entity fcmp_ogt_op
# -- Compiling architecture arch of fcmp_ogt_op
# -- Compiling entity fcmp_oge_op
# -- Compiling architecture arch of fcmp_oge_op
# -- Compiling entity fcmp_olt_op
# -- Compiling architecture arch of fcmp_olt_op
# -- Compiling entity fcmp_ole_op
# -- Compiling architecture arch of fcmp_ole_op
# -- Compiling entity fcmp_one_op
# -- Compiling architecture arch of fcmp_one_op
# -- Compiling entity fcmp_ord_op
# -- Compiling architecture arch of fcmp_ord_op
# -- Compiling entity fcmp_uno_op
# -- Compiling architecture arch of fcmp_uno_op
# -- Compiling entity fcmp_ueq_op
# -- Compiling architecture arch of fcmp_ueq_op
# -- Compiling entity fcmp_uge_op
# -- Compiling architecture arch of fcmp_uge_op
# -- Compiling entity fcmp_ult_op
# -- Compiling architecture arch of fcmp_ult_op
# -- Compiling entity fcmp_ule
# -- Compiling architecture arch of fcmp_ule
# -- Compiling entity fcmp_une
# -- Compiling architecture arch of fcmp_une
# -- Compiling entity fcmp_ugt
# -- Compiling architecture arch of fcmp_ugt
# -- Compiling entity fadd_op
# -- Compiling architecture arch of fadd_op
# -- Loading entity OEHB
# -- Compiling entity fsub_op
# -- Compiling architecture arch of fsub_op
# -- Compiling entity fmul_op
# -- Compiling architecture arch of fmul_op
# -- Compiling entity fneg_op
# -- Compiling architecture arch of fneg_op
# -- Compiling entity udiv_op
# -- Compiling architecture arch of udiv_op
# -- Compiling entity sdiv_op
# -- Compiling architecture arch of sdiv_op
# -- Compiling entity fdiv_op
# -- Compiling architecture arch of fdiv_op
# -- Compiling entity srem_op
# -- Compiling architecture arch of srem_op
# -- Compiling entity urem_op
# -- Compiling architecture arch of urem_op
# -- Compiling entity frem_op
# -- Compiling architecture arch of frem_op
# -- Compiling entity sinf_op
# -- Compiling architecture arch of sinf_op
# -- Compiling entity cosf_op
# -- Compiling architecture arch of cosf_op
# -- Compiling entity sqrtf_op
# -- Compiling architecture arch of sqrtf_op
# -- Compiling entity expf_op
# -- Compiling architecture arch of expf_op
# -- Compiling entity exp2f_op
# -- Compiling architecture arch of exp2f_op
# -- Compiling entity logf_op
# -- Compiling architecture arch of logf_op
# -- Compiling entity log2f_op
# -- Compiling architecture arch of log2f_op
# -- Compiling entity log10f_op
# -- Compiling architecture arch of log10f_op
# -- Compiling entity fabsf_op
# -- Compiling architecture arch of fabsf_op
# -- Compiling entity trunc_op
# -- Compiling architecture arch of trunc_op
# -- Compiling entity floorf_op
# -- Compiling architecture arch of floorf_op
# -- Compiling entity ceilf_op
# -- Compiling architecture arch of ceilf_op
# -- Compiling entity roundf_op
# -- Compiling architecture arch of roundf_op
# -- Compiling entity fminf_op
# -- Compiling architecture arch of fminf_op
# -- Compiling entity fmaxf_op
# -- Compiling architecture arch of fmaxf_op
# -- Compiling entity powf_op
# -- Compiling architecture arch of powf_op
# -- Compiling entity fabsf_op
# -- Compiling architecture arch of fabsf_op
# -- Compiling entity copysignf_op
# -- Compiling architecture arch of copysignf_op
# -- Compiling entity sitofp_op
# -- Compiling architecture arch of sitofp_op
# End time: 14:07:51 on Sep 16,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Compile of arithmetic_units.vhd was successful.
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 14:07:51 on Sep 16,2020
# vcom -work work -2008 -explicit /shared/dass/examples/gSum/sim/VHDL_SRC/hls_verify_gSum_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package sim_package
# -- Compiling entity gSum_tb
# -- Compiling architecture behav of gSum_tb
# ** Warning: /shared/dass/examples/gSum/sim/VHDL_SRC/hls_verify_gSum_tb.vhd(60): (vcom-1236) Shared variables must be of a protected type.
# -- Loading package customTypes
# -- Loading entity gSum
# -- Loading entity single_argument
# -- Loading entity two_port_RAM
# End time: 14:07:51 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Compile of hls_verify_gSum_tb.vhd was successful.
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 14:07:51 on Sep 16,2020
# vcom -work work -2008 -explicit /shared/dass/examples/gSum/sim/VHDL_SRC/gSum.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity gSum
# -- Compiling architecture behavioral of gSum
# -- Loading entity Const
# -- Loading entity branch
# -- Loading entity fork
# -- Loading entity start_node
# -- Loading entity elasticBuffer
# -- Loading package MATH_REAL
# -- Loading entity mux
# -- Loading entity mc_load_op
# -- Loading entity icmp_sgt_op
# -- Loading entity cntrlMerge
# -- Loading entity source
# -- Loading entity ss_g
# -- Loading entity add_op
# -- Loading entity merge
# -- Loading entity icmp_ult_op
# -- Loading entity ret_op
# -- Loading entity MemCont
# -- Loading entity end_node
# -- Loading entity sink
# End time: 14:07:52 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Compile of gSum.vhd was successful.
# All compile dependencies have been resolved.vcom -work work -2008 -explicit -stats=none /shared/dass/examples/gSum/sim/VHDL_SRC/simpackage.vhd
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling package sim_package
# -- Compiling package body sim_package
# -- Loading package sim_package
# vcom -work work -2008 -explicit -stats=none /shared/dass/examples/gSum/sim/VHDL_SRC/delay_buffer.vhd
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity delay_buffer
# -- Compiling architecture arch of delay_buffer
# vcom -work work -2008 -explicit -stats=none /shared/dass/examples/gSum/sim/VHDL_SRC/elastic_components.vhd
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package customTypes
# -- Loading package customTypes
# -- Compiling entity andN
# -- Compiling architecture vanilla of andn
# -- Compiling entity nandN
# -- Compiling architecture arch of nandn
# -- Compiling entity orN
# -- Compiling architecture vanilla of orN
# -- Compiling entity norN
# -- Compiling architecture arch of norN
# -- Compiling entity join
# -- Compiling architecture arch of join
# -- Loading entity andN
# -- Loading package NUMERIC_STD
# -- Compiling entity TEHB
# -- Compiling architecture arch of TEHB
# -- Compiling entity OEHB
# -- Compiling architecture arch of OEHB
# -- Compiling entity elasticBuffer
# -- Compiling architecture arch of elasticBuffer
# -- Loading entity TEHB
# -- Loading entity OEHB
# -- Compiling entity end_node
# -- Compiling architecture arch of end_node
# -- Loading entity join
# -- Compiling entity branchSimple
# -- Compiling architecture arch of branchSimple
# -- Compiling entity branch
# -- Compiling architecture arch of branch
# -- Loading entity branchSimple
# -- Compiling entity eagerFork_RegisterBLock
# -- Compiling architecture arch of eagerFork_RegisterBLock
# -- Compiling entity fork
# -- Compiling architecture arch of fork
# -- Loading entity orN
# -- Loading entity eagerFork_RegisterBLock
# -- Compiling entity merge
# -- Compiling architecture arch of merge
# -- Compiling entity merge_notehb
# -- Compiling architecture arch of merge_notehb
# -- Compiling entity start_node_new
# -- Compiling architecture arch of start_node_new
# -- Loading entity elasticBuffer
# -- Compiling entity start_node
# -- Compiling architecture arch of start_node
# -- Compiling entity sink
# -- Compiling architecture arch of sink
# -- Compiling entity source
# -- Compiling architecture arch of source
# -- Compiling entity elasticFifoInner
# -- Compiling architecture arch of elasticFifoInner
# -- Compiling entity nontranspFifo
# -- Compiling architecture arch of nontranspFifo
# -- Loading entity elasticFifoInner
# -- Compiling entity transpFIFO
# -- Compiling architecture arch of transpFIFO
# -- Compiling entity load_op
# -- Compiling architecture arch of load_op
# -- Compiling entity Const
# -- Compiling architecture arch of Const
# -- Compiling entity write_memory_single_inside
# -- Compiling architecture arch of write_memory_single_inside
# -- Compiling entity store_op
# -- Compiling architecture arch of store_op
# -- Loading entity write_memory_single_inside
# -- Loading package MATH_REAL
# -- Compiling entity mux
# -- Compiling architecture arch of mux
# -- Compiling entity cntrlMerge
# -- Compiling architecture arch of cntrlMerge
# -- Loading entity merge_notehb
# -- Loading entity fork
# -- Compiling entity lsq_load_op
# -- Compiling architecture arch of lsq_load_op
# -- Compiling entity lsq_store_op
# -- Compiling architecture arch of lsq_store_op
# vcom -work work -2008 -explicit -stats=none /shared/dass/examples/gSum/sim/VHDL_SRC/g_wrapper.vhd
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Loading package MATH_REAL
# -- Compiling entity ss_g
# -- Compiling architecture arch of ss_g
# -- Loading entity OEHB
# vcom -work work -2008 -explicit -stats=none /shared/dass/examples/gSum/sim/VHDL_SRC/g.vhd
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity g
# -- Compiling architecture behav of g
# vcom -work work -2008 -explicit -stats=none /shared/dass/examples/gSum/sim/VHDL_SRC/array_RAM_srem_32ns_32ns_32_36_1.vhd
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity array_RAM_srem_32ns_6ns_32_36_1_div_u
# -- Compiling architecture rtl of array_RAM_srem_32ns_6ns_32_36_1_div_u
# -- Compiling entity array_RAM_srem_32ns_6ns_32_36_1_div
# -- Compiling architecture rtl of array_RAM_srem_32ns_6ns_32_36_1_div
# -- Compiling entity array_RAM_srem_32ns_6ns_32_36_1
# -- Compiling architecture arch of array_RAM_srem_32ns_6ns_32_36_1
# vcom -work work -2008 -explicit -stats=none /shared/dass/examples/gSum/sim/VHDL_SRC/multipliers.vhd
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mul_4_stage
# -- Compiling architecture behav of mul_4_stage
# -- Compiling entity mul_8_stage
# -- Compiling architecture behav of mul_8_stage
# vcom -work work -2008 -explicit -stats=none /shared/dass/examples/gSum/sim/VHDL_SRC/mul_wrapper.vhd
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity mul_op
# -- Compiling architecture arch of mul_op
# -- Loading entity join
# -- Loading entity mul_4_stage
# -- Loading entity delay_buffer
# -- Loading entity OEHB
# vcom -work work -2008 -explicit -stats=none /shared/dass/examples/gSum/sim/VHDL_SRC/single_argument.vhd
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package sim_package
# -- Compiling entity single_argument
# -- Compiling architecture behav of single_argument
# ** Warning: /shared/dass/examples/gSum/sim/VHDL_SRC/single_argument.vhd(34): (vcom-1236) Shared variables must be of a protected type.
# vcom -work work -2008 -explicit -stats=none /shared/dass/examples/gSum/sim/VHDL_SRC/MemCont.vhd
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity read_priority
# -- Compiling architecture arch of read_priority
# -- Compiling entity read_address_mux
# -- Compiling architecture arch of read_address_mux
# -- Compiling entity read_address_ready
# -- Compiling architecture arch of read_address_ready
# -- Compiling entity read_data_signals
# -- Compiling architecture arch of read_data_signals
# -- Compiling entity read_memory_arbiter
# -- Compiling architecture arch of read_memory_arbiter
# -- Loading entity read_priority
# -- Loading entity read_address_mux
# -- Loading entity read_address_ready
# -- Loading entity read_data_signals
# -- Compiling entity write_priority
# -- Compiling architecture arch of write_priority
# -- Compiling entity write_address_mux
# -- Compiling architecture arch of write_address_mux
# -- Compiling entity write_address_ready
# -- Compiling architecture arch of write_address_ready
# -- Compiling entity write_data_signals
# -- Compiling architecture arch of write_data_signals
# -- Compiling entity write_memory_arbiter
# -- Compiling architecture arch of write_memory_arbiter
# -- Loading entity write_priority
# -- Loading entity write_address_mux
# -- Loading entity write_address_ready
# -- Loading entity write_data_signals
# -- Compiling entity elasticBufferDummy
# -- Compiling architecture arch of elasticBufferDummy
# -- Compiling entity mc_load_op
# -- Compiling architecture arch of mc_load_op
# -- Loading entity TEHB
# -- Compiling entity mc_store_op
# -- Compiling architecture arch of mc_store_op
# -- Loading entity join
# -- Compiling entity MemCont
# -- Compiling architecture arch of MemCont
# -- Loading entity read_memory_arbiter
# -- Loading entity write_memory_arbiter
# ** Warning: /shared/dass/examples/gSum/sim/VHDL_SRC/MemCont.vhd(828): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# vcom -work work -2008 -explicit -stats=none /shared/dass/examples/gSum/sim/VHDL_SRC/two_port_RAM.vhd
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package sim_package
# -- Compiling entity two_port_RAM
# -- Compiling architecture behav of two_port_RAM
# ** Warning: /shared/dass/examples/gSum/sim/VHDL_SRC/two_port_RAM.vhd(41): (vcom-1236) Shared variables must be of a protected type.
# vcom -work work -2008 -explicit -stats=none /shared/dass/examples/gSum/sim/VHDL_SRC/sharing_components.vhd
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity branchGen
# -- Compiling architecture arch of branchGen
# -- Loading entity join
# -- Compiling entity merge_one_hot
# -- Compiling architecture arch of merge_one_hot
# -- Loading entity TEHB
# -- Compiling entity distributor
# -- Compiling architecture arch of distributor
# -- Loading entity branchGen
# -- Compiling package selectorTypes
# -- Compiling entity bypassFIFO
# -- Compiling architecture arch of bypassFIFO
# -- Loading entity transpFIFO
# -- Loading package selectorTypes
# -- Compiling entity input_selector
# -- Compiling architecture arch of input_selector
# -- Loading entity merge_one_hot
# -- Loading entity bypassFIFO
# -- Compiling entity selector
# -- Compiling architecture arch of selector
# -- Loading entity input_selector
# -- Loading entity fork
# -- Loading package MATH_REAL
# -- Loading entity mux
# vcom -work work -2008 -explicit -stats=none /shared/dass/examples/gSum/sim/VHDL_SRC/arithmetic_units.vhd
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity ret_op
# -- Compiling architecture arch of ret_op
# -- Loading entity TEHB
# -- Compiling entity add_op
# -- Compiling architecture arch of add_op
# -- Loading entity join
# -- Compiling entity sub_op
# -- Compiling architecture arch of sub_op
# -- Compiling entity and_op
# -- Compiling architecture arch of and_op
# -- Compiling entity or_op
# -- Compiling architecture arch of or_op
# -- Compiling entity xor_op
# -- Compiling architecture arch of xor_op
# -- Compiling entity sext_op
# -- Compiling architecture arch of sext_op
# -- Compiling entity zext_op
# -- Compiling architecture arch of zext_op
# -- Compiling entity shl_op
# -- Compiling architecture arch of shl_op
# -- Compiling entity ashr_op
# -- Compiling architecture arch of ashr_op
# -- Compiling entity lshr_op
# -- Compiling architecture arch of lshr_op
# -- Compiling entity antitokens
# -- Compiling architecture arch of antitokens
# -- Compiling entity select_op
# -- Compiling architecture arch of select_op
# -- Loading entity antitokens
# -- Compiling entity icmp_eq_op
# -- Compiling architecture arch of icmp_eq_op
# -- Compiling entity icmp_ne_op
# -- Compiling architecture arch of icmp_ne_op
# -- Compiling entity icmp_ugt_op
# -- Compiling architecture arch of icmp_ugt_op
# -- Compiling entity icmp_uge_op
# -- Compiling architecture arch of icmp_uge_op
# -- Compiling entity icmp_sgt_op
# -- Compiling architecture arch of icmp_sgt_op
# -- Compiling entity icmp_sge_op
# -- Compiling architecture arch of icmp_sge_op
# -- Compiling entity icmp_ult_op
# -- Compiling architecture arch of icmp_ult_op
# -- Compiling entity icmp_ule_op
# -- Compiling architecture arch of icmp_ule_op
# -- Compiling entity icmp_slt_op
# -- Compiling architecture arch of icmp_slt_op
# -- Compiling entity icmp_sle_op
# -- Compiling architecture arch of icmp_sle_op
# -- Compiling entity getelementptr_op
# -- Compiling architecture arch of getelementptr_op
# -- Compiling entity fcmp_oeq_op
# -- Compiling architecture arch of fcmp_oeq_op
# -- Loading entity delay_buffer
# -- Compiling entity fcmp_ogt_op
# -- Compiling architecture arch of fcmp_ogt_op
# -- Compiling entity fcmp_oge_op
# -- Compiling architecture arch of fcmp_oge_op
# -- Compiling entity fcmp_olt_op
# -- Compiling architecture arch of fcmp_olt_op
# -- Compiling entity fcmp_ole_op
# -- Compiling architecture arch of fcmp_ole_op
# -- Compiling entity fcmp_one_op
# -- Compiling architecture arch of fcmp_one_op
# -- Compiling entity fcmp_ord_op
# -- Compiling architecture arch of fcmp_ord_op
# -- Compiling entity fcmp_uno_op
# -- Compiling architecture arch of fcmp_uno_op
# -- Compiling entity fcmp_ueq_op
# -- Compiling architecture arch of fcmp_ueq_op
# -- Compiling entity fcmp_uge_op
# -- Compiling architecture arch of fcmp_uge_op
# -- Compiling entity fcmp_ult_op
# -- Compiling architecture arch of fcmp_ult_op
# -- Compiling entity fcmp_ule
# -- Compiling architecture arch of fcmp_ule
# -- Compiling entity fcmp_une
# -- Compiling architecture arch of fcmp_une
# -- Compiling entity fcmp_ugt
# -- Compiling architecture arch of fcmp_ugt
# -- Compiling entity fadd_op
# -- Compiling architecture arch of fadd_op
# -- Loading entity OEHB
# -- Compiling entity fsub_op
# -- Compiling architecture arch of fsub_op
# -- Compiling entity fmul_op
# -- Compiling architecture arch of fmul_op
# -- Compiling entity fneg_op
# -- Compiling architecture arch of fneg_op
# -- Compiling entity udiv_op
# -- Compiling architecture arch of udiv_op
# -- Compiling entity sdiv_op
# -- Compiling architecture arch of sdiv_op
# -- Compiling entity fdiv_op
# -- Compiling architecture arch of fdiv_op
# -- Compiling entity srem_op
# -- Compiling architecture arch of srem_op
# -- Compiling entity urem_op
# -- Compiling architecture arch of urem_op
# -- Compiling entity frem_op
# -- Compiling architecture arch of frem_op
# -- Compiling entity sinf_op
# -- Compiling architecture arch of sinf_op
# -- Compiling entity cosf_op
# -- Compiling architecture arch of cosf_op
# -- Compiling entity sqrtf_op
# -- Compiling architecture arch of sqrtf_op
# -- Compiling entity expf_op
# -- Compiling architecture arch of expf_op
# -- Compiling entity exp2f_op
# -- Compiling architecture arch of exp2f_op
# -- Compiling entity logf_op
# -- Compiling architecture arch of logf_op
# -- Compiling entity log2f_op
# -- Compiling architecture arch of log2f_op
# -- Compiling entity log10f_op
# -- Compiling architecture arch of log10f_op
# -- Compiling entity fabsf_op
# -- Compiling architecture arch of fabsf_op
# -- Compiling entity trunc_op
# -- Compiling architecture arch of trunc_op
# -- Compiling entity floorf_op
# -- Compiling architecture arch of floorf_op
# -- Compiling entity ceilf_op
# -- Compiling architecture arch of ceilf_op
# -- Compiling entity roundf_op
# -- Compiling architecture arch of roundf_op
# -- Compiling entity fminf_op
# -- Compiling architecture arch of fminf_op
# -- Compiling entity fmaxf_op
# -- Compiling architecture arch of fmaxf_op
# -- Compiling entity powf_op
# -- Compiling architecture arch of powf_op
# -- Compiling entity fabsf_op
# -- Compiling architecture arch of fabsf_op
# -- Compiling entity copysignf_op
# -- Compiling architecture arch of copysignf_op
# -- Compiling entity sitofp_op
# -- Compiling architecture arch of sitofp_op
# vcom -work work -2008 -explicit -stats=none /shared/dass/examples/gSum/sim/VHDL_SRC/hls_verify_gSum_tb.vhd
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package sim_package
# -- Compiling entity gSum_tb
# -- Compiling architecture behav of gSum_tb
# ** Warning: /shared/dass/examples/gSum/sim/VHDL_SRC/hls_verify_gSum_tb.vhd(60): (vcom-1236) Shared variables must be of a protected type.
# -- Loading package customTypes
# -- Loading entity gSum
# -- Loading entity single_argument
# -- Loading entity two_port_RAM
# vcom -work work -2008 -explicit -stats=none /shared/dass/examples/gSum/sim/VHDL_SRC/gSum.vhd
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package customTypes
# -- Compiling entity gSum
# -- Compiling architecture behavioral of gSum
# -- Loading entity Const
# -- Loading entity branch
# -- Loading entity fork
# -- Loading entity start_node
# -- Loading entity elasticBuffer
# -- Loading package MATH_REAL
# -- Loading entity mux
# -- Loading entity mc_load_op
# -- Loading entity icmp_sgt_op
# -- Loading entity cntrlMerge
# -- Loading entity source
# -- Loading entity ss_g
# -- Loading entity add_op
# -- Loading entity merge
# -- Loading entity icmp_ult_op
# -- Loading entity ret_op
# -- Loading entity MemCont
# -- Loading entity end_node
# -- Loading entity sink
# 15 compiles, 0 failed with no errors.
# vsim gSum_tb 
# Start time: 14:08:00 on Sep 16,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.numeric_std(body)
# Loading work.sim_package(body)
# Loading work.customtypes
# Loading work.gsum_tb(behav)
# Loading ieee.math_real(body)
# Loading work.gsum(behavioral)
# Loading work.const(arch)
# Loading work.branch(arch)
# Loading work.join(arch)
# Loading work.andn(vanilla)
# Loading work.branchsimple(arch)
# Loading work.fork(arch)
# Loading work.orn(vanilla)
# Loading work.eagerfork_registerblock(arch)
# Loading work.start_node(arch)
# Loading work.elasticbuffer(arch)
# Loading work.tehb(arch)
# Loading work.oehb(arch)
# Loading work.mux(arch)
# Loading work.mc_load_op(arch)
# Loading work.icmp_sgt_op(arch)
# Loading work.cntrlmerge(arch)
# Loading work.merge_notehb(arch)
# Loading work.source(arch)
# Loading work.ss_g(arch)
# Loading work.g(behav)
# Loading work.add_op(arch)
# Loading work.merge(arch)
# Loading work.icmp_ult_op(arch)
# Loading work.ret_op(arch)
# Loading work.memcont(arch)
# Loading work.read_memory_arbiter(arch)
# Loading work.read_priority(arch)
# Loading work.read_address_mux(arch)
# Loading work.read_address_ready(arch)
# Loading work.read_data_signals(arch)
# Loading work.write_memory_arbiter(arch)
# Loading work.write_priority(arch)
# Loading work.write_address_mux(arch)
# Loading work.write_address_ready(arch)
# Loading work.write_data_signals(arch)
# Loading work.end_node(arch)
# Loading work.sink(arch)
# Loading work.single_argument(behav)
# Loading work.two_port_ram(behav)
# ** Warning: Design size of 15480 statements exceeds ModelSim Altera Starter recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-8683) Uninitialized out port /gsum_tb/duv/phiC_5/dataOutArray(0)(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /gsum_tb/duv/source_6/dataOutArray(0)(31 downto 0) has no driver.
# This port will contribute value (32'hXXXXXXXX) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /gsum_tb/duv/phiC_7/dataOutArray(0)(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /gsum_tb/duv/source_7/dataOutArray(0)(31 downto 0) has no driver.
# This port will contribute value (32'hXXXXXXXX) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /gsum_tb/duv/source_8/dataOutArray(0)(31 downto 0) has no driver.
# This port will contribute value (32'hXXXXXXXX) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /gsum_tb/duv/end_0/eReadyArray(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /gsum_tb/duv/A_we1 has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /gsum_tb/duv/A_dout1(31 downto 0) has no driver.
# This port will contribute value (32'hXXXXXXXX) to the signal network.
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /gsum_tb/duv/icmp_23
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /gsum_tb/duv/phi_21
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /gsum_tb/duv/phi_21
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /gsum_tb/duv/phi_21
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /gsum_tb/duv/phi_21
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /gsum_tb/duv/icmp_17
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /gsum_tb/duv/phi_13
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /gsum_tb/duv/phi_13
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /gsum_tb/duv/phi_13
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /gsum_tb/duv/phi_13
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /gsum_tb/duv/phi_12
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /gsum_tb/duv/phi_12
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /gsum_tb/duv/phi_12
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /gsum_tb/duv/phi_12
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 3  Instance: /gsum_tb/duv/icmp_23
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 3  Instance: /gsum_tb/duv/icmp_17
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /gsum_tb/duv/icmp_23
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /gsum_tb/duv/phi_21
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /gsum_tb/duv/phi_21
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /gsum_tb/duv/phi_21
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /gsum_tb/duv/phi_21
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /gsum_tb/duv/phi_13
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /gsum_tb/duv/phi_13
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /gsum_tb/duv/phi_13
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /gsum_tb/duv/phi_13
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /gsum_tb/duv/phi_12
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /gsum_tb/duv/phi_12
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /gsum_tb/duv/phi_12
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /gsum_tb/duv/phi_12
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 5  Instance: /gsum_tb/duv/phi_21
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 5  Instance: /gsum_tb/duv/phi_21
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 5  Instance: /gsum_tb/duv/phi_21
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 5  Instance: /gsum_tb/duv/phi_21
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 5  Instance: /gsum_tb/duv/phi_12
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 5  Instance: /gsum_tb/duv/phi_12
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 5  Instance: /gsum_tb/duv/phi_12
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 5  Instance: /gsum_tb/duv/phi_12
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 5  Instance: /gsum_tb/duv/phi_13
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 5  Instance: /gsum_tb/duv/phi_13
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 5  Instance: /gsum_tb/duv/phi_13
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 5  Instance: /gsum_tb/duv/phi_13
# ** Note: simulation done!
#    Time: 15078 ns  Iteration: 1  Instance: /gsum_tb
# ** Failure: NORMAL EXIT (note: failure is to force the simulator to stop)
#    Time: 15078 ns  Iteration: 1  Process: /gsum_tb/generate_sim_done_proc File: /shared/dass/examples/gSum/sim/VHDL_SRC/hls_verify_gSum_tb.vhd
# Break in Process generate_sim_done_proc at /shared/dass/examples/gSum/sim/VHDL_SRC/hls_verify_gSum_tb.vhd line 176
# Stopped at /shared/dass/examples/gSum/sim/VHDL_SRC/hls_verify_gSum_tb.vhd line 176
# End time: 14:08:05 on Sep 16,2020, Elapsed time: 0:00:05
# Errors: 0, Warnings: 51
