Base address,Reg address,Reg name,Reg cat,Model Cat,Read,Write,Correct cat,Comments GT,,
0x40000000,0x40000000,TIM1&TIM8 control register 1 (TIMx_CR1)  ,CR,CR,1,1,Yes,,,
0x40000000,0x40000004,17.4.2TIM1&TIM8 control register 2 (TIMx_CR2)  ,CR,DR,0,1,NO,,,
0x40000000,0x40000008,TIM1&TIM8 slave mode control register (TIMx_SMCR)  ,CR,DR,0,1,NO,,,
0x40000000,0x4000000c,17.4.4TIM1&TIM8 DMA/interrupt enable register (TIMx_DIER)   ,CR,CR,1,1,Yes,,,
0x40000000,0x40000010,18TIM1&TIM8 status register (TIMx_SR)   ,SR,DR,1,1,NO,,,
0x40000000,0x40000018,17.4.6TIM1&TIM8 capture/compare mode register 1 (TIMx_CCMR1)  ,CR,DR,0,1,NO,,,
0x40000000,0x4000001c,17.4.7TIM1&TIM8 capture/compare mode register 2 (TIMx_CCMR2)  ,CR,DR,0,1,NO,,,
0x40000000,0x40000020,17.4.9TIM1&TIM8 capture/compare enable register (TIMx_CCER)  ,CR,DR,0,1,NO,,,
0x40000000,0x40000024,17.4.10 TIM1&TIM8 counter (TIMx_CNT)   ,DR,DR,1,1,Yes,,,
0x40000000,0x40000028,17.4.11 TIM1&TIM8 prescaler (TIMx_PSC)  ,CR,DR,0,1,NO,,,
0x40000000,0x4000002c,17.4.12 TIM1&TIM8 auto-reload register (TIMx_ARR) ,CR,DR,0,1,NO,,,
0x40000000,0x40000034,17.4.14 TIM1&TIM8 capture/compare register 1 (TIMx_CCR1) ,DR,DR,0,1,Yes,|Hybrid, for capturing is read only DR, for comparison is CR|
0x40000000,0x40000038,17.4.15 TIM1&TIM8 capture/compare register 2 (TIMx_CCR2) ,DR,DR,0,1,Yes,|Hybrid, for capturing is read only DR, for comparison is CR|
0x40000000,0x4000003c,17.4.16 TIM1&TIM8 capture/compare register 3 (TIMx_CCR3) ,DR,DR,0,1,Yes,|Hybrid, for capturing is read only DR, for comparison is CR|
0x40000000,0x40000040,17.4.17 TIM1&TIM8 capture/compare register 4 (TIMx_CCR4) ,DR,DR,0,1,Yes,|Hybrid, for capturing is read only DR, for comparison is CR|
0x40000000,0x40000048,17.4.19 TIM1&TIM8 DMA control register (TIMx_DCR)  ,CR,DR,0,1,NO,,,
0x40000000,0x4000004c,17.4.20 TIM1&TIM8 DMA address for full transfer (TIMx_DMAR)  ,CR,DR,0,1,NO,,,
0x40000800,0x40000800,TIM1&TIM8 control register 1 (TIMx_CR1)  ,CR,CR,1,1,Yes,,,
0x40000800,0x40000804,17.4.2TIM1&TIM8 control register 2 (TIMx_CR2)  ,CR,DR,0,1,NO,,,
0x40000800,0x40000808,TIM1&TIM8 slave mode control register (TIMx_SMCR)  ,CR,DR,0,1,NO,,,
0x40000800,0x4000080c,17.4.4TIM1&TIM8 DMA/interrupt enable register (TIMx_DIER)   ,CR,DR,0,1,NO,,,
0x40000800,0x40000810,18TIM1&TIM8 status register (TIMx_SR)   ,SR,DR,0,1,NO,,,
0x40000800,0x40000814,17.4.5TIM1&TIM8 event generation register (TIMx_EGR)   ,CR,DR,0,1,NO,,,
0x40000800,0x40000818,17.4.6TIM1&TIM8 capture/compare mode register 1 (TIMx_CCMR1)  ,CR,DR,0,1,NO,,,
0x40000800,0x4000081c,17.4.7TIM1&TIM8 capture/compare mode register 2 (TIMx_CCMR2)  ,CR,DR,0,1,NO,,,
0x40000800,0x40000820,17.4.9TIM1&TIM8 capture/compare enable register (TIMx_CCER)  ,CR,CR,1,1,Yes,,,
0x40000800,0x40000824,17.4.10 TIM1&TIM8 counter (TIMx_CNT)   ,DR,DR,0,1,Yes,,,
0x40000800,0x40000828,17.4.11 TIM1&TIM8 prescaler (TIMx_PSC)  ,CR,DR,0,1,NO,,,
0x40000800,0x4000082c,17.4.12 TIM1&TIM8 auto-reload register (TIMx_ARR) ,CR,DR,0,1,NO,,,
0x40000800,0x40000834,17.4.14 TIM1&TIM8 capture/compare register 1 (TIMx_CCR1) ,DR,DR,0,1,Yes,|Hybrid, for capturing is read only DR, for comparison is CR|
0x40000800,0x40000838,17.4.15 TIM1&TIM8 capture/compare register 2 (TIMx_CCR2) ,DR,DR,0,1,Yes,|Hybrid, for capturing is read only DR, for comparison is CR|
0x40000800,0x4000083c,17.4.16 TIM1&TIM8 capture/compare register 3 (TIMx_CCR3) ,DR,DR,0,1,Yes,|Hybrid, for capturing is read only DR, for comparison is CR|
0x40000800,0x40000840,17.4.17 TIM1&TIM8 capture/compare register 4 (TIMx_CCR4) ,DR,DR,0,1,Yes,|Hybrid, for capturing is read only DR, for comparison is CR|
0x40000800,0x40000848,17.4.19 TIM1&TIM8 DMA control register (TIMx_DCR)  ,CR,DR,0,1,NO,,,
0x40000800,0x4000084c,17.4.20 TIM1&TIM8 DMA address for full transfer (TIMx_DMAR)  ,CR,DR,0,1,NO,,,
0x40004400,0x40004400,Status register (USART_SR)  ,SR,C&SR,1,1,NO,,,
0x40004400,0x40004404,Data register (USART_DR)  ,DR,DR,1,1,Yes,,,
0x40004400,0x40004408,Baud rate register (USART_BRR)  ,CR,DR,0,1,NO,,,
0x40004400,0x4000440c,Control register 1 (USART_CR1) ,CR,CR,1,1,Yes,,,
0x40004400,0x40004410,Control register 2 (USART_CR2) ,CR,CR,1,1,Yes,,,
0x40004400,0x40004414,Control register 3 (USART_CR3) ,CR,CR,1,1,Yes,,,
0x40004400,0x40004418,3130.6.7 Guard time and prescaler register (USART_GTPR)  ,CR,CR,1,1,Yes,,,
0x40007000,0x40007000,PWR power control register (PWR_CR)for STM32F405xx/07xx and STM32F415xx/17xx  ,CR,CR,1,1,Yes,,,
0x40013800,0x40013808,9.2.3(SYSCFG_EXTICR1)   ,CR,CR,1,1,Yes,,,
0x40013800,0x40013814,SYSCFG external interrupt configuration register 4(SYSCFG_EXTICR4)   ,CR,CR,1,1,Yes,,,
0x40013c00,0x40013c00,Interrupt mask register (EXTI_IMR) ,CR,CR,1,1,Yes,,,
0x40013c00,0x40013c04,12.3.7Event mask register (EXTI_EMR)  ,CR,CR,1,1,Yes,,,
0x40013c00,0x40013c08,Rising trigger selection register (EXTI_RTSR)   ,CR,CR,1,1,Yes,,,
0x40013c00,0x40013c0c,Falling trigger selection register (EXTI_FTSR)   ,CR,CR,1,1,Yes,,,
0x40020000,0x40020000,GPIO port mode register (GPIOx_MODER) (x = A..I/J/K)  ,CR,CR,1,1,Yes,,,
0x40020000,0x40020004,GPIO port output type register (GPIOx_OTYPER)(x = A..I/J/K) ,CR,CR,1,1,Yes,,,
0x40020000,0x40020008,GPIO port output speed register (GPIOx_OSPEEDR)(x = A..I/J/K) ,CR,CR,1,1,Yes,,,
0x40020000,0x4002000c,GPIO port pull-up/pull-down register (GPIOx_PUPDR)(x = A..I/J/K) ,CR,CR,1,1,Yes,,,
0x40020000,0x40020010,GPIO port input data register (GPIOx_IDR) (x = A..I/J/K)  ,DR,DR,1,0,Yes,,,
0x40020000,0x40020020,GPIO alternate function low register (GPIOx_AFRL) (x = A..I/J/K)  ,CR,CR,1,1,Yes,,,
0x40020400,0x40020400,GPIO port mode register (GPIOx_MODER) (x = A..I/J/K)  ,CR,CR,1,1,Yes,,,
0x40020400,0x40020404,GPIO port output type register (GPIOx_OTYPER)(x = A..I/J/K) ,CR,CR,1,1,Yes,,,
0x40020400,0x40020408,GPIO port output speed register (GPIOx_OSPEEDR)(x = A..I/J/K) ,CR,CR,1,1,Yes,,,
0x40020400,0x4002040c,GPIO port pull-up/pull-down register (GPIOx_PUPDR)(x = A..I/J/K) ,CR,CR,1,1,Yes,,,
0x40020400,0x40020420,GPIO alternate function low register (GPIOx_AFRL) (x = A..I/J/K)  ,CR,CR,1,1,Yes,,,
0x40020c00,0x40020c00,GPIO port mode register (GPIOx_MODER) (x = A..I/J/K)  ,CR,CR,1,1,Yes,,,
0x40020c00,0x40020c04,GPIO port output type register (GPIOx_OTYPER)(x = A..I/J/K) ,CR,CR,1,1,Yes,,,
0x40020c00,0x40020c08,GPIO port output speed register (GPIOx_OSPEEDR)(x = A..I/J/K) ,CR,CR,1,1,Yes,,,
0x40020c00,0x40020c0c,GPIO port pull-up/pull-down register (GPIOx_PUPDR)(x = A..I/J/K) ,CR,CR,1,1,Yes,,,
0x40020c00,0x40020c10,GPIO port input data register (GPIOx_IDR) (x = A..I/J/K)  ,DR,DR,1,0,Yes,,,
0x40020c00,0x40020c14,GPIO port output data register (GPIOx_ODR) (x = A..I/J/K)  ,DR,DR,1,1,Yes,,,
0x40020c00,0x40020c18,GPIO port bit set/reset register (GPIOx_BSRR) (x = A..I/J/K) ,DR,DR,0,1,Yes,,,
0x40021000,0x40021000,GPIO port mode register (GPIOx_MODER) (x = A..I/J/K)  ,CR,CR,1,1,Yes,,,
0x40021000,0x40021004,GPIO port output type register (GPIOx_OTYPER)(x = A..I/J/K) ,CR,CR,1,1,Yes,,,
0x40021000,0x40021008,GPIO port output speed register (GPIOx_OSPEEDR)(x = A..I/J/K) ,CR,CR,1,1,Yes,,,
0x40021000,0x4002100c,GPIO port pull-up/pull-down register (GPIOx_PUPDR)(x = A..I/J/K) ,CR,CR,1,1,Yes,,,
0x40021000,0x40021014,GPIO port output data register (GPIOx_ODR) (x = A..I/J/K)  ,DR,CR,1,1,NO,,,
0x40021000,0x40021018,GPIO port bit set/reset register (GPIOx_BSRR) (x = A..I/J/K) ,DR,DR,0,1,Yes,,,
0x40023800,0x40023800,RCC clock control register (RCC_CR) ,CR,C&SR,1,1,NO,,,
0x40023800,0x40023804,6.3.2RCC PLL configuration register (RCC_PLLCFGR)  ,CR,DR,0,1,NO,,,
0x40023800,0x40023808,RCC clock configuration register (RCC_CFGR)  ,CR,C&SR,1,1,NO,,,
0x40023800,0x4002380c,6.3.3RCC clock interrupt register (RCC_CIR)  ,CR,DR,0,1,NO,,,
0x40023800,0x40023830,6.3.9RCC AHB1 peripheral clock register (RCC_AHB1ENR)  ,CR,CR,1,1,Yes,,,
0x40023800,0x40023840,6.3.12RCC APB1 peripheral clock enable register (RCC_APB1ENR)  ,CR,CR,1,1,Yes,,,
0x40023800,0x40023844,6.3.14RCC APB2 peripheral clock enable register (RCC_APB2ENR)  ,CR,CR,1,1,Yes,,,
0x40023c00,0x40023c00,Flash access control register (FLASH_ACR)for STM32F405xx/07xx and STM32F415xx/17xx  ,CR,CR,1,1,Yes,,,
