// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition"

// DATE "09/27/2018 22:40:38"

// 
// Device: Altera 10M50DAF484C7G Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module gcd_fsmd_de10 (
	CLOCK_50,
	SW,
	KEY,
	LEDR,
	HEX0,
	HEX2,
	HEX4,
	HEX5);
input 	CLOCK_50;
input 	[9:0] SW;
input 	[0:0] KEY;
output 	[4:4] LEDR;
output 	[7:0] HEX0;
output 	[7:0] HEX2;
output 	[7:0] HEX4;
output 	[7:0] HEX5;

// Design Ports Information
// SW[1]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// LEDR[4]	=>  Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[0]	=>  Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[1]	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[2]	=>  Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[3]	=>  Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[4]	=>  Location: PIN_E16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[5]	=>  Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[6]	=>  Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[7]	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[0]	=>  Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[1]	=>  Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[2]	=>  Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[3]	=>  Location: PIN_A21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[4]	=>  Location: PIN_B21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[5]	=>  Location: PIN_C22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[6]	=>  Location: PIN_B22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[7]	=>  Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[0]	=>  Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[1]	=>  Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[2]	=>  Location: PIN_E19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[3]	=>  Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[4]	=>  Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[5]	=>  Location: PIN_F19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[6]	=>  Location: PIN_F20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[7]	=>  Location: PIN_F17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[0]	=>  Location: PIN_J20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[1]	=>  Location: PIN_K20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[2]	=>  Location: PIN_L18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[3]	=>  Location: PIN_N18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[4]	=>  Location: PIN_M20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[5]	=>  Location: PIN_N19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[6]	=>  Location: PIN_N20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[7]	=>  Location: PIN_L19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SW[2]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[3]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[4]	=>  Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[5]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[6]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[7]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[8]	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[9]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_B8,	 I/O Standard: 3.3 V Schmitt Trigger,	 Current Strength: Default
// SW[0]	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_P11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \SW[1]~input_o ;
wire \~QUARTUS_CREATED_UNVM~~busy ;
wire \~QUARTUS_CREATED_ADC1~~eoc ;
wire \~QUARTUS_CREATED_ADC2~~eoc ;
wire \LEDR[4]~output_o ;
wire \HEX0[0]~output_o ;
wire \HEX0[1]~output_o ;
wire \HEX0[2]~output_o ;
wire \HEX0[3]~output_o ;
wire \HEX0[4]~output_o ;
wire \HEX0[5]~output_o ;
wire \HEX0[6]~output_o ;
wire \HEX0[7]~output_o ;
wire \HEX2[0]~output_o ;
wire \HEX2[1]~output_o ;
wire \HEX2[2]~output_o ;
wire \HEX2[3]~output_o ;
wire \HEX2[4]~output_o ;
wire \HEX2[5]~output_o ;
wire \HEX2[6]~output_o ;
wire \HEX2[7]~output_o ;
wire \HEX4[0]~output_o ;
wire \HEX4[1]~output_o ;
wire \HEX4[2]~output_o ;
wire \HEX4[3]~output_o ;
wire \HEX4[4]~output_o ;
wire \HEX4[5]~output_o ;
wire \HEX4[6]~output_o ;
wire \HEX4[7]~output_o ;
wire \HEX5[0]~output_o ;
wire \HEX5[1]~output_o ;
wire \HEX5[2]~output_o ;
wire \HEX5[3]~output_o ;
wire \HEX5[4]~output_o ;
wire \HEX5[5]~output_o ;
wire \HEX5[6]~output_o ;
wire \HEX5[7]~output_o ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputclkctrl_outclk ;
wire \CLK|cnt[0]~25_combout ;
wire \~GND~combout ;
wire \CLK|cnt[0]~26 ;
wire \CLK|cnt[1]~27_combout ;
wire \CLK|cnt[1]~28 ;
wire \CLK|cnt[2]~29_combout ;
wire \CLK|cnt[2]~30 ;
wire \CLK|cnt[3]~31_combout ;
wire \CLK|cnt[3]~32 ;
wire \CLK|cnt[4]~33_combout ;
wire \CLK|cnt[4]~34 ;
wire \CLK|cnt[5]~35_combout ;
wire \CLK|cnt[5]~36 ;
wire \CLK|cnt[6]~37_combout ;
wire \CLK|cnt[6]~38 ;
wire \CLK|cnt[7]~39_combout ;
wire \CLK|cnt[7]~40 ;
wire \CLK|cnt[8]~41_combout ;
wire \CLK|cnt[8]~42 ;
wire \CLK|cnt[9]~43_combout ;
wire \CLK|cnt[9]~44 ;
wire \CLK|cnt[10]~45_combout ;
wire \CLK|cnt[10]~46 ;
wire \CLK|cnt[11]~47_combout ;
wire \CLK|cnt[11]~48 ;
wire \CLK|cnt[12]~49_combout ;
wire \CLK|cnt[12]~50 ;
wire \CLK|cnt[13]~51_combout ;
wire \CLK|cnt[13]~52 ;
wire \CLK|cnt[14]~53_combout ;
wire \CLK|cnt[14]~54 ;
wire \CLK|cnt[15]~55_combout ;
wire \CLK|cnt[15]~56 ;
wire \CLK|cnt[16]~57_combout ;
wire \CLK|cnt[16]~58 ;
wire \CLK|cnt[17]~59_combout ;
wire \CLK|cnt[17]~60 ;
wire \CLK|cnt[18]~61_combout ;
wire \CLK|cnt[18]~62 ;
wire \CLK|cnt[19]~63_combout ;
wire \CLK|cnt[19]~64 ;
wire \CLK|cnt[20]~65_combout ;
wire \CLK|cnt[20]~66 ;
wire \CLK|cnt[21]~67_combout ;
wire \CLK|cnt[21]~68 ;
wire \CLK|cnt[22]~69_combout ;
wire \CLK|cnt[22]~70 ;
wire \CLK|cnt[23]~71_combout ;
wire \CLK|cnt[23]~72 ;
wire \CLK|cnt[24]~73_combout ;
wire \CLK|clk_out~0_combout ;
wire \CLK|clk_out~feeder_combout ;
wire \CLK|clk_out~q ;
wire \CLK|clk_out~clkctrl_outclk ;
wire \FSMD|DATA|B[0]~6_combout ;
wire \SW[6]~input_o ;
wire \FSMD|DATA|done_next~0_combout ;
wire \FSMD|DATA|A[0]~7 ;
wire \FSMD|DATA|A[1]~9 ;
wire \FSMD|DATA|A[2]~11 ;
wire \FSMD|DATA|A[3]~12_combout ;
wire \SW[5]~input_o ;
wire \FSMD|DATA|A[3]~14_combout ;
wire \FSMD|DATA|B[2]~11 ;
wire \FSMD|DATA|B[3]~12_combout ;
wire \SW[9]~input_o ;
wire \FSMD|DATA|LessThan0~1_combout ;
wire \FSMD|DATA|LessThan0~2_combout ;
wire \FSMD|DATA|LessThan0~3_combout ;
wire \FSMD|DATA|B[2]~14_combout ;
wire \FSMD|DATA|A[0]~6_combout ;
wire \SW[2]~input_o ;
wire \FSMD|DATA|B[0]~7 ;
wire \FSMD|DATA|B[1]~8_combout ;
wire \SW[7]~input_o ;
wire \FSMD|DATA|A[1]~8_combout ;
wire \SW[3]~input_o ;
wire \FSMD|DATA|B[1]~9 ;
wire \FSMD|DATA|B[2]~10_combout ;
wire \SW[8]~input_o ;
wire \FSMD|DATA|A[2]~10_combout ;
wire \SW[4]~input_o ;
wire \FSMD|DATA|LessThan0~0_combout ;
wire \FSMD|DATA|done_next~1_combout ;
wire \FSMD|DATA|done~q ;
wire \KEY[0]~input_o ;
wire \FSMD|FSM|nstate.complete~0_combout ;
wire \SW[0]~input_o ;
wire \FSMD|FSM|cstate.complete~q ;
wire \FSMD|FSM|Selector0~0_combout ;
wire \FSMD|FSM|cstate.idle~q ;
wire \FSMD|FSM|Selector1~0_combout ;
wire \FSMD|FSM|cstate.running~q ;
wire \SEG0|Mux6~0_combout ;
wire \SEG0|Mux5~0_combout ;
wire \SEG0|Mux4~0_combout ;
wire \SEG0|Mux3~0_combout ;
wire \SEG0|Mux2~0_combout ;
wire \SEG0|Mux1~0_combout ;
wire \SEG0|Mux0~0_combout ;
wire \SEG2|Mux6~0_combout ;
wire \SEG2|Mux5~0_combout ;
wire \SEG2|Mux4~0_combout ;
wire \SEG2|Mux3~0_combout ;
wire \SEG2|Mux2~0_combout ;
wire \SEG2|Mux1~0_combout ;
wire \SEG2|Mux0~0_combout ;
wire \FSMD|DATA|GCD[0]~4_combout ;
wire \FSMD|DATA|GCD[0]~5 ;
wire \FSMD|DATA|GCD[1]~7 ;
wire \FSMD|DATA|GCD[2]~9 ;
wire \FSMD|DATA|GCD[3]~11 ;
wire \FSMD|DATA|LessThan1~0_combout ;
wire \FSMD|gcd_latched[0]~feeder_combout ;
wire \FSMD|DATA|GCD[3]~10_combout ;
wire \FSMD|gcd_latched[3]~feeder_combout ;
wire \FSMD|DATA|GCD[2]~8_combout ;
wire \FSMD|gcd_latched[2]~feeder_combout ;
wire \FSMD|DATA|GCD[1]~6_combout ;
wire \FSMD|gcd_latched[1]~feeder_combout ;
wire \B_TO_D|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ;
wire \B_TO_D|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ;
wire \B_TO_D|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ;
wire \B_TO_D|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ;
wire \B_TO_D|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ;
wire \B_TO_D|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9_cout ;
wire \B_TO_D|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~11_cout ;
wire \B_TO_D|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout ;
wire \B_TO_D|Mod0|auto_generated|divider|divider|StageOut[45]~2_combout ;
wire \B_TO_D|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ;
wire \B_TO_D|Mod0|auto_generated|divider|divider|StageOut[43]~0_combout ;
wire \B_TO_D|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ;
wire \B_TO_D|Mod0|auto_generated|divider|divider|StageOut[44]~1_combout ;
wire \SEG4|Mux6~0_combout ;
wire \SEG4|Mux5~0_combout ;
wire \SEG4|Mux4~0_combout ;
wire \SEG4|Mux3~0_combout ;
wire \SEG4|Mux2~0_combout ;
wire \SEG4|Mux1~0_combout ;
wire \SEG4|Mux0~0_combout ;
wire \B_TO_D|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1_cout ;
wire \B_TO_D|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3_cout ;
wire \B_TO_D|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5_cout ;
wire \B_TO_D|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ;
wire \B_TO_D|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ;
wire [3:0] \FSMD|gcd_latched ;
wire [3:0] \FSMD|DATA|GCD ;
wire [3:0] \FSMD|DATA|A ;
wire [3:0] \FSMD|DATA|B ;
wire [24:0] \CLK|cnt ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X56_Y54_N30
fiftyfivenm_io_obuf \LEDR[4]~output (
	.i(!\FSMD|FSM|cstate.running~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y54_N16
fiftyfivenm_io_obuf \HEX0[0]~output (
	.i(\SEG0|Mux6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N9
fiftyfivenm_io_obuf \HEX0[1]~output (
	.i(\SEG0|Mux5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N2
fiftyfivenm_io_obuf \HEX0[2]~output (
	.i(\SEG0|Mux4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y54_N30
fiftyfivenm_io_obuf \HEX0[3]~output (
	.i(\SEG0|Mux3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N2
fiftyfivenm_io_obuf \HEX0[4]~output (
	.i(\SEG0|Mux2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N16
fiftyfivenm_io_obuf \HEX0[5]~output (
	.i(\SEG0|Mux1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N23
fiftyfivenm_io_obuf \HEX0[6]~output (
	.i(!\SEG0|Mux0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N16
fiftyfivenm_io_obuf \HEX0[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[7]~output .bus_hold = "false";
defparam \HEX0[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y44_N9
fiftyfivenm_io_obuf \HEX2[0]~output (
	.i(\SEG2|Mux6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N2
fiftyfivenm_io_obuf \HEX2[1]~output (
	.i(\SEG2|Mux5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N16
fiftyfivenm_io_obuf \HEX2[2]~output (
	.i(\SEG2|Mux4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y44_N2
fiftyfivenm_io_obuf \HEX2[3]~output (
	.i(\SEG2|Mux3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N2
fiftyfivenm_io_obuf \HEX2[4]~output (
	.i(\SEG2|Mux2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N2
fiftyfivenm_io_obuf \HEX2[5]~output (
	.i(\SEG2|Mux1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N9
fiftyfivenm_io_obuf \HEX2[6]~output (
	.i(!\SEG2|Mux0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N9
fiftyfivenm_io_obuf \HEX2[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[7]~output .bus_hold = "false";
defparam \HEX2[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y40_N16
fiftyfivenm_io_obuf \HEX4[0]~output (
	.i(\SEG4|Mux6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y40_N2
fiftyfivenm_io_obuf \HEX4[1]~output (
	.i(\SEG4|Mux5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y40_N23
fiftyfivenm_io_obuf \HEX4[2]~output (
	.i(\SEG4|Mux4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y42_N16
fiftyfivenm_io_obuf \HEX4[3]~output (
	.i(\SEG4|Mux3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y45_N23
fiftyfivenm_io_obuf \HEX4[4]~output (
	.i(\SEG4|Mux2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y40_N9
fiftyfivenm_io_obuf \HEX4[5]~output (
	.i(\SEG4|Mux1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N16
fiftyfivenm_io_obuf \HEX4[6]~output (
	.i(!\SEG4|Mux0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N23
fiftyfivenm_io_obuf \HEX4[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[7]~output .bus_hold = "false";
defparam \HEX4[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y45_N9
fiftyfivenm_io_obuf \HEX5[0]~output (
	.i(!\B_TO_D|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y42_N2
fiftyfivenm_io_obuf \HEX5[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y37_N16
fiftyfivenm_io_obuf \HEX5[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y34_N24
fiftyfivenm_io_obuf \HEX5[3]~output (
	.i(!\B_TO_D|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y34_N9
fiftyfivenm_io_obuf \HEX5[4]~output (
	.i(!\B_TO_D|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y34_N16
fiftyfivenm_io_obuf \HEX5[5]~output (
	.i(!\B_TO_D|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y34_N2
fiftyfivenm_io_obuf \HEX5[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y37_N9
fiftyfivenm_io_obuf \HEX5[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[7]~output .bus_hold = "false";
defparam \HEX5[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N29
fiftyfivenm_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .listen_to_nsleep_signal = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G19
fiftyfivenm_clkctrl \CLOCK_50~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\CLOCK_50~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLOCK_50~inputclkctrl_outclk ));
// synopsys translate_off
defparam \CLOCK_50~inputclkctrl .clock_type = "global clock";
defparam \CLOCK_50~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X44_Y52_N8
fiftyfivenm_lcell_comb \CLK|cnt[0]~25 (
// Equation(s):
// \CLK|cnt[0]~25_combout  = \CLK|cnt [0] $ (VCC)
// \CLK|cnt[0]~26  = CARRY(\CLK|cnt [0])

	.dataa(gnd),
	.datab(\CLK|cnt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\CLK|cnt[0]~25_combout ),
	.cout(\CLK|cnt[0]~26 ));
// synopsys translate_off
defparam \CLK|cnt[0]~25 .lut_mask = 16'h33CC;
defparam \CLK|cnt[0]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y52_N4
fiftyfivenm_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y52_N9
dffeas \CLK|cnt[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\CLK|cnt[0]~25_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CLK|cnt [24]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLK|cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CLK|cnt[0] .is_wysiwyg = "true";
defparam \CLK|cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y52_N10
fiftyfivenm_lcell_comb \CLK|cnt[1]~27 (
// Equation(s):
// \CLK|cnt[1]~27_combout  = (\CLK|cnt [1] & (\CLK|cnt[0]~26  & VCC)) # (!\CLK|cnt [1] & (!\CLK|cnt[0]~26 ))
// \CLK|cnt[1]~28  = CARRY((!\CLK|cnt [1] & !\CLK|cnt[0]~26 ))

	.dataa(\CLK|cnt [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CLK|cnt[0]~26 ),
	.combout(\CLK|cnt[1]~27_combout ),
	.cout(\CLK|cnt[1]~28 ));
// synopsys translate_off
defparam \CLK|cnt[1]~27 .lut_mask = 16'hA505;
defparam \CLK|cnt[1]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y52_N11
dffeas \CLK|cnt[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\CLK|cnt[1]~27_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CLK|cnt [24]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLK|cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CLK|cnt[1] .is_wysiwyg = "true";
defparam \CLK|cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y52_N12
fiftyfivenm_lcell_comb \CLK|cnt[2]~29 (
// Equation(s):
// \CLK|cnt[2]~29_combout  = (\CLK|cnt [2] & ((GND) # (!\CLK|cnt[1]~28 ))) # (!\CLK|cnt [2] & (\CLK|cnt[1]~28  $ (GND)))
// \CLK|cnt[2]~30  = CARRY((\CLK|cnt [2]) # (!\CLK|cnt[1]~28 ))

	.dataa(\CLK|cnt [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CLK|cnt[1]~28 ),
	.combout(\CLK|cnt[2]~29_combout ),
	.cout(\CLK|cnt[2]~30 ));
// synopsys translate_off
defparam \CLK|cnt[2]~29 .lut_mask = 16'h5AAF;
defparam \CLK|cnt[2]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y52_N13
dffeas \CLK|cnt[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\CLK|cnt[2]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CLK|cnt [24]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLK|cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CLK|cnt[2] .is_wysiwyg = "true";
defparam \CLK|cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y52_N14
fiftyfivenm_lcell_comb \CLK|cnt[3]~31 (
// Equation(s):
// \CLK|cnt[3]~31_combout  = (\CLK|cnt [3] & (\CLK|cnt[2]~30  & VCC)) # (!\CLK|cnt [3] & (!\CLK|cnt[2]~30 ))
// \CLK|cnt[3]~32  = CARRY((!\CLK|cnt [3] & !\CLK|cnt[2]~30 ))

	.dataa(gnd),
	.datab(\CLK|cnt [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CLK|cnt[2]~30 ),
	.combout(\CLK|cnt[3]~31_combout ),
	.cout(\CLK|cnt[3]~32 ));
// synopsys translate_off
defparam \CLK|cnt[3]~31 .lut_mask = 16'hC303;
defparam \CLK|cnt[3]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y52_N15
dffeas \CLK|cnt[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\CLK|cnt[3]~31_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CLK|cnt [24]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLK|cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CLK|cnt[3] .is_wysiwyg = "true";
defparam \CLK|cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y52_N16
fiftyfivenm_lcell_comb \CLK|cnt[4]~33 (
// Equation(s):
// \CLK|cnt[4]~33_combout  = (\CLK|cnt [4] & ((GND) # (!\CLK|cnt[3]~32 ))) # (!\CLK|cnt [4] & (\CLK|cnt[3]~32  $ (GND)))
// \CLK|cnt[4]~34  = CARRY((\CLK|cnt [4]) # (!\CLK|cnt[3]~32 ))

	.dataa(gnd),
	.datab(\CLK|cnt [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CLK|cnt[3]~32 ),
	.combout(\CLK|cnt[4]~33_combout ),
	.cout(\CLK|cnt[4]~34 ));
// synopsys translate_off
defparam \CLK|cnt[4]~33 .lut_mask = 16'h3CCF;
defparam \CLK|cnt[4]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y52_N17
dffeas \CLK|cnt[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\CLK|cnt[4]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CLK|cnt [24]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLK|cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CLK|cnt[4] .is_wysiwyg = "true";
defparam \CLK|cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y52_N18
fiftyfivenm_lcell_comb \CLK|cnt[5]~35 (
// Equation(s):
// \CLK|cnt[5]~35_combout  = (\CLK|cnt [5] & (\CLK|cnt[4]~34  & VCC)) # (!\CLK|cnt [5] & (!\CLK|cnt[4]~34 ))
// \CLK|cnt[5]~36  = CARRY((!\CLK|cnt [5] & !\CLK|cnt[4]~34 ))

	.dataa(gnd),
	.datab(\CLK|cnt [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CLK|cnt[4]~34 ),
	.combout(\CLK|cnt[5]~35_combout ),
	.cout(\CLK|cnt[5]~36 ));
// synopsys translate_off
defparam \CLK|cnt[5]~35 .lut_mask = 16'hC303;
defparam \CLK|cnt[5]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y52_N19
dffeas \CLK|cnt[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\CLK|cnt[5]~35_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CLK|cnt [24]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLK|cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CLK|cnt[5] .is_wysiwyg = "true";
defparam \CLK|cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y52_N20
fiftyfivenm_lcell_comb \CLK|cnt[6]~37 (
// Equation(s):
// \CLK|cnt[6]~37_combout  = (\CLK|cnt [6] & ((GND) # (!\CLK|cnt[5]~36 ))) # (!\CLK|cnt [6] & (\CLK|cnt[5]~36  $ (GND)))
// \CLK|cnt[6]~38  = CARRY((\CLK|cnt [6]) # (!\CLK|cnt[5]~36 ))

	.dataa(gnd),
	.datab(\CLK|cnt [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CLK|cnt[5]~36 ),
	.combout(\CLK|cnt[6]~37_combout ),
	.cout(\CLK|cnt[6]~38 ));
// synopsys translate_off
defparam \CLK|cnt[6]~37 .lut_mask = 16'h3CCF;
defparam \CLK|cnt[6]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y52_N21
dffeas \CLK|cnt[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\CLK|cnt[6]~37_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CLK|cnt [24]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLK|cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CLK|cnt[6] .is_wysiwyg = "true";
defparam \CLK|cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y52_N22
fiftyfivenm_lcell_comb \CLK|cnt[7]~39 (
// Equation(s):
// \CLK|cnt[7]~39_combout  = (\CLK|cnt [7] & (\CLK|cnt[6]~38  & VCC)) # (!\CLK|cnt [7] & (!\CLK|cnt[6]~38 ))
// \CLK|cnt[7]~40  = CARRY((!\CLK|cnt [7] & !\CLK|cnt[6]~38 ))

	.dataa(\CLK|cnt [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CLK|cnt[6]~38 ),
	.combout(\CLK|cnt[7]~39_combout ),
	.cout(\CLK|cnt[7]~40 ));
// synopsys translate_off
defparam \CLK|cnt[7]~39 .lut_mask = 16'hA505;
defparam \CLK|cnt[7]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y52_N23
dffeas \CLK|cnt[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\CLK|cnt[7]~39_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CLK|cnt [24]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLK|cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CLK|cnt[7] .is_wysiwyg = "true";
defparam \CLK|cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y52_N24
fiftyfivenm_lcell_comb \CLK|cnt[8]~41 (
// Equation(s):
// \CLK|cnt[8]~41_combout  = (\CLK|cnt [8] & ((GND) # (!\CLK|cnt[7]~40 ))) # (!\CLK|cnt [8] & (\CLK|cnt[7]~40  $ (GND)))
// \CLK|cnt[8]~42  = CARRY((\CLK|cnt [8]) # (!\CLK|cnt[7]~40 ))

	.dataa(gnd),
	.datab(\CLK|cnt [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CLK|cnt[7]~40 ),
	.combout(\CLK|cnt[8]~41_combout ),
	.cout(\CLK|cnt[8]~42 ));
// synopsys translate_off
defparam \CLK|cnt[8]~41 .lut_mask = 16'h3CCF;
defparam \CLK|cnt[8]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y52_N25
dffeas \CLK|cnt[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\CLK|cnt[8]~41_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CLK|cnt [24]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLK|cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CLK|cnt[8] .is_wysiwyg = "true";
defparam \CLK|cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y52_N26
fiftyfivenm_lcell_comb \CLK|cnt[9]~43 (
// Equation(s):
// \CLK|cnt[9]~43_combout  = (\CLK|cnt [9] & (\CLK|cnt[8]~42  & VCC)) # (!\CLK|cnt [9] & (!\CLK|cnt[8]~42 ))
// \CLK|cnt[9]~44  = CARRY((!\CLK|cnt [9] & !\CLK|cnt[8]~42 ))

	.dataa(\CLK|cnt [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CLK|cnt[8]~42 ),
	.combout(\CLK|cnt[9]~43_combout ),
	.cout(\CLK|cnt[9]~44 ));
// synopsys translate_off
defparam \CLK|cnt[9]~43 .lut_mask = 16'hA505;
defparam \CLK|cnt[9]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y52_N27
dffeas \CLK|cnt[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\CLK|cnt[9]~43_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CLK|cnt [24]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLK|cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CLK|cnt[9] .is_wysiwyg = "true";
defparam \CLK|cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y52_N28
fiftyfivenm_lcell_comb \CLK|cnt[10]~45 (
// Equation(s):
// \CLK|cnt[10]~45_combout  = (\CLK|cnt [10] & ((GND) # (!\CLK|cnt[9]~44 ))) # (!\CLK|cnt [10] & (\CLK|cnt[9]~44  $ (GND)))
// \CLK|cnt[10]~46  = CARRY((\CLK|cnt [10]) # (!\CLK|cnt[9]~44 ))

	.dataa(gnd),
	.datab(\CLK|cnt [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CLK|cnt[9]~44 ),
	.combout(\CLK|cnt[10]~45_combout ),
	.cout(\CLK|cnt[10]~46 ));
// synopsys translate_off
defparam \CLK|cnt[10]~45 .lut_mask = 16'h3CCF;
defparam \CLK|cnt[10]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y52_N29
dffeas \CLK|cnt[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\CLK|cnt[10]~45_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CLK|cnt [24]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLK|cnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CLK|cnt[10] .is_wysiwyg = "true";
defparam \CLK|cnt[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y52_N30
fiftyfivenm_lcell_comb \CLK|cnt[11]~47 (
// Equation(s):
// \CLK|cnt[11]~47_combout  = (\CLK|cnt [11] & (\CLK|cnt[10]~46  & VCC)) # (!\CLK|cnt [11] & (!\CLK|cnt[10]~46 ))
// \CLK|cnt[11]~48  = CARRY((!\CLK|cnt [11] & !\CLK|cnt[10]~46 ))

	.dataa(\CLK|cnt [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CLK|cnt[10]~46 ),
	.combout(\CLK|cnt[11]~47_combout ),
	.cout(\CLK|cnt[11]~48 ));
// synopsys translate_off
defparam \CLK|cnt[11]~47 .lut_mask = 16'hA505;
defparam \CLK|cnt[11]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y52_N31
dffeas \CLK|cnt[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\CLK|cnt[11]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CLK|cnt [24]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLK|cnt [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CLK|cnt[11] .is_wysiwyg = "true";
defparam \CLK|cnt[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y51_N0
fiftyfivenm_lcell_comb \CLK|cnt[12]~49 (
// Equation(s):
// \CLK|cnt[12]~49_combout  = (\CLK|cnt [12] & ((GND) # (!\CLK|cnt[11]~48 ))) # (!\CLK|cnt [12] & (\CLK|cnt[11]~48  $ (GND)))
// \CLK|cnt[12]~50  = CARRY((\CLK|cnt [12]) # (!\CLK|cnt[11]~48 ))

	.dataa(gnd),
	.datab(\CLK|cnt [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CLK|cnt[11]~48 ),
	.combout(\CLK|cnt[12]~49_combout ),
	.cout(\CLK|cnt[12]~50 ));
// synopsys translate_off
defparam \CLK|cnt[12]~49 .lut_mask = 16'h3CCF;
defparam \CLK|cnt[12]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y51_N1
dffeas \CLK|cnt[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\CLK|cnt[12]~49_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CLK|cnt [24]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLK|cnt [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CLK|cnt[12] .is_wysiwyg = "true";
defparam \CLK|cnt[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y51_N2
fiftyfivenm_lcell_comb \CLK|cnt[13]~51 (
// Equation(s):
// \CLK|cnt[13]~51_combout  = (\CLK|cnt [13] & (\CLK|cnt[12]~50  & VCC)) # (!\CLK|cnt [13] & (!\CLK|cnt[12]~50 ))
// \CLK|cnt[13]~52  = CARRY((!\CLK|cnt [13] & !\CLK|cnt[12]~50 ))

	.dataa(gnd),
	.datab(\CLK|cnt [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CLK|cnt[12]~50 ),
	.combout(\CLK|cnt[13]~51_combout ),
	.cout(\CLK|cnt[13]~52 ));
// synopsys translate_off
defparam \CLK|cnt[13]~51 .lut_mask = 16'hC303;
defparam \CLK|cnt[13]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y51_N3
dffeas \CLK|cnt[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\CLK|cnt[13]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CLK|cnt [24]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLK|cnt [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CLK|cnt[13] .is_wysiwyg = "true";
defparam \CLK|cnt[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y51_N4
fiftyfivenm_lcell_comb \CLK|cnt[14]~53 (
// Equation(s):
// \CLK|cnt[14]~53_combout  = (\CLK|cnt [14] & ((GND) # (!\CLK|cnt[13]~52 ))) # (!\CLK|cnt [14] & (\CLK|cnt[13]~52  $ (GND)))
// \CLK|cnt[14]~54  = CARRY((\CLK|cnt [14]) # (!\CLK|cnt[13]~52 ))

	.dataa(gnd),
	.datab(\CLK|cnt [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CLK|cnt[13]~52 ),
	.combout(\CLK|cnt[14]~53_combout ),
	.cout(\CLK|cnt[14]~54 ));
// synopsys translate_off
defparam \CLK|cnt[14]~53 .lut_mask = 16'h3CCF;
defparam \CLK|cnt[14]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y51_N5
dffeas \CLK|cnt[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\CLK|cnt[14]~53_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CLK|cnt [24]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLK|cnt [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CLK|cnt[14] .is_wysiwyg = "true";
defparam \CLK|cnt[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y51_N6
fiftyfivenm_lcell_comb \CLK|cnt[15]~55 (
// Equation(s):
// \CLK|cnt[15]~55_combout  = (\CLK|cnt [15] & (\CLK|cnt[14]~54  & VCC)) # (!\CLK|cnt [15] & (!\CLK|cnt[14]~54 ))
// \CLK|cnt[15]~56  = CARRY((!\CLK|cnt [15] & !\CLK|cnt[14]~54 ))

	.dataa(\CLK|cnt [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CLK|cnt[14]~54 ),
	.combout(\CLK|cnt[15]~55_combout ),
	.cout(\CLK|cnt[15]~56 ));
// synopsys translate_off
defparam \CLK|cnt[15]~55 .lut_mask = 16'hA505;
defparam \CLK|cnt[15]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y51_N7
dffeas \CLK|cnt[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\CLK|cnt[15]~55_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CLK|cnt [24]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLK|cnt [15]),
	.prn(vcc));
// synopsys translate_off
defparam \CLK|cnt[15] .is_wysiwyg = "true";
defparam \CLK|cnt[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y51_N8
fiftyfivenm_lcell_comb \CLK|cnt[16]~57 (
// Equation(s):
// \CLK|cnt[16]~57_combout  = (\CLK|cnt [16] & ((GND) # (!\CLK|cnt[15]~56 ))) # (!\CLK|cnt [16] & (\CLK|cnt[15]~56  $ (GND)))
// \CLK|cnt[16]~58  = CARRY((\CLK|cnt [16]) # (!\CLK|cnt[15]~56 ))

	.dataa(gnd),
	.datab(\CLK|cnt [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CLK|cnt[15]~56 ),
	.combout(\CLK|cnt[16]~57_combout ),
	.cout(\CLK|cnt[16]~58 ));
// synopsys translate_off
defparam \CLK|cnt[16]~57 .lut_mask = 16'h3CCF;
defparam \CLK|cnt[16]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y51_N9
dffeas \CLK|cnt[16] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\CLK|cnt[16]~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CLK|cnt [24]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLK|cnt [16]),
	.prn(vcc));
// synopsys translate_off
defparam \CLK|cnt[16] .is_wysiwyg = "true";
defparam \CLK|cnt[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y51_N10
fiftyfivenm_lcell_comb \CLK|cnt[17]~59 (
// Equation(s):
// \CLK|cnt[17]~59_combout  = (\CLK|cnt [17] & (\CLK|cnt[16]~58  & VCC)) # (!\CLK|cnt [17] & (!\CLK|cnt[16]~58 ))
// \CLK|cnt[17]~60  = CARRY((!\CLK|cnt [17] & !\CLK|cnt[16]~58 ))

	.dataa(\CLK|cnt [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CLK|cnt[16]~58 ),
	.combout(\CLK|cnt[17]~59_combout ),
	.cout(\CLK|cnt[17]~60 ));
// synopsys translate_off
defparam \CLK|cnt[17]~59 .lut_mask = 16'hA505;
defparam \CLK|cnt[17]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y51_N11
dffeas \CLK|cnt[17] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\CLK|cnt[17]~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CLK|cnt [24]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLK|cnt [17]),
	.prn(vcc));
// synopsys translate_off
defparam \CLK|cnt[17] .is_wysiwyg = "true";
defparam \CLK|cnt[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y51_N12
fiftyfivenm_lcell_comb \CLK|cnt[18]~61 (
// Equation(s):
// \CLK|cnt[18]~61_combout  = (\CLK|cnt [18] & ((GND) # (!\CLK|cnt[17]~60 ))) # (!\CLK|cnt [18] & (\CLK|cnt[17]~60  $ (GND)))
// \CLK|cnt[18]~62  = CARRY((\CLK|cnt [18]) # (!\CLK|cnt[17]~60 ))

	.dataa(\CLK|cnt [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CLK|cnt[17]~60 ),
	.combout(\CLK|cnt[18]~61_combout ),
	.cout(\CLK|cnt[18]~62 ));
// synopsys translate_off
defparam \CLK|cnt[18]~61 .lut_mask = 16'h5AAF;
defparam \CLK|cnt[18]~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y51_N13
dffeas \CLK|cnt[18] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\CLK|cnt[18]~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CLK|cnt [24]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLK|cnt [18]),
	.prn(vcc));
// synopsys translate_off
defparam \CLK|cnt[18] .is_wysiwyg = "true";
defparam \CLK|cnt[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y51_N14
fiftyfivenm_lcell_comb \CLK|cnt[19]~63 (
// Equation(s):
// \CLK|cnt[19]~63_combout  = (\CLK|cnt [19] & (\CLK|cnt[18]~62  & VCC)) # (!\CLK|cnt [19] & (!\CLK|cnt[18]~62 ))
// \CLK|cnt[19]~64  = CARRY((!\CLK|cnt [19] & !\CLK|cnt[18]~62 ))

	.dataa(gnd),
	.datab(\CLK|cnt [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CLK|cnt[18]~62 ),
	.combout(\CLK|cnt[19]~63_combout ),
	.cout(\CLK|cnt[19]~64 ));
// synopsys translate_off
defparam \CLK|cnt[19]~63 .lut_mask = 16'hC303;
defparam \CLK|cnt[19]~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y51_N15
dffeas \CLK|cnt[19] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\CLK|cnt[19]~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CLK|cnt [24]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLK|cnt [19]),
	.prn(vcc));
// synopsys translate_off
defparam \CLK|cnt[19] .is_wysiwyg = "true";
defparam \CLK|cnt[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y51_N16
fiftyfivenm_lcell_comb \CLK|cnt[20]~65 (
// Equation(s):
// \CLK|cnt[20]~65_combout  = (\CLK|cnt [20] & ((GND) # (!\CLK|cnt[19]~64 ))) # (!\CLK|cnt [20] & (\CLK|cnt[19]~64  $ (GND)))
// \CLK|cnt[20]~66  = CARRY((\CLK|cnt [20]) # (!\CLK|cnt[19]~64 ))

	.dataa(gnd),
	.datab(\CLK|cnt [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CLK|cnt[19]~64 ),
	.combout(\CLK|cnt[20]~65_combout ),
	.cout(\CLK|cnt[20]~66 ));
// synopsys translate_off
defparam \CLK|cnt[20]~65 .lut_mask = 16'h3CCF;
defparam \CLK|cnt[20]~65 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y51_N17
dffeas \CLK|cnt[20] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\CLK|cnt[20]~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CLK|cnt [24]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLK|cnt [20]),
	.prn(vcc));
// synopsys translate_off
defparam \CLK|cnt[20] .is_wysiwyg = "true";
defparam \CLK|cnt[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y51_N18
fiftyfivenm_lcell_comb \CLK|cnt[21]~67 (
// Equation(s):
// \CLK|cnt[21]~67_combout  = (\CLK|cnt [21] & (\CLK|cnt[20]~66  & VCC)) # (!\CLK|cnt [21] & (!\CLK|cnt[20]~66 ))
// \CLK|cnt[21]~68  = CARRY((!\CLK|cnt [21] & !\CLK|cnt[20]~66 ))

	.dataa(gnd),
	.datab(\CLK|cnt [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CLK|cnt[20]~66 ),
	.combout(\CLK|cnt[21]~67_combout ),
	.cout(\CLK|cnt[21]~68 ));
// synopsys translate_off
defparam \CLK|cnt[21]~67 .lut_mask = 16'hC303;
defparam \CLK|cnt[21]~67 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y51_N19
dffeas \CLK|cnt[21] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\CLK|cnt[21]~67_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CLK|cnt [24]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLK|cnt [21]),
	.prn(vcc));
// synopsys translate_off
defparam \CLK|cnt[21] .is_wysiwyg = "true";
defparam \CLK|cnt[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y51_N20
fiftyfivenm_lcell_comb \CLK|cnt[22]~69 (
// Equation(s):
// \CLK|cnt[22]~69_combout  = (\CLK|cnt [22] & ((GND) # (!\CLK|cnt[21]~68 ))) # (!\CLK|cnt [22] & (\CLK|cnt[21]~68  $ (GND)))
// \CLK|cnt[22]~70  = CARRY((\CLK|cnt [22]) # (!\CLK|cnt[21]~68 ))

	.dataa(gnd),
	.datab(\CLK|cnt [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CLK|cnt[21]~68 ),
	.combout(\CLK|cnt[22]~69_combout ),
	.cout(\CLK|cnt[22]~70 ));
// synopsys translate_off
defparam \CLK|cnt[22]~69 .lut_mask = 16'h3CCF;
defparam \CLK|cnt[22]~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y51_N21
dffeas \CLK|cnt[22] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\CLK|cnt[22]~69_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CLK|cnt [24]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLK|cnt [22]),
	.prn(vcc));
// synopsys translate_off
defparam \CLK|cnt[22] .is_wysiwyg = "true";
defparam \CLK|cnt[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y51_N22
fiftyfivenm_lcell_comb \CLK|cnt[23]~71 (
// Equation(s):
// \CLK|cnt[23]~71_combout  = (\CLK|cnt [23] & (\CLK|cnt[22]~70  & VCC)) # (!\CLK|cnt [23] & (!\CLK|cnt[22]~70 ))
// \CLK|cnt[23]~72  = CARRY((!\CLK|cnt [23] & !\CLK|cnt[22]~70 ))

	.dataa(\CLK|cnt [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CLK|cnt[22]~70 ),
	.combout(\CLK|cnt[23]~71_combout ),
	.cout(\CLK|cnt[23]~72 ));
// synopsys translate_off
defparam \CLK|cnt[23]~71 .lut_mask = 16'hA505;
defparam \CLK|cnt[23]~71 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y51_N23
dffeas \CLK|cnt[23] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\CLK|cnt[23]~71_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CLK|cnt [24]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLK|cnt [23]),
	.prn(vcc));
// synopsys translate_off
defparam \CLK|cnt[23] .is_wysiwyg = "true";
defparam \CLK|cnt[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y51_N24
fiftyfivenm_lcell_comb \CLK|cnt[24]~73 (
// Equation(s):
// \CLK|cnt[24]~73_combout  = \CLK|cnt[23]~72  $ (\CLK|cnt [24])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CLK|cnt [24]),
	.cin(\CLK|cnt[23]~72 ),
	.combout(\CLK|cnt[24]~73_combout ),
	.cout());
// synopsys translate_off
defparam \CLK|cnt[24]~73 .lut_mask = 16'h0FF0;
defparam \CLK|cnt[24]~73 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y51_N25
dffeas \CLK|cnt[24] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\CLK|cnt[24]~73_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CLK|cnt [24]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLK|cnt [24]),
	.prn(vcc));
// synopsys translate_off
defparam \CLK|cnt[24] .is_wysiwyg = "true";
defparam \CLK|cnt[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y52_N6
fiftyfivenm_lcell_comb \CLK|clk_out~0 (
// Equation(s):
// \CLK|clk_out~0_combout  = \CLK|clk_out~q  $ (\CLK|cnt [24])

	.dataa(gnd),
	.datab(gnd),
	.datac(\CLK|clk_out~q ),
	.datad(\CLK|cnt [24]),
	.cin(gnd),
	.combout(\CLK|clk_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \CLK|clk_out~0 .lut_mask = 16'h0FF0;
defparam \CLK|clk_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y52_N2
fiftyfivenm_lcell_comb \CLK|clk_out~feeder (
// Equation(s):
// \CLK|clk_out~feeder_combout  = \CLK|clk_out~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CLK|clk_out~0_combout ),
	.cin(gnd),
	.combout(\CLK|clk_out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CLK|clk_out~feeder .lut_mask = 16'hFF00;
defparam \CLK|clk_out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y52_N3
dffeas \CLK|clk_out (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\CLK|clk_out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLK|clk_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CLK|clk_out .is_wysiwyg = "true";
defparam \CLK|clk_out .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G13
fiftyfivenm_clkctrl \CLK|clk_out~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\CLK|clk_out~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLK|clk_out~clkctrl_outclk ));
// synopsys translate_off
defparam \CLK|clk_out~clkctrl .clock_type = "global clock";
defparam \CLK|clk_out~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X52_Y51_N18
fiftyfivenm_lcell_comb \FSMD|DATA|B[0]~6 (
// Equation(s):
// \FSMD|DATA|B[0]~6_combout  = (\FSMD|DATA|A [0] & (\FSMD|DATA|B [0] $ (VCC))) # (!\FSMD|DATA|A [0] & ((\FSMD|DATA|B [0]) # (GND)))
// \FSMD|DATA|B[0]~7  = CARRY((\FSMD|DATA|B [0]) # (!\FSMD|DATA|A [0]))

	.dataa(\FSMD|DATA|A [0]),
	.datab(\FSMD|DATA|B [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\FSMD|DATA|B[0]~6_combout ),
	.cout(\FSMD|DATA|B[0]~7 ));
// synopsys translate_off
defparam \FSMD|DATA|B[0]~6 .lut_mask = 16'h66DD;
defparam \FSMD|DATA|B[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N15
fiftyfivenm_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .listen_to_nsleep_signal = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X52_Y51_N28
fiftyfivenm_lcell_comb \FSMD|DATA|done_next~0 (
// Equation(s):
// \FSMD|DATA|done_next~0_combout  = (\FSMD|DATA|A [0] & (\FSMD|DATA|B [0] & (\FSMD|DATA|A [1] $ (!\FSMD|DATA|B [1])))) # (!\FSMD|DATA|A [0] & (!\FSMD|DATA|B [0] & (\FSMD|DATA|A [1] $ (!\FSMD|DATA|B [1]))))

	.dataa(\FSMD|DATA|A [0]),
	.datab(\FSMD|DATA|B [0]),
	.datac(\FSMD|DATA|A [1]),
	.datad(\FSMD|DATA|B [1]),
	.cin(gnd),
	.combout(\FSMD|DATA|done_next~0_combout ),
	.cout());
// synopsys translate_off
defparam \FSMD|DATA|done_next~0 .lut_mask = 16'h9009;
defparam \FSMD|DATA|done_next~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y51_N6
fiftyfivenm_lcell_comb \FSMD|DATA|A[0]~6 (
// Equation(s):
// \FSMD|DATA|A[0]~6_combout  = (\FSMD|DATA|A [0] & ((GND) # (!\FSMD|DATA|B [0]))) # (!\FSMD|DATA|A [0] & (\FSMD|DATA|B [0] $ (GND)))
// \FSMD|DATA|A[0]~7  = CARRY((\FSMD|DATA|A [0]) # (!\FSMD|DATA|B [0]))

	.dataa(\FSMD|DATA|A [0]),
	.datab(\FSMD|DATA|B [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\FSMD|DATA|A[0]~6_combout ),
	.cout(\FSMD|DATA|A[0]~7 ));
// synopsys translate_off
defparam \FSMD|DATA|A[0]~6 .lut_mask = 16'h66BB;
defparam \FSMD|DATA|A[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y51_N8
fiftyfivenm_lcell_comb \FSMD|DATA|A[1]~8 (
// Equation(s):
// \FSMD|DATA|A[1]~8_combout  = (\FSMD|DATA|A [1] & ((\FSMD|DATA|B [1] & (!\FSMD|DATA|A[0]~7 )) # (!\FSMD|DATA|B [1] & (\FSMD|DATA|A[0]~7  & VCC)))) # (!\FSMD|DATA|A [1] & ((\FSMD|DATA|B [1] & ((\FSMD|DATA|A[0]~7 ) # (GND))) # (!\FSMD|DATA|B [1] & 
// (!\FSMD|DATA|A[0]~7 ))))
// \FSMD|DATA|A[1]~9  = CARRY((\FSMD|DATA|A [1] & (\FSMD|DATA|B [1] & !\FSMD|DATA|A[0]~7 )) # (!\FSMD|DATA|A [1] & ((\FSMD|DATA|B [1]) # (!\FSMD|DATA|A[0]~7 ))))

	.dataa(\FSMD|DATA|A [1]),
	.datab(\FSMD|DATA|B [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FSMD|DATA|A[0]~7 ),
	.combout(\FSMD|DATA|A[1]~8_combout ),
	.cout(\FSMD|DATA|A[1]~9 ));
// synopsys translate_off
defparam \FSMD|DATA|A[1]~8 .lut_mask = 16'h694D;
defparam \FSMD|DATA|A[1]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y51_N10
fiftyfivenm_lcell_comb \FSMD|DATA|A[2]~10 (
// Equation(s):
// \FSMD|DATA|A[2]~10_combout  = ((\FSMD|DATA|A [2] $ (\FSMD|DATA|B [2] $ (\FSMD|DATA|A[1]~9 )))) # (GND)
// \FSMD|DATA|A[2]~11  = CARRY((\FSMD|DATA|A [2] & ((!\FSMD|DATA|A[1]~9 ) # (!\FSMD|DATA|B [2]))) # (!\FSMD|DATA|A [2] & (!\FSMD|DATA|B [2] & !\FSMD|DATA|A[1]~9 )))

	.dataa(\FSMD|DATA|A [2]),
	.datab(\FSMD|DATA|B [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FSMD|DATA|A[1]~9 ),
	.combout(\FSMD|DATA|A[2]~10_combout ),
	.cout(\FSMD|DATA|A[2]~11 ));
// synopsys translate_off
defparam \FSMD|DATA|A[2]~10 .lut_mask = 16'h962B;
defparam \FSMD|DATA|A[2]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y51_N12
fiftyfivenm_lcell_comb \FSMD|DATA|A[3]~12 (
// Equation(s):
// \FSMD|DATA|A[3]~12_combout  = \FSMD|DATA|B [3] $ (\FSMD|DATA|A[2]~11  $ (!\FSMD|DATA|A [3]))

	.dataa(gnd),
	.datab(\FSMD|DATA|B [3]),
	.datac(gnd),
	.datad(\FSMD|DATA|A [3]),
	.cin(\FSMD|DATA|A[2]~11 ),
	.combout(\FSMD|DATA|A[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \FSMD|DATA|A[3]~12 .lut_mask = 16'h3CC3;
defparam \FSMD|DATA|A[3]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X49_Y54_N1
fiftyfivenm_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .listen_to_nsleep_signal = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X52_Y51_N4
fiftyfivenm_lcell_comb \FSMD|DATA|A[3]~14 (
// Equation(s):
// \FSMD|DATA|A[3]~14_combout  = ((\FSMD|DATA|LessThan0~3_combout  & ((!\FSMD|DATA|done_next~0_combout ) # (!\FSMD|DATA|LessThan0~0_combout )))) # (!\FSMD|FSM|cstate.running~q )

	.dataa(\FSMD|DATA|LessThan0~0_combout ),
	.datab(\FSMD|DATA|done_next~0_combout ),
	.datac(\FSMD|FSM|cstate.running~q ),
	.datad(\FSMD|DATA|LessThan0~3_combout ),
	.cin(gnd),
	.combout(\FSMD|DATA|A[3]~14_combout ),
	.cout());
// synopsys translate_off
defparam \FSMD|DATA|A[3]~14 .lut_mask = 16'h7F0F;
defparam \FSMD|DATA|A[3]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y51_N13
dffeas \FSMD|DATA|A[3] (
	.clk(\CLK|clk_out~clkctrl_outclk ),
	.d(\FSMD|DATA|A[3]~12_combout ),
	.asdata(\SW[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\FSMD|FSM|cstate.running~q ),
	.ena(\FSMD|DATA|A[3]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSMD|DATA|A [3]),
	.prn(vcc));
// synopsys translate_off
defparam \FSMD|DATA|A[3] .is_wysiwyg = "true";
defparam \FSMD|DATA|A[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y51_N22
fiftyfivenm_lcell_comb \FSMD|DATA|B[2]~10 (
// Equation(s):
// \FSMD|DATA|B[2]~10_combout  = ((\FSMD|DATA|A [2] $ (\FSMD|DATA|B [2] $ (\FSMD|DATA|B[1]~9 )))) # (GND)
// \FSMD|DATA|B[2]~11  = CARRY((\FSMD|DATA|A [2] & (\FSMD|DATA|B [2] & !\FSMD|DATA|B[1]~9 )) # (!\FSMD|DATA|A [2] & ((\FSMD|DATA|B [2]) # (!\FSMD|DATA|B[1]~9 ))))

	.dataa(\FSMD|DATA|A [2]),
	.datab(\FSMD|DATA|B [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FSMD|DATA|B[1]~9 ),
	.combout(\FSMD|DATA|B[2]~10_combout ),
	.cout(\FSMD|DATA|B[2]~11 ));
// synopsys translate_off
defparam \FSMD|DATA|B[2]~10 .lut_mask = 16'h964D;
defparam \FSMD|DATA|B[2]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y51_N24
fiftyfivenm_lcell_comb \FSMD|DATA|B[3]~12 (
// Equation(s):
// \FSMD|DATA|B[3]~12_combout  = \FSMD|DATA|B [3] $ (\FSMD|DATA|B[2]~11  $ (!\FSMD|DATA|A [3]))

	.dataa(gnd),
	.datab(\FSMD|DATA|B [3]),
	.datac(gnd),
	.datad(\FSMD|DATA|A [3]),
	.cin(\FSMD|DATA|B[2]~11 ),
	.combout(\FSMD|DATA|B[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \FSMD|DATA|B[3]~12 .lut_mask = 16'h3CC3;
defparam \FSMD|DATA|B[3]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X69_Y54_N1
fiftyfivenm_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .listen_to_nsleep_signal = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X52_Y51_N25
dffeas \FSMD|DATA|B[3] (
	.clk(\CLK|clk_out~clkctrl_outclk ),
	.d(\FSMD|DATA|B[3]~12_combout ),
	.asdata(\SW[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\FSMD|FSM|cstate.running~q ),
	.ena(\FSMD|DATA|B[2]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSMD|DATA|B [3]),
	.prn(vcc));
// synopsys translate_off
defparam \FSMD|DATA|B[3] .is_wysiwyg = "true";
defparam \FSMD|DATA|B[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y51_N26
fiftyfivenm_lcell_comb \FSMD|DATA|LessThan0~1 (
// Equation(s):
// \FSMD|DATA|LessThan0~1_combout  = (\FSMD|DATA|B [3] & (\FSMD|DATA|A [2] & (!\FSMD|DATA|B [2] & \FSMD|DATA|A [3]))) # (!\FSMD|DATA|B [3] & ((\FSMD|DATA|A [3]) # ((\FSMD|DATA|A [2] & !\FSMD|DATA|B [2]))))

	.dataa(\FSMD|DATA|A [2]),
	.datab(\FSMD|DATA|B [3]),
	.datac(\FSMD|DATA|B [2]),
	.datad(\FSMD|DATA|A [3]),
	.cin(gnd),
	.combout(\FSMD|DATA|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \FSMD|DATA|LessThan0~1 .lut_mask = 16'h3B02;
defparam \FSMD|DATA|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y51_N0
fiftyfivenm_lcell_comb \FSMD|DATA|LessThan0~2 (
// Equation(s):
// \FSMD|DATA|LessThan0~2_combout  = (\FSMD|DATA|A [1] & (((\FSMD|DATA|A [0] & !\FSMD|DATA|B [0])) # (!\FSMD|DATA|B [1]))) # (!\FSMD|DATA|A [1] & (\FSMD|DATA|A [0] & (!\FSMD|DATA|B [0] & !\FSMD|DATA|B [1])))

	.dataa(\FSMD|DATA|A [0]),
	.datab(\FSMD|DATA|B [0]),
	.datac(\FSMD|DATA|A [1]),
	.datad(\FSMD|DATA|B [1]),
	.cin(gnd),
	.combout(\FSMD|DATA|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \FSMD|DATA|LessThan0~2 .lut_mask = 16'h20F2;
defparam \FSMD|DATA|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y51_N2
fiftyfivenm_lcell_comb \FSMD|DATA|LessThan0~3 (
// Equation(s):
// \FSMD|DATA|LessThan0~3_combout  = (\FSMD|DATA|LessThan0~1_combout ) # ((\FSMD|DATA|LessThan0~0_combout  & \FSMD|DATA|LessThan0~2_combout ))

	.dataa(\FSMD|DATA|LessThan0~1_combout ),
	.datab(gnd),
	.datac(\FSMD|DATA|LessThan0~0_combout ),
	.datad(\FSMD|DATA|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\FSMD|DATA|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \FSMD|DATA|LessThan0~3 .lut_mask = 16'hFAAA;
defparam \FSMD|DATA|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y51_N14
fiftyfivenm_lcell_comb \FSMD|DATA|B[2]~14 (
// Equation(s):
// \FSMD|DATA|B[2]~14_combout  = ((!\FSMD|DATA|LessThan0~3_combout  & ((!\FSMD|DATA|LessThan0~0_combout ) # (!\FSMD|DATA|done_next~0_combout )))) # (!\FSMD|FSM|cstate.running~q )

	.dataa(\FSMD|FSM|cstate.running~q ),
	.datab(\FSMD|DATA|done_next~0_combout ),
	.datac(\FSMD|DATA|LessThan0~0_combout ),
	.datad(\FSMD|DATA|LessThan0~3_combout ),
	.cin(gnd),
	.combout(\FSMD|DATA|B[2]~14_combout ),
	.cout());
// synopsys translate_off
defparam \FSMD|DATA|B[2]~14 .lut_mask = 16'h557F;
defparam \FSMD|DATA|B[2]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y51_N19
dffeas \FSMD|DATA|B[0] (
	.clk(\CLK|clk_out~clkctrl_outclk ),
	.d(\FSMD|DATA|B[0]~6_combout ),
	.asdata(\SW[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\FSMD|FSM|cstate.running~q ),
	.ena(\FSMD|DATA|B[2]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSMD|DATA|B [0]),
	.prn(vcc));
// synopsys translate_off
defparam \FSMD|DATA|B[0] .is_wysiwyg = "true";
defparam \FSMD|DATA|B[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N1
fiftyfivenm_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .listen_to_nsleep_signal = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X52_Y51_N7
dffeas \FSMD|DATA|A[0] (
	.clk(\CLK|clk_out~clkctrl_outclk ),
	.d(\FSMD|DATA|A[0]~6_combout ),
	.asdata(\SW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\FSMD|FSM|cstate.running~q ),
	.ena(\FSMD|DATA|A[3]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSMD|DATA|A [0]),
	.prn(vcc));
// synopsys translate_off
defparam \FSMD|DATA|A[0] .is_wysiwyg = "true";
defparam \FSMD|DATA|A[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y51_N20
fiftyfivenm_lcell_comb \FSMD|DATA|B[1]~8 (
// Equation(s):
// \FSMD|DATA|B[1]~8_combout  = (\FSMD|DATA|A [1] & ((\FSMD|DATA|B [1] & (!\FSMD|DATA|B[0]~7 )) # (!\FSMD|DATA|B [1] & ((\FSMD|DATA|B[0]~7 ) # (GND))))) # (!\FSMD|DATA|A [1] & ((\FSMD|DATA|B [1] & (\FSMD|DATA|B[0]~7  & VCC)) # (!\FSMD|DATA|B [1] & 
// (!\FSMD|DATA|B[0]~7 ))))
// \FSMD|DATA|B[1]~9  = CARRY((\FSMD|DATA|A [1] & ((!\FSMD|DATA|B[0]~7 ) # (!\FSMD|DATA|B [1]))) # (!\FSMD|DATA|A [1] & (!\FSMD|DATA|B [1] & !\FSMD|DATA|B[0]~7 )))

	.dataa(\FSMD|DATA|A [1]),
	.datab(\FSMD|DATA|B [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FSMD|DATA|B[0]~7 ),
	.combout(\FSMD|DATA|B[1]~8_combout ),
	.cout(\FSMD|DATA|B[1]~9 ));
// synopsys translate_off
defparam \FSMD|DATA|B[1]~8 .lut_mask = 16'h692B;
defparam \FSMD|DATA|B[1]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X58_Y54_N29
fiftyfivenm_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .listen_to_nsleep_signal = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X52_Y51_N21
dffeas \FSMD|DATA|B[1] (
	.clk(\CLK|clk_out~clkctrl_outclk ),
	.d(\FSMD|DATA|B[1]~8_combout ),
	.asdata(\SW[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\FSMD|FSM|cstate.running~q ),
	.ena(\FSMD|DATA|B[2]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSMD|DATA|B [1]),
	.prn(vcc));
// synopsys translate_off
defparam \FSMD|DATA|B[1] .is_wysiwyg = "true";
defparam \FSMD|DATA|B[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N29
fiftyfivenm_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .listen_to_nsleep_signal = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X52_Y51_N9
dffeas \FSMD|DATA|A[1] (
	.clk(\CLK|clk_out~clkctrl_outclk ),
	.d(\FSMD|DATA|A[1]~8_combout ),
	.asdata(\SW[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\FSMD|FSM|cstate.running~q ),
	.ena(\FSMD|DATA|A[3]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSMD|DATA|A [1]),
	.prn(vcc));
// synopsys translate_off
defparam \FSMD|DATA|A[1] .is_wysiwyg = "true";
defparam \FSMD|DATA|A[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X56_Y54_N1
fiftyfivenm_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .listen_to_nsleep_signal = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X52_Y51_N23
dffeas \FSMD|DATA|B[2] (
	.clk(\CLK|clk_out~clkctrl_outclk ),
	.d(\FSMD|DATA|B[2]~10_combout ),
	.asdata(\SW[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\FSMD|FSM|cstate.running~q ),
	.ena(\FSMD|DATA|B[2]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSMD|DATA|B [2]),
	.prn(vcc));
// synopsys translate_off
defparam \FSMD|DATA|B[2] .is_wysiwyg = "true";
defparam \FSMD|DATA|B[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N22
fiftyfivenm_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .listen_to_nsleep_signal = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X52_Y51_N11
dffeas \FSMD|DATA|A[2] (
	.clk(\CLK|clk_out~clkctrl_outclk ),
	.d(\FSMD|DATA|A[2]~10_combout ),
	.asdata(\SW[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\FSMD|FSM|cstate.running~q ),
	.ena(\FSMD|DATA|A[3]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSMD|DATA|A [2]),
	.prn(vcc));
// synopsys translate_off
defparam \FSMD|DATA|A[2] .is_wysiwyg = "true";
defparam \FSMD|DATA|A[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y51_N30
fiftyfivenm_lcell_comb \FSMD|DATA|LessThan0~0 (
// Equation(s):
// \FSMD|DATA|LessThan0~0_combout  = (\FSMD|DATA|A [2] & (\FSMD|DATA|B [2] & (\FSMD|DATA|B [3] $ (!\FSMD|DATA|A [3])))) # (!\FSMD|DATA|A [2] & (!\FSMD|DATA|B [2] & (\FSMD|DATA|B [3] $ (!\FSMD|DATA|A [3]))))

	.dataa(\FSMD|DATA|A [2]),
	.datab(\FSMD|DATA|B [3]),
	.datac(\FSMD|DATA|B [2]),
	.datad(\FSMD|DATA|A [3]),
	.cin(gnd),
	.combout(\FSMD|DATA|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \FSMD|DATA|LessThan0~0 .lut_mask = 16'h8421;
defparam \FSMD|DATA|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y51_N22
fiftyfivenm_lcell_comb \FSMD|DATA|done_next~1 (
// Equation(s):
// \FSMD|DATA|done_next~1_combout  = (\FSMD|DATA|LessThan0~0_combout  & (\FSMD|FSM|cstate.running~q  & \FSMD|DATA|done_next~0_combout ))

	.dataa(\FSMD|DATA|LessThan0~0_combout ),
	.datab(gnd),
	.datac(\FSMD|FSM|cstate.running~q ),
	.datad(\FSMD|DATA|done_next~0_combout ),
	.cin(gnd),
	.combout(\FSMD|DATA|done_next~1_combout ),
	.cout());
// synopsys translate_off
defparam \FSMD|DATA|done_next~1 .lut_mask = 16'hA000;
defparam \FSMD|DATA|done_next~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y51_N23
dffeas \FSMD|DATA|done (
	.clk(\CLK|clk_out~clkctrl_outclk ),
	.d(\FSMD|DATA|done_next~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSMD|DATA|done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FSMD|DATA|done .is_wysiwyg = "true";
defparam \FSMD|DATA|done .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X46_Y54_N29
fiftyfivenm_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .listen_to_nsleep_signal = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X51_Y51_N12
fiftyfivenm_lcell_comb \FSMD|FSM|nstate.complete~0 (
// Equation(s):
// \FSMD|FSM|nstate.complete~0_combout  = (\FSMD|FSM|cstate.running~q  & \FSMD|DATA|done~q )

	.dataa(\FSMD|FSM|cstate.running~q ),
	.datab(gnd),
	.datac(\FSMD|DATA|done~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FSMD|FSM|nstate.complete~0_combout ),
	.cout());
// synopsys translate_off
defparam \FSMD|FSM|nstate.complete~0 .lut_mask = 16'hA0A0;
defparam \FSMD|FSM|nstate.complete~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N29
fiftyfivenm_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .listen_to_nsleep_signal = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X51_Y51_N13
dffeas \FSMD|FSM|cstate.complete (
	.clk(\CLK|clk_out~clkctrl_outclk ),
	.d(\FSMD|FSM|nstate.complete~0_combout ),
	.asdata(vcc),
	.clrn(\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSMD|FSM|cstate.complete~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FSMD|FSM|cstate.complete .is_wysiwyg = "true";
defparam \FSMD|FSM|cstate.complete .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y51_N24
fiftyfivenm_lcell_comb \FSMD|FSM|Selector0~0 (
// Equation(s):
// \FSMD|FSM|Selector0~0_combout  = (!\FSMD|FSM|cstate.complete~q  & ((\FSMD|FSM|cstate.idle~q ) # (!\KEY[0]~input_o )))

	.dataa(gnd),
	.datab(\KEY[0]~input_o ),
	.datac(\FSMD|FSM|cstate.idle~q ),
	.datad(\FSMD|FSM|cstate.complete~q ),
	.cin(gnd),
	.combout(\FSMD|FSM|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \FSMD|FSM|Selector0~0 .lut_mask = 16'h00F3;
defparam \FSMD|FSM|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y51_N25
dffeas \FSMD|FSM|cstate.idle (
	.clk(\CLK|clk_out~clkctrl_outclk ),
	.d(\FSMD|FSM|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSMD|FSM|cstate.idle~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FSMD|FSM|cstate.idle .is_wysiwyg = "true";
defparam \FSMD|FSM|cstate.idle .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y51_N26
fiftyfivenm_lcell_comb \FSMD|FSM|Selector1~0 (
// Equation(s):
// \FSMD|FSM|Selector1~0_combout  = (\FSMD|DATA|done~q  & (!\KEY[0]~input_o  & ((!\FSMD|FSM|cstate.idle~q )))) # (!\FSMD|DATA|done~q  & ((\FSMD|FSM|cstate.running~q ) # ((!\KEY[0]~input_o  & !\FSMD|FSM|cstate.idle~q ))))

	.dataa(\FSMD|DATA|done~q ),
	.datab(\KEY[0]~input_o ),
	.datac(\FSMD|FSM|cstate.running~q ),
	.datad(\FSMD|FSM|cstate.idle~q ),
	.cin(gnd),
	.combout(\FSMD|FSM|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \FSMD|FSM|Selector1~0 .lut_mask = 16'h5073;
defparam \FSMD|FSM|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y51_N27
dffeas \FSMD|FSM|cstate.running (
	.clk(\CLK|clk_out~clkctrl_outclk ),
	.d(\FSMD|FSM|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSMD|FSM|cstate.running~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FSMD|FSM|cstate.running .is_wysiwyg = "true";
defparam \FSMD|FSM|cstate.running .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y53_N0
fiftyfivenm_lcell_comb \SEG0|Mux6~0 (
// Equation(s):
// \SEG0|Mux6~0_combout  = (\SW[4]~input_o  & (!\SW[3]~input_o  & ((\SW[5]~input_o ) # (!\SW[2]~input_o )))) # (!\SW[4]~input_o  & (\SW[2]~input_o  & (\SW[5]~input_o  $ (!\SW[3]~input_o ))))

	.dataa(\SW[2]~input_o ),
	.datab(\SW[4]~input_o ),
	.datac(\SW[5]~input_o ),
	.datad(\SW[3]~input_o ),
	.cin(gnd),
	.combout(\SEG0|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \SEG0|Mux6~0 .lut_mask = 16'h20C6;
defparam \SEG0|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y53_N6
fiftyfivenm_lcell_comb \SEG0|Mux5~0 (
// Equation(s):
// \SEG0|Mux5~0_combout  = (\SW[5]~input_o  & ((\SW[2]~input_o  & ((\SW[3]~input_o ))) # (!\SW[2]~input_o  & (\SW[4]~input_o )))) # (!\SW[5]~input_o  & (\SW[4]~input_o  & (\SW[2]~input_o  $ (\SW[3]~input_o ))))

	.dataa(\SW[2]~input_o ),
	.datab(\SW[4]~input_o ),
	.datac(\SW[5]~input_o ),
	.datad(\SW[3]~input_o ),
	.cin(gnd),
	.combout(\SEG0|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \SEG0|Mux5~0 .lut_mask = 16'hE448;
defparam \SEG0|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y53_N24
fiftyfivenm_lcell_comb \SEG0|Mux4~0 (
// Equation(s):
// \SEG0|Mux4~0_combout  = (\SW[4]~input_o  & (\SW[5]~input_o  & ((\SW[3]~input_o ) # (!\SW[2]~input_o )))) # (!\SW[4]~input_o  & (!\SW[2]~input_o  & (!\SW[5]~input_o  & \SW[3]~input_o )))

	.dataa(\SW[2]~input_o ),
	.datab(\SW[4]~input_o ),
	.datac(\SW[5]~input_o ),
	.datad(\SW[3]~input_o ),
	.cin(gnd),
	.combout(\SEG0|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \SEG0|Mux4~0 .lut_mask = 16'hC140;
defparam \SEG0|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y53_N10
fiftyfivenm_lcell_comb \SEG0|Mux3~0 (
// Equation(s):
// \SEG0|Mux3~0_combout  = (\SW[2]~input_o  & (\SW[4]~input_o  $ (((!\SW[3]~input_o ))))) # (!\SW[2]~input_o  & ((\SW[4]~input_o  & (!\SW[5]~input_o  & !\SW[3]~input_o )) # (!\SW[4]~input_o  & (\SW[5]~input_o  & \SW[3]~input_o ))))

	.dataa(\SW[2]~input_o ),
	.datab(\SW[4]~input_o ),
	.datac(\SW[5]~input_o ),
	.datad(\SW[3]~input_o ),
	.cin(gnd),
	.combout(\SEG0|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \SEG0|Mux3~0 .lut_mask = 16'h9826;
defparam \SEG0|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y53_N20
fiftyfivenm_lcell_comb \SEG0|Mux2~0 (
// Equation(s):
// \SEG0|Mux2~0_combout  = (\SW[3]~input_o  & (\SW[2]~input_o  & ((!\SW[5]~input_o )))) # (!\SW[3]~input_o  & ((\SW[4]~input_o  & ((!\SW[5]~input_o ))) # (!\SW[4]~input_o  & (\SW[2]~input_o ))))

	.dataa(\SW[2]~input_o ),
	.datab(\SW[4]~input_o ),
	.datac(\SW[5]~input_o ),
	.datad(\SW[3]~input_o ),
	.cin(gnd),
	.combout(\SEG0|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \SEG0|Mux2~0 .lut_mask = 16'h0A2E;
defparam \SEG0|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y53_N26
fiftyfivenm_lcell_comb \SEG0|Mux1~0 (
// Equation(s):
// \SEG0|Mux1~0_combout  = (\SW[4]~input_o  & ((\SW[5]~input_o  & ((!\SW[3]~input_o ))) # (!\SW[5]~input_o  & (\SW[2]~input_o  & \SW[3]~input_o )))) # (!\SW[4]~input_o  & (!\SW[5]~input_o  & ((\SW[2]~input_o ) # (\SW[3]~input_o ))))

	.dataa(\SW[2]~input_o ),
	.datab(\SW[4]~input_o ),
	.datac(\SW[5]~input_o ),
	.datad(\SW[3]~input_o ),
	.cin(gnd),
	.combout(\SEG0|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \SEG0|Mux1~0 .lut_mask = 16'h0BC2;
defparam \SEG0|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y53_N8
fiftyfivenm_lcell_comb \SEG0|Mux0~0 (
// Equation(s):
// \SEG0|Mux0~0_combout  = (\SW[5]~input_o ) # ((\SW[4]~input_o  & ((!\SW[3]~input_o ) # (!\SW[2]~input_o ))) # (!\SW[4]~input_o  & ((\SW[3]~input_o ))))

	.dataa(\SW[2]~input_o ),
	.datab(\SW[4]~input_o ),
	.datac(\SW[5]~input_o ),
	.datad(\SW[3]~input_o ),
	.cin(gnd),
	.combout(\SEG0|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \SEG0|Mux0~0 .lut_mask = 16'hF7FC;
defparam \SEG0|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y50_N8
fiftyfivenm_lcell_comb \SEG2|Mux6~0 (
// Equation(s):
// \SEG2|Mux6~0_combout  = (\SW[8]~input_o  & (!\SW[7]~input_o  & ((\SW[9]~input_o ) # (!\SW[6]~input_o )))) # (!\SW[8]~input_o  & (\SW[6]~input_o  & (\SW[7]~input_o  $ (!\SW[9]~input_o ))))

	.dataa(\SW[8]~input_o ),
	.datab(\SW[7]~input_o ),
	.datac(\SW[6]~input_o ),
	.datad(\SW[9]~input_o ),
	.cin(gnd),
	.combout(\SEG2|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \SEG2|Mux6~0 .lut_mask = 16'h6212;
defparam \SEG2|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y51_N16
fiftyfivenm_lcell_comb \SEG2|Mux5~0 (
// Equation(s):
// \SEG2|Mux5~0_combout  = (\SW[9]~input_o  & ((\SW[6]~input_o  & ((\SW[7]~input_o ))) # (!\SW[6]~input_o  & (\SW[8]~input_o )))) # (!\SW[9]~input_o  & (\SW[8]~input_o  & (\SW[6]~input_o  $ (\SW[7]~input_o ))))

	.dataa(\SW[6]~input_o ),
	.datab(\SW[8]~input_o ),
	.datac(\SW[9]~input_o ),
	.datad(\SW[7]~input_o ),
	.cin(gnd),
	.combout(\SEG2|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \SEG2|Mux5~0 .lut_mask = 16'hE448;
defparam \SEG2|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y51_N20
fiftyfivenm_lcell_comb \SEG2|Mux4~0 (
// Equation(s):
// \SEG2|Mux4~0_combout  = (\SW[8]~input_o  & (\SW[9]~input_o  & ((\SW[7]~input_o ) # (!\SW[6]~input_o )))) # (!\SW[8]~input_o  & (\SW[7]~input_o  & (!\SW[6]~input_o  & !\SW[9]~input_o )))

	.dataa(\SW[7]~input_o ),
	.datab(\SW[6]~input_o ),
	.datac(\SW[8]~input_o ),
	.datad(\SW[9]~input_o ),
	.cin(gnd),
	.combout(\SEG2|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \SEG2|Mux4~0 .lut_mask = 16'hB002;
defparam \SEG2|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y50_N6
fiftyfivenm_lcell_comb \SEG2|Mux3~0 (
// Equation(s):
// \SEG2|Mux3~0_combout  = (\SW[6]~input_o  & (\SW[8]~input_o  $ ((!\SW[7]~input_o )))) # (!\SW[6]~input_o  & ((\SW[8]~input_o  & (!\SW[7]~input_o  & !\SW[9]~input_o )) # (!\SW[8]~input_o  & (\SW[7]~input_o  & \SW[9]~input_o ))))

	.dataa(\SW[8]~input_o ),
	.datab(\SW[7]~input_o ),
	.datac(\SW[6]~input_o ),
	.datad(\SW[9]~input_o ),
	.cin(gnd),
	.combout(\SEG2|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \SEG2|Mux3~0 .lut_mask = 16'h9492;
defparam \SEG2|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y50_N16
fiftyfivenm_lcell_comb \SEG2|Mux2~0 (
// Equation(s):
// \SEG2|Mux2~0_combout  = (\SW[7]~input_o  & (((\SW[6]~input_o  & !\SW[9]~input_o )))) # (!\SW[7]~input_o  & ((\SW[8]~input_o  & ((!\SW[9]~input_o ))) # (!\SW[8]~input_o  & (\SW[6]~input_o ))))

	.dataa(\SW[8]~input_o ),
	.datab(\SW[7]~input_o ),
	.datac(\SW[6]~input_o ),
	.datad(\SW[9]~input_o ),
	.cin(gnd),
	.combout(\SEG2|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \SEG2|Mux2~0 .lut_mask = 16'h10F2;
defparam \SEG2|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y50_N18
fiftyfivenm_lcell_comb \SEG2|Mux1~0 (
// Equation(s):
// \SEG2|Mux1~0_combout  = (\SW[8]~input_o  & ((\SW[7]~input_o  & (\SW[6]~input_o  & !\SW[9]~input_o )) # (!\SW[7]~input_o  & ((\SW[9]~input_o ))))) # (!\SW[8]~input_o  & (!\SW[9]~input_o  & ((\SW[7]~input_o ) # (\SW[6]~input_o ))))

	.dataa(\SW[8]~input_o ),
	.datab(\SW[7]~input_o ),
	.datac(\SW[6]~input_o ),
	.datad(\SW[9]~input_o ),
	.cin(gnd),
	.combout(\SEG2|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \SEG2|Mux1~0 .lut_mask = 16'h22D4;
defparam \SEG2|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y51_N10
fiftyfivenm_lcell_comb \SEG2|Mux0~0 (
// Equation(s):
// \SEG2|Mux0~0_combout  = (\SW[9]~input_o ) # ((\SW[7]~input_o  & ((!\SW[8]~input_o ) # (!\SW[6]~input_o ))) # (!\SW[7]~input_o  & ((\SW[8]~input_o ))))

	.dataa(\SW[7]~input_o ),
	.datab(\SW[6]~input_o ),
	.datac(\SW[8]~input_o ),
	.datad(\SW[9]~input_o ),
	.cin(gnd),
	.combout(\SEG2|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \SEG2|Mux0~0 .lut_mask = 16'hFF7A;
defparam \SEG2|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y51_N0
fiftyfivenm_lcell_comb \FSMD|DATA|GCD[0]~4 (
// Equation(s):
// \FSMD|DATA|GCD[0]~4_combout  = (\FSMD|DATA|A [0] & ((VCC))) # (!\FSMD|DATA|A [0] & (\FSMD|DATA|B [0] & GND))
// \FSMD|DATA|GCD[0]~5  = CARRY((!\FSMD|DATA|A [0] & \FSMD|DATA|B [0]))

	.dataa(\FSMD|DATA|A [0]),
	.datab(\FSMD|DATA|B [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\FSMD|DATA|GCD[0]~4_combout ),
	.cout(\FSMD|DATA|GCD[0]~5 ));
// synopsys translate_off
defparam \FSMD|DATA|GCD[0]~4 .lut_mask = 16'hAA44;
defparam \FSMD|DATA|GCD[0]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y51_N2
fiftyfivenm_lcell_comb \FSMD|DATA|GCD[1]~6 (
// Equation(s):
// \FSMD|DATA|GCD[1]~6_combout  = (\FSMD|DATA|B [1] & (\FSMD|DATA|A [1] & ((VCC) # (!\FSMD|DATA|GCD[0]~5 )))) # (!\FSMD|DATA|B [1] & ((\FSMD|DATA|A [1]) # ((!\FSMD|DATA|GCD[0]~5  & GND))))
// \FSMD|DATA|GCD[1]~7  = CARRY((\FSMD|DATA|B [1] & (\FSMD|DATA|A [1] & !\FSMD|DATA|GCD[0]~5 )) # (!\FSMD|DATA|B [1] & ((\FSMD|DATA|A [1]) # (!\FSMD|DATA|GCD[0]~5 ))))

	.dataa(\FSMD|DATA|B [1]),
	.datab(\FSMD|DATA|A [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FSMD|DATA|GCD[0]~5 ),
	.combout(\FSMD|DATA|GCD[1]~6_combout ),
	.cout(\FSMD|DATA|GCD[1]~7 ));
// synopsys translate_off
defparam \FSMD|DATA|GCD[1]~6 .lut_mask = 16'hCC4D;
defparam \FSMD|DATA|GCD[1]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y51_N4
fiftyfivenm_lcell_comb \FSMD|DATA|GCD[2]~8 (
// Equation(s):
// \FSMD|DATA|GCD[2]~8_combout  = (\FSMD|DATA|A [2] & ((VCC) # ((\FSMD|DATA|B [2] & !\FSMD|DATA|GCD[1]~7 )))) # (!\FSMD|DATA|A [2] & (GND))
// \FSMD|DATA|GCD[2]~9  = CARRY((\FSMD|DATA|B [2] & ((!\FSMD|DATA|GCD[1]~7 ) # (!\FSMD|DATA|A [2]))) # (!\FSMD|DATA|B [2] & (!\FSMD|DATA|A [2] & !\FSMD|DATA|GCD[1]~7 )))

	.dataa(\FSMD|DATA|B [2]),
	.datab(\FSMD|DATA|A [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FSMD|DATA|GCD[1]~7 ),
	.combout(\FSMD|DATA|GCD[2]~8_combout ),
	.cout(\FSMD|DATA|GCD[2]~9 ));
// synopsys translate_off
defparam \FSMD|DATA|GCD[2]~8 .lut_mask = 16'hCC2B;
defparam \FSMD|DATA|GCD[2]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y51_N6
fiftyfivenm_lcell_comb \FSMD|DATA|GCD[3]~10 (
// Equation(s):
// \FSMD|DATA|GCD[3]~10_combout  = (\FSMD|DATA|B [3] & (\FSMD|DATA|A [3] & ((VCC) # (!\FSMD|DATA|GCD[2]~9 )))) # (!\FSMD|DATA|B [3] & ((\FSMD|DATA|A [3]) # ((!\FSMD|DATA|GCD[2]~9  & GND))))
// \FSMD|DATA|GCD[3]~11  = CARRY((\FSMD|DATA|B [3] & (\FSMD|DATA|A [3] & !\FSMD|DATA|GCD[2]~9 )) # (!\FSMD|DATA|B [3] & ((\FSMD|DATA|A [3]) # (!\FSMD|DATA|GCD[2]~9 ))))

	.dataa(\FSMD|DATA|B [3]),
	.datab(\FSMD|DATA|A [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FSMD|DATA|GCD[2]~9 ),
	.combout(\FSMD|DATA|GCD[3]~10_combout ),
	.cout(\FSMD|DATA|GCD[3]~11 ));
// synopsys translate_off
defparam \FSMD|DATA|GCD[3]~10 .lut_mask = 16'hCC4D;
defparam \FSMD|DATA|GCD[3]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y51_N8
fiftyfivenm_lcell_comb \FSMD|DATA|LessThan1~0 (
// Equation(s):
// \FSMD|DATA|LessThan1~0_combout  = !\FSMD|DATA|GCD[3]~11 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\FSMD|DATA|GCD[3]~11 ),
	.combout(\FSMD|DATA|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \FSMD|DATA|LessThan1~0 .lut_mask = 16'h0F0F;
defparam \FSMD|DATA|LessThan1~0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y51_N1
dffeas \FSMD|DATA|GCD[0] (
	.clk(\CLK|clk_out~clkctrl_outclk ),
	.d(\FSMD|DATA|GCD[0]~4_combout ),
	.asdata(\FSMD|DATA|B [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\FSMD|DATA|LessThan1~0_combout ),
	.ena(\FSMD|FSM|cstate.running~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSMD|DATA|GCD [0]),
	.prn(vcc));
// synopsys translate_off
defparam \FSMD|DATA|GCD[0] .is_wysiwyg = "true";
defparam \FSMD|DATA|GCD[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y51_N28
fiftyfivenm_lcell_comb \FSMD|gcd_latched[0]~feeder (
// Equation(s):
// \FSMD|gcd_latched[0]~feeder_combout  = \FSMD|DATA|GCD [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FSMD|DATA|GCD [0]),
	.cin(gnd),
	.combout(\FSMD|gcd_latched[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FSMD|gcd_latched[0]~feeder .lut_mask = 16'hFF00;
defparam \FSMD|gcd_latched[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y51_N29
dffeas \FSMD|gcd_latched[0] (
	.clk(\CLK|clk_out~clkctrl_outclk ),
	.d(\FSMD|gcd_latched[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSMD|gcd_latched [0]),
	.prn(vcc));
// synopsys translate_off
defparam \FSMD|gcd_latched[0] .is_wysiwyg = "true";
defparam \FSMD|gcd_latched[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y51_N7
dffeas \FSMD|DATA|GCD[3] (
	.clk(\CLK|clk_out~clkctrl_outclk ),
	.d(\FSMD|DATA|GCD[3]~10_combout ),
	.asdata(\FSMD|DATA|B [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\FSMD|DATA|LessThan1~0_combout ),
	.ena(\FSMD|FSM|cstate.running~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSMD|DATA|GCD [3]),
	.prn(vcc));
// synopsys translate_off
defparam \FSMD|DATA|GCD[3] .is_wysiwyg = "true";
defparam \FSMD|DATA|GCD[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y51_N20
fiftyfivenm_lcell_comb \FSMD|gcd_latched[3]~feeder (
// Equation(s):
// \FSMD|gcd_latched[3]~feeder_combout  = \FSMD|DATA|GCD [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FSMD|DATA|GCD [3]),
	.cin(gnd),
	.combout(\FSMD|gcd_latched[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FSMD|gcd_latched[3]~feeder .lut_mask = 16'hFF00;
defparam \FSMD|gcd_latched[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y51_N21
dffeas \FSMD|gcd_latched[3] (
	.clk(\CLK|clk_out~clkctrl_outclk ),
	.d(\FSMD|gcd_latched[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSMD|gcd_latched [3]),
	.prn(vcc));
// synopsys translate_off
defparam \FSMD|gcd_latched[3] .is_wysiwyg = "true";
defparam \FSMD|gcd_latched[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y51_N5
dffeas \FSMD|DATA|GCD[2] (
	.clk(\CLK|clk_out~clkctrl_outclk ),
	.d(\FSMD|DATA|GCD[2]~8_combout ),
	.asdata(\FSMD|DATA|B [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\FSMD|DATA|LessThan1~0_combout ),
	.ena(\FSMD|FSM|cstate.running~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSMD|DATA|GCD [2]),
	.prn(vcc));
// synopsys translate_off
defparam \FSMD|DATA|GCD[2] .is_wysiwyg = "true";
defparam \FSMD|DATA|GCD[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y51_N14
fiftyfivenm_lcell_comb \FSMD|gcd_latched[2]~feeder (
// Equation(s):
// \FSMD|gcd_latched[2]~feeder_combout  = \FSMD|DATA|GCD [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\FSMD|DATA|GCD [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\FSMD|gcd_latched[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FSMD|gcd_latched[2]~feeder .lut_mask = 16'hF0F0;
defparam \FSMD|gcd_latched[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y51_N15
dffeas \FSMD|gcd_latched[2] (
	.clk(\CLK|clk_out~clkctrl_outclk ),
	.d(\FSMD|gcd_latched[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSMD|gcd_latched [2]),
	.prn(vcc));
// synopsys translate_off
defparam \FSMD|gcd_latched[2] .is_wysiwyg = "true";
defparam \FSMD|gcd_latched[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y51_N3
dffeas \FSMD|DATA|GCD[1] (
	.clk(\CLK|clk_out~clkctrl_outclk ),
	.d(\FSMD|DATA|GCD[1]~6_combout ),
	.asdata(\FSMD|DATA|B [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\FSMD|DATA|LessThan1~0_combout ),
	.ena(\FSMD|FSM|cstate.running~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSMD|DATA|GCD [1]),
	.prn(vcc));
// synopsys translate_off
defparam \FSMD|DATA|GCD[1] .is_wysiwyg = "true";
defparam \FSMD|DATA|GCD[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y51_N18
fiftyfivenm_lcell_comb \FSMD|gcd_latched[1]~feeder (
// Equation(s):
// \FSMD|gcd_latched[1]~feeder_combout  = \FSMD|DATA|GCD [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FSMD|DATA|GCD [1]),
	.cin(gnd),
	.combout(\FSMD|gcd_latched[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FSMD|gcd_latched[1]~feeder .lut_mask = 16'hFF00;
defparam \FSMD|gcd_latched[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y51_N19
dffeas \FSMD|gcd_latched[1] (
	.clk(\CLK|clk_out~clkctrl_outclk ),
	.d(\FSMD|gcd_latched[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSMD|gcd_latched [1]),
	.prn(vcc));
// synopsys translate_off
defparam \FSMD|gcd_latched[1] .is_wysiwyg = "true";
defparam \FSMD|gcd_latched[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y47_N6
fiftyfivenm_lcell_comb \B_TO_D|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0 (
// Equation(s):
// \B_TO_D|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout  = \FSMD|gcd_latched [1] $ (VCC)
// \B_TO_D|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1  = CARRY(\FSMD|gcd_latched [1])

	.dataa(\FSMD|gcd_latched [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\B_TO_D|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ),
	.cout(\B_TO_D|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ));
// synopsys translate_off
defparam \B_TO_D|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0 .lut_mask = 16'h55AA;
defparam \B_TO_D|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y47_N8
fiftyfivenm_lcell_comb \B_TO_D|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2 (
// Equation(s):
// \B_TO_D|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout  = (\FSMD|gcd_latched [2] & (\B_TO_D|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1  & VCC)) # (!\FSMD|gcd_latched [2] & 
// (!\B_TO_D|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ))
// \B_TO_D|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3  = CARRY((!\FSMD|gcd_latched [2] & !\B_TO_D|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ))

	.dataa(gnd),
	.datab(\FSMD|gcd_latched [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\B_TO_D|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ),
	.combout(\B_TO_D|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ),
	.cout(\B_TO_D|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ));
// synopsys translate_off
defparam \B_TO_D|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2 .lut_mask = 16'hC303;
defparam \B_TO_D|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y47_N10
fiftyfivenm_lcell_comb \B_TO_D|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4 (
// Equation(s):
// \B_TO_D|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout  = (\FSMD|gcd_latched [3] & (\B_TO_D|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3  $ (GND))) # (!\FSMD|gcd_latched [3] & 
// (!\B_TO_D|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3  & VCC))
// \B_TO_D|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5  = CARRY((\FSMD|gcd_latched [3] & !\B_TO_D|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ))

	.dataa(gnd),
	.datab(\FSMD|gcd_latched [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\B_TO_D|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ),
	.combout(\B_TO_D|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ),
	.cout(\B_TO_D|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ));
// synopsys translate_off
defparam \B_TO_D|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4 .lut_mask = 16'hC30C;
defparam \B_TO_D|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y47_N12
fiftyfivenm_lcell_comb \B_TO_D|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7 (
// Equation(s):
// \B_TO_D|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout  = CARRY(!\B_TO_D|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5 )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\B_TO_D|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ),
	.combout(),
	.cout(\B_TO_D|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ));
// synopsys translate_off
defparam \B_TO_D|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7 .lut_mask = 16'h000F;
defparam \B_TO_D|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y47_N14
fiftyfivenm_lcell_comb \B_TO_D|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9 (
// Equation(s):
// \B_TO_D|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9_cout  = CARRY(!\B_TO_D|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\B_TO_D|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ),
	.combout(),
	.cout(\B_TO_D|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9_cout ));
// synopsys translate_off
defparam \B_TO_D|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9 .lut_mask = 16'h000F;
defparam \B_TO_D|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y47_N16
fiftyfivenm_lcell_comb \B_TO_D|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~11 (
// Equation(s):
// \B_TO_D|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~11_cout  = CARRY(!\B_TO_D|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9_cout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\B_TO_D|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9_cout ),
	.combout(),
	.cout(\B_TO_D|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~11_cout ));
// synopsys translate_off
defparam \B_TO_D|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~11 .lut_mask = 16'h000F;
defparam \B_TO_D|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y47_N18
fiftyfivenm_lcell_comb \B_TO_D|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12 (
// Equation(s):
// \B_TO_D|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout  = \B_TO_D|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~11_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\B_TO_D|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~11_cout ),
	.combout(\B_TO_D|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout ),
	.cout());
// synopsys translate_off
defparam \B_TO_D|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12 .lut_mask = 16'hF0F0;
defparam \B_TO_D|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y47_N20
fiftyfivenm_lcell_comb \B_TO_D|Mod0|auto_generated|divider|divider|StageOut[45]~2 (
// Equation(s):
// \B_TO_D|Mod0|auto_generated|divider|divider|StageOut[45]~2_combout  = (\B_TO_D|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout  & ((\FSMD|gcd_latched [3]))) # 
// (!\B_TO_D|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout  & (\B_TO_D|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ))

	.dataa(\B_TO_D|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ),
	.datab(\FSMD|gcd_latched [3]),
	.datac(gnd),
	.datad(\B_TO_D|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout ),
	.cin(gnd),
	.combout(\B_TO_D|Mod0|auto_generated|divider|divider|StageOut[45]~2_combout ),
	.cout());
// synopsys translate_off
defparam \B_TO_D|Mod0|auto_generated|divider|divider|StageOut[45]~2 .lut_mask = 16'hCCAA;
defparam \B_TO_D|Mod0|auto_generated|divider|divider|StageOut[45]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y47_N4
fiftyfivenm_lcell_comb \B_TO_D|Mod0|auto_generated|divider|divider|StageOut[43]~0 (
// Equation(s):
// \B_TO_D|Mod0|auto_generated|divider|divider|StageOut[43]~0_combout  = (\B_TO_D|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout  & ((\FSMD|gcd_latched [1]))) # 
// (!\B_TO_D|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout  & (\B_TO_D|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ))

	.dataa(\B_TO_D|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ),
	.datab(gnd),
	.datac(\FSMD|gcd_latched [1]),
	.datad(\B_TO_D|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout ),
	.cin(gnd),
	.combout(\B_TO_D|Mod0|auto_generated|divider|divider|StageOut[43]~0_combout ),
	.cout());
// synopsys translate_off
defparam \B_TO_D|Mod0|auto_generated|divider|divider|StageOut[43]~0 .lut_mask = 16'hF0AA;
defparam \B_TO_D|Mod0|auto_generated|divider|divider|StageOut[43]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y47_N2
fiftyfivenm_lcell_comb \B_TO_D|Mod0|auto_generated|divider|divider|StageOut[44]~1 (
// Equation(s):
// \B_TO_D|Mod0|auto_generated|divider|divider|StageOut[44]~1_combout  = (\B_TO_D|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout  & (\FSMD|gcd_latched [2])) # 
// (!\B_TO_D|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout  & ((\B_TO_D|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout )))

	.dataa(gnd),
	.datab(\FSMD|gcd_latched [2]),
	.datac(\B_TO_D|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ),
	.datad(\B_TO_D|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout ),
	.cin(gnd),
	.combout(\B_TO_D|Mod0|auto_generated|divider|divider|StageOut[44]~1_combout ),
	.cout());
// synopsys translate_off
defparam \B_TO_D|Mod0|auto_generated|divider|divider|StageOut[44]~1 .lut_mask = 16'hCCF0;
defparam \B_TO_D|Mod0|auto_generated|divider|divider|StageOut[44]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y47_N20
fiftyfivenm_lcell_comb \SEG4|Mux6~0 (
// Equation(s):
// \SEG4|Mux6~0_combout  = (\B_TO_D|Mod0|auto_generated|divider|divider|StageOut[43]~0_combout  & (\FSMD|gcd_latched [0] & (\B_TO_D|Mod0|auto_generated|divider|divider|StageOut[45]~2_combout  & 
// !\B_TO_D|Mod0|auto_generated|divider|divider|StageOut[44]~1_combout ))) # (!\B_TO_D|Mod0|auto_generated|divider|divider|StageOut[43]~0_combout  & (\B_TO_D|Mod0|auto_generated|divider|divider|StageOut[44]~1_combout  $ (((\FSMD|gcd_latched [0] & 
// !\B_TO_D|Mod0|auto_generated|divider|divider|StageOut[45]~2_combout )))))

	.dataa(\FSMD|gcd_latched [0]),
	.datab(\B_TO_D|Mod0|auto_generated|divider|divider|StageOut[45]~2_combout ),
	.datac(\B_TO_D|Mod0|auto_generated|divider|divider|StageOut[43]~0_combout ),
	.datad(\B_TO_D|Mod0|auto_generated|divider|divider|StageOut[44]~1_combout ),
	.cin(gnd),
	.combout(\SEG4|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \SEG4|Mux6~0 .lut_mask = 16'h0D82;
defparam \SEG4|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y47_N14
fiftyfivenm_lcell_comb \SEG4|Mux5~0 (
// Equation(s):
// \SEG4|Mux5~0_combout  = (\B_TO_D|Mod0|auto_generated|divider|divider|StageOut[45]~2_combout  & ((\FSMD|gcd_latched [0] & (\B_TO_D|Mod0|auto_generated|divider|divider|StageOut[43]~0_combout )) # (!\FSMD|gcd_latched [0] & 
// ((\B_TO_D|Mod0|auto_generated|divider|divider|StageOut[44]~1_combout ))))) # (!\B_TO_D|Mod0|auto_generated|divider|divider|StageOut[45]~2_combout  & (\B_TO_D|Mod0|auto_generated|divider|divider|StageOut[44]~1_combout  & (\FSMD|gcd_latched [0] $ 
// (\B_TO_D|Mod0|auto_generated|divider|divider|StageOut[43]~0_combout ))))

	.dataa(\FSMD|gcd_latched [0]),
	.datab(\B_TO_D|Mod0|auto_generated|divider|divider|StageOut[45]~2_combout ),
	.datac(\B_TO_D|Mod0|auto_generated|divider|divider|StageOut[43]~0_combout ),
	.datad(\B_TO_D|Mod0|auto_generated|divider|divider|StageOut[44]~1_combout ),
	.cin(gnd),
	.combout(\SEG4|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \SEG4|Mux5~0 .lut_mask = 16'hD680;
defparam \SEG4|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y47_N12
fiftyfivenm_lcell_comb \SEG4|Mux4~0 (
// Equation(s):
// \SEG4|Mux4~0_combout  = (\B_TO_D|Mod0|auto_generated|divider|divider|StageOut[45]~2_combout  & (\B_TO_D|Mod0|auto_generated|divider|divider|StageOut[44]~1_combout  & ((\B_TO_D|Mod0|auto_generated|divider|divider|StageOut[43]~0_combout ) # 
// (!\FSMD|gcd_latched [0])))) # (!\B_TO_D|Mod0|auto_generated|divider|divider|StageOut[45]~2_combout  & (!\FSMD|gcd_latched [0] & (\B_TO_D|Mod0|auto_generated|divider|divider|StageOut[43]~0_combout  & 
// !\B_TO_D|Mod0|auto_generated|divider|divider|StageOut[44]~1_combout )))

	.dataa(\FSMD|gcd_latched [0]),
	.datab(\B_TO_D|Mod0|auto_generated|divider|divider|StageOut[45]~2_combout ),
	.datac(\B_TO_D|Mod0|auto_generated|divider|divider|StageOut[43]~0_combout ),
	.datad(\B_TO_D|Mod0|auto_generated|divider|divider|StageOut[44]~1_combout ),
	.cin(gnd),
	.combout(\SEG4|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \SEG4|Mux4~0 .lut_mask = 16'hC410;
defparam \SEG4|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y47_N30
fiftyfivenm_lcell_comb \SEG4|Mux3~0 (
// Equation(s):
// \SEG4|Mux3~0_combout  = (\FSMD|gcd_latched [0] & ((\B_TO_D|Mod0|auto_generated|divider|divider|StageOut[43]~0_combout  $ (!\B_TO_D|Mod0|auto_generated|divider|divider|StageOut[44]~1_combout )))) # (!\FSMD|gcd_latched [0] & 
// ((\B_TO_D|Mod0|auto_generated|divider|divider|StageOut[45]~2_combout  & (\B_TO_D|Mod0|auto_generated|divider|divider|StageOut[43]~0_combout  & !\B_TO_D|Mod0|auto_generated|divider|divider|StageOut[44]~1_combout )) # 
// (!\B_TO_D|Mod0|auto_generated|divider|divider|StageOut[45]~2_combout  & (!\B_TO_D|Mod0|auto_generated|divider|divider|StageOut[43]~0_combout  & \B_TO_D|Mod0|auto_generated|divider|divider|StageOut[44]~1_combout ))))

	.dataa(\FSMD|gcd_latched [0]),
	.datab(\B_TO_D|Mod0|auto_generated|divider|divider|StageOut[45]~2_combout ),
	.datac(\B_TO_D|Mod0|auto_generated|divider|divider|StageOut[43]~0_combout ),
	.datad(\B_TO_D|Mod0|auto_generated|divider|divider|StageOut[44]~1_combout ),
	.cin(gnd),
	.combout(\SEG4|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \SEG4|Mux3~0 .lut_mask = 16'hA14A;
defparam \SEG4|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y47_N4
fiftyfivenm_lcell_comb \SEG4|Mux2~0 (
// Equation(s):
// \SEG4|Mux2~0_combout  = (\B_TO_D|Mod0|auto_generated|divider|divider|StageOut[43]~0_combout  & (\FSMD|gcd_latched [0] & (!\B_TO_D|Mod0|auto_generated|divider|divider|StageOut[45]~2_combout ))) # 
// (!\B_TO_D|Mod0|auto_generated|divider|divider|StageOut[43]~0_combout  & ((\B_TO_D|Mod0|auto_generated|divider|divider|StageOut[44]~1_combout  & ((!\B_TO_D|Mod0|auto_generated|divider|divider|StageOut[45]~2_combout ))) # 
// (!\B_TO_D|Mod0|auto_generated|divider|divider|StageOut[44]~1_combout  & (\FSMD|gcd_latched [0]))))

	.dataa(\FSMD|gcd_latched [0]),
	.datab(\B_TO_D|Mod0|auto_generated|divider|divider|StageOut[45]~2_combout ),
	.datac(\B_TO_D|Mod0|auto_generated|divider|divider|StageOut[43]~0_combout ),
	.datad(\B_TO_D|Mod0|auto_generated|divider|divider|StageOut[44]~1_combout ),
	.cin(gnd),
	.combout(\SEG4|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \SEG4|Mux2~0 .lut_mask = 16'h232A;
defparam \SEG4|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y47_N10
fiftyfivenm_lcell_comb \SEG4|Mux1~0 (
// Equation(s):
// \SEG4|Mux1~0_combout  = (\B_TO_D|Mod0|auto_generated|divider|divider|StageOut[45]~2_combout  & (((!\B_TO_D|Mod0|auto_generated|divider|divider|StageOut[43]~0_combout  & \B_TO_D|Mod0|auto_generated|divider|divider|StageOut[44]~1_combout )))) # 
// (!\B_TO_D|Mod0|auto_generated|divider|divider|StageOut[45]~2_combout  & ((\FSMD|gcd_latched [0] & ((\B_TO_D|Mod0|auto_generated|divider|divider|StageOut[43]~0_combout ) # (!\B_TO_D|Mod0|auto_generated|divider|divider|StageOut[44]~1_combout ))) # 
// (!\FSMD|gcd_latched [0] & (\B_TO_D|Mod0|auto_generated|divider|divider|StageOut[43]~0_combout  & !\B_TO_D|Mod0|auto_generated|divider|divider|StageOut[44]~1_combout ))))

	.dataa(\FSMD|gcd_latched [0]),
	.datab(\B_TO_D|Mod0|auto_generated|divider|divider|StageOut[45]~2_combout ),
	.datac(\B_TO_D|Mod0|auto_generated|divider|divider|StageOut[43]~0_combout ),
	.datad(\B_TO_D|Mod0|auto_generated|divider|divider|StageOut[44]~1_combout ),
	.cin(gnd),
	.combout(\SEG4|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \SEG4|Mux1~0 .lut_mask = 16'h2C32;
defparam \SEG4|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y47_N8
fiftyfivenm_lcell_comb \SEG4|Mux0~0 (
// Equation(s):
// \SEG4|Mux0~0_combout  = (\B_TO_D|Mod0|auto_generated|divider|divider|StageOut[45]~2_combout ) # ((\B_TO_D|Mod0|auto_generated|divider|divider|StageOut[43]~0_combout  & ((!\B_TO_D|Mod0|auto_generated|divider|divider|StageOut[44]~1_combout ) # 
// (!\FSMD|gcd_latched [0]))) # (!\B_TO_D|Mod0|auto_generated|divider|divider|StageOut[43]~0_combout  & ((\B_TO_D|Mod0|auto_generated|divider|divider|StageOut[44]~1_combout ))))

	.dataa(\FSMD|gcd_latched [0]),
	.datab(\B_TO_D|Mod0|auto_generated|divider|divider|StageOut[45]~2_combout ),
	.datac(\B_TO_D|Mod0|auto_generated|divider|divider|StageOut[43]~0_combout ),
	.datad(\B_TO_D|Mod0|auto_generated|divider|divider|StageOut[44]~1_combout ),
	.cin(gnd),
	.combout(\SEG4|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \SEG4|Mux0~0 .lut_mask = 16'hDFFC;
defparam \SEG4|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y47_N22
fiftyfivenm_lcell_comb \B_TO_D|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1 (
// Equation(s):
// \B_TO_D|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1_cout  = CARRY(\FSMD|gcd_latched [1])

	.dataa(\FSMD|gcd_latched [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\B_TO_D|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1_cout ));
// synopsys translate_off
defparam \B_TO_D|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1 .lut_mask = 16'h00AA;
defparam \B_TO_D|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y47_N24
fiftyfivenm_lcell_comb \B_TO_D|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3 (
// Equation(s):
// \B_TO_D|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3_cout  = CARRY((!\FSMD|gcd_latched [2] & !\B_TO_D|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1_cout ))

	.dataa(gnd),
	.datab(\FSMD|gcd_latched [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\B_TO_D|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1_cout ),
	.combout(),
	.cout(\B_TO_D|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3_cout ));
// synopsys translate_off
defparam \B_TO_D|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3 .lut_mask = 16'h0003;
defparam \B_TO_D|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y47_N26
fiftyfivenm_lcell_comb \B_TO_D|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5 (
// Equation(s):
// \B_TO_D|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5_cout  = CARRY((\FSMD|gcd_latched [3] & !\B_TO_D|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3_cout ))

	.dataa(gnd),
	.datab(\FSMD|gcd_latched [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\B_TO_D|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3_cout ),
	.combout(),
	.cout(\B_TO_D|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5_cout ));
// synopsys translate_off
defparam \B_TO_D|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5 .lut_mask = 16'h000C;
defparam \B_TO_D|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y47_N28
fiftyfivenm_lcell_comb \B_TO_D|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7 (
// Equation(s):
// \B_TO_D|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout  = CARRY(!\B_TO_D|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5_cout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\B_TO_D|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5_cout ),
	.combout(),
	.cout(\B_TO_D|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ));
// synopsys translate_off
defparam \B_TO_D|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7 .lut_mask = 16'h000F;
defparam \B_TO_D|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y47_N30
fiftyfivenm_lcell_comb \B_TO_D|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8 (
// Equation(s):
// \B_TO_D|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  = \B_TO_D|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\B_TO_D|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ),
	.combout(\B_TO_D|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \B_TO_D|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \B_TO_D|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N22
fiftyfivenm_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .listen_to_nsleep_signal = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: UNVM_X0_Y40_N40
fiftyfivenm_unvm \~QUARTUS_CREATED_UNVM~ (
	.arclk(vcc),
	.arshft(vcc),
	.drclk(vcc),
	.drshft(vcc),
	.drdin(vcc),
	.nprogram(vcc),
	.nerase(vcc),
	.nosc_ena(\~GND~combout ),
	.par_en(vcc),
	.xe_ye(\~GND~combout ),
	.se(\~GND~combout ),
	.ardin(23'b11111111111111111111111),
	.busy(\~QUARTUS_CREATED_UNVM~~busy ),
	.osc(),
	.bgpbusy(),
	.sp_pass(),
	.se_pass(),
	.drdout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .is_compressed_image = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_dual_boot = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_eram_skip = "false";
defparam \~QUARTUS_CREATED_UNVM~ .max_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .max_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .part_name = "quartus_created_unvm";
defparam \~QUARTUS_CREATED_UNVM~ .reserve_block = "true";
// synopsys translate_on

// Location: ADCBLOCK_X43_Y52_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC1~ (
	.soc(\~GND~combout ),
	.usr_pwd(vcc),
	.tsen(\~GND~combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.eoc(\~QUARTUS_CREATED_ADC1~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC1~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC1~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC1~ .is_this_first_or_second_adc = 1;
defparam \~QUARTUS_CREATED_ADC1~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC1~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC1~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC1~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC1~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC1~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .tsclksel = 0;
// synopsys translate_on

// Location: ADCBLOCK_X43_Y51_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC2~ (
	.soc(\~GND~combout ),
	.usr_pwd(vcc),
	.tsen(\~GND~combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.eoc(\~QUARTUS_CREATED_ADC2~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC2~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC2~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC2~ .is_this_first_or_second_adc = 2;
defparam \~QUARTUS_CREATED_ADC2~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC2~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC2~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC2~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC2~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC2~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .tsclksel = 0;
// synopsys translate_on

assign LEDR[4] = \LEDR[4]~output_o ;

assign HEX0[0] = \HEX0[0]~output_o ;

assign HEX0[1] = \HEX0[1]~output_o ;

assign HEX0[2] = \HEX0[2]~output_o ;

assign HEX0[3] = \HEX0[3]~output_o ;

assign HEX0[4] = \HEX0[4]~output_o ;

assign HEX0[5] = \HEX0[5]~output_o ;

assign HEX0[6] = \HEX0[6]~output_o ;

assign HEX0[7] = \HEX0[7]~output_o ;

assign HEX2[0] = \HEX2[0]~output_o ;

assign HEX2[1] = \HEX2[1]~output_o ;

assign HEX2[2] = \HEX2[2]~output_o ;

assign HEX2[3] = \HEX2[3]~output_o ;

assign HEX2[4] = \HEX2[4]~output_o ;

assign HEX2[5] = \HEX2[5]~output_o ;

assign HEX2[6] = \HEX2[6]~output_o ;

assign HEX2[7] = \HEX2[7]~output_o ;

assign HEX4[0] = \HEX4[0]~output_o ;

assign HEX4[1] = \HEX4[1]~output_o ;

assign HEX4[2] = \HEX4[2]~output_o ;

assign HEX4[3] = \HEX4[3]~output_o ;

assign HEX4[4] = \HEX4[4]~output_o ;

assign HEX4[5] = \HEX4[5]~output_o ;

assign HEX4[6] = \HEX4[6]~output_o ;

assign HEX4[7] = \HEX4[7]~output_o ;

assign HEX5[0] = \HEX5[0]~output_o ;

assign HEX5[1] = \HEX5[1]~output_o ;

assign HEX5[2] = \HEX5[2]~output_o ;

assign HEX5[3] = \HEX5[3]~output_o ;

assign HEX5[4] = \HEX5[4]~output_o ;

assign HEX5[5] = \HEX5[5]~output_o ;

assign HEX5[6] = \HEX5[6]~output_o ;

assign HEX5[7] = \HEX5[7]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_TMS~	=>  Location: PIN_H2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TCK~	=>  Location: PIN_G2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDI~	=>  Location: PIN_L4,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDO~	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_CONFIG_SEL~	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCONFIG~	=>  Location: PIN_H9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_nSTATUS~	=>  Location: PIN_G9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_CONF_DONE~	=>  Location: PIN_F8,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_TMS~~padout ;
wire \~ALTERA_TCK~~padout ;
wire \~ALTERA_TDI~~padout ;
wire \~ALTERA_CONFIG_SEL~~padout ;
wire \~ALTERA_nCONFIG~~padout ;
wire \~ALTERA_nSTATUS~~padout ;
wire \~ALTERA_CONF_DONE~~padout ;
wire \~ALTERA_TMS~~ibuf_o ;
wire \~ALTERA_TCK~~ibuf_o ;
wire \~ALTERA_TDI~~ibuf_o ;
wire \~ALTERA_CONFIG_SEL~~ibuf_o ;
wire \~ALTERA_nCONFIG~~ibuf_o ;
wire \~ALTERA_nSTATUS~~ibuf_o ;
wire \~ALTERA_CONF_DONE~~ibuf_o ;


endmodule
