{
  "Top": "SobelFilter",
  "RtlTop": "SobelFilter",
  "RtlPrefix": "",
  "RtlSubPrefix": "SobelFilter_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z010",
    "Package": "-clg400",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "DataIn": {
      "index": "0",
      "direction": "in",
      "srcType": "",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "DataIn",
          "name": "DataIn",
          "usage": "data",
          "direction": "in"
        }]
    },
    "DataOut": {
      "index": "1",
      "direction": "out",
      "srcType": "*",
      "srcSize": "32",
      "hwRefs": [{
          "type": "interface",
          "interface": "DataOut",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -display_name {Sobel Filter}",
      "config_export -format=ip_catalog",
      "config_export -library=Kampis-Elektroecke",
      "config_export -output=H:\/NextCloud\/Git\/ZYBO\/projects\/DigitalVideo\/ip_repo\/SobelFilter.zip",
      "config_export -rtl=vhdl",
      "config_export -vendor=www.kampis-elektroecke.de"
    ],
    "DirectiveTcl": [
      "set_directive_top SobelFilter -name SobelFilter",
      "set_directive_interface SobelFilter -mode axis -register -register_mode both -depth 32 DataIn",
      "set_directive_interface SobelFilter -mode axis -register -register_mode both -depth 32 DataOut"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "SobelFilter"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "8",
    "Uncertainty": "2.16",
    "IsCombinational": "0",
    "II": "x",
    "Latency": "1"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 8.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "www.kampis-elektroecke.de",
    "Library": "Kampis-Elektroecke",
    "Name": "SobelFilter",
    "Version": "1.0",
    "DisplayName": "Sobel Filter",
    "Revision": "",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "www_kampis-elektroecke_de_Kampis-Elektroecke_SobelFilter_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/src\/SobelFilter.cpp"],
    "Vhdl": [
      "impl\/vhdl\/SobelFilter_regslice_both.vhd",
      "impl\/vhdl\/SobelFilter.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/SobelFilter_regslice_both.v",
      "impl\/verilog\/SobelFilter.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "DesignXml": ".autopilot\/db\/SobelFilter.design.xml",
    "DebugDir": ".debug",
    "ProtoInst": ["H:\/NextCloud\/Git\/ZYBO\/projects\/DigitalVideo\/hls\/SobelFilter\/SobelFilter\/.debug\/SobelFilter.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "DataOut",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "DataIn": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"DataIn": "DATA"},
      "ports": ["DataIn"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "DataIn"
        }]
    },
    "DataOut": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "32",
      "portPrefix": "DataOut_",
      "ports": [
        "DataOut_TDATA",
        "DataOut_TREADY",
        "DataOut_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "DataOut"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "DataIn": {
      "dir": "in",
      "width": "32"
    },
    "DataOut_TDATA": {
      "dir": "out",
      "width": "32"
    },
    "DataOut_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "DataOut_TREADY": {
      "dir": "in",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "SobelFilter"},
    "Info": {"SobelFilter": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"SobelFilter": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "1",
          "LatencyWorst": "1",
          "PipelineII": "2",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "8.00",
          "Uncertainty": "2.16",
          "Estimate": "0.000"
        },
        "Area": {
          "FF": "34",
          "AVAIL_FF": "35200",
          "UTIL_FF": "~0",
          "LUT": "36",
          "AVAIL_LUT": "17600",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "120",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "80",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }}
  },
  "GenerateBdFiles": "1",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2021-05-07 20:29:33 +0200",
    "ToolName": "vivado_hls",
    "ToolVersion": "2020.2"
  }
}
