Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri May 20 13:44:10 2022
| Host         : LAPTOP-IMI5H5SA running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file topP_control_sets_placed.rpt
| Design       : topP
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    60 |
|    Minimum number of control sets                        |    60 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    89 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    60 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     6 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     1 |
| >= 16              |    40 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              38 |           29 |
| No           | No                    | Yes                    |              71 |           29 |
| No           | Yes                   | No                     |             101 |           41 |
| Yes          | No                    | No                     |              27 |           17 |
| Yes          | No                    | Yes                    |             173 |           67 |
| Yes          | Yes                   | No                     |              69 |           22 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|              Clock Signal              |                                               Enable Signal                                               |                                                      Set/Reset Signal                                                      | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  pix0/concenator1/pres_state_reg[2]    |                                                                                                           | rst_IBUF_BUFG                                                                                                              |                1 |              1 |         1.00 |
|  clk0/inst/clk40                       |                                                                                                           | pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1] |                1 |              3 |         3.00 |
|  clk0/inst/clk40                       |                                                                                                           | pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                               |                1 |              3 |         3.00 |
|  clk0/inst/clk40                       | pix0/level1_handler/LVLID_counter/counter[3]_i_2_n_0                                                      | pix0/cmd_decoder/ecr_out_reg_0                                                                                             |                1 |              4 |         4.00 |
|  clk0/inst/clk40                       | pix0/level1_handler/counter_enabled_i_1_n_0                                                               | rst_IBUF_BUFG                                                                                                              |                1 |              4 |         4.00 |
|  pix0/concenator2/next_fill_counter__0 |                                                                                                           | rst_IBUF_BUFG                                                                                                              |                3 |              5 |         1.67 |
|  pix0/concenator3/next_fill_counter__0 |                                                                                                           | rst_IBUF_BUFG                                                                                                              |                2 |              5 |         2.50 |
|  pix0/concenator4/next_fill_counter__0 |                                                                                                           | rst_IBUF_BUFG                                                                                                              |                4 |              5 |         1.25 |
|  pix0/concenator1/next_fill_counter__0 |                                                                                                           | rst_IBUF_BUFG                                                                                                              |                3 |              5 |         1.67 |
|  clk0/inst/clk40                       | pix0/cmd_decoder/cmd_count                                                                                | rst_IBUF_BUFG                                                                                                              |                2 |              6 |         3.00 |
| ~rst_IBUF_BUFG                         |                                                                                                           |                                                                                                                            |                3 |              6 |         2.00 |
|  clk0/inst/clk40                       | pix0/config_intern_2                                                                                      | rst_IBUF_BUFG                                                                                                              |                3 |              7 |         2.33 |
|  clk0/inst/clk40                       | pix0/concenator1/E[0]                                                                                     | rst_IBUF_BUFG                                                                                                              |                5 |              8 |         1.60 |
|  clk0/inst/clk40                       |                                                                                                           | pix0/cmd_decoder/bcr_out_reg_2                                                                                             |                3 |              8 |         2.67 |
|  clk0/inst/clk40                       | pix0/level1_handler/BCID_counter/buffered_output[7]_i_2_n_0                                               | pix0/cmd_decoder/bcr_out_reg_0                                                                                             |                3 |              8 |         2.67 |
|  clk0/inst/clk40                       | counterEv                                                                                                 | rst_IBUF_BUFG                                                                                                              |                3 |              9 |         3.00 |
|  clk0/inst/clk40                       | n_events_processed[9]_i_1_n_0                                                                             | rst_IBUF_BUFG                                                                                                              |                3 |             10 |         3.33 |
|  clk0/inst/clk40                       | counter[9]_i_1_n_0                                                                                        | rst_IBUF_BUFG                                                                                                              |                4 |             10 |         2.50 |
|  clk0/inst/clk40                       | counterStartTime                                                                                          | rst_IBUF_BUFG                                                                                                              |                3 |             12 |         4.00 |
|  clk0/inst/clk40                       |                                                                                                           | pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                |                6 |             15 |         2.50 |
|  clk0/inst/clk40                       | localTime[15]_i_2_n_0                                                                                     | localTime[15]_i_1_n_0                                                                                                      |                5 |             16 |         3.20 |
|  clk0/inst/clk40                       | pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[6]_2  |                                                                                                                            |                6 |             22 |         3.67 |
|  clk0/inst/clk40                       | pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[6]_5  |                                                                                                                            |                6 |             22 |         3.67 |
|  clk0/inst/clk40                       | pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]_0  |                                                                                                                            |                6 |             22 |         3.67 |
|  clk0/inst/clk40                       | pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]_2  |                                                                                                                            |                6 |             22 |         3.67 |
|  clk0/inst/clk40                       | pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]_3  |                                                                                                                            |                6 |             22 |         3.67 |
|  clk0/inst/clk40                       | pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]_5  |                                                                                                                            |                6 |             22 |         3.67 |
|  clk0/inst/clk40                       | pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]_1  |                                                                                                                            |                6 |             22 |         3.67 |
|  clk0/inst/clk40                       | pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[6]_3  |                                                                                                                            |                6 |             22 |         3.67 |
|  clk0/inst/clk40                       | pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]_4  |                                                                                                                            |                6 |             22 |         3.67 |
|  clk0/inst/clk40                       | pix0/serial_data_out_1[13]_i_1_n_0                                                                        | rst_IBUF_BUFG                                                                                                              |                8 |             22 |         2.75 |
|  clk0/inst/clk40                       | pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[10]_0 |                                                                                                                            |                6 |             22 |         3.67 |
|  clk0/inst/clk40                       | pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[6]_4  |                                                                                                                            |                6 |             22 |         3.67 |
|  clk0/inst/clk40                       | pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[10]_1 |                                                                                                                            |                6 |             22 |         3.67 |
|  clk0/inst/clk40                       | pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[9]_5  |                                                                                                                            |                6 |             22 |         3.67 |
|  clk0/inst/clk40                       | pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[9]_1  |                                                                                                                            |                6 |             22 |         3.67 |
|  clk0/inst/clk40                       | pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[8]_2  |                                                                                                                            |                6 |             22 |         3.67 |
|  clk0/inst/clk40                       | pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[8]_3  |                                                                                                                            |                6 |             22 |         3.67 |
|  clk0/inst/clk40                       | pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[9]_4  |                                                                                                                            |                6 |             22 |         3.67 |
|  clk0/inst/clk40                       | pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[9]_2  |                                                                                                                            |                6 |             22 |         3.67 |
|  clk0/inst/clk40                       | pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[8]_4  |                                                                                                                            |                6 |             22 |         3.67 |
|  clk0/inst/clk40                       | pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[8]_7  |                                                                                                                            |                6 |             22 |         3.67 |
|  clk0/inst/clk40                       | pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[8]_1  |                                                                                                                            |                6 |             22 |         3.67 |
|  clk0/inst/clk40                       | pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[8]_0  |                                                                                                                            |                6 |             22 |         3.67 |
|  clk0/inst/clk40                       | pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[9]_3  |                                                                                                                            |                6 |             22 |         3.67 |
|  clk0/inst/clk40                       | pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[9]_0  |                                                                                                                            |                6 |             22 |         3.67 |
|  clk0/inst/clk40                       | pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]_7  |                                                                                                                            |                6 |             22 |         3.67 |
|  clk0/inst/clk40                       | pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[8]_5  |                                                                                                                            |                6 |             22 |         3.67 |
|  clk0/inst/clk40                       | pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]_6  |                                                                                                                            |                6 |             22 |         3.67 |
|  clk0/inst/clk40                       | pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[10]_2 |                                                                                                                            |                6 |             22 |         3.67 |
|  clk0/inst/clk40                       | pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[10]_3 |                                                                                                                            |                6 |             22 |         3.67 |
|  clk0/inst/clk40                       | pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[6]_0  |                                                                                                                            |                6 |             22 |         3.67 |
|  clk0/inst/clk40                       | pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[6]_1  |                                                                                                                            |                6 |             22 |         3.67 |
|  clk0/inst/clk40                       | pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[8]_6  |                                                                                                                            |                6 |             22 |         3.67 |
|  clk0/inst/clk40                       | pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_wr_en               | pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                |                9 |             28 |         3.11 |
|  clk0/inst/clk40                       | pix0/random_generator1/E[0]                                                                               |                                                                                                                            |               17 |             29 |         1.71 |
|  clk0/inst/clk40                       | pix0/concenator1/shift_reg[29]_i_1_n_0                                                                    | rst_IBUF_BUFG                                                                                                              |               16 |             30 |         1.88 |
|  clk0/inst/clk40                       |                                                                                                           |                                                                                                                            |               26 |             32 |         1.23 |
|  clk0/inst/clk40                       | pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                    | pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                |               23 |             68 |         2.96 |
|  clk0/inst/clk40                       |                                                                                                           | rst_IBUF_BUFG                                                                                                              |               46 |            122 |         2.65 |
+----------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


