

================================================================
== Vivado HLS Report for 'AXIM2Mat'
================================================================
* Date:           Mon Mar 25 16:43:15 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        fpga_test
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+---------+-----+---------+---------+
    |    Latency    |    Interval   | Pipeline|
    | min |   max   | min |   max   |   Type  |
    +-----+---------+-----+---------+---------+
    |    2|  2085482|    2|  2085482|   none  |
    +-----+---------+-----+---------+---------+

    + Detail: 
        * Instance: 
        +----------------------+-----------+-----+---------+-----+---------+---------+
        |                      |           |    Latency    |    Interval   | Pipeline|
        |       Instance       |   Module  | min |   max   | min |   max   |   Type  |
        +----------------------+-----------+-----+---------+-----+---------+---------+
        |grp_Array2Mat_fu_140  |Array2Mat  |    1|  2085481|    1|  2085481|   none  |
        +----------------------+-----------+-----+---------+-----+---------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|      2|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|     250|    318|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    105|
|Register         |        -|      -|      61|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     311|    425|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +----------------------+-----------+---------+-------+-----+-----+
    |       Instance       |   Module  | BRAM_18K| DSP48E|  FF | LUT |
    +----------------------+-----------+---------+-------+-----+-----+
    |grp_Array2Mat_fu_140  |Array2Mat  |        0|      0|  250|  318|
    +----------------------+-----------+---------+-------+-----+-----+
    |Total                 |           |        0|      0|  250|  318|
    +----------------------+-----------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+-------+---+----+------------+------------+
    |  Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+-------+---+----+------------+------------+
    |ap_block_state1  |    or    |      0|  0|   2|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+
    |Total            |          |      0|  0|   2|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  15|          3|    1|          3|
    |ap_done                  |   9|          2|    1|          2|
    |fb_offset_blk_n          |   9|          2|    1|          2|
    |img_cols_V_blk_n         |   9|          2|    1|          2|
    |img_cols_V_out_blk_n     |   9|          2|    1|          2|
    |img_data_stream_V_write  |   9|          2|    1|          2|
    |img_rows_V_blk_n         |   9|          2|    1|          2|
    |img_rows_V_out_blk_n     |   9|          2|    1|          2|
    |m_axi_fb_ARVALID         |   9|          2|    1|          2|
    |m_axi_fb_RREADY          |   9|          2|    1|          2|
    |real_start               |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 105|         23|   11|         23|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   2|   0|    2|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |fb_offset_read_reg_154             |  32|   0|   32|          0|
    |grp_Array2Mat_fu_140_ap_start_reg  |   1|   0|    1|          0|
    |img_cols_V_read_reg_164            |  12|   0|   12|          0|
    |img_rows_V_read_reg_159            |  12|   0|   12|          0|
    |start_once_reg                     |   1|   0|    1|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              |  61|   0|   61|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+--------------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                    |  in |    1| ap_ctrl_hs |      AXIM2Mat     | return value |
|ap_rst                    |  in |    1| ap_ctrl_hs |      AXIM2Mat     | return value |
|ap_start                  |  in |    1| ap_ctrl_hs |      AXIM2Mat     | return value |
|start_full_n              |  in |    1| ap_ctrl_hs |      AXIM2Mat     | return value |
|ap_done                   | out |    1| ap_ctrl_hs |      AXIM2Mat     | return value |
|ap_continue               |  in |    1| ap_ctrl_hs |      AXIM2Mat     | return value |
|ap_idle                   | out |    1| ap_ctrl_hs |      AXIM2Mat     | return value |
|ap_ready                  | out |    1| ap_ctrl_hs |      AXIM2Mat     | return value |
|start_out                 | out |    1| ap_ctrl_hs |      AXIM2Mat     | return value |
|start_write               | out |    1| ap_ctrl_hs |      AXIM2Mat     | return value |
|m_axi_fb_AWVALID          | out |    1|    m_axi   |         fb        |    pointer   |
|m_axi_fb_AWREADY          |  in |    1|    m_axi   |         fb        |    pointer   |
|m_axi_fb_AWADDR           | out |   32|    m_axi   |         fb        |    pointer   |
|m_axi_fb_AWID             | out |    1|    m_axi   |         fb        |    pointer   |
|m_axi_fb_AWLEN            | out |   32|    m_axi   |         fb        |    pointer   |
|m_axi_fb_AWSIZE           | out |    3|    m_axi   |         fb        |    pointer   |
|m_axi_fb_AWBURST          | out |    2|    m_axi   |         fb        |    pointer   |
|m_axi_fb_AWLOCK           | out |    2|    m_axi   |         fb        |    pointer   |
|m_axi_fb_AWCACHE          | out |    4|    m_axi   |         fb        |    pointer   |
|m_axi_fb_AWPROT           | out |    3|    m_axi   |         fb        |    pointer   |
|m_axi_fb_AWQOS            | out |    4|    m_axi   |         fb        |    pointer   |
|m_axi_fb_AWREGION         | out |    4|    m_axi   |         fb        |    pointer   |
|m_axi_fb_AWUSER           | out |    1|    m_axi   |         fb        |    pointer   |
|m_axi_fb_WVALID           | out |    1|    m_axi   |         fb        |    pointer   |
|m_axi_fb_WREADY           |  in |    1|    m_axi   |         fb        |    pointer   |
|m_axi_fb_WDATA            | out |    8|    m_axi   |         fb        |    pointer   |
|m_axi_fb_WSTRB            | out |    1|    m_axi   |         fb        |    pointer   |
|m_axi_fb_WLAST            | out |    1|    m_axi   |         fb        |    pointer   |
|m_axi_fb_WID              | out |    1|    m_axi   |         fb        |    pointer   |
|m_axi_fb_WUSER            | out |    1|    m_axi   |         fb        |    pointer   |
|m_axi_fb_ARVALID          | out |    1|    m_axi   |         fb        |    pointer   |
|m_axi_fb_ARREADY          |  in |    1|    m_axi   |         fb        |    pointer   |
|m_axi_fb_ARADDR           | out |   32|    m_axi   |         fb        |    pointer   |
|m_axi_fb_ARID             | out |    1|    m_axi   |         fb        |    pointer   |
|m_axi_fb_ARLEN            | out |   32|    m_axi   |         fb        |    pointer   |
|m_axi_fb_ARSIZE           | out |    3|    m_axi   |         fb        |    pointer   |
|m_axi_fb_ARBURST          | out |    2|    m_axi   |         fb        |    pointer   |
|m_axi_fb_ARLOCK           | out |    2|    m_axi   |         fb        |    pointer   |
|m_axi_fb_ARCACHE          | out |    4|    m_axi   |         fb        |    pointer   |
|m_axi_fb_ARPROT           | out |    3|    m_axi   |         fb        |    pointer   |
|m_axi_fb_ARQOS            | out |    4|    m_axi   |         fb        |    pointer   |
|m_axi_fb_ARREGION         | out |    4|    m_axi   |         fb        |    pointer   |
|m_axi_fb_ARUSER           | out |    1|    m_axi   |         fb        |    pointer   |
|m_axi_fb_RVALID           |  in |    1|    m_axi   |         fb        |    pointer   |
|m_axi_fb_RREADY           | out |    1|    m_axi   |         fb        |    pointer   |
|m_axi_fb_RDATA            |  in |    8|    m_axi   |         fb        |    pointer   |
|m_axi_fb_RLAST            |  in |    1|    m_axi   |         fb        |    pointer   |
|m_axi_fb_RID              |  in |    1|    m_axi   |         fb        |    pointer   |
|m_axi_fb_RUSER            |  in |    1|    m_axi   |         fb        |    pointer   |
|m_axi_fb_RRESP            |  in |    2|    m_axi   |         fb        |    pointer   |
|m_axi_fb_BVALID           |  in |    1|    m_axi   |         fb        |    pointer   |
|m_axi_fb_BREADY           | out |    1|    m_axi   |         fb        |    pointer   |
|m_axi_fb_BRESP            |  in |    2|    m_axi   |         fb        |    pointer   |
|m_axi_fb_BID              |  in |    1|    m_axi   |         fb        |    pointer   |
|m_axi_fb_BUSER            |  in |    1|    m_axi   |         fb        |    pointer   |
|fb_offset_dout            |  in |   32|   ap_fifo  |     fb_offset     |    pointer   |
|fb_offset_empty_n         |  in |    1|   ap_fifo  |     fb_offset     |    pointer   |
|fb_offset_read            | out |    1|   ap_fifo  |     fb_offset     |    pointer   |
|img_rows_V_dout           |  in |   12|   ap_fifo  |     img_rows_V    |    pointer   |
|img_rows_V_empty_n        |  in |    1|   ap_fifo  |     img_rows_V    |    pointer   |
|img_rows_V_read           | out |    1|   ap_fifo  |     img_rows_V    |    pointer   |
|img_cols_V_dout           |  in |   12|   ap_fifo  |     img_cols_V    |    pointer   |
|img_cols_V_empty_n        |  in |    1|   ap_fifo  |     img_cols_V    |    pointer   |
|img_cols_V_read           | out |    1|   ap_fifo  |     img_cols_V    |    pointer   |
|img_data_stream_V_din     | out |    8|   ap_fifo  | img_data_stream_V |    pointer   |
|img_data_stream_V_full_n  |  in |    1|   ap_fifo  | img_data_stream_V |    pointer   |
|img_data_stream_V_write   | out |    1|   ap_fifo  | img_data_stream_V |    pointer   |
|img_rows_V_out_din        | out |   12|   ap_fifo  |   img_rows_V_out  |    pointer   |
|img_rows_V_out_full_n     |  in |    1|   ap_fifo  |   img_rows_V_out  |    pointer   |
|img_rows_V_out_write      | out |    1|   ap_fifo  |   img_rows_V_out  |    pointer   |
|img_cols_V_out_din        | out |   12|   ap_fifo  |   img_cols_V_out  |    pointer   |
|img_cols_V_out_full_n     |  in |    1|   ap_fifo  |   img_cols_V_out  |    pointer   |
|img_cols_V_out_write      | out |    1|   ap_fifo  |   img_cols_V_out  |    pointer   |
+--------------------------+-----+-----+------------+-------------------+--------------+

