
#
# CprE 381 Generated Quartus Settings File
#

set_global_assignment -name FAMILY "Cyclone IV E"
set_global_assignment -name DEVICE EP4CE115F29C7
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 18.0.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "19:07:08  JANUARY 28, 2019"
set_global_assignment -name LAST_QUARTUS_VERSION "18.0.0 Standard Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name TOP_LEVEL_ENTITY MIPS_Processor
set_global_assignment -name VHDL_FILE "U:/cpre381/cpre-381-projects/Project_B/cpre381-toolflow-release/ModelSimWork/src/ALU_1_bit.vhd"
set_global_assignment -name VHDL_FILE "U:/cpre381/cpre-381-projects/Project_B/cpre381-toolflow-release/ModelSimWork/src/ALU_1_bit_MostSig.vhd"
set_global_assignment -name VHDL_FILE "U:/cpre381/cpre-381-projects/Project_B/cpre381-toolflow-release/ModelSimWork/src/ALU_32_bit.vhd"
set_global_assignment -name VHDL_FILE "U:/cpre381/cpre-381-projects/Project_B/cpre381-toolflow-release/ModelSimWork/src/ALU_Control.vhd"
set_global_assignment -name VHDL_FILE "U:/cpre381/cpre-381-projects/Project_B/cpre381-toolflow-release/ModelSimWork/src/ALU_and_Shifter.vhd"
set_global_assignment -name VHDL_FILE "U:/cpre381/cpre-381-projects/Project_B/cpre381-toolflow-release/ModelSimWork/src/Add_Sub.vhd"
set_global_assignment -name VHDL_FILE "U:/cpre381/cpre-381-projects/Project_B/cpre381-toolflow-release/ModelSimWork/src/Control.vhd"
set_global_assignment -name VHDL_FILE "U:/cpre381/cpre-381-projects/Project_B/cpre381-toolflow-release/ModelSimWork/src/Control_ALU.vhd"
set_global_assignment -name VHDL_FILE "U:/cpre381/cpre-381-projects/Project_B/cpre381-toolflow-release/ModelSimWork/src/Decoder5_32.vhd"
set_global_assignment -name VHDL_FILE "U:/cpre381/cpre-381-projects/Project_B/cpre381-toolflow-release/ModelSimWork/src/Full_Adder_D.vhd"
set_global_assignment -name VHDL_FILE "U:/cpre381/cpre-381-projects/Project_B/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd"
set_global_assignment -name VHDL_FILE "U:/cpre381/cpre-381-projects/Project_B/cpre381-toolflow-release/ModelSimWork/src/MIPS_processor_V3.vhd"
set_global_assignment -name VHDL_FILE "U:/cpre381/cpre-381-projects/Project_B/cpre381-toolflow-release/ModelSimWork/src/Mux31_1.vhd"
set_global_assignment -name VHDL_FILE "U:/cpre381/cpre-381-projects/Project_B/cpre381-toolflow-release/ModelSimWork/src/N_bit_ones_complimenter_D.vhd"
set_global_assignment -name VHDL_FILE "U:/cpre381/cpre-381-projects/Project_B/cpre381-toolflow-release/ModelSimWork/src/N_bit_reg.vhd"
set_global_assignment -name VHDL_FILE "U:/cpre381/cpre-381-projects/Project_B/cpre381-toolflow-release/ModelSimWork/src/RegFile.vhd"
set_global_assignment -name VHDL_FILE "U:/cpre381/cpre-381-projects/Project_B/cpre381-toolflow-release/ModelSimWork/src/andg2.vhd"
set_global_assignment -name VHDL_FILE "U:/cpre381/cpre-381-projects/Project_B/cpre381-toolflow-release/ModelSimWork/src/dff.vhd"
set_global_assignment -name VHDL_FILE "U:/cpre381/cpre-381-projects/Project_B/cpre381-toolflow-release/ModelSimWork/src/fulladder.vhd"
set_global_assignment -name VHDL_FILE "U:/cpre381/cpre-381-projects/Project_B/cpre381-toolflow-release/ModelSimWork/src/mem.vhd"
set_global_assignment -name VHDL_FILE "U:/cpre381/cpre-381-projects/Project_B/cpre381-toolflow-release/ModelSimWork/src/mux2_1_D.vhd"
set_global_assignment -name VHDL_FILE "U:/cpre381/cpre-381-projects/Project_B/cpre381-toolflow-release/ModelSimWork/src/mux_2to1_1bit.vhd"
set_global_assignment -name VHDL_FILE "U:/cpre381/cpre-381-projects/Project_B/cpre381-toolflow-release/ModelSimWork/src/mux_2to1_32bit.vhd"
set_global_assignment -name VHDL_FILE "U:/cpre381/cpre-381-projects/Project_B/cpre381-toolflow-release/ModelSimWork/src/mux_2to1_5bit.vhd"
set_global_assignment -name VHDL_FILE "U:/cpre381/cpre-381-projects/Project_B/cpre381-toolflow-release/ModelSimWork/src/mux_5to1_1bit.vhd"
set_global_assignment -name VHDL_FILE "U:/cpre381/cpre-381-projects/Project_B/cpre381-toolflow-release/ModelSimWork/src/notg2.vhd"
set_global_assignment -name VHDL_FILE "U:/cpre381/cpre-381-projects/Project_B/cpre381-toolflow-release/ModelSimWork/src/org2.vhd"
set_global_assignment -name VHDL_FILE "U:/cpre381/cpre-381-projects/Project_B/cpre381-toolflow-release/ModelSimWork/src/right_left_shifter.vhd"
set_global_assignment -name VHDL_FILE "U:/cpre381/cpre-381-projects/Project_B/cpre381-toolflow-release/ModelSimWork/src/right_shifter_32bit.vhd"
set_global_assignment -name VHDL_FILE "U:/cpre381/cpre-381-projects/Project_B/cpre381-toolflow-release/ModelSimWork/src/xorg2.vhd"
set_global_assignment -name VHDL_FILE "U:/cpre381/cpre-381-projects/Project_B/cpre381-toolflow-release/ModelSimWork/src/zero_sign_ext_16_32bit.vhd"
