

================================================================
== Synthesis Summary Report of 'malloc_removed'
================================================================
+ General Information: 
    * Date:           Tue Jun 18 13:13:48 2024
    * Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
    * Project:        project
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +---------------------------------------+------+------+---------+-----------+----------+---------+------+----------+--------+----+-----------+-----------+-----+
    |                Modules                | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |        |    |           |           |     |
    |                & Loops                | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM  | DSP|     FF    |    LUT    | URAM|
    +---------------------------------------+------+------+---------+-----------+----------+---------+------+----------+--------+----+-----------+-----------+-----+
    |+ malloc_removed                       |     -|  0.00|      117|  1.170e+03|         -|      118|     -|        no|  6 (2%)|   -|  1301 (1%)|  1640 (3%)|    -|
    | + malloc_removed_Pipeline_1           |     -|  0.00|       35|    350.000|         -|       35|     -|        no|       -|   -|   56 (~0%)|   79 (~0%)|    -|
    |  o Loop 1                             |     -|  7.30|       33|    330.000|         3|        1|    32|       yes|       -|   -|          -|          -|    -|
    | + malloc_removed_Pipeline_LOOP_SHIFT  |     -|  0.09|       33|    330.000|         -|       33|     -|        no|       -|   -|   14 (~0%)|  135 (~0%)|    -|
    |  o LOOP_SHIFT                         |     -|  7.30|       31|    310.000|         2|        1|    31|       yes|       -|   -|          -|          -|    -|
    | + malloc_removed_Pipeline_LOOP_ACCUM  |     -|  2.96|       34|    340.000|         -|       34|     -|        no|       -|   -|   80 (~0%)|  117 (~0%)|    -|
    |  o LOOP_ACCUM                         |     -|  7.30|       32|    320.000|         3|        1|    31|       yes|       -|   -|          -|          -|    -|
    +---------------------------------------+------+------+---------+-----------+----------+---------+------+----------+--------+----+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+--------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| Interface    | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   | Resource Estimate |
|              | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |                   |
+--------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| m_axi_a_port | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=4            |
+--------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 6             | 28     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+-------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register    | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+-------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL        | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER        | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER      | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR      | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | ap_return_1 | 0x10   | 32    | R      | Data signal of ap_return         |                                                                      |
| s_axi_control | ap_return_2 | 0x14   | 32    | R      | Data signal of ap_return         |                                                                      |
| s_axi_control | din_1       | 0x1c   | 32    | W      | Data signal of din               |                                                                      |
| s_axi_control | din_2       | 0x20   | 32    | W      | Data signal of din               |                                                                      |
| s_axi_control | w1dth       | 0x28   | 32    | W      | Data signal of w1dth             |                                                                      |
+---------------+-------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+---------------+
| Argument | Direction | Datatype      |
+----------+-----------+---------------+
| din      | in        | int*          |
| w1dth    | in        | int           |
| return   | out       | long long int |
+----------+-----------+---------------+

* SW-to-HW Mapping
+----------+---------------+-----------+----------+---------------------------------------+
| Argument | HW Interface  | HW Type   | HW Usage | HW Info                               |
+----------+---------------+-----------+----------+---------------------------------------+
| din      | m_axi_a_port  | interface |          |                                       |
| din      | s_axi_control | register  | offset   | name=din_1 offset=0x1c range=32       |
| din      | s_axi_control | register  | offset   | name=din_2 offset=0x20 range=32       |
| w1dth    | s_axi_control | register  |          | name=w1dth offset=0x28 range=32       |
| return   | s_axi_control | register  |          | name=ap_return_1 offset=0x10 range=32 |
| return   | s_axi_control | register  |          | name=ap_return_2 offset=0x14 range=32 |
+----------+---------------+-----------+----------+---------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------+--------+-------+-----------+------------------------+
| HW Interface | Direction | Length | Width | Loop      | Loop Location          |
+--------------+-----------+--------+-------+-----------+------------------------+
| m_axi_a_port | read      | 32     | 32    | anonymous | malloc_removed.c:123:5 |
+--------------+-----------+--------+-------+-----------+------------------------+

* All M_AXI Variable Accesses
+--------------+----------+------------------------+-----------+--------------+--------+-----------+------------------------+------------+-------------------------------------------------------------------------------------------------------+
| HW Interface | Variable | Access Location        | Direction | Burst Status | Length | Loop      | Loop Location          | Resolution | Problem                                                                                               |
+--------------+----------+------------------------+-----------+--------------+--------+-----------+------------------------+------------+-------------------------------------------------------------------------------------------------------+
| m_axi_a_port | din      | malloc_removed.c:123:5 | read      | Widen Fail   |        | anonymous | malloc_removed.c:123:5 | 214-353    | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_a_port | din      | malloc_removed.c:123:5 | read      | Inferred     | 32     | anonymous | malloc_removed.c:123:5 |            |                                                                                                       |
+--------------+----------+------------------------+-----------+--------------+--------+-----------+------------------------+------------+-------------------------------------------------------------------------------------------------------+

    * Resolution URL: www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+---------------------------------------+-----+--------+---------------+-----+--------+---------+
| Name                                  | DSP | Pragma | Variable      | Op  | Impl   | Latency |
+---------------------------------------+-----+--------+---------------+-----+--------+---------+
| + malloc_removed                      | 0   |        |               |     |        |         |
|  + malloc_removed_Pipeline_1          | 0   |        |               |     |        |         |
|    empty_fu_94_p2                     | -   |        | empty         | add | fabric | 0       |
|  + malloc_removed_Pipeline_LOOP_SHIFT | 0   |        |               |     |        |         |
|    add_ln137_fu_90_p2                 | -   |        | add_ln137     | add | fabric | 0       |
|  + malloc_removed_Pipeline_LOOP_ACCUM | 0   |        |               |     |        |         |
|    add_ln145_fu_81_p2                 | -   |        | add_ln145     | add | fabric | 0       |
|    p_out_accum_1_fu_103_p2            | -   |        | p_out_accum_1 | add | fabric | 0       |
+---------------------------------------+-----+--------+---------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+-------------------+------+------+--------+---------------+---------+------+---------+
| Name              | BRAM | URAM | Pragma | Variable      | Storage | Impl | Latency |
+-------------------+------+------+--------+---------------+---------+------+---------+
| + malloc_removed  | 6    | 0    |        |               |         |      |         |
|   in_buff_U       | 2    | -    |        | in_buff       | ram_1p  | auto | 1       |
|   p_array_local_U | 2    | -    |        | p_array_local | ram_1p  | auto | 1       |
+-------------------+------+------+--------+---------------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+----------------------------------------------------------+------------------------------------------------+
| Type      | Options                                                  | Location                                       |
+-----------+----------------------------------------------------------+------------------------------------------------+
| interface | m_axi port = din depth=32 offset = slave bundle = a_port | malloc_removed.c:116 in malloc_removed         |
| interface | s_axilite port=w1dth                                     | malloc_removed.c:117 in malloc_removed, w1dth  |
| interface | s_axilite register port=return                           | malloc_removed.c:118 in malloc_removed, return |
| realprobe |                                                          | malloc_removed.c:119 in malloc_removed         |
+-----------+----------------------------------------------------------+------------------------------------------------+


