{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 05 12:16:07 2018 " "Info: Processing started: Thu Apr 05 12:16:07 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off counter -c counter " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off counter -c counter" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-structural " "Info: Found design unit 1: counter-structural" {  } { { "counter.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/counter/counter.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Info: Found entity 1: counter" {  } { { "counter.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/counter/counter.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_count.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file bcd_count.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd_count-behavioral " "Info: Found design unit 1: bcd_count-behavioral" {  } { { "bcd_count.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/counter/bcd_count.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 bcd_count " "Info: Found entity 1: bcd_count" {  } { { "bcd_count.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/counter/bcd_count.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_seven.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file bcd_seven.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd_seven-behavioral " "Info: Found design unit 1: bcd_seven-behavioral" {  } { { "bcd_seven.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/counter/bcd_seven.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 bcd_seven " "Info: Found entity 1: bcd_seven" {  } { { "bcd_seven.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/counter/bcd_seven.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "counter " "Info: Elaborating entity \"counter\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_count bcd_count:U1 " "Info: Elaborating entity \"bcd_count\" for hierarchy \"bcd_count:U1\"" {  } { { "counter.vhd" "U1" { Text "C:/Users/NISSILK/Documents/Quartus Projects/counter/counter.vhd" 25 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "b bcd_count.vhd(9) " "Warning (10541): VHDL Signal Declaration warning at bcd_count.vhd(9): used implicit default value for signal \"b\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "bcd_count.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/counter/bcd_count.vhd" 9 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c bcd_count.vhd(17) " "Warning (10492): VHDL Process Statement warning at bcd_count.vhd(17): signal \"c\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bcd_count.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/counter/bcd_count.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_seven bcd_seven:U2 " "Info: Elaborating entity \"bcd_seven\" for hierarchy \"bcd_seven:U2\"" {  } { { "counter.vhd" "U2" { Text "C:/Users/NISSILK/Documents/Quartus Projects/counter/counter.vhd" 26 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "q\[6\] VCC " "Warning (13410): Pin \"q\[6\]\" is stuck at VCC" {  } { { "counter.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/counter/counter.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "q\[5\] GND " "Warning (13410): Pin \"q\[5\]\" is stuck at GND" {  } { { "counter.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/counter/counter.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "q\[4\] GND " "Warning (13410): Pin \"q\[4\]\" is stuck at GND" {  } { { "counter.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/counter/counter.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "q\[3\] GND " "Warning (13410): Pin \"q\[3\]\" is stuck at GND" {  } { { "counter.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/counter/counter.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "q\[2\] GND " "Warning (13410): Pin \"q\[2\]\" is stuck at GND" {  } { { "counter.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/counter/counter.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "q\[1\] GND " "Warning (13410): Pin \"q\[1\]\" is stuck at GND" {  } { { "counter.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/counter/counter.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "q\[0\] GND " "Warning (13410): Pin \"q\[0\]\" is stuck at GND" {  } { { "counter.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/counter/counter.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Warning: Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "Warning (15610): No output dependent on input pin \"clk\"" {  } { { "counter.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/counter/counter.vhd" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "Warning (15610): No output dependent on input pin \"rst\"" {  } { { "counter.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/counter/counter.vhd" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "9 " "Info: Implemented 9 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Info: Implemented 7 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "290 " "Info: Peak virtual memory: 290 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 05 12:16:08 2018 " "Info: Processing ended: Thu Apr 05 12:16:08 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
