Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto f0810ab1def44928a26f705a9363a1a3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port WriteReg [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Instr_Decode.v:63]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC_reg
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.Fetch_Decode
Compiling module xil_defaultlib.Instr_Fetch
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.Regiters
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.Instr_Decode
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.Instr_Execute
Compiling module xil_defaultlib.TestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_behav
