

================================================================
== Vivado HLS Report for 'Relu_1'
================================================================
* Date:           Sat Feb 15 08:00:59 2025

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        partition_0
* Solution:       solution
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.332 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |      589|      590| 2.945 us | 2.950 us |  590|  591| dataflow |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-------------------+----------------+---------+---------+----------+----------+-----+-----+---------+
        |                   |                |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |      Instance     |     Module     |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------+----------------+---------+---------+----------+----------+-----+-----+---------+
        |Relu_1_relu344_U0  |Relu_1_relu344  |      589|      590| 2.945 us | 2.950 us |  589|  590|   none  |
        |Relu_1_relu345_U0  |Relu_1_relu345  |      589|      590| 2.945 us | 2.950 us |  589|  590|   none  |
        |Relu_1_relu346_U0  |Relu_1_relu346  |      589|      590| 2.945 us | 2.950 us |  589|  590|   none  |
        |Relu_1_relu347_U0  |Relu_1_relu347  |      589|      590| 2.945 us | 2.950 us |  589|  590|   none  |
        |Relu_1_relu348_U0  |Relu_1_relu348  |      589|      590| 2.945 us | 2.950 us |  589|  590|   none  |
        |Relu_1_relu349_U0  |Relu_1_relu349  |      589|      590| 2.945 us | 2.950 us |  589|  590|   none  |
        |Relu_1_relu350_U0  |Relu_1_relu350  |      589|      590| 2.945 us | 2.950 us |  589|  590|   none  |
        |Relu_1_relu351_U0  |Relu_1_relu351  |      589|      590| 2.945 us | 2.950 us |  589|  590|   none  |
        |Relu_1_relu352_U0  |Relu_1_relu352  |      589|      590| 2.945 us | 2.950 us |  589|  590|   none  |
        |Relu_1_relu353_U0  |Relu_1_relu353  |      589|      590| 2.945 us | 2.950 us |  589|  590|   none  |
        |Relu_1_relu354_U0  |Relu_1_relu354  |      589|      590| 2.945 us | 2.950 us |  589|  590|   none  |
        |Relu_1_relu355_U0  |Relu_1_relu355  |      589|      590| 2.945 us | 2.950 us |  589|  590|   none  |
        |Relu_1_relu356_U0  |Relu_1_relu356  |      589|      590| 2.945 us | 2.950 us |  589|  590|   none  |
        |Relu_1_relu357_U0  |Relu_1_relu357  |      589|      590| 2.945 us | 2.950 us |  589|  590|   none  |
        |Relu_1_relu358_U0  |Relu_1_relu358  |      589|      590| 2.945 us | 2.950 us |  589|  590|   none  |
        |Relu_1_relu359_U0  |Relu_1_relu359  |      589|      590| 2.945 us | 2.950 us |  589|  590|   none  |
        +-------------------+----------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    232|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|      0|   25504|  28192|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    297|    -|
|Register         |        -|      -|      49|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|   25553|  28721|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|      24|     53|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------+----------------+---------+-------+------+------+-----+
    |      Instance     |     Module     | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +-------------------+----------------+---------+-------+------+------+-----+
    |Relu_1_relu344_U0  |Relu_1_relu344  |        0|      0|  1594|  1762|    0|
    |Relu_1_relu345_U0  |Relu_1_relu345  |        0|      0|  1594|  1762|    0|
    |Relu_1_relu346_U0  |Relu_1_relu346  |        0|      0|  1594|  1762|    0|
    |Relu_1_relu347_U0  |Relu_1_relu347  |        0|      0|  1594|  1762|    0|
    |Relu_1_relu348_U0  |Relu_1_relu348  |        0|      0|  1594|  1762|    0|
    |Relu_1_relu349_U0  |Relu_1_relu349  |        0|      0|  1594|  1762|    0|
    |Relu_1_relu350_U0  |Relu_1_relu350  |        0|      0|  1594|  1762|    0|
    |Relu_1_relu351_U0  |Relu_1_relu351  |        0|      0|  1594|  1762|    0|
    |Relu_1_relu352_U0  |Relu_1_relu352  |        0|      0|  1594|  1762|    0|
    |Relu_1_relu353_U0  |Relu_1_relu353  |        0|      0|  1594|  1762|    0|
    |Relu_1_relu354_U0  |Relu_1_relu354  |        0|      0|  1594|  1762|    0|
    |Relu_1_relu355_U0  |Relu_1_relu355  |        0|      0|  1594|  1762|    0|
    |Relu_1_relu356_U0  |Relu_1_relu356  |        0|      0|  1594|  1762|    0|
    |Relu_1_relu357_U0  |Relu_1_relu357  |        0|      0|  1594|  1762|    0|
    |Relu_1_relu358_U0  |Relu_1_relu358  |        0|      0|  1594|  1762|    0|
    |Relu_1_relu359_U0  |Relu_1_relu359  |        0|      0|  1594|  1762|    0|
    +-------------------+----------------+---------+-------+------+------+-----+
    |Total              |                |        0|      0| 25504| 28192|    0|
    +-------------------+----------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |Relu_1_relu344_U0_ap_ready_count    |     +    |      0|  0|  10|           2|           1|
    |Relu_1_relu345_U0_ap_ready_count    |     +    |      0|  0|  10|           2|           1|
    |Relu_1_relu346_U0_ap_ready_count    |     +    |      0|  0|  10|           2|           1|
    |Relu_1_relu347_U0_ap_ready_count    |     +    |      0|  0|  10|           2|           1|
    |Relu_1_relu348_U0_ap_ready_count    |     +    |      0|  0|  10|           2|           1|
    |Relu_1_relu349_U0_ap_ready_count    |     +    |      0|  0|  10|           2|           1|
    |Relu_1_relu350_U0_ap_ready_count    |     +    |      0|  0|  10|           2|           1|
    |Relu_1_relu351_U0_ap_ready_count    |     +    |      0|  0|  10|           2|           1|
    |Relu_1_relu352_U0_ap_ready_count    |     +    |      0|  0|  10|           2|           1|
    |Relu_1_relu353_U0_ap_ready_count    |     +    |      0|  0|  10|           2|           1|
    |Relu_1_relu354_U0_ap_ready_count    |     +    |      0|  0|  10|           2|           1|
    |Relu_1_relu355_U0_ap_ready_count    |     +    |      0|  0|  10|           2|           1|
    |Relu_1_relu356_U0_ap_ready_count    |     +    |      0|  0|  10|           2|           1|
    |Relu_1_relu357_U0_ap_ready_count    |     +    |      0|  0|  10|           2|           1|
    |Relu_1_relu358_U0_ap_ready_count    |     +    |      0|  0|  10|           2|           1|
    |Relu_1_relu359_U0_ap_ready_count    |     +    |      0|  0|  10|           2|           1|
    |Relu_1_relu344_U0_ap_start          |    and   |      0|  0|   2|           1|           1|
    |Relu_1_relu345_U0_ap_start          |    and   |      0|  0|   2|           1|           1|
    |Relu_1_relu346_U0_ap_start          |    and   |      0|  0|   2|           1|           1|
    |Relu_1_relu347_U0_ap_start          |    and   |      0|  0|   2|           1|           1|
    |Relu_1_relu348_U0_ap_start          |    and   |      0|  0|   2|           1|           1|
    |Relu_1_relu349_U0_ap_start          |    and   |      0|  0|   2|           1|           1|
    |Relu_1_relu350_U0_ap_start          |    and   |      0|  0|   2|           1|           1|
    |Relu_1_relu351_U0_ap_start          |    and   |      0|  0|   2|           1|           1|
    |Relu_1_relu352_U0_ap_start          |    and   |      0|  0|   2|           1|           1|
    |Relu_1_relu353_U0_ap_start          |    and   |      0|  0|   2|           1|           1|
    |Relu_1_relu354_U0_ap_start          |    and   |      0|  0|   2|           1|           1|
    |Relu_1_relu355_U0_ap_start          |    and   |      0|  0|   2|           1|           1|
    |Relu_1_relu356_U0_ap_start          |    and   |      0|  0|   2|           1|           1|
    |Relu_1_relu357_U0_ap_start          |    and   |      0|  0|   2|           1|           1|
    |Relu_1_relu358_U0_ap_start          |    and   |      0|  0|   2|           1|           1|
    |Relu_1_relu359_U0_ap_start          |    and   |      0|  0|   2|           1|           1|
    |ap_idle                             |    and   |      0|  0|   2|           1|           1|
    |ap_sync_continue                    |    and   |      0|  0|   2|           1|           1|
    |ap_sync_done                        |    and   |      0|  0|   2|           1|           1|
    |ap_sync_ready                       |    and   |      0|  0|   2|           1|           1|
    |ap_sync_Relu_1_relu344_U0_ap_ready  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_Relu_1_relu345_U0_ap_ready  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_Relu_1_relu346_U0_ap_ready  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_Relu_1_relu347_U0_ap_ready  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_Relu_1_relu348_U0_ap_ready  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_Relu_1_relu349_U0_ap_ready  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_Relu_1_relu350_U0_ap_ready  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_Relu_1_relu351_U0_ap_ready  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_Relu_1_relu352_U0_ap_ready  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_Relu_1_relu353_U0_ap_ready  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_Relu_1_relu354_U0_ap_ready  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_Relu_1_relu355_U0_ap_ready  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_Relu_1_relu356_U0_ap_ready  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_Relu_1_relu357_U0_ap_ready  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_Relu_1_relu358_U0_ap_ready  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_Relu_1_relu359_U0_ap_ready  |    or    |      0|  0|   2|           1|           1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |Total                               |          |      0|  0| 232|          68|          52|
    +------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |Relu_1_relu344_U0_ap_ready_count        |   9|          2|    2|          4|
    |Relu_1_relu345_U0_ap_ready_count        |   9|          2|    2|          4|
    |Relu_1_relu346_U0_ap_ready_count        |   9|          2|    2|          4|
    |Relu_1_relu347_U0_ap_ready_count        |   9|          2|    2|          4|
    |Relu_1_relu348_U0_ap_ready_count        |   9|          2|    2|          4|
    |Relu_1_relu349_U0_ap_ready_count        |   9|          2|    2|          4|
    |Relu_1_relu350_U0_ap_ready_count        |   9|          2|    2|          4|
    |Relu_1_relu351_U0_ap_ready_count        |   9|          2|    2|          4|
    |Relu_1_relu352_U0_ap_ready_count        |   9|          2|    2|          4|
    |Relu_1_relu353_U0_ap_ready_count        |   9|          2|    2|          4|
    |Relu_1_relu354_U0_ap_ready_count        |   9|          2|    2|          4|
    |Relu_1_relu355_U0_ap_ready_count        |   9|          2|    2|          4|
    |Relu_1_relu356_U0_ap_ready_count        |   9|          2|    2|          4|
    |Relu_1_relu357_U0_ap_ready_count        |   9|          2|    2|          4|
    |Relu_1_relu358_U0_ap_ready_count        |   9|          2|    2|          4|
    |Relu_1_relu359_U0_ap_ready_count        |   9|          2|    2|          4|
    |ap_sync_reg_Relu_1_relu344_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_Relu_1_relu345_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_Relu_1_relu346_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_Relu_1_relu347_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_Relu_1_relu348_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_Relu_1_relu349_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_Relu_1_relu350_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_Relu_1_relu351_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_Relu_1_relu352_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_Relu_1_relu353_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_Relu_1_relu354_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_Relu_1_relu355_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_Relu_1_relu356_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_Relu_1_relu357_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_Relu_1_relu358_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_Relu_1_relu359_U0_ap_ready  |   9|          2|    1|          2|
    |real_start                              |   9|          2|    1|          2|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 297|         66|   49|         98|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+---+----+-----+-----------+
    |                  Name                  | FF| LUT| Bits| Const Bits|
    +----------------------------------------+---+----+-----+-----------+
    |Relu_1_relu344_U0_ap_ready_count        |  2|   0|    2|          0|
    |Relu_1_relu345_U0_ap_ready_count        |  2|   0|    2|          0|
    |Relu_1_relu346_U0_ap_ready_count        |  2|   0|    2|          0|
    |Relu_1_relu347_U0_ap_ready_count        |  2|   0|    2|          0|
    |Relu_1_relu348_U0_ap_ready_count        |  2|   0|    2|          0|
    |Relu_1_relu349_U0_ap_ready_count        |  2|   0|    2|          0|
    |Relu_1_relu350_U0_ap_ready_count        |  2|   0|    2|          0|
    |Relu_1_relu351_U0_ap_ready_count        |  2|   0|    2|          0|
    |Relu_1_relu352_U0_ap_ready_count        |  2|   0|    2|          0|
    |Relu_1_relu353_U0_ap_ready_count        |  2|   0|    2|          0|
    |Relu_1_relu354_U0_ap_ready_count        |  2|   0|    2|          0|
    |Relu_1_relu355_U0_ap_ready_count        |  2|   0|    2|          0|
    |Relu_1_relu356_U0_ap_ready_count        |  2|   0|    2|          0|
    |Relu_1_relu357_U0_ap_ready_count        |  2|   0|    2|          0|
    |Relu_1_relu358_U0_ap_ready_count        |  2|   0|    2|          0|
    |Relu_1_relu359_U0_ap_ready_count        |  2|   0|    2|          0|
    |ap_sync_reg_Relu_1_relu344_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_Relu_1_relu345_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_Relu_1_relu346_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_Relu_1_relu347_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_Relu_1_relu348_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_Relu_1_relu349_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_Relu_1_relu350_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_Relu_1_relu351_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_Relu_1_relu352_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_Relu_1_relu353_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_Relu_1_relu354_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_Relu_1_relu355_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_Relu_1_relu356_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_Relu_1_relu357_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_Relu_1_relu358_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_Relu_1_relu359_U0_ap_ready  |  1|   0|    1|          0|
    |start_once_reg                          |  1|   0|    1|          0|
    +----------------------------------------+---+----+-----+-----------+
    |Total                                   | 49|   0|   49|          0|
    +----------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_start           |  in |    1| ap_ctrl_hs |    Relu_1    | return value |
|start_full_n       |  in |    1| ap_ctrl_hs |    Relu_1    | return value |
|start_out          | out |    1| ap_ctrl_hs |    Relu_1    | return value |
|start_write        | out |    1| ap_ctrl_hs |    Relu_1    | return value |
|ap_clk             |  in |    1| ap_ctrl_hs |    Relu_1    | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |    Relu_1    | return value |
|ap_done            | out |    1| ap_ctrl_hs |    Relu_1    | return value |
|ap_ready           | out |    1| ap_ctrl_hs |    Relu_1    | return value |
|ap_idle            | out |    1| ap_ctrl_hs |    Relu_1    | return value |
|ap_continue        |  in |    1| ap_ctrl_hs |    Relu_1    | return value |
|in_0_V_V_dout      |  in |   16|   ap_fifo  |   in_0_V_V   |    pointer   |
|in_0_V_V_empty_n   |  in |    1|   ap_fifo  |   in_0_V_V   |    pointer   |
|in_0_V_V_read      | out |    1|   ap_fifo  |   in_0_V_V   |    pointer   |
|in_1_V_V_dout      |  in |   16|   ap_fifo  |   in_1_V_V   |    pointer   |
|in_1_V_V_empty_n   |  in |    1|   ap_fifo  |   in_1_V_V   |    pointer   |
|in_1_V_V_read      | out |    1|   ap_fifo  |   in_1_V_V   |    pointer   |
|in_2_V_V_dout      |  in |   16|   ap_fifo  |   in_2_V_V   |    pointer   |
|in_2_V_V_empty_n   |  in |    1|   ap_fifo  |   in_2_V_V   |    pointer   |
|in_2_V_V_read      | out |    1|   ap_fifo  |   in_2_V_V   |    pointer   |
|in_3_V_V_dout      |  in |   16|   ap_fifo  |   in_3_V_V   |    pointer   |
|in_3_V_V_empty_n   |  in |    1|   ap_fifo  |   in_3_V_V   |    pointer   |
|in_3_V_V_read      | out |    1|   ap_fifo  |   in_3_V_V   |    pointer   |
|in_4_V_V_dout      |  in |   16|   ap_fifo  |   in_4_V_V   |    pointer   |
|in_4_V_V_empty_n   |  in |    1|   ap_fifo  |   in_4_V_V   |    pointer   |
|in_4_V_V_read      | out |    1|   ap_fifo  |   in_4_V_V   |    pointer   |
|in_5_V_V_dout      |  in |   16|   ap_fifo  |   in_5_V_V   |    pointer   |
|in_5_V_V_empty_n   |  in |    1|   ap_fifo  |   in_5_V_V   |    pointer   |
|in_5_V_V_read      | out |    1|   ap_fifo  |   in_5_V_V   |    pointer   |
|in_6_V_V_dout      |  in |   16|   ap_fifo  |   in_6_V_V   |    pointer   |
|in_6_V_V_empty_n   |  in |    1|   ap_fifo  |   in_6_V_V   |    pointer   |
|in_6_V_V_read      | out |    1|   ap_fifo  |   in_6_V_V   |    pointer   |
|in_7_V_V_dout      |  in |   16|   ap_fifo  |   in_7_V_V   |    pointer   |
|in_7_V_V_empty_n   |  in |    1|   ap_fifo  |   in_7_V_V   |    pointer   |
|in_7_V_V_read      | out |    1|   ap_fifo  |   in_7_V_V   |    pointer   |
|in_8_V_V_dout      |  in |   16|   ap_fifo  |   in_8_V_V   |    pointer   |
|in_8_V_V_empty_n   |  in |    1|   ap_fifo  |   in_8_V_V   |    pointer   |
|in_8_V_V_read      | out |    1|   ap_fifo  |   in_8_V_V   |    pointer   |
|in_9_V_V_dout      |  in |   16|   ap_fifo  |   in_9_V_V   |    pointer   |
|in_9_V_V_empty_n   |  in |    1|   ap_fifo  |   in_9_V_V   |    pointer   |
|in_9_V_V_read      | out |    1|   ap_fifo  |   in_9_V_V   |    pointer   |
|in_10_V_V_dout     |  in |   16|   ap_fifo  |   in_10_V_V  |    pointer   |
|in_10_V_V_empty_n  |  in |    1|   ap_fifo  |   in_10_V_V  |    pointer   |
|in_10_V_V_read     | out |    1|   ap_fifo  |   in_10_V_V  |    pointer   |
|in_11_V_V_dout     |  in |   16|   ap_fifo  |   in_11_V_V  |    pointer   |
|in_11_V_V_empty_n  |  in |    1|   ap_fifo  |   in_11_V_V  |    pointer   |
|in_11_V_V_read     | out |    1|   ap_fifo  |   in_11_V_V  |    pointer   |
|in_12_V_V_dout     |  in |   16|   ap_fifo  |   in_12_V_V  |    pointer   |
|in_12_V_V_empty_n  |  in |    1|   ap_fifo  |   in_12_V_V  |    pointer   |
|in_12_V_V_read     | out |    1|   ap_fifo  |   in_12_V_V  |    pointer   |
|in_13_V_V_dout     |  in |   16|   ap_fifo  |   in_13_V_V  |    pointer   |
|in_13_V_V_empty_n  |  in |    1|   ap_fifo  |   in_13_V_V  |    pointer   |
|in_13_V_V_read     | out |    1|   ap_fifo  |   in_13_V_V  |    pointer   |
|in_14_V_V_dout     |  in |   16|   ap_fifo  |   in_14_V_V  |    pointer   |
|in_14_V_V_empty_n  |  in |    1|   ap_fifo  |   in_14_V_V  |    pointer   |
|in_14_V_V_read     | out |    1|   ap_fifo  |   in_14_V_V  |    pointer   |
|in_15_V_V_dout     |  in |   16|   ap_fifo  |   in_15_V_V  |    pointer   |
|in_15_V_V_empty_n  |  in |    1|   ap_fifo  |   in_15_V_V  |    pointer   |
|in_15_V_V_read     | out |    1|   ap_fifo  |   in_15_V_V  |    pointer   |
|out_0_V_V_din      | out |   16|   ap_fifo  |   out_0_V_V  |    pointer   |
|out_0_V_V_full_n   |  in |    1|   ap_fifo  |   out_0_V_V  |    pointer   |
|out_0_V_V_write    | out |    1|   ap_fifo  |   out_0_V_V  |    pointer   |
|out_1_V_V_din      | out |   16|   ap_fifo  |   out_1_V_V  |    pointer   |
|out_1_V_V_full_n   |  in |    1|   ap_fifo  |   out_1_V_V  |    pointer   |
|out_1_V_V_write    | out |    1|   ap_fifo  |   out_1_V_V  |    pointer   |
|out_2_V_V_din      | out |   16|   ap_fifo  |   out_2_V_V  |    pointer   |
|out_2_V_V_full_n   |  in |    1|   ap_fifo  |   out_2_V_V  |    pointer   |
|out_2_V_V_write    | out |    1|   ap_fifo  |   out_2_V_V  |    pointer   |
|out_3_V_V_din      | out |   16|   ap_fifo  |   out_3_V_V  |    pointer   |
|out_3_V_V_full_n   |  in |    1|   ap_fifo  |   out_3_V_V  |    pointer   |
|out_3_V_V_write    | out |    1|   ap_fifo  |   out_3_V_V  |    pointer   |
|out_4_V_V_din      | out |   16|   ap_fifo  |   out_4_V_V  |    pointer   |
|out_4_V_V_full_n   |  in |    1|   ap_fifo  |   out_4_V_V  |    pointer   |
|out_4_V_V_write    | out |    1|   ap_fifo  |   out_4_V_V  |    pointer   |
|out_5_V_V_din      | out |   16|   ap_fifo  |   out_5_V_V  |    pointer   |
|out_5_V_V_full_n   |  in |    1|   ap_fifo  |   out_5_V_V  |    pointer   |
|out_5_V_V_write    | out |    1|   ap_fifo  |   out_5_V_V  |    pointer   |
|out_6_V_V_din      | out |   16|   ap_fifo  |   out_6_V_V  |    pointer   |
|out_6_V_V_full_n   |  in |    1|   ap_fifo  |   out_6_V_V  |    pointer   |
|out_6_V_V_write    | out |    1|   ap_fifo  |   out_6_V_V  |    pointer   |
|out_7_V_V_din      | out |   16|   ap_fifo  |   out_7_V_V  |    pointer   |
|out_7_V_V_full_n   |  in |    1|   ap_fifo  |   out_7_V_V  |    pointer   |
|out_7_V_V_write    | out |    1|   ap_fifo  |   out_7_V_V  |    pointer   |
|out_8_V_V_din      | out |   16|   ap_fifo  |   out_8_V_V  |    pointer   |
|out_8_V_V_full_n   |  in |    1|   ap_fifo  |   out_8_V_V  |    pointer   |
|out_8_V_V_write    | out |    1|   ap_fifo  |   out_8_V_V  |    pointer   |
|out_9_V_V_din      | out |   16|   ap_fifo  |   out_9_V_V  |    pointer   |
|out_9_V_V_full_n   |  in |    1|   ap_fifo  |   out_9_V_V  |    pointer   |
|out_9_V_V_write    | out |    1|   ap_fifo  |   out_9_V_V  |    pointer   |
|out_10_V_V_din     | out |   16|   ap_fifo  |  out_10_V_V  |    pointer   |
|out_10_V_V_full_n  |  in |    1|   ap_fifo  |  out_10_V_V  |    pointer   |
|out_10_V_V_write   | out |    1|   ap_fifo  |  out_10_V_V  |    pointer   |
|out_11_V_V_din     | out |   16|   ap_fifo  |  out_11_V_V  |    pointer   |
|out_11_V_V_full_n  |  in |    1|   ap_fifo  |  out_11_V_V  |    pointer   |
|out_11_V_V_write   | out |    1|   ap_fifo  |  out_11_V_V  |    pointer   |
|out_12_V_V_din     | out |   16|   ap_fifo  |  out_12_V_V  |    pointer   |
|out_12_V_V_full_n  |  in |    1|   ap_fifo  |  out_12_V_V  |    pointer   |
|out_12_V_V_write   | out |    1|   ap_fifo  |  out_12_V_V  |    pointer   |
|out_13_V_V_din     | out |   16|   ap_fifo  |  out_13_V_V  |    pointer   |
|out_13_V_V_full_n  |  in |    1|   ap_fifo  |  out_13_V_V  |    pointer   |
|out_13_V_V_write   | out |    1|   ap_fifo  |  out_13_V_V  |    pointer   |
|out_14_V_V_din     | out |   16|   ap_fifo  |  out_14_V_V  |    pointer   |
|out_14_V_V_full_n  |  in |    1|   ap_fifo  |  out_14_V_V  |    pointer   |
|out_14_V_V_write   | out |    1|   ap_fifo  |  out_14_V_V  |    pointer   |
|out_15_V_V_din     | out |   16|   ap_fifo  |  out_15_V_V  |    pointer   |
|out_15_V_V_full_n  |  in |    1|   ap_fifo  |  out_15_V_V  |    pointer   |
|out_15_V_V_write   | out |    1|   ap_fifo  |  out_15_V_V  |    pointer   |
+-------------------+-----+-----+------------+--------------+--------------+

