#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Aug 17 11:43:32 2020
# Process ID: 5816
# Current directory: D:/project_codes/EDGE_Digital_Sensor_Addon/Zynq_Z20_Sensor_codes/Gesture_Sensor/Gesture_Sensor.runs/synth_1
# Command line: vivado.exe -log gesture1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source gesture1.tcl
# Log file: D:/project_codes/EDGE_Digital_Sensor_Addon/Zynq_Z20_Sensor_codes/Gesture_Sensor/Gesture_Sensor.runs/synth_1/gesture1.vds
# Journal file: D:/project_codes/EDGE_Digital_Sensor_Addon/Zynq_Z20_Sensor_codes/Gesture_Sensor/Gesture_Sensor.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source gesture1.tcl -notrace
Command: synth_design -top gesture1 -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6300 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 706.434 ; gain = 180.777
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'gesture1' [D:/project_codes/EDGE_Digital_Sensor_Addon/Zynq_Z20_Sensor_codes/Gesture_Sensor/Gesture_Sensor.srcs/sources_1/imports/gesture_sensor_ise/Gesture.vhd:38]
	Parameter sys_clk_freq bound to: 50000000 - type: integer 
	Parameter sensor_addr bound to: 7'b1110011 
	Parameter input_clk bound to: 50000000 - type: integer 
	Parameter bus_clk bound to: 400000 - type: integer 
INFO: [Synth 8-3491] module 'i2c_master' declared at 'D:/project_codes/EDGE_Digital_Sensor_Addon/Zynq_Z20_Sensor_codes/Gesture_Sensor/Gesture_Sensor.srcs/sources_1/imports/gesture_sensor_ise/i2c_master.vhd:36' bound to instance 'i2c_master_0' of component 'i2c_master' [D:/project_codes/EDGE_Digital_Sensor_Addon/Zynq_Z20_Sensor_codes/Gesture_Sensor/Gesture_Sensor.srcs/sources_1/imports/gesture_sensor_ise/Gesture.vhd:163]
INFO: [Synth 8-638] synthesizing module 'i2c_master' [D:/project_codes/EDGE_Digital_Sensor_Addon/Zynq_Z20_Sensor_codes/Gesture_Sensor/Gesture_Sensor.srcs/sources_1/imports/gesture_sensor_ise/i2c_master.vhd:54]
	Parameter input_clk bound to: 50000000 - type: integer 
	Parameter bus_clk bound to: 400000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'i2c_master' (1#1) [D:/project_codes/EDGE_Digital_Sensor_Addon/Zynq_Z20_Sensor_codes/Gesture_Sensor/Gesture_Sensor.srcs/sources_1/imports/gesture_sensor_ise/i2c_master.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'gesture1' (2#1) [D:/project_codes/EDGE_Digital_Sensor_Addon/Zynq_Z20_Sensor_codes/Gesture_Sensor/Gesture_Sensor.srcs/sources_1/imports/gesture_sensor_ise/Gesture.vhd:38]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 763.246 ; gain = 237.590
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 768.461 ; gain = 242.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 768.461 ; gain = 242.805
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/project_codes/EDGE_Digital_Sensor_Addon/Zynq_Z20_Sensor_codes/Gesture_Sensor/Gesture_Sensor.srcs/constrs_1/imports/new/gesture.xdc]
Finished Parsing XDC File [D:/project_codes/EDGE_Digital_Sensor_Addon/Zynq_Z20_Sensor_codes/Gesture_Sensor/Gesture_Sensor.srcs/constrs_1/imports/new/gesture.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/project_codes/EDGE_Digital_Sensor_Addon/Zynq_Z20_Sensor_codes/Gesture_Sensor/Gesture_Sensor.srcs/constrs_1/imports/new/gesture.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/gesture1_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/gesture1_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 894.828 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 894.828 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 894.828 ; gain = 369.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 894.828 ; gain = 369.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 894.828 ; gain = 369.172
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'i2c_master'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'gesture1'
INFO: [Synth 8-5544] ROM "gesture" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "busy_cnt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "busy_prev" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "counter" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   ready |                        000000001 |                             0000
                   start |                        000000010 |                             0001
                 command |                        000000100 |                             0010
                slv_ack1 |                        000001000 |                             0011
                      wr |                        000010000 |                             0100
                slv_ack2 |                        000100000 |                             0110
                      rd |                        001000000 |                             0101
                mstr_ack |                        010000000 |                             0111
                    stop |                        100000000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'i2c_master'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   start |                             0000 |                             0000
            bank_address |                             0001 |                             0001
               read_data |                             0010 |                             0010
           output_result |                             0011 |                             0011
            bank0_select |                             0100 |                             0100
              init_state |                             0101 |                             0101
        bank0_select_new |                             0110 |                             0110
            gesture_init |                             0111 |                             0111
             gesture_reg |                             1000 |                             1000
              read_data1 |                             1001 |                             1001
            gesture_data |                             1010 |                             1010
           gesture_delay |                             1011 |                             1011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'gesture1'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 894.828 ; gain = 369.172
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 7     
	                7 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	  12 Input     32 Bit        Muxes := 1     
	   9 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 9     
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 2     
	  33 Input      8 Bit        Muxes := 1     
	  12 Input      8 Bit        Muxes := 2     
	  12 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	  12 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 12    
	   3 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 7     
	   6 Input      1 Bit        Muxes := 3     
	  12 Input      1 Bit        Muxes := 14    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module gesture1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	  12 Input     32 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 2     
	  33 Input      8 Bit        Muxes := 1     
	  12 Input      8 Bit        Muxes := 2     
	  12 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	  12 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 6     
	  12 Input      1 Bit        Muxes := 14    
Module i2c_master 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 4     
	                7 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   9 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 9     
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 7     
	   6 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'i2c_addr_reg[5]' (FDE) to 'i2c_addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'i2c_master_0/addr_rw_reg[6]' (FDE) to 'i2c_master_0/addr_rw_reg[1]'
INFO: [Synth 8-3886] merging instance 'i2c_addr_reg[6]' (FDE) to 'i2c_addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'i2c_master_0/addr_rw_reg[7]' (FDE) to 'i2c_master_0/addr_rw_reg[1]'
INFO: [Synth 8-3886] merging instance 'i2c_addr_reg[0]' (FDE) to 'i2c_addr_reg[1]'
INFO: [Synth 8-3886] merging instance 'i2c_master_0/addr_rw_reg[1]' (FDE) to 'i2c_master_0/addr_rw_reg[2]'
INFO: [Synth 8-3886] merging instance 'i2c_addr_reg[1]' (FDE) to 'i2c_addr_reg[4]'
INFO: [Synth 8-3886] merging instance 'i2c_master_0/addr_rw_reg[2]' (FDE) to 'i2c_master_0/addr_rw_reg[5]'
INFO: [Synth 8-3886] merging instance 'i2c_addr_reg[2]' (FDE) to 'i2c_addr_reg[3]'
INFO: [Synth 8-3886] merging instance 'i2c_master_0/addr_rw_reg[3]' (FDE) to 'i2c_master_0/addr_rw_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i2c_addr_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i2c_addr_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i2c_master_0/addr_rw_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i2c_master_0/addr_rw_reg[5] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 894.828 ; gain = 369.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------------------+---------------+----------------+
|Module Name | RTL Object             | Depth x Width | Implemented As | 
+------------+------------------------+---------------+----------------+
|gesture1    | initRegisterArray[0,1] | 64x8          | LUT            | 
|gesture1    | initRegisterArray[0,0] | 64x8          | LUT            | 
|gesture1    | initGestureArray[0,0]  | 32x8          | LUT            | 
|gesture1    | initRegisterArray[0,1] | 64x8          | LUT            | 
|gesture1    | initRegisterArray[0,0] | 64x8          | LUT            | 
|gesture1    | initGestureArray[0,0]  | 32x8          | LUT            | 
+------------+------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 894.828 ; gain = 369.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 894.828 ; gain = 369.172
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 900.172 ; gain = 374.516
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 904.949 ; gain = 379.293
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 904.949 ; gain = 379.293
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 904.949 ; gain = 379.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 904.949 ; gain = 379.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 904.949 ; gain = 379.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 904.949 ; gain = 379.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    22|
|3     |LUT1   |     5|
|4     |LUT2   |    50|
|5     |LUT3   |    48|
|6     |LUT4   |    31|
|7     |LUT5   |    43|
|8     |LUT6   |    78|
|9     |FDCE   |    59|
|10    |FDPE   |     6|
|11    |FDRE   |    78|
|12    |IBUF   |     2|
|13    |IOBUF  |     2|
|14    |OBUF   |     4|
+------+-------+------+

Report Instance Areas: 
+------+---------------+-----------+------+
|      |Instance       |Module     |Cells |
+------+---------------+-----------+------+
|1     |top            |           |   429|
|2     |  i2c_master_0 |i2c_master |   181|
+------+---------------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 904.949 ; gain = 379.293
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:38 ; elapsed = 00:00:51 . Memory (MB): peak = 904.949 ; gain = 252.926
Synthesis Optimization Complete : Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 904.949 ; gain = 379.293
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 24 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 924.969 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
40 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:08 ; elapsed = 00:01:12 . Memory (MB): peak = 924.969 ; gain = 630.141
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 924.969 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/project_codes/EDGE_Digital_Sensor_Addon/Zynq_Z20_Sensor_codes/Gesture_Sensor/Gesture_Sensor.runs/synth_1/gesture1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file gesture1_utilization_synth.rpt -pb gesture1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Aug 17 11:44:48 2020...
