Using Vivado HLS tools to create accelerated implementations in reconfigurable hardware from high level representations of the application, and optimizing Vivado HLS applications to maximize statement- and system-level parallelism
- Create FPGA hardware/software projects using Vivado HLS & XPS
- Generate VHDL code for the Xilinx ML507 board using Vivado HLS
- Add directives to you Vivado HLS project code to optimize the generated hardware cores for improved efficiency, throughput, and performance
- Understand various Vivado HLS optimization techniques that are implemented at the source code level
- Add code generated by Vivado HLS to an existing XPS project as a unique IP core
- Test and profile the hardware and software implementations of a simple application
- Understand the connection between hardware and software and its impact on application performance