
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys-Verific 0.0.49
 Yosys 0.18+10 (git sha1 7a7a25778, gcc 9.1.0 -fPIC -Os)


-- Executing script file `yosys.ys' --
echo on

yosys> plugin -i synth-rs

yosys> read -verific

yosys> read -incdir .

yosys> verific -vlog-incdir .

1. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May22_SW_Release, released at Wed Jun  1 05:39:28 2022.

yosys> verilog_defaults -add -I.

yosys> read -vlog2k wb_dma_defines.vh dma_wrapper_top.v wb_dma_ch_arb.v wb_dma_ch_pri_enc.v wb_dma_ch_sel.v wb_dma_de.v wb_dma_inc30r.v wb_dma_pri_enc_sub.v wb_dma_rf.v wb_dma_wb_if.v wb_dma_wb_mast.v wb_dma_wb_slv.v wb_dma_ch_rf.v wb_dma_top.v

yosys> verific -vlog2k wb_dma_defines.vh dma_wrapper_top.v wb_dma_ch_arb.v wb_dma_ch_pri_enc.v wb_dma_ch_sel.v wb_dma_de.v wb_dma_inc30r.v wb_dma_pri_enc_sub.v wb_dma_rf.v wb_dma_wb_if.v wb_dma_wb_mast.v wb_dma_wb_slv.v wb_dma_ch_rf.v wb_dma_top.v

2. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May22_SW_Release, released at Wed Jun  1 05:39:28 2022.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'wb_dma_defines.vh'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'dma_wrapper_top.v'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'wb_dma_ch_arb.v'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'wb_dma_ch_pri_enc.v'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'wb_dma_ch_sel.v'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'wb_dma_de.v'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'wb_dma_inc30r.v'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'wb_dma_pri_enc_sub.v'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'wb_dma_rf.v'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'wb_dma_wb_if.v'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'wb_dma_wb_mast.v'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'wb_dma_wb_slv.v'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'wb_dma_ch_rf.v'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'wb_dma_top.v'

yosys> synth_rs -top dma_wrapper_top -tech genesis -goal area -de -no_dsp -no_bram -verilog synthesized.v

3. Executing synth_rs pass: v0.4.58

yosys> read_verilog -lib -specify -nomem2reg +/rapidsilicon/common/cells_sim.v +/rapidsilicon/genesis/cells_sim.v

3.1. Executing Verilog-2005 frontend: /home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

3.2. Executing Verilog-2005 frontend: /home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/cells_sim.v
Parsing Verilog input from `/home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\dffsre'.
Generating RTLIL representation for module `\dffnsre'.
Generating RTLIL representation for module `\latchsre'.
Generating RTLIL representation for module `\latchnsre'.
Generating RTLIL representation for module `\io_scff'.
Generating RTLIL representation for module `\scff'.
Generating RTLIL representation for module `\sh_dff'.
Generating RTLIL representation for module `\adder_carry'.
Generating RTLIL representation for module `\sdffr'.
Generating RTLIL representation for module `\sdffs'.
Generating RTLIL representation for module `\TDP_BRAM18'.
Generating RTLIL representation for module `\TDP36K'.
Generating RTLIL representation for module `\RS_DSP1'.
Generating RTLIL representation for module `\RS_DSP2'.
Generating RTLIL representation for module `\RS_DSP2_MULT'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\dsp_t1_sim'.
Generating RTLIL representation for module `\dsp_t1_20x18x64'.
Generating RTLIL representation for module `\dsp_t1_10x9x32'.
Successfully finished Verilog frontend.

yosys> hierarchy -check -top dma_wrapper_top

3.3. Executing HIERARCHY pass (managing design hierarchy).
VERIFIC-INFO [VERI-1018] dma_wrapper_top.v:2: compiling module 'dma_wrapper_top'
VERIFIC-INFO [VERI-1018] wb_dma_top.v:92: compiling module 'wb_dma_top'
VERIFIC-WARNING [VERI-1209] wb_dma_top.v:346: expression size 32 truncated to fit in target size 1
VERIFIC-INFO [VERI-1018] wb_dma_rf.v:92: compiling module 'wb_dma_rf'
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:337: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:338: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:339: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:340: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:341: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:343: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:344: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:345: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:346: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:347: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:348: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:349: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:350: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:352: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:353: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:354: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:355: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:356: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:357: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:358: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:359: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:361: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:362: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:363: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:364: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:365: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:366: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:367: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:368: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:370: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:371: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:372: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:373: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:374: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:375: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:376: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:377: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:379: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:380: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:381: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:382: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:383: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:384: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:385: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:386: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:388: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:389: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:390: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:391: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:392: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:393: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:394: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:395: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:397: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:398: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:399: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:400: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:401: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:402: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:403: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:404: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:406: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:407: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:408: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:409: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:410: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:411: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:412: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:413: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:415: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:416: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:417: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:418: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:419: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:420: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:421: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:422: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:424: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:425: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:426: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:427: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:428: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:429: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:430: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:431: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:433: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:434: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:435: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:436: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:437: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:438: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:439: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:440: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:442: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:443: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:444: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:445: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:446: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:447: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:448: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:449: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:451: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:452: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:453: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:454: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:455: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:456: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:457: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:458: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:460: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:461: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:462: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:463: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:464: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:465: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:466: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:467: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:469: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:470: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:471: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:472: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:473: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:474: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:475: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:476: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:478: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:479: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:480: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:481: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:482: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:483: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:484: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:485: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:487: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:488: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:489: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:490: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:491: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:492: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:493: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:494: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:496: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:497: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:498: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:499: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:500: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:501: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:502: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:503: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:505: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:506: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:507: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:508: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:509: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:510: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:511: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:512: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:514: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:515: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:516: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:517: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:518: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:519: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:520: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:521: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:523: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:524: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:525: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:526: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:527: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:528: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:529: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:530: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:532: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:533: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:534: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:535: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:536: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:537: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:538: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:539: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:541: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:542: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:543: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:544: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:545: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:546: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:547: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:548: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:550: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:551: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:552: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:553: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:554: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:555: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:556: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:557: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:559: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:560: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:561: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:562: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:563: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:564: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:565: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:566: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:568: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:569: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:570: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:571: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:572: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:573: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:574: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:575: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:577: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:578: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:579: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:580: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:581: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:582: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:583: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:584: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:586: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:587: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:588: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:589: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:590: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:591: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:592: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:593: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:595: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:596: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:597: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:598: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:599: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:600: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:601: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:602: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:604: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:605: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:606: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:607: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:608: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:609: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:610: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:611: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:613: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:614: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:615: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:616: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:617: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:618: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:619: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:620: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-1173] wb_dma_rf.v:336: synthesis - simulation differences may occur when using full_case directive
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:639: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:641: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:646: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:648: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:651: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:653: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:665: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:668: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] wb_dma_ch_rf.v:90: compiling module 'wb_dma_ch_rf(HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)'
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:258: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:264: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:273: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:276: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:284: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:293: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:300: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:306: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:310: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:313: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:314: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:320: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:324: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:326: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:331: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:335: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:339: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:343: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:345: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:350: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:352: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:356: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:358: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:362: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:364: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:368: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:372: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:374: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:378: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:382: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:384: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:388: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:392: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:394: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:406: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:409: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:412: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:422: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:427: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:436: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:444: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:446: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:448: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:457: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:461: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:467: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:469: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:476: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:478: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:480: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:489: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:493: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:499: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:506: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:516: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] wb_dma_ch_rf.v:90: compiling module 'wb_dma_ch_rf(CH_NO=5'b01,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)'
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:258: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:264: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:273: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:276: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:284: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:293: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:300: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:306: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:320: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:331: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:335: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:339: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:350: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:356: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:362: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:368: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:378: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:388: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:467: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:469: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:499: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:506: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:516: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] wb_dma_ch_rf.v:90: compiling module 'wb_dma_ch_rf(CH_NO=5'b010,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)'
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:258: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:264: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:273: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:276: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:284: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:293: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:300: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:306: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:320: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:331: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:335: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:339: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:350: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:356: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:362: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:368: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:378: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:388: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:467: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:469: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:499: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:506: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:516: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] wb_dma_ch_rf.v:90: compiling module 'wb_dma_ch_rf(CH_NO=5'b011,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)'
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:258: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:264: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:273: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:276: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:284: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:293: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:300: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:306: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:320: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:331: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:335: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:339: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:350: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:356: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:362: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:368: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:378: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:388: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:467: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:469: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:499: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:506: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:516: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] wb_dma_ch_rf.v:90: compiling module 'wb_dma_ch_rf(CH_NO=5'b0100,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)'
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:258: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:264: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:273: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:276: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:284: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:293: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:300: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:306: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:320: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:331: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:335: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:339: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:350: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:356: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:362: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:368: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:378: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:388: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:467: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:469: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:499: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:506: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:516: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] wb_dma_ch_rf.v:90: compiling module 'wb_dma_ch_rf(CH_NO=5'b0101,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)'
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:258: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:264: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:273: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:276: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:284: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:293: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:300: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:306: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:320: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:331: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:335: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:339: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:350: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:356: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:362: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:368: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:378: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:388: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:467: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:469: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:499: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:506: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:516: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] wb_dma_ch_rf.v:90: compiling module 'wb_dma_ch_rf(CH_NO=5'b0110,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)'
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:258: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:264: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:273: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:276: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:284: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:293: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:300: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:306: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:320: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:331: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:335: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:339: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:350: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:356: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:362: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:368: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:378: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:388: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:467: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:469: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:499: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:506: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:516: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] wb_dma_ch_rf.v:90: compiling module 'wb_dma_ch_rf(CH_NO=5'b0111,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)'
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:258: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:264: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:273: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:276: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:284: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:293: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:300: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:306: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:320: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:331: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:335: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:339: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:350: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:356: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:362: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:368: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:378: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:388: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:467: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:469: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:499: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:506: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:516: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] wb_dma_ch_rf.v:90: compiling module 'wb_dma_ch_rf(CH_NO=5'b01000,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)'
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:258: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:264: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:273: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:276: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:284: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:293: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:300: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:306: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:320: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:331: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:335: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:339: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:350: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:356: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:362: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:368: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:378: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:388: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:467: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:469: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:499: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:506: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:516: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] wb_dma_ch_rf.v:90: compiling module 'wb_dma_ch_rf(CH_NO=5'b01001,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)'
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:258: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:264: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:273: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:276: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:284: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:293: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:300: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:306: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:320: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:331: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:335: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:339: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:350: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:356: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:362: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:368: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:378: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:388: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:467: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:469: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:499: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:506: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:516: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] wb_dma_ch_rf.v:90: compiling module 'wb_dma_ch_rf(CH_NO=5'b01010,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)'
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:258: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:264: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:273: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:276: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:284: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:293: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:300: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:306: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:320: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:331: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:335: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:339: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:350: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:356: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:362: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:368: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:378: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:388: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:467: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:469: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:499: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:506: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:516: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] wb_dma_ch_rf.v:90: compiling module 'wb_dma_ch_rf(CH_NO=5'b01011,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)'
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:258: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:264: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:273: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:276: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:284: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:293: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:300: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:306: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:320: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:331: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:335: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:339: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:350: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:356: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:362: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:368: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:378: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:388: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:467: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:469: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:499: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:506: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:516: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] wb_dma_ch_rf.v:90: compiling module 'wb_dma_ch_rf(CH_NO=5'b01100,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)'
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:258: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:264: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:273: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:276: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:284: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:293: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:300: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:306: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:320: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:331: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:335: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:339: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:350: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:356: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:362: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:368: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:378: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:388: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:467: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:469: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:499: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:506: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:516: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] wb_dma_ch_rf.v:90: compiling module 'wb_dma_ch_rf(CH_NO=5'b01101,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)'
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:258: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:264: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:273: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:276: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:284: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:293: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:300: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:306: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:320: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:331: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:335: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:339: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:350: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:356: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:362: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:368: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:378: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:388: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:467: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:469: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:499: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:506: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:516: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] wb_dma_ch_rf.v:90: compiling module 'wb_dma_ch_rf(CH_NO=5'b01110,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)'
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:258: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:264: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:273: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:276: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:284: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:293: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:300: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:306: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:320: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:331: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:335: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:339: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:350: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:356: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:362: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:368: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:378: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:388: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:467: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:469: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:499: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:506: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:516: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] wb_dma_ch_rf.v:90: compiling module 'wb_dma_ch_rf(CH_NO=5'b01111,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)'
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:258: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:264: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:273: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:276: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:284: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:293: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:300: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:306: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:320: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:331: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:335: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:339: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:350: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:356: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:362: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:368: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:378: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:388: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:467: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:469: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:499: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:506: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:516: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] wb_dma_ch_rf.v:90: compiling module 'wb_dma_ch_rf(CH_NO=5'b10000,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)'
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:258: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:264: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:273: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:276: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:284: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:293: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:300: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:306: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:320: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:331: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:335: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:339: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:350: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:356: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:362: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:368: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:378: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:388: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:467: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:469: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:499: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:506: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:516: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] wb_dma_ch_rf.v:90: compiling module 'wb_dma_ch_rf(CH_NO=5'b10001,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)'
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:258: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:264: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:273: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:276: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:284: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:293: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:300: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:306: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:320: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:331: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:335: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:339: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:350: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:356: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:362: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:368: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:378: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:388: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:467: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:469: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:499: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:506: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:516: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] wb_dma_ch_rf.v:90: compiling module 'wb_dma_ch_rf(CH_NO=5'b10010,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)'
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:258: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:264: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:273: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:276: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:284: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:293: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:300: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:306: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:320: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:331: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:335: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:339: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:350: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:356: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:362: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:368: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:378: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:388: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:467: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:469: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:499: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:506: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:516: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] wb_dma_ch_rf.v:90: compiling module 'wb_dma_ch_rf(CH_NO=5'b10011,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)'
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:258: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:264: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:273: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:276: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:284: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:293: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:300: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:306: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:320: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:331: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:335: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:339: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:350: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:356: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:362: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:368: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:378: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:388: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:467: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:469: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:499: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:506: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:516: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] wb_dma_ch_rf.v:90: compiling module 'wb_dma_ch_rf(CH_NO=5'b10100,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)'
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:258: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:264: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:273: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:276: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:284: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:293: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:300: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:306: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:320: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:331: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:335: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:339: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:350: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:356: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:362: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:368: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:378: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:388: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:467: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:469: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:499: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:506: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:516: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] wb_dma_ch_rf.v:90: compiling module 'wb_dma_ch_rf(CH_NO=5'b10101,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)'
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:258: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:264: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:273: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:276: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:284: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:293: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:300: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:306: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:320: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:331: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:335: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:339: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:350: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:356: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:362: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:368: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:378: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:388: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:467: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:469: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:499: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:506: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:516: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] wb_dma_ch_rf.v:90: compiling module 'wb_dma_ch_rf(CH_NO=5'b10110,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)'
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:258: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:264: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:273: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:276: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:284: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:293: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:300: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:306: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:320: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:331: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:335: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:339: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:350: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:356: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:362: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:368: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:378: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:388: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:467: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:469: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:499: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:506: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:516: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] wb_dma_ch_rf.v:90: compiling module 'wb_dma_ch_rf(CH_NO=5'b10111,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)'
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:258: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:264: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:273: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:276: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:284: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:293: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:300: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:306: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:320: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:331: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:335: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:339: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:350: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:356: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:362: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:368: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:378: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:388: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:467: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:469: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:499: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:506: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:516: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] wb_dma_ch_rf.v:90: compiling module 'wb_dma_ch_rf(CH_NO=5'b11000,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)'
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:258: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:264: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:273: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:276: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:284: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:293: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:300: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:306: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:320: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:331: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:335: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:339: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:350: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:356: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:362: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:368: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:378: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:388: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:467: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:469: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:499: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:506: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:516: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] wb_dma_ch_rf.v:90: compiling module 'wb_dma_ch_rf(CH_NO=5'b11001,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)'
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:258: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:264: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:273: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:276: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:284: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:293: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:300: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:306: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:320: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:331: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:335: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:339: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:350: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:356: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:362: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:368: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:378: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:388: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:467: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:469: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:499: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:506: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:516: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] wb_dma_ch_rf.v:90: compiling module 'wb_dma_ch_rf(CH_NO=5'b11010,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)'
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:258: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:264: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:273: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:276: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:284: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:293: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:300: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:306: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:320: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:331: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:335: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:339: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:350: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:356: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:362: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:368: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:378: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:388: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:467: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:469: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:499: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:506: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:516: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] wb_dma_ch_rf.v:90: compiling module 'wb_dma_ch_rf(CH_NO=5'b11011,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)'
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:258: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:264: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:273: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:276: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:284: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:293: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:300: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:306: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:320: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:331: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:335: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:339: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:350: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:356: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:362: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:368: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:378: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:388: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:467: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:469: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:499: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:506: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:516: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] wb_dma_ch_rf.v:90: compiling module 'wb_dma_ch_rf(CH_NO=5'b11100,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)'
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:258: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:264: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:273: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:276: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:284: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:293: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:300: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:306: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:320: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:331: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:335: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:339: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:350: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:356: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:362: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:368: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:378: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:388: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:467: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:469: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:499: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:506: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:516: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] wb_dma_ch_rf.v:90: compiling module 'wb_dma_ch_rf(CH_NO=5'b11101,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)'
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:258: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:264: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:273: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:276: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:284: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:293: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:300: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:306: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:320: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:331: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:335: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:339: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:350: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:356: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:362: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:368: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:378: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:388: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:467: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:469: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:499: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:506: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:516: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] wb_dma_ch_rf.v:90: compiling module 'wb_dma_ch_rf(CH_NO=5'b11110,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)'
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:258: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:264: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:273: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:276: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:284: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:293: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:300: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:306: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:320: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:331: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:335: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:339: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:350: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:356: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:362: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:368: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:378: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:388: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:467: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:469: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:499: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:506: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:516: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] wb_dma_ch_sel.v:93: compiling module 'wb_dma_ch_sel'
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:407: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:442: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:445: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:451: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:454: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:458: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:461: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:464: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:467: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:470: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:473: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:476: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:479: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:482: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:485: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:488: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:491: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:494: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:497: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:500: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:503: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:506: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:509: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:512: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:515: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:518: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:521: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:524: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:527: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:530: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:533: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:536: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:539: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:542: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:545: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:548: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:552: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:554: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-1173] wb_dma_ch_sel.v:564: synthesis - simulation differences may occur when using full_case directive
VERIFIC-WARNING [VERI-1173] wb_dma_ch_sel.v:599: synthesis - simulation differences may occur when using full_case directive
VERIFIC-WARNING [VERI-1173] wb_dma_ch_sel.v:640: synthesis - simulation differences may occur when using full_case directive
VERIFIC-WARNING [VERI-1173] wb_dma_ch_sel.v:681: synthesis - simulation differences may occur when using full_case directive
VERIFIC-WARNING [VERI-1173] wb_dma_ch_sel.v:722: synthesis - simulation differences may occur when using full_case directive
VERIFIC-WARNING [VERI-1173] wb_dma_ch_sel.v:763: synthesis - simulation differences may occur when using full_case directive
VERIFIC-WARNING [VERI-1173] wb_dma_ch_sel.v:804: synthesis - simulation differences may occur when using full_case directive
VERIFIC-WARNING [VERI-1173] wb_dma_ch_sel.v:845: synthesis - simulation differences may occur when using full_case directive
VERIFIC-WARNING [VERI-1173] wb_dma_ch_sel.v:886: synthesis - simulation differences may occur when using full_case directive
VERIFIC-WARNING [VERI-1173] wb_dma_ch_sel.v:927: synthesis - simulation differences may occur when using full_case directive
VERIFIC-INFO [VERI-1018] wb_dma_ch_pri_enc.v:93: compiling module 'wb_dma_ch_pri_enc'
VERIFIC-INFO [VERI-1018] wb_dma_pri_enc_sub.v:78: compiling module 'wb_dma_pri_enc_sub'
VERIFIC-WARNING [VERI-2371] wb_dma_ch_pri_enc.v:342: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_pri_enc.v:344: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_pri_enc.v:346: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_pri_enc.v:348: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_pri_enc.v:350: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_pri_enc.v:352: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_pri_enc.v:354: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_pri_enc.v:355: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_pri_enc.v:359: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_pri_enc.v:361: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_pri_enc.v:363: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_pri_enc.v:364: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_pri_enc.v:368: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_pri_enc.v:369: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] wb_dma_ch_arb.v:88: compiling module 'wb_dma_ch_arb'
VERIFIC-WARNING [VERI-2371] wb_dma_ch_arb.v:149: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_arb.v:150: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-1173] wb_dma_ch_arb.v:163: synthesis - simulation differences may occur when using full_case directive
VERIFIC-INFO [VERI-1018] wb_dma_de.v:84: compiling module 'wb_dma_de'
VERIFIC-WARNING [VERI-2371] wb_dma_de.v:259: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_de.v:263: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_de.v:265: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] wb_dma_inc30r.v:73: compiling module 'wb_dma_inc30r'
VERIFIC-WARNING [VERI-2371] wb_dma_inc30r.v:85: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-1209] wb_dma_inc30r.v:88: expression size 17 truncated to fit in target size 16
VERIFIC-WARNING [VERI-2371] wb_dma_de.v:305: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_de.v:307: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_de.v:346: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_de.v:348: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_de.v:353: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_de.v:357: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_de.v:359: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_de.v:364: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_de.v:368: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_de.v:371: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_de.v:383: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_de.v:390: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_de.v:400: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_de.v:412: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_de.v:415: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_de.v:418: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_de.v:428: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_de.v:431: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_de.v:437: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_de.v:454: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_de.v:464: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_de.v:465: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-1173] wb_dma_de.v:487: synthesis - simulation differences may occur when using full_case directive
VERIFIC-INFO [VERI-1018] wb_dma_wb_if.v:77: compiling module 'wb_dma_wb_if'
VERIFIC-INFO [VERI-1018] wb_dma_wb_mast.v:73: compiling module 'wb_dma_wb_mast'
VERIFIC-WARNING [VERI-2371] wb_dma_wb_mast.v:148: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_wb_mast.v:151: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_wb_mast.v:154: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_wb_mast.v:157: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_wb_mast.v:160: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] wb_dma_wb_slv.v:83: compiling module 'wb_dma_wb_slv'
VERIFIC-WARNING [VERI-2371] wb_dma_wb_slv.v:161: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_wb_slv.v:164: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_wb_slv.v:167: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_wb_slv.v:170: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_wb_slv.v:173: delay control is not supported for synthesis
Importing module dma_wrapper_top.
Importing module wb_dma_top.
Importing module wb_dma_ch_sel.
Importing module wb_dma_ch_arb.
Importing module wb_dma_ch_pri_enc.
Importing module wb_dma_de.
Importing module wb_dma_inc30r.
Importing module wb_dma_pri_enc_sub.
Importing module wb_dma_rf.
Importing module wb_dma_ch_rf(CH_NO=5'b01,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Importing module wb_dma_ch_rf(CH_NO=5'b010,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Importing module wb_dma_ch_rf(CH_NO=5'b0100,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Importing module wb_dma_ch_rf(CH_NO=5'b01000,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Importing module wb_dma_ch_rf(CH_NO=5'b01001,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Importing module wb_dma_ch_rf(CH_NO=5'b0101,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Importing module wb_dma_ch_rf(CH_NO=5'b01010,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Importing module wb_dma_ch_rf(CH_NO=5'b01011,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Importing module wb_dma_ch_rf(CH_NO=5'b011,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Importing module wb_dma_ch_rf(CH_NO=5'b0110,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Importing module wb_dma_ch_rf(CH_NO=5'b01100,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Importing module wb_dma_ch_rf(CH_NO=5'b01101,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Importing module wb_dma_ch_rf(CH_NO=5'b0111,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Importing module wb_dma_ch_rf(CH_NO=5'b01110,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Importing module wb_dma_ch_rf(CH_NO=5'b01111,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Importing module wb_dma_ch_rf(CH_NO=5'b10000,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Importing module wb_dma_ch_rf(CH_NO=5'b10001,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Importing module wb_dma_ch_rf(CH_NO=5'b10010,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Importing module wb_dma_ch_rf(CH_NO=5'b10011,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Importing module wb_dma_ch_rf(CH_NO=5'b10100,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Importing module wb_dma_ch_rf(CH_NO=5'b10101,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Importing module wb_dma_ch_rf(CH_NO=5'b10110,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Importing module wb_dma_ch_rf(CH_NO=5'b10111,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Importing module wb_dma_ch_rf(CH_NO=5'b11000,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Importing module wb_dma_ch_rf(CH_NO=5'b11001,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Importing module wb_dma_ch_rf(CH_NO=5'b11010,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Importing module wb_dma_ch_rf(CH_NO=5'b11011,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Importing module wb_dma_ch_rf(CH_NO=5'b11100,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Importing module wb_dma_ch_rf(CH_NO=5'b11101,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Importing module wb_dma_ch_rf(CH_NO=5'b11110,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Importing module wb_dma_ch_rf(HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Importing module wb_dma_wb_if.
Importing module wb_dma_wb_mast.
Importing module wb_dma_wb_slv.

3.3.1. Analyzing design hierarchy..
Top module:  \dma_wrapper_top
Used module:     \wb_dma_top
Used module:         \wb_dma_wb_if
Used module:             \wb_dma_wb_slv
Used module:             \wb_dma_wb_mast
Used module:         \wb_dma_de
Used module:             \wb_dma_inc30r
Used module:         \wb_dma_ch_sel
Used module:             \wb_dma_ch_arb
Used module:             \wb_dma_ch_pri_enc
Used module:                 \wb_dma_pri_enc_sub
Used module:         \wb_dma_rf
Used module:             \wb_dma_ch_rf(CH_NO=5'b11110,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(CH_NO=5'b11101,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(CH_NO=5'b11100,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(CH_NO=5'b11011,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(CH_NO=5'b11010,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(CH_NO=5'b11001,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(CH_NO=5'b11000,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(CH_NO=5'b10111,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(CH_NO=5'b10110,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(CH_NO=5'b10101,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(CH_NO=5'b10100,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(CH_NO=5'b10011,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(CH_NO=5'b10010,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(CH_NO=5'b10001,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(CH_NO=5'b10000,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(CH_NO=5'b01111,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(CH_NO=5'b01110,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(CH_NO=5'b01101,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(CH_NO=5'b01100,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(CH_NO=5'b01011,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(CH_NO=5'b01010,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(CH_NO=5'b01001,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(CH_NO=5'b01000,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(CH_NO=5'b0111,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(CH_NO=5'b0110,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(CH_NO=5'b0101,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(CH_NO=5'b0100,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(CH_NO=5'b011,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(CH_NO=5'b010,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(CH_NO=5'b01,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)

3.3.2. Analyzing design hierarchy..
Top module:  \dma_wrapper_top
Used module:     \wb_dma_top
Used module:         \wb_dma_wb_if
Used module:             \wb_dma_wb_slv
Used module:             \wb_dma_wb_mast
Used module:         \wb_dma_de
Used module:             \wb_dma_inc30r
Used module:         \wb_dma_ch_sel
Used module:             \wb_dma_ch_arb
Used module:             \wb_dma_ch_pri_enc
Used module:                 \wb_dma_pri_enc_sub
Used module:         \wb_dma_rf
Used module:             \wb_dma_ch_rf(CH_NO=5'b11110,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(CH_NO=5'b11101,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(CH_NO=5'b11100,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(CH_NO=5'b11011,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(CH_NO=5'b11010,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(CH_NO=5'b11001,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(CH_NO=5'b11000,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(CH_NO=5'b10111,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(CH_NO=5'b10110,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(CH_NO=5'b10101,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(CH_NO=5'b10100,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(CH_NO=5'b10011,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(CH_NO=5'b10010,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(CH_NO=5'b10001,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(CH_NO=5'b10000,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(CH_NO=5'b01111,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(CH_NO=5'b01110,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(CH_NO=5'b01101,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(CH_NO=5'b01100,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(CH_NO=5'b01011,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(CH_NO=5'b01010,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(CH_NO=5'b01001,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(CH_NO=5'b01000,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(CH_NO=5'b0111,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(CH_NO=5'b0110,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(CH_NO=5'b0101,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(CH_NO=5'b0100,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(CH_NO=5'b011,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(CH_NO=5'b010,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(CH_NO=5'b01,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Removed 0 unused modules.

yosys> proc

3.4. Executing PROC pass (convert processes to netlists).

yosys> proc_clean

3.4.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

yosys> proc_rmdead

3.4.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

yosys> proc_prune

3.4.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

yosys> proc_init

3.4.4. Executing PROC_INIT pass (extract init attributes).

yosys> proc_arst

3.4.5. Executing PROC_ARST pass (detect async resets in processes).

yosys> proc_rom

3.4.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

yosys> proc_mux

3.4.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

yosys> proc_dlatch

3.4.8. Executing PROC_DLATCH pass (convert process syncs to latches).

yosys> proc_dff

3.4.9. Executing PROC_DFF pass (convert process syncs to FFs).

yosys> proc_memwr

3.4.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

yosys> proc_clean

3.4.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

yosys> opt_expr -keepdc

3.4.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module wb_dma_wb_slv.
<suppressed ~1 debug messages>
Optimizing module wb_dma_wb_mast.
<suppressed ~1 debug messages>
Optimizing module wb_dma_wb_if.
Optimizing module wb_dma_ch_rf(HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
<suppressed ~25 debug messages>
Optimizing module wb_dma_ch_rf(CH_NO=5'b11110,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
<suppressed ~28 debug messages>
Optimizing module wb_dma_ch_rf(CH_NO=5'b11101,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
<suppressed ~28 debug messages>
Optimizing module wb_dma_ch_rf(CH_NO=5'b11100,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
<suppressed ~28 debug messages>
Optimizing module wb_dma_ch_rf(CH_NO=5'b11011,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
<suppressed ~28 debug messages>
Optimizing module wb_dma_ch_rf(CH_NO=5'b11010,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
<suppressed ~28 debug messages>
Optimizing module wb_dma_ch_rf(CH_NO=5'b11001,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
<suppressed ~28 debug messages>
Optimizing module wb_dma_ch_rf(CH_NO=5'b11000,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
<suppressed ~28 debug messages>
Optimizing module wb_dma_ch_rf(CH_NO=5'b10111,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
<suppressed ~28 debug messages>
Optimizing module wb_dma_ch_rf(CH_NO=5'b10110,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
<suppressed ~28 debug messages>
Optimizing module wb_dma_ch_rf(CH_NO=5'b10101,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
<suppressed ~28 debug messages>
Optimizing module wb_dma_ch_rf(CH_NO=5'b10100,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
<suppressed ~28 debug messages>
Optimizing module wb_dma_ch_rf(CH_NO=5'b10011,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
<suppressed ~28 debug messages>
Optimizing module wb_dma_ch_rf(CH_NO=5'b10010,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
<suppressed ~28 debug messages>
Optimizing module wb_dma_ch_rf(CH_NO=5'b10001,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
<suppressed ~28 debug messages>
Optimizing module wb_dma_ch_rf(CH_NO=5'b10000,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
<suppressed ~28 debug messages>
Optimizing module wb_dma_ch_rf(CH_NO=5'b01111,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
<suppressed ~28 debug messages>
Optimizing module wb_dma_ch_rf(CH_NO=5'b01110,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
<suppressed ~28 debug messages>
Optimizing module wb_dma_ch_rf(CH_NO=5'b0111,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
<suppressed ~28 debug messages>
Optimizing module wb_dma_ch_rf(CH_NO=5'b01101,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
<suppressed ~28 debug messages>
Optimizing module wb_dma_ch_rf(CH_NO=5'b01100,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
<suppressed ~28 debug messages>
Optimizing module wb_dma_ch_rf(CH_NO=5'b0110,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
<suppressed ~28 debug messages>
Optimizing module wb_dma_ch_rf(CH_NO=5'b011,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
<suppressed ~28 debug messages>
Optimizing module wb_dma_ch_rf(CH_NO=5'b01011,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
<suppressed ~28 debug messages>
Optimizing module wb_dma_ch_rf(CH_NO=5'b01010,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
<suppressed ~28 debug messages>
Optimizing module wb_dma_ch_rf(CH_NO=5'b0101,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
<suppressed ~28 debug messages>
Optimizing module wb_dma_ch_rf(CH_NO=5'b01001,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
<suppressed ~28 debug messages>
Optimizing module wb_dma_ch_rf(CH_NO=5'b01000,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
<suppressed ~28 debug messages>
Optimizing module wb_dma_ch_rf(CH_NO=5'b0100,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
<suppressed ~28 debug messages>
Optimizing module wb_dma_ch_rf(CH_NO=5'b010,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
<suppressed ~28 debug messages>
Optimizing module wb_dma_ch_rf(CH_NO=5'b01,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
<suppressed ~28 debug messages>
Optimizing module wb_dma_rf.
<suppressed ~6 debug messages>
Optimizing module wb_dma_pri_enc_sub.
<suppressed ~7 debug messages>
Optimizing module wb_dma_inc30r.
Optimizing module wb_dma_de.
<suppressed ~8 debug messages>
Optimizing module wb_dma_ch_pri_enc.
<suppressed ~7 debug messages>
Optimizing module wb_dma_ch_arb.
<suppressed ~2 debug messages>
Optimizing module wb_dma_ch_sel.
<suppressed ~40 debug messages>
Optimizing module wb_dma_top.
<suppressed ~1 debug messages>
Optimizing module dma_wrapper_top.

yosys> bmuxmap

3.5. Executing BMUXMAP pass.

yosys> demuxmap

3.6. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> flatten

3.7. Executing FLATTEN pass (flatten design).
Deleting now unused module wb_dma_ch_arb.
Deleting now unused module wb_dma_ch_pri_enc.
Deleting now unused module wb_dma_ch_rf(CH_NO=5'b01,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Deleting now unused module wb_dma_ch_rf(CH_NO=5'b010,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Deleting now unused module wb_dma_ch_rf(CH_NO=5'b0100,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Deleting now unused module wb_dma_ch_rf(CH_NO=5'b01000,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Deleting now unused module wb_dma_ch_rf(CH_NO=5'b01001,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Deleting now unused module wb_dma_ch_rf(CH_NO=5'b0101,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Deleting now unused module wb_dma_ch_rf(CH_NO=5'b01010,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Deleting now unused module wb_dma_ch_rf(CH_NO=5'b01011,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Deleting now unused module wb_dma_ch_rf(CH_NO=5'b011,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Deleting now unused module wb_dma_ch_rf(CH_NO=5'b0110,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Deleting now unused module wb_dma_ch_rf(CH_NO=5'b01100,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Deleting now unused module wb_dma_ch_rf(CH_NO=5'b01101,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Deleting now unused module wb_dma_ch_rf(CH_NO=5'b0111,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Deleting now unused module wb_dma_ch_rf(CH_NO=5'b01110,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Deleting now unused module wb_dma_ch_rf(CH_NO=5'b01111,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Deleting now unused module wb_dma_ch_rf(CH_NO=5'b10000,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Deleting now unused module wb_dma_ch_rf(CH_NO=5'b10001,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Deleting now unused module wb_dma_ch_rf(CH_NO=5'b10010,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Deleting now unused module wb_dma_ch_rf(CH_NO=5'b10011,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Deleting now unused module wb_dma_ch_rf(CH_NO=5'b10100,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Deleting now unused module wb_dma_ch_rf(CH_NO=5'b10101,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Deleting now unused module wb_dma_ch_rf(CH_NO=5'b10110,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Deleting now unused module wb_dma_ch_rf(CH_NO=5'b10111,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Deleting now unused module wb_dma_ch_rf(CH_NO=5'b11000,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Deleting now unused module wb_dma_ch_rf(CH_NO=5'b11001,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Deleting now unused module wb_dma_ch_rf(CH_NO=5'b11010,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Deleting now unused module wb_dma_ch_rf(CH_NO=5'b11011,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Deleting now unused module wb_dma_ch_rf(CH_NO=5'b11100,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Deleting now unused module wb_dma_ch_rf(CH_NO=5'b11101,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Deleting now unused module wb_dma_ch_rf(CH_NO=5'b11110,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Deleting now unused module wb_dma_ch_rf(HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Deleting now unused module wb_dma_ch_sel.
Deleting now unused module wb_dma_de.
Deleting now unused module wb_dma_inc30r.
Deleting now unused module wb_dma_pri_enc_sub.
Deleting now unused module wb_dma_rf.
Deleting now unused module wb_dma_top.
Deleting now unused module wb_dma_wb_if.
Deleting now unused module wb_dma_wb_mast.
Deleting now unused module wb_dma_wb_slv.
<suppressed ~81 debug messages>

yosys> bmuxmap

3.8. Executing BMUXMAP pass.

yosys> demuxmap

3.9. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> tribuf -logic

3.10. Executing TRIBUF pass.

yosys> deminout

3.11. Executing DEMINOUT pass (demote inout ports to input or output).

yosys> opt_expr

3.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module dma_wrapper_top.
<suppressed ~1840 debug messages>

yosys> opt_clean

3.13. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dma_wrapper_top..
Removed 6956 unused cells and 44628 unused wires.
<suppressed ~8857 debug messages>

yosys> check

3.14. Executing CHECK pass (checking for obvious problems).
Checking module dma_wrapper_top...
Found and reported 0 problems.

yosys> opt -nodffe -nosdff

3.15. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.15.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module dma_wrapper_top.
<suppressed ~396 debug messages>

yosys> opt_merge -nomux

3.15.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dma_wrapper_top'.
<suppressed ~105 debug messages>
Removed a total of 35 cells.

yosys> opt_muxtree

3.15.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dma_wrapper_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $flatten\dma_top.\u1.\u1.$verific$mux_1033$wb_dma_ch_arb.v:2147$22435: \dma_top.u1.u1.state -> 5'11110
      Replacing known input bits on port A of cell $flatten\dma_top.\u1.\u1.$verific$mux_1003$wb_dma_ch_arb.v:2146$22405: \dma_top.u1.u1.state -> 5'11110
      Replacing known input bits on port A of cell $flatten\dma_top.\u1.\u1.$verific$mux_1000$wb_dma_ch_arb.v:2083$22402: \dma_top.u1.u1.state -> 5'11101
      Replacing known input bits on port A of cell $flatten\dma_top.\u1.\u1.$verific$mux_970$wb_dma_ch_arb.v:2082$22372: \dma_top.u1.u1.state -> 5'11101
      Replacing known input bits on port A of cell $flatten\dma_top.\u1.\u1.$verific$mux_967$wb_dma_ch_arb.v:2019$22369: \dma_top.u1.u1.state -> 5'11100
      Replacing known input bits on port A of cell $flatten\dma_top.\u1.\u1.$verific$mux_937$wb_dma_ch_arb.v:2018$22339: \dma_top.u1.u1.state -> 5'11100
      Replacing known input bits on port A of cell $flatten\dma_top.\u1.\u1.$verific$mux_934$wb_dma_ch_arb.v:1955$22336: \dma_top.u1.u1.state -> 5'11011
      Replacing known input bits on port A of cell $flatten\dma_top.\u1.\u1.$verific$mux_904$wb_dma_ch_arb.v:1954$22306: \dma_top.u1.u1.state -> 5'11011
      Replacing known input bits on port A of cell $flatten\dma_top.\u1.\u1.$verific$mux_901$wb_dma_ch_arb.v:1891$22303: \dma_top.u1.u1.state -> 5'11010
      Replacing known input bits on port A of cell $flatten\dma_top.\u1.\u1.$verific$mux_871$wb_dma_ch_arb.v:1890$22273: \dma_top.u1.u1.state -> 5'11010
      Replacing known input bits on port A of cell $flatten\dma_top.\u1.\u1.$verific$mux_868$wb_dma_ch_arb.v:1827$22270: \dma_top.u1.u1.state -> 5'11001
      Replacing known input bits on port A of cell $flatten\dma_top.\u1.\u1.$verific$mux_838$wb_dma_ch_arb.v:1826$22240: \dma_top.u1.u1.state -> 5'11001
      Replacing known input bits on port A of cell $flatten\dma_top.\u1.\u1.$verific$mux_835$wb_dma_ch_arb.v:1763$22237: \dma_top.u1.u1.state -> 5'11000
      Replacing known input bits on port A of cell $flatten\dma_top.\u1.\u1.$verific$mux_805$wb_dma_ch_arb.v:1762$22207: \dma_top.u1.u1.state -> 5'11000
      Replacing known input bits on port A of cell $flatten\dma_top.\u1.\u1.$verific$mux_802$wb_dma_ch_arb.v:1699$22204: \dma_top.u1.u1.state -> 5'10111
      Replacing known input bits on port A of cell $flatten\dma_top.\u1.\u1.$verific$mux_772$wb_dma_ch_arb.v:1698$22174: \dma_top.u1.u1.state -> 5'10111
      Replacing known input bits on port A of cell $flatten\dma_top.\u1.\u1.$verific$mux_769$wb_dma_ch_arb.v:1635$22171: \dma_top.u1.u1.state -> 5'10110
      Replacing known input bits on port A of cell $flatten\dma_top.\u1.\u1.$verific$mux_739$wb_dma_ch_arb.v:1634$22141: \dma_top.u1.u1.state -> 5'10110
      Replacing known input bits on port A of cell $flatten\dma_top.\u1.\u1.$verific$mux_736$wb_dma_ch_arb.v:1571$22138: \dma_top.u1.u1.state -> 5'10101
      Replacing known input bits on port A of cell $flatten\dma_top.\u1.\u1.$verific$mux_706$wb_dma_ch_arb.v:1570$22108: \dma_top.u1.u1.state -> 5'10101
      Replacing known input bits on port A of cell $flatten\dma_top.\u1.\u1.$verific$mux_703$wb_dma_ch_arb.v:1507$22105: \dma_top.u1.u1.state -> 5'10100
      Replacing known input bits on port A of cell $flatten\dma_top.\u1.\u1.$verific$mux_673$wb_dma_ch_arb.v:1506$22075: \dma_top.u1.u1.state -> 5'10100
      Replacing known input bits on port A of cell $flatten\dma_top.\u1.\u1.$verific$mux_670$wb_dma_ch_arb.v:1443$22072: \dma_top.u1.u1.state -> 5'10011
      Replacing known input bits on port A of cell $flatten\dma_top.\u1.\u1.$verific$mux_640$wb_dma_ch_arb.v:1442$22042: \dma_top.u1.u1.state -> 5'10011
      Replacing known input bits on port A of cell $flatten\dma_top.\u1.\u1.$verific$mux_637$wb_dma_ch_arb.v:1379$22039: \dma_top.u1.u1.state -> 5'10010
      Replacing known input bits on port A of cell $flatten\dma_top.\u1.\u1.$verific$mux_607$wb_dma_ch_arb.v:1378$22009: \dma_top.u1.u1.state -> 5'10010
      Replacing known input bits on port A of cell $flatten\dma_top.\u1.\u1.$verific$mux_604$wb_dma_ch_arb.v:1315$22006: \dma_top.u1.u1.state -> 5'10001
      Replacing known input bits on port A of cell $flatten\dma_top.\u1.\u1.$verific$mux_574$wb_dma_ch_arb.v:1314$21976: \dma_top.u1.u1.state -> 5'10001
      Replacing known input bits on port A of cell $flatten\dma_top.\u1.\u1.$verific$mux_571$wb_dma_ch_arb.v:1251$21973: \dma_top.u1.u1.state -> 5'10000
      Replacing known input bits on port A of cell $flatten\dma_top.\u1.\u1.$verific$mux_541$wb_dma_ch_arb.v:1250$21943: \dma_top.u1.u1.state -> 5'10000
      Replacing known input bits on port A of cell $flatten\dma_top.\u1.\u1.$verific$mux_538$wb_dma_ch_arb.v:1187$21940: \dma_top.u1.u1.state -> 5'01111
      Replacing known input bits on port A of cell $flatten\dma_top.\u1.\u1.$verific$mux_508$wb_dma_ch_arb.v:1186$21910: \dma_top.u1.u1.state -> 5'01111
      Replacing known input bits on port A of cell $flatten\dma_top.\u1.\u1.$verific$mux_505$wb_dma_ch_arb.v:1123$21907: \dma_top.u1.u1.state -> 5'01110
      Replacing known input bits on port A of cell $flatten\dma_top.\u1.\u1.$verific$mux_475$wb_dma_ch_arb.v:1122$21877: \dma_top.u1.u1.state -> 5'01110
      Replacing known input bits on port A of cell $flatten\dma_top.\u1.\u1.$verific$mux_472$wb_dma_ch_arb.v:1059$21874: \dma_top.u1.u1.state -> 5'01101
      Replacing known input bits on port A of cell $flatten\dma_top.\u1.\u1.$verific$mux_442$wb_dma_ch_arb.v:1058$21844: \dma_top.u1.u1.state -> 5'01101
      Replacing known input bits on port A of cell $flatten\dma_top.\u1.\u1.$verific$mux_439$wb_dma_ch_arb.v:995$21841: \dma_top.u1.u1.state -> 5'01100
      Replacing known input bits on port A of cell $flatten\dma_top.\u1.\u1.$verific$mux_409$wb_dma_ch_arb.v:994$21811: \dma_top.u1.u1.state -> 5'01100
      Replacing known input bits on port A of cell $flatten\dma_top.\u1.\u1.$verific$mux_406$wb_dma_ch_arb.v:931$21808: \dma_top.u1.u1.state -> 5'01011
      Replacing known input bits on port A of cell $flatten\dma_top.\u1.\u1.$verific$mux_376$wb_dma_ch_arb.v:930$21778: \dma_top.u1.u1.state -> 5'01011
      Replacing known input bits on port A of cell $flatten\dma_top.\u1.\u1.$verific$mux_373$wb_dma_ch_arb.v:867$21775: \dma_top.u1.u1.state -> 5'01010
      Replacing known input bits on port A of cell $flatten\dma_top.\u1.\u1.$verific$mux_343$wb_dma_ch_arb.v:866$21745: \dma_top.u1.u1.state -> 5'01010
      Replacing known input bits on port A of cell $flatten\dma_top.\u1.\u1.$verific$mux_340$wb_dma_ch_arb.v:803$21742: \dma_top.u1.u1.state -> 5'01001
      Replacing known input bits on port A of cell $flatten\dma_top.\u1.\u1.$verific$mux_310$wb_dma_ch_arb.v:802$21712: \dma_top.u1.u1.state -> 5'01001
      Replacing known input bits on port A of cell $flatten\dma_top.\u1.\u1.$verific$mux_307$wb_dma_ch_arb.v:739$21709: \dma_top.u1.u1.state -> 5'01000
      Replacing known input bits on port A of cell $flatten\dma_top.\u1.\u1.$verific$mux_277$wb_dma_ch_arb.v:738$21679: \dma_top.u1.u1.state -> 5'01000
      Replacing known input bits on port A of cell $flatten\dma_top.\u1.\u1.$verific$mux_274$wb_dma_ch_arb.v:675$21676: \dma_top.u1.u1.state -> 5'00111
      Replacing known input bits on port A of cell $flatten\dma_top.\u1.\u1.$verific$mux_244$wb_dma_ch_arb.v:674$21646: \dma_top.u1.u1.state -> 5'00111
      Replacing known input bits on port A of cell $flatten\dma_top.\u1.\u1.$verific$mux_241$wb_dma_ch_arb.v:611$21643: \dma_top.u1.u1.state -> 5'00110
      Replacing known input bits on port A of cell $flatten\dma_top.\u1.\u1.$verific$mux_211$wb_dma_ch_arb.v:610$21613: \dma_top.u1.u1.state -> 5'00110
      Replacing known input bits on port A of cell $flatten\dma_top.\u1.\u1.$verific$mux_208$wb_dma_ch_arb.v:547$21610: \dma_top.u1.u1.state -> 5'00101
      Replacing known input bits on port A of cell $flatten\dma_top.\u1.\u1.$verific$mux_178$wb_dma_ch_arb.v:546$21580: \dma_top.u1.u1.state -> 5'00101
      Replacing known input bits on port A of cell $flatten\dma_top.\u1.\u1.$verific$mux_175$wb_dma_ch_arb.v:483$21577: \dma_top.u1.u1.state -> 5'00100
      Replacing known input bits on port A of cell $flatten\dma_top.\u1.\u1.$verific$mux_145$wb_dma_ch_arb.v:482$21547: \dma_top.u1.u1.state -> 5'00100
      Replacing known input bits on port A of cell $flatten\dma_top.\u1.\u1.$verific$mux_142$wb_dma_ch_arb.v:419$21544: \dma_top.u1.u1.state -> 5'00011
      Replacing known input bits on port A of cell $flatten\dma_top.\u1.\u1.$verific$mux_112$wb_dma_ch_arb.v:418$21514: \dma_top.u1.u1.state -> 5'00011
      Replacing known input bits on port A of cell $flatten\dma_top.\u1.\u1.$verific$mux_109$wb_dma_ch_arb.v:355$21511: \dma_top.u1.u1.state -> 5'00010
      Replacing known input bits on port A of cell $flatten\dma_top.\u1.\u1.$verific$mux_79$wb_dma_ch_arb.v:354$21481: \dma_top.u1.u1.state -> 5'00010
      Replacing known input bits on port A of cell $flatten\dma_top.\u1.\u1.$verific$mux_76$wb_dma_ch_arb.v:291$21478: \dma_top.u1.u1.state -> 5'00001
      Replacing known input bits on port A of cell $flatten\dma_top.\u1.\u1.$verific$mux_46$wb_dma_ch_arb.v:290$21448: \dma_top.u1.u1.state -> 5'00001
      Replacing known input bits on port A of cell $flatten\dma_top.\u1.\u1.$verific$mux_43$wb_dma_ch_arb.v:227$21445: \dma_top.u1.u1.state -> 5'00000
      Replacing known input bits on port A of cell $flatten\dma_top.\u1.\u1.$verific$mux_13$wb_dma_ch_arb.v:226$21415: \dma_top.u1.u1.state -> 5'00000
      Replacing known input bits on port A of cell $flatten\dma_top.\u1.\u2.$verific$mux_1033$wb_dma_ch_arb.v:2147$22435: \dma_top.u1.u2.state -> 5'11110
      Replacing known input bits on port A of cell $flatten\dma_top.\u1.\u2.$verific$mux_1003$wb_dma_ch_arb.v:2146$22405: \dma_top.u1.u2.state -> 5'11110
      Replacing known input bits on port A of cell $flatten\dma_top.\u1.\u2.$verific$mux_1000$wb_dma_ch_arb.v:2083$22402: \dma_top.u1.u2.state -> 5'11101
      Replacing known input bits on port A of cell $flatten\dma_top.\u1.\u2.$verific$mux_970$wb_dma_ch_arb.v:2082$22372: \dma_top.u1.u2.state -> 5'11101
      Replacing known input bits on port A of cell $flatten\dma_top.\u1.\u2.$verific$mux_967$wb_dma_ch_arb.v:2019$22369: \dma_top.u1.u2.state -> 5'11100
      Replacing known input bits on port A of cell $flatten\dma_top.\u1.\u2.$verific$mux_937$wb_dma_ch_arb.v:2018$22339: \dma_top.u1.u2.state -> 5'11100
      Replacing known input bits on port A of cell $flatten\dma_top.\u1.\u2.$verific$mux_934$wb_dma_ch_arb.v:1955$22336: \dma_top.u1.u2.state -> 5'11011
      Replacing known input bits on port A of cell $flatten\dma_top.\u1.\u2.$verific$mux_904$wb_dma_ch_arb.v:1954$22306: \dma_top.u1.u2.state -> 5'11011
      Replacing known input bits on port A of cell $flatten\dma_top.\u1.\u2.$verific$mux_901$wb_dma_ch_arb.v:1891$22303: \dma_top.u1.u2.state -> 5'11010
      Replacing known input bits on port A of cell $flatten\dma_top.\u1.\u2.$verific$mux_871$wb_dma_ch_arb.v:1890$22273: \dma_top.u1.u2.state -> 5'11010
      Replacing known input bits on port A of cell $flatten\dma_top.\u1.\u2.$verific$mux_868$wb_dma_ch_arb.v:1827$22270: \dma_top.u1.u2.state -> 5'11001
      Replacing known input bits on port A of cell $flatten\dma_top.\u1.\u2.$verific$mux_838$wb_dma_ch_arb.v:1826$22240: \dma_top.u1.u2.state -> 5'11001
      Replacing known input bits on port A of cell $flatten\dma_top.\u1.\u2.$verific$mux_835$wb_dma_ch_arb.v:1763$22237: \dma_top.u1.u2.state -> 5'11000
      Replacing known input bits on port A of cell $flatten\dma_top.\u1.\u2.$verific$mux_805$wb_dma_ch_arb.v:1762$22207: \dma_top.u1.u2.state -> 5'11000
      Replacing known input bits on port A of cell $flatten\dma_top.\u1.\u2.$verific$mux_802$wb_dma_ch_arb.v:1699$22204: \dma_top.u1.u2.state -> 5'10111
      Replacing known input bits on port A of cell $flatten\dma_top.\u1.\u2.$verific$mux_772$wb_dma_ch_arb.v:1698$22174: \dma_top.u1.u2.state -> 5'10111
      Replacing known input bits on port A of cell $flatten\dma_top.\u1.\u2.$verific$mux_769$wb_dma_ch_arb.v:1635$22171: \dma_top.u1.u2.state -> 5'10110
      Replacing known input bits on port A of cell $flatten\dma_top.\u1.\u2.$verific$mux_739$wb_dma_ch_arb.v:1634$22141: \dma_top.u1.u2.state -> 5'10110
      Replacing known input bits on port A of cell $flatten\dma_top.\u1.\u2.$verific$mux_736$wb_dma_ch_arb.v:1571$22138: \dma_top.u1.u2.state -> 5'10101
      Replacing known input bits on port A of cell $flatten\dma_top.\u1.\u2.$verific$mux_706$wb_dma_ch_arb.v:1570$22108: \dma_top.u1.u2.state -> 5'10101
      Replacing known input bits on port A of cell $flatten\dma_top.\u1.\u2.$verific$mux_703$wb_dma_ch_arb.v:1507$22105: \dma_top.u1.u2.state -> 5'10100
      Replacing known input bits on port A of cell $flatten\dma_top.\u1.\u2.$verific$mux_673$wb_dma_ch_arb.v:1506$22075: \dma_top.u1.u2.state -> 5'10100
      Replacing known input bits on port A of cell $flatten\dma_top.\u1.\u2.$verific$mux_670$wb_dma_ch_arb.v:1443$22072: \dma_top.u1.u2.state -> 5'10011
      Replacing known input bits on port A of cell $flatten\dma_top.\u1.\u2.$verific$mux_640$wb_dma_ch_arb.v:1442$22042: \dma_top.u1.u2.state -> 5'10011
      Replacing known input bits on port A of cell $flatten\dma_top.\u1.\u2.$verific$mux_637$wb_dma_ch_arb.v:1379$22039: \dma_top.u1.u2.state -> 5'10010
      Replacing known input bits on port A of cell $flatten\dma_top.\u1.\u2.$verific$mux_607$wb_dma_ch_arb.v:1378$22009: \dma_top.u1.u2.state -> 5'10010
      Replacing known input bits on port A of cell $flatten\dma_top.\u1.\u2.$verific$mux_604$wb_dma_ch_arb.v:1315$22006: \dma_top.u1.u2.state -> 5'10001
      Replacing known input bits on port A of cell $flatten\dma_top.\u1.\u2.$verific$mux_574$wb_dma_ch_arb.v:1314$21976: \dma_top.u1.u2.state -> 5'10001
      Replacing known input bits on port A of cell $flatten\dma_top.\u1.\u2.$verific$mux_571$wb_dma_ch_arb.v:1251$21973: \dma_top.u1.u2.state -> 5'10000
      Replacing known input bits on port A of cell $flatten\dma_top.\u1.\u2.$verific$mux_541$wb_dma_ch_arb.v:1250$21943: \dma_top.u1.u2.state -> 5'10000
      Replacing known input bits on port A of cell $flatten\dma_top.\u1.\u2.$verific$mux_538$wb_dma_ch_arb.v:1187$21940: \dma_top.u1.u2.state -> 5'01111
      Replacing known input bits on port A of cell $flatten\dma_top.\u1.\u2.$verific$mux_508$wb_dma_ch_arb.v:1186$21910: \dma_top.u1.u2.state -> 5'01111
      Replacing known input bits on port A of cell $flatten\dma_top.\u1.\u2.$verific$mux_505$wb_dma_ch_arb.v:1123$21907: \dma_top.u1.u2.state -> 5'01110
      Replacing known input bits on port A of cell $flatten\dma_top.\u1.\u2.$verific$mux_475$wb_dma_ch_arb.v:1122$21877: \dma_top.u1.u2.state -> 5'01110
      Replacing known input bits on port A of cell $flatten\dma_top.\u1.\u2.$verific$mux_472$wb_dma_ch_arb.v:1059$21874: \dma_top.u1.u2.state -> 5'01101
      Replacing known input bits on port A of cell $flatten\dma_top.\u1.\u2.$verific$mux_442$wb_dma_ch_arb.v:1058$21844: \dma_top.u1.u2.state -> 5'01101
      Replacing known input bits on port A of cell $flatten\dma_top.\u1.\u2.$verific$mux_439$wb_dma_ch_arb.v:995$21841: \dma_top.u1.u2.state -> 5'01100
      Replacing known input bits on port A of cell $flatten\dma_top.\u1.\u2.$verific$mux_409$wb_dma_ch_arb.v:994$21811: \dma_top.u1.u2.state -> 5'01100
      Replacing known input bits on port A of cell $flatten\dma_top.\u1.\u2.$verific$mux_406$wb_dma_ch_arb.v:931$21808: \dma_top.u1.u2.state -> 5'01011
      Replacing known input bits on port A of cell $flatten\dma_top.\u1.\u2.$verific$mux_376$wb_dma_ch_arb.v:930$21778: \dma_top.u1.u2.state -> 5'01011
      Replacing known input bits on port A of cell $flatten\dma_top.\u1.\u2.$verific$mux_373$wb_dma_ch_arb.v:867$21775: \dma_top.u1.u2.state -> 5'01010
      Replacing known input bits on port A of cell $flatten\dma_top.\u1.\u2.$verific$mux_343$wb_dma_ch_arb.v:866$21745: \dma_top.u1.u2.state -> 5'01010
      Replacing known input bits on port A of cell $flatten\dma_top.\u1.\u2.$verific$mux_340$wb_dma_ch_arb.v:803$21742: \dma_top.u1.u2.state -> 5'01001
      Replacing known input bits on port A of cell $flatten\dma_top.\u1.\u2.$verific$mux_310$wb_dma_ch_arb.v:802$21712: \dma_top.u1.u2.state -> 5'01001
      Replacing known input bits on port A of cell $flatten\dma_top.\u1.\u2.$verific$mux_307$wb_dma_ch_arb.v:739$21709: \dma_top.u1.u2.state -> 5'01000
      Replacing known input bits on port A of cell $flatten\dma_top.\u1.\u2.$verific$mux_277$wb_dma_ch_arb.v:738$21679: \dma_top.u1.u2.state -> 5'01000
      Replacing known input bits on port A of cell $flatten\dma_top.\u1.\u2.$verific$mux_274$wb_dma_ch_arb.v:675$21676: \dma_top.u1.u2.state -> 5'00111
      Replacing known input bits on port A of cell $flatten\dma_top.\u1.\u2.$verific$mux_244$wb_dma_ch_arb.v:674$21646: \dma_top.u1.u2.state -> 5'00111
      Replacing known input bits on port A of cell $flatten\dma_top.\u1.\u2.$verific$mux_241$wb_dma_ch_arb.v:611$21643: \dma_top.u1.u2.state -> 5'00110
      Replacing known input bits on port A of cell $flatten\dma_top.\u1.\u2.$verific$mux_211$wb_dma_ch_arb.v:610$21613: \dma_top.u1.u2.state -> 5'00110
      Replacing known input bits on port A of cell $flatten\dma_top.\u1.\u2.$verific$mux_208$wb_dma_ch_arb.v:547$21610: \dma_top.u1.u2.state -> 5'00101
      Replacing known input bits on port A of cell $flatten\dma_top.\u1.\u2.$verific$mux_178$wb_dma_ch_arb.v:546$21580: \dma_top.u1.u2.state -> 5'00101
      Replacing known input bits on port A of cell $flatten\dma_top.\u1.\u2.$verific$mux_175$wb_dma_ch_arb.v:483$21577: \dma_top.u1.u2.state -> 5'00100
      Replacing known input bits on port A of cell $flatten\dma_top.\u1.\u2.$verific$mux_145$wb_dma_ch_arb.v:482$21547: \dma_top.u1.u2.state -> 5'00100
      Replacing known input bits on port A of cell $flatten\dma_top.\u1.\u2.$verific$mux_142$wb_dma_ch_arb.v:419$21544: \dma_top.u1.u2.state -> 5'00011
      Replacing known input bits on port A of cell $flatten\dma_top.\u1.\u2.$verific$mux_112$wb_dma_ch_arb.v:418$21514: \dma_top.u1.u2.state -> 5'00011
      Replacing known input bits on port A of cell $flatten\dma_top.\u1.\u2.$verific$mux_109$wb_dma_ch_arb.v:355$21511: \dma_top.u1.u2.state -> 5'00010
      Replacing known input bits on port A of cell $flatten\dma_top.\u1.\u2.$verific$mux_79$wb_dma_ch_arb.v:354$21481: \dma_top.u1.u2.state -> 5'00010
      Replacing known input bits on port A of cell $flatten\dma_top.\u1.\u2.$verific$mux_76$wb_dma_ch_arb.v:291$21478: \dma_top.u1.u2.state -> 5'00001
      Replacing known input bits on port A of cell $flatten\dma_top.\u1.\u2.$verific$mux_46$wb_dma_ch_arb.v:290$21448: \dma_top.u1.u2.state -> 5'00001
      Replacing known input bits on port A of cell $flatten\dma_top.\u1.\u2.$verific$mux_43$wb_dma_ch_arb.v:227$21445: \dma_top.u1.u2.state -> 5'00000
      Replacing known input bits on port A of cell $flatten\dma_top.\u1.\u2.$verific$mux_13$wb_dma_ch_arb.v:226$21415: \dma_top.u1.u2.state -> 5'00000
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~91 debug messages>

yosys> opt_reduce

3.15.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dma_wrapper_top.
    New input vector for $reduce_or cell $flatten\dma_top.\u0.$verific$reduce_or_6$wb_dma_rf.v:327$23848: { \dma_top.u0.u0.ch_stop \dma_top.u0.u26.ch_stop }
    New input vector for $reduce_or cell $flatten\dma_top.\u0.$verific$reduce_or_300$wb_dma_rf.v:665$23877: \dma_top.u0.int_srca [30:0]
    New input vector for $reduce_or cell $flatten\dma_top.\u0.$verific$reduce_or_304$wb_dma_rf.v:668$23880: \dma_top.u0.int_srcb [30:0]
    New ctrl vector for $pmux cell $flatten\dma_top.\u2.$verific$Select_354$wb_dma_de.v:623$23474: { $flatten\dma_top.\u2.$verific$n1630$23046 $flatten\dma_top.\u2.$verific$n1631$23047 }
    New ctrl vector for $pmux cell $flatten\dma_top.\u2.$verific$Select_356$wb_dma_de.v:623$23476: { $flatten\dma_top.\u2.$verific$n1630$23046 $flatten\dma_top.\u2.$verific$n1631$23047 }
    New ctrl vector for $pmux cell $flatten\dma_top.\u2.$verific$Select_360$wb_dma_de.v:623$23480: { $flatten\dma_top.\u2.$verific$n1658$23057 $flatten\dma_top.\u2.$verific$n1635$23051 }
    New ctrl vector for $pmux cell $flatten\dma_top.\u2.$verific$Select_362$wb_dma_de.v:623$23482: { $flatten\dma_top.\u2.$verific$n1632$23048 $flatten\dma_top.\u2.$verific$n1636$23052 }
    New ctrl vector for $pmux cell $flatten\dma_top.\u2.$verific$Select_364$wb_dma_de.v:623$23484: { $flatten\dma_top.\u2.$verific$n1632$23048 $flatten\dma_top.\u2.$verific$n1637$23053 }
    New ctrl vector for $pmux cell $flatten\dma_top.\u2.$verific$Select_366$wb_dma_de.v:623$23486: { $flatten\dma_top.\u2.$verific$n1632$23048 $flatten\dma_top.\u2.$verific$n1633$23049 }
    New ctrl vector for $pmux cell $flatten\dma_top.\u2.$verific$Select_370$wb_dma_de.v:623$23490: { $flatten\dma_top.\u2.$verific$n1632$23048 $flatten\dma_top.\u2.$verific$n1667$23062 $flatten\dma_top.\u2.$verific$n1668$23063 }
    New ctrl vector for $pmux cell $flatten\dma_top.\u2.$verific$Select_375$wb_dma_de.v:623$23495: { $flatten\dma_top.\u2.$verific$n1634$23050 $flatten\dma_top.\u2.$verific$n1635$23051 }
    New ctrl vector for $pmux cell $flatten\dma_top.\u2.$verific$select_371$wb_dma_de.v:623$23491: { $flatten\dma_top.\u2.$verific$n1634$23050 $flatten\dma_top.\u2.$verific$n1635$23051 $flatten\dma_top.\u2.$verific$n1636$23052 $flatten\dma_top.\u2.$verific$n1637$23053 }
  Optimizing cells in module \dma_wrapper_top.
Performed a total of 12 changes.

yosys> opt_merge

3.15.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dma_wrapper_top'.
<suppressed ~75 debug messages>
Removed a total of 25 cells.

yosys> opt_dff -nodffe -nosdff

3.15.6. Executing OPT_DFF pass (perform DFF optimizations).
Removing never-active async load on $flatten\dma_top.\u4.\u0.$verific$mast_dout_reg$wb_dma_wb_mast.v:148$41295 ($aldff) from module dma_wrapper_top.
Removing never-active async load on $flatten\dma_top.\u3.\u1.$verific$slv_dout_reg$wb_dma_wb_slv.v:170$41360 ($aldff) from module dma_wrapper_top.
Removing never-active async load on $flatten\dma_top.\u3.\u1.$verific$slv_adr_reg$wb_dma_wb_slv.v:161$41344 ($aldff) from module dma_wrapper_top.
Removing never-active async load on $flatten\dma_top.\u3.\u0.$verific$mast_dout_reg$wb_dma_wb_mast.v:148$41295 ($aldff) from module dma_wrapper_top.
Removing never-active async load on $flatten\dma_top.\u3.\u0.$verific$mast_be_reg$wb_dma_wb_mast.v:151$41297 ($aldff) from module dma_wrapper_top.
Removing never-active async load on $flatten\dma_top.\u2.\u1.$verific$out_r_reg$wb_dma_inc30r.v:85$23512 ($aldff) from module dma_wrapper_top.
Removing never-active async load on $flatten\dma_top.\u2.\u0.$verific$out_r_reg$wb_dma_inc30r.v:85$23512 ($aldff) from module dma_wrapper_top.
Removing never-active async load on $flatten\dma_top.\u2.$verific$tsz_cnt_reg$wb_dma_de.v:359$23334 ($aldff) from module dma_wrapper_top.
Changing const-value async load to async reset on $flatten\dma_top.\u2.$verific$state_reg$wb_dma_de.v:465$23437 ($aldff) from module dma_wrapper_top.
Removing never-active async load on $flatten\dma_top.\u2.$verific$mast1_adr_reg$wb_dma_de.v:431$23393 ($aldff) from module dma_wrapper_top.
Removing never-active async load on $flatten\dma_top.\u2.$verific$mast0_adr_reg$wb_dma_de.v:428$23391 ($aldff) from module dma_wrapper_top.
Removing never-active async load on $flatten\dma_top.\u2.$verific$chunk_cnt_reg$wb_dma_de.v:348$23322 ($aldff) from module dma_wrapper_top.
Removing never-active async load on $flatten\dma_top.\u2.$verific$adr1_cnt_reg$wb_dma_de.v:307$23224 ($aldff) from module dma_wrapper_top.
Removing never-active async load on $flatten\dma_top.\u2.$verific$adr0_cnt_reg$wb_dma_de.v:265$23128 ($aldff) from module dma_wrapper_top.
Changing const-value async load to async reset on $flatten\dma_top.\u1.\u2.$verific$state_reg$wb_dma_ch_arb.v:150$21411 ($aldff) from module dma_wrapper_top.
Changing const-value async load to async reset on $flatten\dma_top.\u1.\u1.$verific$state_reg$wb_dma_ch_arb.v:150$21411 ($aldff) from module dma_wrapper_top.
Removing never-active async load on $flatten\dma_top.\u1.\u0.$verific$pri_out0_reg$wb_dma_ch_pri_enc.v:369$22907 ($aldff) from module dma_wrapper_top.
Removing never-active async load on $flatten\dma_top.\u1.$verific$req_r_reg$wb_dma_ch_sel.v:407$19546 ($aldff) from module dma_wrapper_top.
Removing never-active async load on $flatten\dma_top.\u1.$verific$ndr_r_reg$wb_dma_ch_sel.v:442$19554 ($aldff) from module dma_wrapper_top.
Removing never-active async load on $flatten\dma_top.\u1.$verific$ndnr_reg$wb_dma_ch_sel.v:445$19558 ($aldff) from module dma_wrapper_top.
Changing const-value async load to async reset on $flatten\dma_top.\u1.$verific$ch_sel_r_reg$wb_dma_ch_sel.v:554$19577 ($aldff) from module dma_wrapper_top.
Removing never-active async load on $flatten\dma_top.\u1.$verific$ack_o_reg$wb_dma_ch_sel.v:548$19571 ($aldff) from module dma_wrapper_top.
Changing const-value async load to async reset on $flatten\dma_top.\u0.\u0.$verific$ch_csr_r3_reg$wb_dma_ch_rf.v:364$40580 ($aldff) from module dma_wrapper_top.
Removing never-active async load on $flatten\dma_top.\u0.\u0.$verific$ch_adr0_r_reg$wb_dma_ch_rf.v:449$40617 ($aldff) from module dma_wrapper_top.
Removing never-active async load on $flatten\dma_top.\u0.\u0.$verific$ch_adr1_s_reg$wb_dma_ch_rf.v:494$40638 ($aldff) from module dma_wrapper_top.
Changing const-value async load to async reset on $flatten\dma_top.\u0.\u0.$verific$ch_csr_r2_reg$wb_dma_ch_rf.v:352$40574 ($aldff) from module dma_wrapper_top.
Removing never-active async load on $flatten\dma_top.\u0.$verific$wb_rf_dout_reg$wb_dma_rf.v:622$23852 ($aldff) from module dma_wrapper_top.
Removing never-active async load on $flatten\dma_top.\u0.\u0.$verific$ch_adr0_s_reg$wb_dma_ch_rf.v:462$40623 ($aldff) from module dma_wrapper_top.
Removing never-active async load on $flatten\dma_top.\u0.\u0.$verific$ch_adr1_r_reg$wb_dma_ch_rf.v:481$40633 ($aldff) from module dma_wrapper_top.
Removing never-active async load on $flatten\dma_top.\u0.\u0.$verific$ch_chk_sz_r_reg$wb_dma_ch_rf.v:413$40600 ($aldff) from module dma_wrapper_top.
Changing const-value async load to async reset on $flatten\dma_top.\u0.\u0.$verific$ch_csr_r_reg$wb_dma_ch_rf.v:316$40555 ($aldff) from module dma_wrapper_top.
Changing const-value async load to async reset on $flatten\dma_top.\u0.\u0.$verific$ch_done_reg$wb_dma_ch_rf.v:327$40561 ($aldff) from module dma_wrapper_top.
Changing const-value async load to async reset on $flatten\dma_top.\u0.\u0.$verific$ch_err_reg$wb_dma_ch_rf.v:346$40570 ($aldff) from module dma_wrapper_top.
Removing never-active async load on $flatten\dma_top.\u0.\u0.$verific$ch_tot_sz_r_reg$wb_dma_ch_rf.v:413$40599 ($aldff) from module dma_wrapper_top.
Removing never-active async load on $flatten\dma_top.\u0.\u0.$verific$ch_txsz_s_reg$wb_dma_ch_rf.v:429$40607 ($aldff) from module dma_wrapper_top.
Changing const-value async load to async reset on $flatten\dma_top.\u0.\u0.$verific$int_src_r_reg$wb_dma_ch_rf.v:375$40553 ($aldff) from module dma_wrapper_top.
Changing const-value async load to async reset on $flatten\dma_top.\u0.$verific$csr_r_reg$wb_dma_rf.v:641$23866 ($aldff) from module dma_wrapper_top.
Changing const-value async load to async reset on $flatten\dma_top.\u0.$verific$int_maska_r_reg$wb_dma_rf.v:648$23870 ($aldff) from module dma_wrapper_top.
Changing const-value async load to async reset on $flatten\dma_top.\u0.$verific$int_maskb_r_reg$wb_dma_rf.v:653$23872 ($aldff) from module dma_wrapper_top.
Removing never-active async load on $flatten\dma_top.\u0.\u0.$verific$pointer_sr_reg$wb_dma_ch_rf.v:300$40548 ($aldff) from module dma_wrapper_top.
Changing const-value async load to async reset on $flatten\dma_top.\u0.\u0.$verific$ptr_valid_reg$wb_dma_ch_rf.v:273$40544 ($aldff) from module dma_wrapper_top.
Changing const-value async load to async reset on $flatten\dma_top.\u0.\u0.$verific$rest_en_reg$wb_dma_ch_rf.v:358$40577 ($aldff) from module dma_wrapper_top.
Setting constant 0-bit at position 0 on $flatten\dma_top.\u0.\u0.$verific$ptr_valid_reg$wb_dma_ch_rf.v:273$40544 ($adff) from module dma_wrapper_top.
Setting constant 0-bit at position 0 on $flatten\dma_top.\u0.\u0.$verific$pointer_sr_reg$wb_dma_ch_rf.v:300$40548 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 1 on $flatten\dma_top.\u0.\u0.$verific$pointer_sr_reg$wb_dma_ch_rf.v:300$40548 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 2 on $flatten\dma_top.\u0.\u0.$verific$pointer_sr_reg$wb_dma_ch_rf.v:300$40548 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 3 on $flatten\dma_top.\u0.\u0.$verific$pointer_sr_reg$wb_dma_ch_rf.v:300$40548 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 4 on $flatten\dma_top.\u0.\u0.$verific$pointer_sr_reg$wb_dma_ch_rf.v:300$40548 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 5 on $flatten\dma_top.\u0.\u0.$verific$pointer_sr_reg$wb_dma_ch_rf.v:300$40548 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 6 on $flatten\dma_top.\u0.\u0.$verific$pointer_sr_reg$wb_dma_ch_rf.v:300$40548 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 7 on $flatten\dma_top.\u0.\u0.$verific$pointer_sr_reg$wb_dma_ch_rf.v:300$40548 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 8 on $flatten\dma_top.\u0.\u0.$verific$pointer_sr_reg$wb_dma_ch_rf.v:300$40548 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 9 on $flatten\dma_top.\u0.\u0.$verific$pointer_sr_reg$wb_dma_ch_rf.v:300$40548 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 10 on $flatten\dma_top.\u0.\u0.$verific$pointer_sr_reg$wb_dma_ch_rf.v:300$40548 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 11 on $flatten\dma_top.\u0.\u0.$verific$pointer_sr_reg$wb_dma_ch_rf.v:300$40548 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 12 on $flatten\dma_top.\u0.\u0.$verific$pointer_sr_reg$wb_dma_ch_rf.v:300$40548 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 13 on $flatten\dma_top.\u0.\u0.$verific$pointer_sr_reg$wb_dma_ch_rf.v:300$40548 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 14 on $flatten\dma_top.\u0.\u0.$verific$pointer_sr_reg$wb_dma_ch_rf.v:300$40548 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 15 on $flatten\dma_top.\u0.\u0.$verific$pointer_sr_reg$wb_dma_ch_rf.v:300$40548 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 16 on $flatten\dma_top.\u0.\u0.$verific$pointer_sr_reg$wb_dma_ch_rf.v:300$40548 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 17 on $flatten\dma_top.\u0.\u0.$verific$pointer_sr_reg$wb_dma_ch_rf.v:300$40548 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 18 on $flatten\dma_top.\u0.\u0.$verific$pointer_sr_reg$wb_dma_ch_rf.v:300$40548 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 19 on $flatten\dma_top.\u0.\u0.$verific$pointer_sr_reg$wb_dma_ch_rf.v:300$40548 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 20 on $flatten\dma_top.\u0.\u0.$verific$pointer_sr_reg$wb_dma_ch_rf.v:300$40548 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 21 on $flatten\dma_top.\u0.\u0.$verific$pointer_sr_reg$wb_dma_ch_rf.v:300$40548 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 22 on $flatten\dma_top.\u0.\u0.$verific$pointer_sr_reg$wb_dma_ch_rf.v:300$40548 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 23 on $flatten\dma_top.\u0.\u0.$verific$pointer_sr_reg$wb_dma_ch_rf.v:300$40548 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 24 on $flatten\dma_top.\u0.\u0.$verific$pointer_sr_reg$wb_dma_ch_rf.v:300$40548 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 25 on $flatten\dma_top.\u0.\u0.$verific$pointer_sr_reg$wb_dma_ch_rf.v:300$40548 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 26 on $flatten\dma_top.\u0.\u0.$verific$pointer_sr_reg$wb_dma_ch_rf.v:300$40548 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 27 on $flatten\dma_top.\u0.\u0.$verific$pointer_sr_reg$wb_dma_ch_rf.v:300$40548 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 0 on $flatten\dma_top.\u0.\u26.$verific$ch_stop_reg$wb_dma_ch_rf.v:335$40050 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 1 on $flatten\dma_top.\u1.$verific$ack_o_reg$wb_dma_ch_sel.v:548$19571 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 2 on $flatten\dma_top.\u1.$verific$ack_o_reg$wb_dma_ch_sel.v:548$19571 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 3 on $flatten\dma_top.\u1.$verific$ack_o_reg$wb_dma_ch_sel.v:548$19571 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 4 on $flatten\dma_top.\u1.$verific$ack_o_reg$wb_dma_ch_sel.v:548$19571 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 5 on $flatten\dma_top.\u1.$verific$ack_o_reg$wb_dma_ch_sel.v:548$19571 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 6 on $flatten\dma_top.\u1.$verific$ack_o_reg$wb_dma_ch_sel.v:548$19571 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 7 on $flatten\dma_top.\u1.$verific$ack_o_reg$wb_dma_ch_sel.v:548$19571 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 8 on $flatten\dma_top.\u1.$verific$ack_o_reg$wb_dma_ch_sel.v:548$19571 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 9 on $flatten\dma_top.\u1.$verific$ack_o_reg$wb_dma_ch_sel.v:548$19571 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 10 on $flatten\dma_top.\u1.$verific$ack_o_reg$wb_dma_ch_sel.v:548$19571 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 11 on $flatten\dma_top.\u1.$verific$ack_o_reg$wb_dma_ch_sel.v:548$19571 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 12 on $flatten\dma_top.\u1.$verific$ack_o_reg$wb_dma_ch_sel.v:548$19571 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 13 on $flatten\dma_top.\u1.$verific$ack_o_reg$wb_dma_ch_sel.v:548$19571 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 14 on $flatten\dma_top.\u1.$verific$ack_o_reg$wb_dma_ch_sel.v:548$19571 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 15 on $flatten\dma_top.\u1.$verific$ack_o_reg$wb_dma_ch_sel.v:548$19571 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 16 on $flatten\dma_top.\u1.$verific$ack_o_reg$wb_dma_ch_sel.v:548$19571 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 17 on $flatten\dma_top.\u1.$verific$ack_o_reg$wb_dma_ch_sel.v:548$19571 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 18 on $flatten\dma_top.\u1.$verific$ack_o_reg$wb_dma_ch_sel.v:548$19571 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 19 on $flatten\dma_top.\u1.$verific$ack_o_reg$wb_dma_ch_sel.v:548$19571 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 20 on $flatten\dma_top.\u1.$verific$ack_o_reg$wb_dma_ch_sel.v:548$19571 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 21 on $flatten\dma_top.\u1.$verific$ack_o_reg$wb_dma_ch_sel.v:548$19571 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 22 on $flatten\dma_top.\u1.$verific$ack_o_reg$wb_dma_ch_sel.v:548$19571 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 23 on $flatten\dma_top.\u1.$verific$ack_o_reg$wb_dma_ch_sel.v:548$19571 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 24 on $flatten\dma_top.\u1.$verific$ack_o_reg$wb_dma_ch_sel.v:548$19571 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 25 on $flatten\dma_top.\u1.$verific$ack_o_reg$wb_dma_ch_sel.v:548$19571 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 26 on $flatten\dma_top.\u1.$verific$ack_o_reg$wb_dma_ch_sel.v:548$19571 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 27 on $flatten\dma_top.\u1.$verific$ack_o_reg$wb_dma_ch_sel.v:548$19571 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 28 on $flatten\dma_top.\u1.$verific$ack_o_reg$wb_dma_ch_sel.v:548$19571 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 29 on $flatten\dma_top.\u1.$verific$ack_o_reg$wb_dma_ch_sel.v:548$19571 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 30 on $flatten\dma_top.\u1.$verific$ack_o_reg$wb_dma_ch_sel.v:548$19571 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 0 on $flatten\dma_top.\u1.\u0.$verific$pri_out0_reg$wb_dma_ch_pri_enc.v:369$22907 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 1 on $flatten\dma_top.\u1.\u0.$verific$pri_out0_reg$wb_dma_ch_pri_enc.v:369$22907 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 2 on $flatten\dma_top.\u1.\u0.$verific$pri_out0_reg$wb_dma_ch_pri_enc.v:369$22907 ($dff) from module dma_wrapper_top.
Setting constant 1-bit at position 0 on $flatten\dma_top.\u3.\u0.$verific$mast_be_reg$wb_dma_wb_mast.v:151$41297 ($dff) from module dma_wrapper_top.
Setting constant 1-bit at position 1 on $flatten\dma_top.\u3.\u0.$verific$mast_be_reg$wb_dma_wb_mast.v:151$41297 ($dff) from module dma_wrapper_top.
Setting constant 1-bit at position 2 on $flatten\dma_top.\u3.\u0.$verific$mast_be_reg$wb_dma_wb_mast.v:151$41297 ($dff) from module dma_wrapper_top.
Setting constant 1-bit at position 3 on $flatten\dma_top.\u3.\u0.$verific$mast_be_reg$wb_dma_wb_mast.v:151$41297 ($dff) from module dma_wrapper_top.

yosys> opt_clean

3.15.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dma_wrapper_top..
Removed 8 unused cells and 18 unused wires.
<suppressed ~13 debug messages>

yosys> opt_expr

3.15.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module dma_wrapper_top.
<suppressed ~18 debug messages>

3.15.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.15.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dma_wrapper_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~90 debug messages>

yosys> opt_reduce

3.15.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dma_wrapper_top.
Performed a total of 0 changes.

yosys> opt_merge

3.15.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dma_wrapper_top'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

yosys> opt_dff -nodffe -nosdff

3.15.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.15.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dma_wrapper_top..
Removed 1073 unused cells and 1099 unused wires.
<suppressed ~1118 debug messages>

yosys> opt_expr

3.15.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module dma_wrapper_top.

3.15.16. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.15.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dma_wrapper_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~85 debug messages>

yosys> opt_reduce

3.15.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dma_wrapper_top.
Performed a total of 0 changes.

yosys> opt_merge

3.15.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dma_wrapper_top'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.15.20. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.15.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dma_wrapper_top..

yosys> opt_expr

3.15.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module dma_wrapper_top.

3.15.23. Finished OPT passes. (There is nothing left to do.)

yosys> fsm -encoding binary

3.16. Executing FSM pass (extract and optimize FSM).

yosys> fsm_detect

3.16.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking dma_wrapper_top.dma_top.u1.u1.state as FSM state register:
    Users of register don't seem to benefit from recoding.

yosys> fsm_extract

3.16.2. Executing FSM_EXTRACT pass (extracting FSM from design).

yosys> fsm_opt

3.16.3. Executing FSM_OPT pass (simple optimizations of FSMs).

yosys> opt_clean

3.16.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dma_wrapper_top..

yosys> fsm_opt

3.16.5. Executing FSM_OPT pass (simple optimizations of FSMs).

yosys> fsm_recode -encoding binary

3.16.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

yosys> fsm_info

3.16.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

yosys> fsm_map

3.16.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

yosys> opt -sat

3.17. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.17.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module dma_wrapper_top.

yosys> opt_merge -nomux

3.17.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dma_wrapper_top'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.17.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dma_wrapper_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~85 debug messages>

yosys> opt_reduce

3.17.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dma_wrapper_top.
Performed a total of 0 changes.

yosys> opt_merge

3.17.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dma_wrapper_top'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.17.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $flatten\dma_top.\u4.\u0.$verific$mast_dout_reg$wb_dma_wb_mast.v:148$41295 ($dff) from module dma_wrapper_top (D = \dma_top.u4.u0.wb_data_i, Q = \dma_top.u4.u0.mast_dout).
Adding EN signal on $flatten\dma_top.\u3.\u0.$verific$mast_dout_reg$wb_dma_wb_mast.v:148$41295 ($dff) from module dma_wrapper_top (D = \dma_top.u3.u0.wb_data_i, Q = \dma_top.u3.u0.mast_dout).
Adding EN signal on $flatten\dma_top.\u2.$verific$tsz_cnt_reg$wb_dma_de.v:359$23334 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n629$23084, Q = \dma_top.u2.tsz_cnt).
Adding EN signal on $flatten\dma_top.\u2.$verific$state_reg$wb_dma_de.v:465$23437 ($adff) from module dma_wrapper_top (D = \dma_top.u2.next_state, Q = \dma_top.u2.state).
Adding EN signal on $flatten\dma_top.\u2.$verific$chunk_cnt_reg$wb_dma_de.v:348$23322 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n548$23079, Q = \dma_top.u2.chunk_cnt).
Adding EN signal on $flatten\dma_top.\u2.$verific$adr1_cnt_reg$wb_dma_de.v:307$23224 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n354$23074 [2], Q = \dma_top.u2.adr1_cnt [2]).
Adding EN signal on $flatten\dma_top.\u2.$verific$adr1_cnt_reg$wb_dma_de.v:307$23224 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n354$23074 [3], Q = \dma_top.u2.adr1_cnt [3]).
Adding EN signal on $flatten\dma_top.\u2.$verific$adr1_cnt_reg$wb_dma_de.v:307$23224 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n354$23074 [4], Q = \dma_top.u2.adr1_cnt [4]).
Adding EN signal on $flatten\dma_top.\u2.$verific$adr1_cnt_reg$wb_dma_de.v:307$23224 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n354$23074 [5], Q = \dma_top.u2.adr1_cnt [5]).
Adding EN signal on $flatten\dma_top.\u2.$verific$adr1_cnt_reg$wb_dma_de.v:307$23224 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n354$23074 [6], Q = \dma_top.u2.adr1_cnt [6]).
Adding EN signal on $flatten\dma_top.\u2.$verific$adr1_cnt_reg$wb_dma_de.v:307$23224 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n354$23074 [7], Q = \dma_top.u2.adr1_cnt [7]).
Adding EN signal on $flatten\dma_top.\u2.$verific$adr1_cnt_reg$wb_dma_de.v:307$23224 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n354$23074 [8], Q = \dma_top.u2.adr1_cnt [8]).
Adding EN signal on $flatten\dma_top.\u2.$verific$adr1_cnt_reg$wb_dma_de.v:307$23224 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n354$23074 [9], Q = \dma_top.u2.adr1_cnt [9]).
Adding EN signal on $flatten\dma_top.\u2.$verific$adr1_cnt_reg$wb_dma_de.v:307$23224 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n354$23074 [10], Q = \dma_top.u2.adr1_cnt [10]).
Adding EN signal on $flatten\dma_top.\u2.$verific$adr1_cnt_reg$wb_dma_de.v:307$23224 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n354$23074 [11], Q = \dma_top.u2.adr1_cnt [11]).
Adding EN signal on $flatten\dma_top.\u2.$verific$adr1_cnt_reg$wb_dma_de.v:307$23224 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n354$23074 [12], Q = \dma_top.u2.adr1_cnt [12]).
Adding EN signal on $flatten\dma_top.\u2.$verific$adr1_cnt_reg$wb_dma_de.v:307$23224 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n354$23074 [13], Q = \dma_top.u2.adr1_cnt [13]).
Adding EN signal on $flatten\dma_top.\u2.$verific$adr1_cnt_reg$wb_dma_de.v:307$23224 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n354$23074 [14], Q = \dma_top.u2.adr1_cnt [14]).
Adding EN signal on $flatten\dma_top.\u2.$verific$adr1_cnt_reg$wb_dma_de.v:307$23224 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n354$23074 [15], Q = \dma_top.u2.adr1_cnt [15]).
Adding EN signal on $flatten\dma_top.\u2.$verific$adr1_cnt_reg$wb_dma_de.v:307$23224 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n354$23074 [16], Q = \dma_top.u2.adr1_cnt [16]).
Adding EN signal on $flatten\dma_top.\u2.$verific$adr1_cnt_reg$wb_dma_de.v:307$23224 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n354$23074 [17], Q = \dma_top.u2.adr1_cnt [17]).
Adding EN signal on $flatten\dma_top.\u2.$verific$adr1_cnt_reg$wb_dma_de.v:307$23224 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n354$23074 [18], Q = \dma_top.u2.adr1_cnt [18]).
Adding EN signal on $flatten\dma_top.\u2.$verific$adr1_cnt_reg$wb_dma_de.v:307$23224 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n354$23074 [19], Q = \dma_top.u2.adr1_cnt [19]).
Adding EN signal on $flatten\dma_top.\u2.$verific$adr1_cnt_reg$wb_dma_de.v:307$23224 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n354$23074 [20], Q = \dma_top.u2.adr1_cnt [20]).
Adding EN signal on $flatten\dma_top.\u2.$verific$adr1_cnt_reg$wb_dma_de.v:307$23224 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n354$23074 [21], Q = \dma_top.u2.adr1_cnt [21]).
Adding EN signal on $flatten\dma_top.\u2.$verific$adr1_cnt_reg$wb_dma_de.v:307$23224 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n354$23074 [22], Q = \dma_top.u2.adr1_cnt [22]).
Adding EN signal on $flatten\dma_top.\u2.$verific$adr1_cnt_reg$wb_dma_de.v:307$23224 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n354$23074 [23], Q = \dma_top.u2.adr1_cnt [23]).
Adding EN signal on $flatten\dma_top.\u2.$verific$adr1_cnt_reg$wb_dma_de.v:307$23224 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n354$23074 [24], Q = \dma_top.u2.adr1_cnt [24]).
Adding EN signal on $flatten\dma_top.\u2.$verific$adr1_cnt_reg$wb_dma_de.v:307$23224 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n354$23074 [25], Q = \dma_top.u2.adr1_cnt [25]).
Adding EN signal on $flatten\dma_top.\u2.$verific$adr1_cnt_reg$wb_dma_de.v:307$23224 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n354$23074 [26], Q = \dma_top.u2.adr1_cnt [26]).
Adding EN signal on $flatten\dma_top.\u2.$verific$adr1_cnt_reg$wb_dma_de.v:307$23224 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n354$23074 [27], Q = \dma_top.u2.adr1_cnt [27]).
Adding EN signal on $flatten\dma_top.\u2.$verific$adr1_cnt_reg$wb_dma_de.v:307$23224 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n354$23074 [28], Q = \dma_top.u2.adr1_cnt [28]).
Adding EN signal on $flatten\dma_top.\u2.$verific$adr1_cnt_reg$wb_dma_de.v:307$23224 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n354$23074 [29], Q = \dma_top.u2.adr1_cnt [29]).
Adding EN signal on $flatten\dma_top.\u2.$verific$adr1_cnt_reg$wb_dma_de.v:307$23224 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n354$23074 [1:0], Q = \dma_top.u2.adr1_cnt [1:0]).
Adding EN signal on $flatten\dma_top.\u2.$verific$adr0_cnt_reg$wb_dma_de.v:265$23128 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n107$23070 [2], Q = \dma_top.u2.adr0_cnt [2]).
Adding EN signal on $flatten\dma_top.\u2.$verific$adr0_cnt_reg$wb_dma_de.v:265$23128 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n107$23070 [3], Q = \dma_top.u2.adr0_cnt [3]).
Adding EN signal on $flatten\dma_top.\u2.$verific$adr0_cnt_reg$wb_dma_de.v:265$23128 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n107$23070 [4], Q = \dma_top.u2.adr0_cnt [4]).
Adding EN signal on $flatten\dma_top.\u2.$verific$adr0_cnt_reg$wb_dma_de.v:265$23128 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n107$23070 [5], Q = \dma_top.u2.adr0_cnt [5]).
Adding EN signal on $flatten\dma_top.\u2.$verific$adr0_cnt_reg$wb_dma_de.v:265$23128 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n107$23070 [6], Q = \dma_top.u2.adr0_cnt [6]).
Adding EN signal on $flatten\dma_top.\u2.$verific$adr0_cnt_reg$wb_dma_de.v:265$23128 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n107$23070 [7], Q = \dma_top.u2.adr0_cnt [7]).
Adding EN signal on $flatten\dma_top.\u2.$verific$adr0_cnt_reg$wb_dma_de.v:265$23128 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n107$23070 [8], Q = \dma_top.u2.adr0_cnt [8]).
Adding EN signal on $flatten\dma_top.\u2.$verific$adr0_cnt_reg$wb_dma_de.v:265$23128 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n107$23070 [9], Q = \dma_top.u2.adr0_cnt [9]).
Adding EN signal on $flatten\dma_top.\u2.$verific$adr0_cnt_reg$wb_dma_de.v:265$23128 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n107$23070 [10], Q = \dma_top.u2.adr0_cnt [10]).
Adding EN signal on $flatten\dma_top.\u2.$verific$adr0_cnt_reg$wb_dma_de.v:265$23128 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n107$23070 [11], Q = \dma_top.u2.adr0_cnt [11]).
Adding EN signal on $flatten\dma_top.\u2.$verific$adr0_cnt_reg$wb_dma_de.v:265$23128 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n107$23070 [12], Q = \dma_top.u2.adr0_cnt [12]).
Adding EN signal on $flatten\dma_top.\u2.$verific$adr0_cnt_reg$wb_dma_de.v:265$23128 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n107$23070 [13], Q = \dma_top.u2.adr0_cnt [13]).
Adding EN signal on $flatten\dma_top.\u2.$verific$adr0_cnt_reg$wb_dma_de.v:265$23128 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n107$23070 [14], Q = \dma_top.u2.adr0_cnt [14]).
Adding EN signal on $flatten\dma_top.\u2.$verific$adr0_cnt_reg$wb_dma_de.v:265$23128 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n107$23070 [15], Q = \dma_top.u2.adr0_cnt [15]).
Adding EN signal on $flatten\dma_top.\u2.$verific$adr0_cnt_reg$wb_dma_de.v:265$23128 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n107$23070 [16], Q = \dma_top.u2.adr0_cnt [16]).
Adding EN signal on $flatten\dma_top.\u2.$verific$adr0_cnt_reg$wb_dma_de.v:265$23128 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n107$23070 [17], Q = \dma_top.u2.adr0_cnt [17]).
Adding EN signal on $flatten\dma_top.\u2.$verific$adr0_cnt_reg$wb_dma_de.v:265$23128 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n107$23070 [18], Q = \dma_top.u2.adr0_cnt [18]).
Adding EN signal on $flatten\dma_top.\u2.$verific$adr0_cnt_reg$wb_dma_de.v:265$23128 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n107$23070 [19], Q = \dma_top.u2.adr0_cnt [19]).
Adding EN signal on $flatten\dma_top.\u2.$verific$adr0_cnt_reg$wb_dma_de.v:265$23128 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n107$23070 [20], Q = \dma_top.u2.adr0_cnt [20]).
Adding EN signal on $flatten\dma_top.\u2.$verific$adr0_cnt_reg$wb_dma_de.v:265$23128 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n107$23070 [21], Q = \dma_top.u2.adr0_cnt [21]).
Adding EN signal on $flatten\dma_top.\u2.$verific$adr0_cnt_reg$wb_dma_de.v:265$23128 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n107$23070 [22], Q = \dma_top.u2.adr0_cnt [22]).
Adding EN signal on $flatten\dma_top.\u2.$verific$adr0_cnt_reg$wb_dma_de.v:265$23128 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n107$23070 [23], Q = \dma_top.u2.adr0_cnt [23]).
Adding EN signal on $flatten\dma_top.\u2.$verific$adr0_cnt_reg$wb_dma_de.v:265$23128 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n107$23070 [24], Q = \dma_top.u2.adr0_cnt [24]).
Adding EN signal on $flatten\dma_top.\u2.$verific$adr0_cnt_reg$wb_dma_de.v:265$23128 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n107$23070 [25], Q = \dma_top.u2.adr0_cnt [25]).
Adding EN signal on $flatten\dma_top.\u2.$verific$adr0_cnt_reg$wb_dma_de.v:265$23128 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n107$23070 [26], Q = \dma_top.u2.adr0_cnt [26]).
Adding EN signal on $flatten\dma_top.\u2.$verific$adr0_cnt_reg$wb_dma_de.v:265$23128 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n107$23070 [27], Q = \dma_top.u2.adr0_cnt [27]).
Adding EN signal on $flatten\dma_top.\u2.$verific$adr0_cnt_reg$wb_dma_de.v:265$23128 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n107$23070 [28], Q = \dma_top.u2.adr0_cnt [28]).
Adding EN signal on $flatten\dma_top.\u2.$verific$adr0_cnt_reg$wb_dma_de.v:265$23128 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n107$23070 [29], Q = \dma_top.u2.adr0_cnt [29]).
Adding EN signal on $flatten\dma_top.\u2.$verific$adr0_cnt_reg$wb_dma_de.v:265$23128 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n107$23070 [1:0], Q = \dma_top.u2.adr0_cnt [1:0]).
Adding EN signal on $flatten\dma_top.\u1.$verific$ch_sel_r_reg$wb_dma_ch_sel.v:554$19577 ($adff) from module dma_wrapper_top (D = \dma_top.u1.u1.state, Q = \dma_top.u1.ch_sel_r).
Adding EN signal on $flatten\dma_top.\u0.\u0.$verific$rest_en_reg$wb_dma_ch_rf.v:358$40577 ($adff) from module dma_wrapper_top (D = \dma_top.u3.u1.slv_dout [16], Q = \dma_top.u0.u0.rest_en).
Adding EN signal on $flatten\dma_top.\u0.\u0.$verific$int_src_r_reg$wb_dma_ch_rf.v:375$40553 ($adff) from module dma_wrapper_top (D = $flatten\dma_top.\u0.\u0.$verific$n662$40418, Q = \dma_top.u0.u0.int_src_r [1]).
Adding EN signal on $flatten\dma_top.\u0.\u0.$verific$int_src_r_reg$wb_dma_ch_rf.v:375$40553 ($adff) from module dma_wrapper_top (D = $flatten\dma_top.\u0.\u0.$verific$n671$40420, Q = \dma_top.u0.u0.int_src_r [0]).
Adding EN signal on $flatten\dma_top.\u0.\u0.$verific$int_src_r_reg$wb_dma_ch_rf.v:375$40553 ($adff) from module dma_wrapper_top (D = $flatten\dma_top.\u0.\u0.$verific$n653$40416, Q = \dma_top.u0.u0.int_src_r [2]).
Adding EN signal on $flatten\dma_top.\u0.\u0.$verific$ch_tot_sz_r_reg$wb_dma_ch_rf.v:413$40599 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u0.\u0.$verific$n791$40449, Q = \dma_top.u0.u0.ch_tot_sz_r).
Adding EN signal on $flatten\dma_top.\u0.\u0.$verific$ch_sz_inf_reg$wb_dma_ch_rf.v:437$40610 ($dff) from module dma_wrapper_top (D = \dma_top.u3.u1.slv_dout [15], Q = \dma_top.u0.u0.ch_sz_inf).
Adding EN signal on $flatten\dma_top.\u0.\u0.$verific$ch_err_reg$wb_dma_ch_rf.v:346$40570 ($adff) from module dma_wrapper_top (D = $flatten\dma_top.\u0.\u0.$verific$n599$40412, Q = \dma_top.u0.u0.ch_err).
Adding EN signal on $flatten\dma_top.\u0.\u0.$verific$ch_done_reg$wb_dma_ch_rf.v:327$40561 ($adff) from module dma_wrapper_top (D = $flatten\dma_top.\u0.\u0.$verific$n581$40406, Q = \dma_top.u0.u0.ch_done).
Adding EN signal on $flatten\dma_top.\u0.\u0.$verific$ch_csr_r_reg$wb_dma_ch_rf.v:316$40555 ($adff) from module dma_wrapper_top (D = \dma_top.u3.u1.slv_dout [8:5], Q = \dma_top.u0.u0.ch_csr_r [8:5]).
Adding EN signal on $flatten\dma_top.\u0.\u0.$verific$ch_csr_r_reg$wb_dma_ch_rf.v:316$40555 ($adff) from module dma_wrapper_top (D = $flatten\dma_top.\u0.\u0.$verific$n553$40435 [4:1], Q = \dma_top.u0.u0.ch_csr_r [4:1]).
Adding EN signal on $flatten\dma_top.\u0.\u0.$verific$ch_csr_r_reg$wb_dma_ch_rf.v:316$40555 ($adff) from module dma_wrapper_top (D = $flatten\dma_top.\u0.\u0.$verific$n553$40435 [0], Q = \dma_top.u0.u0.ch_csr_r [0]).
Adding EN signal on $flatten\dma_top.\u0.\u0.$verific$ch_csr_r3_reg$wb_dma_ch_rf.v:364$40580 ($adff) from module dma_wrapper_top (D = \dma_top.u3.u1.slv_dout [19:17], Q = \dma_top.u0.u0.ch_csr_r3).
Adding EN signal on $flatten\dma_top.\u0.\u0.$verific$ch_csr_r2_reg$wb_dma_ch_rf.v:352$40574 ($adff) from module dma_wrapper_top (D = \dma_top.u3.u1.slv_dout [15:13], Q = \dma_top.u0.u0.ch_csr_r2).
Adding EN signal on $flatten\dma_top.\u0.\u0.$verific$ch_chk_sz_r_reg$wb_dma_ch_rf.v:413$40600 ($dff) from module dma_wrapper_top (D = \dma_top.u3.u1.slv_dout [26:16], Q = \dma_top.u0.u0.ch_chk_sz_r).
Adding EN signal on $flatten\dma_top.\u0.\u0.$verific$ch_adr1_r_reg$wb_dma_ch_rf.v:481$40633 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u0.\u0.$verific$n1619$40471, Q = \dma_top.u0.u0.ch_adr1_r).
Adding EN signal on $flatten\dma_top.\u0.\u0.$verific$ch_adr0_r_reg$wb_dma_ch_rf.v:449$40617 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u0.\u0.$verific$n1124$40460, Q = \dma_top.u0.u0.ch_adr0_r).
Adding SRST signal on $flatten\dma_top.\u0.$verific$wb_rf_dout_reg$wb_dma_rf.v:622$23852 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u0.$auto$bmuxmap.cc:58:execute$41594 [31:0], Q = \dma_top.u0.wb_rf_dout, rval = 0).
Adding EN signal on $flatten\dma_top.\u0.$verific$int_maskb_r_reg$wb_dma_rf.v:653$23872 ($adff) from module dma_wrapper_top (D = \dma_top.u3.u1.slv_dout [30:0], Q = \dma_top.u0.int_maskb_r).
Adding EN signal on $flatten\dma_top.\u0.$verific$int_maska_r_reg$wb_dma_rf.v:648$23870 ($adff) from module dma_wrapper_top (D = \dma_top.u3.u1.slv_dout [30:0], Q = \dma_top.u0.int_maska_r).
Adding EN signal on $flatten\dma_top.\u0.$verific$csr_r_reg$wb_dma_rf.v:641$23866 ($adff) from module dma_wrapper_top (D = \dma_top.u3.u1.slv_dout [7:0], Q = \dma_top.u0.csr_r).
Setting constant 0-bit at position 0 on $flatten\dma_top.\u1.\u1.$verific$state_reg$wb_dma_ch_arb.v:150$21411 ($adff) from module dma_wrapper_top.
Setting constant 0-bit at position 1 on $flatten\dma_top.\u1.\u1.$verific$state_reg$wb_dma_ch_arb.v:150$21411 ($adff) from module dma_wrapper_top.
Setting constant 0-bit at position 2 on $flatten\dma_top.\u1.\u1.$verific$state_reg$wb_dma_ch_arb.v:150$21411 ($adff) from module dma_wrapper_top.
Setting constant 0-bit at position 3 on $flatten\dma_top.\u1.\u1.$verific$state_reg$wb_dma_ch_arb.v:150$21411 ($adff) from module dma_wrapper_top.
Setting constant 0-bit at position 4 on $flatten\dma_top.\u1.\u1.$verific$state_reg$wb_dma_ch_arb.v:150$21411 ($adff) from module dma_wrapper_top.

yosys> opt_clean

3.17.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dma_wrapper_top..
Removed 1071 unused cells and 1046 unused wires.
<suppressed ~1075 debug messages>

yosys> opt_expr

3.17.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module dma_wrapper_top.
<suppressed ~70 debug messages>

3.17.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.17.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dma_wrapper_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~73 debug messages>

yosys> opt_reduce

3.17.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dma_wrapper_top.
Performed a total of 0 changes.

yosys> opt_merge

3.17.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dma_wrapper_top'.
<suppressed ~189 debug messages>
Removed a total of 63 cells.

yosys> opt_dff -sat

3.17.13. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$42488 ($adffe) from module dma_wrapper_top.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$42488 ($adffe) from module dma_wrapper_top.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$42488 ($adffe) from module dma_wrapper_top.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$42488 ($adffe) from module dma_wrapper_top.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$42488 ($adffe) from module dma_wrapper_top.

yosys> opt_clean

3.17.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dma_wrapper_top..
Removed 0 unused cells and 62 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.17.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module dma_wrapper_top.
<suppressed ~139 debug messages>

3.17.16. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.17.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dma_wrapper_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~65 debug messages>

yosys> opt_reduce

3.17.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dma_wrapper_top.
Performed a total of 0 changes.

yosys> opt_merge

3.17.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dma_wrapper_top'.
<suppressed ~324 debug messages>
Removed a total of 108 cells.

yosys> opt_dff -sat

3.17.20. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.17.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dma_wrapper_top..
Removed 0 unused cells and 142 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.17.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module dma_wrapper_top.
<suppressed ~4 debug messages>

3.17.23. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.17.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dma_wrapper_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~65 debug messages>

yosys> opt_reduce

3.17.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dma_wrapper_top.
Performed a total of 0 changes.

yosys> opt_merge

3.17.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dma_wrapper_top'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.17.27. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.17.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dma_wrapper_top..
Removed 0 unused cells and 4 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.17.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module dma_wrapper_top.

3.17.30. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.17.31. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dma_wrapper_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~65 debug messages>

yosys> opt_reduce

3.17.32. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dma_wrapper_top.
Performed a total of 0 changes.

yosys> opt_merge

3.17.33. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dma_wrapper_top'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.17.34. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.17.35. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dma_wrapper_top..

yosys> opt_expr

3.17.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module dma_wrapper_top.

3.17.37. Finished OPT passes. (There is nothing left to do.)

yosys> wreduce -keepdc

3.18. Executing WREDUCE pass (reducing word size of cells).
Removed top 1 bits (of 3) from port B of cell dma_wrapper_top.$auto$opt_dff.cc:195:make_patterns_logic$42068 ($ne).
Removed top 7 bits (of 8) from FF cell dma_wrapper_top.$auto$ff.cc:262:slice$42530 ($adffe).
Removed top 6 bits (of 8) from port B of cell dma_wrapper_top.$flatten\dma_top.\u0.$verific$equal_271$wb_dma_rf.v:634$23859 ($eq).
Removed top 7 bits (of 8) from port B of cell dma_wrapper_top.$flatten\dma_top.\u0.$verific$equal_268$wb_dma_rf.v:633$23856 ($eq).
Removed top 30 bits (of 31) from port B of cell dma_wrapper_top.$flatten\dma_top.\u0.$verific$and_297$wb_dma_rf.v:661$23875 ($and).
Removed top 30 bits (of 31) from port B of cell dma_wrapper_top.$flatten\dma_top.\u0.$verific$and_295$wb_dma_rf.v:660$23873 ($and).
Removed top 5 bits (of 32) from mux cell dma_wrapper_top.$flatten\dma_top.\u0.$auto$bmuxmap.cc:60:execute$41372 ($mux).
Removed top 1 bits (of 32) from mux cell dma_wrapper_top.$flatten\dma_top.\u0.$auto$bmuxmap.cc:60:execute$41369 ($mux).
Removed top 1 bits (of 32) from mux cell dma_wrapper_top.$flatten\dma_top.\u0.$auto$bmuxmap.cc:60:execute$41368 ($mux).
Removed top 4 bits (of 5) from port B of cell dma_wrapper_top.$flatten\dma_top.\u0.\u0.$verific$equal_13$wb_dma_ch_rf.v:232$40490 ($eq).
Removed top 2 bits (of 3) from port B of cell dma_wrapper_top.$flatten\dma_top.\u0.\u0.$verific$equal_25$wb_dma_ch_rf.v:234$40498 ($eq).
Removed top 1 bits (of 3) from port B of cell dma_wrapper_top.$flatten\dma_top.\u0.\u0.$verific$equal_30$wb_dma_ch_rf.v:235$40501 ($eq).
Removed top 4 bits (of 9) from mux cell dma_wrapper_top.$flatten\dma_top.\u0.\u0.$verific$mux_130$wb_dma_ch_rf.v:315$40554 ($mux).
Removed top 30 bits (of 31) from FF cell dma_wrapper_top.$flatten\dma_top.\u1.$verific$req_r_reg$wb_dma_ch_sel.v:407$19546 ($dff).
Removed top 30 bits (of 31) from FF cell dma_wrapper_top.$flatten\dma_top.\u1.$verific$ndr_r_reg$wb_dma_ch_sel.v:442$19554 ($dff).
Removed top 30 bits (of 31) from FF cell dma_wrapper_top.$flatten\dma_top.\u1.$verific$ndnr_reg$wb_dma_ch_sel.v:445$19558 ($dff).
Removed top 30 bits (of 31) from port A of cell dma_wrapper_top.$flatten\dma_top.\u1.$verific$inv_97$wb_dma_ch_sel.v:407$19543 ($not).
Removed top 30 bits (of 31) from port A of cell dma_wrapper_top.$flatten\dma_top.\u1.$verific$inv_231$wb_dma_ch_sel.v:445$19555 ($not).
Removed top 30 bits (of 31) from port A of cell dma_wrapper_top.$flatten\dma_top.\u1.$verific$and_98$wb_dma_ch_sel.v:407$19544 ($and).
Removed top 30 bits (of 31) from port Y of cell dma_wrapper_top.$flatten\dma_top.\u1.$verific$and_98$wb_dma_ch_sel.v:407$19544 ($and).
Removed top 30 bits (of 31) from port B of cell dma_wrapper_top.$flatten\dma_top.\u1.$verific$and_98$wb_dma_ch_sel.v:407$19544 ($and).
Removed top 30 bits (of 31) from port A of cell dma_wrapper_top.$flatten\dma_top.\u1.$verific$and_232$wb_dma_ch_sel.v:445$19556 ($and).
Removed top 30 bits (of 31) from port Y of cell dma_wrapper_top.$flatten\dma_top.\u1.$verific$and_232$wb_dma_ch_sel.v:445$19556 ($and).
Removed top 30 bits (of 31) from port B of cell dma_wrapper_top.$flatten\dma_top.\u1.$verific$and_232$wb_dma_ch_sel.v:445$19556 ($and).
Removed top 30 bits (of 31) from port A of cell dma_wrapper_top.$flatten\dma_top.\u1.$verific$and_227$wb_dma_ch_sel.v:442$19552 ($and).
Removed top 30 bits (of 31) from port B of cell dma_wrapper_top.$flatten\dma_top.\u1.$verific$and_227$wb_dma_ch_sel.v:442$19552 ($and).
Removed top 30 bits (of 31) from port Y of cell dma_wrapper_top.$flatten\dma_top.\u1.$verific$and_227$wb_dma_ch_sel.v:442$19552 ($and).
Removed top 11 bits (of 12) from port B of cell dma_wrapper_top.$flatten\dma_top.\u2.$verific$sub_159$wb_dma_de.v:359$23330 ($sub).
Removed top 8 bits (of 9) from port B of cell dma_wrapper_top.$flatten\dma_top.\u2.$verific$sub_144$wb_dma_de.v:348$23318 ($sub).
Removed top 10 bits (of 11) from port B of cell dma_wrapper_top.$flatten\dma_top.\u2.$verific$not_equal_214$wb_dma_de.v:404$23375 ($ne).
Removed top 28 bits (of 32) from mux cell dma_wrapper_top.$flatten\dma_top.\u2.$verific$mux_231$wb_dma_de.v:427$23387 ($mux).
Removed top 2 bits (of 11) from port B of cell dma_wrapper_top.$flatten\dma_top.\u2.$verific$equal_350$wb_dma_de.v:616$23470 ($eq).
Removed top 3 bits (of 11) from port B of cell dma_wrapper_top.$flatten\dma_top.\u2.$verific$equal_349$wb_dma_de.v:603$23469 ($eq).
Removed top 4 bits (of 11) from port B of cell dma_wrapper_top.$flatten\dma_top.\u2.$verific$equal_348$wb_dma_de.v:589$23468 ($eq).
Removed top 5 bits (of 11) from port B of cell dma_wrapper_top.$flatten\dma_top.\u2.$verific$equal_347$wb_dma_de.v:574$23467 ($eq).
Removed top 6 bits (of 11) from port B of cell dma_wrapper_top.$flatten\dma_top.\u2.$verific$equal_346$wb_dma_de.v:559$23466 ($eq).
Removed top 1 bits (of 11) from port B of cell dma_wrapper_top.$flatten\dma_top.\u2.$verific$equal_345$wb_dma_de.v:549$23465 ($eq).
Removed top 7 bits (of 11) from port B of cell dma_wrapper_top.$flatten\dma_top.\u2.$verific$equal_344$wb_dma_de.v:534$23464 ($eq).
Removed top 8 bits (of 11) from port B of cell dma_wrapper_top.$flatten\dma_top.\u2.$verific$equal_343$wb_dma_de.v:518$23463 ($eq).
Removed top 9 bits (of 11) from port B of cell dma_wrapper_top.$flatten\dma_top.\u2.$verific$equal_342$wb_dma_de.v:506$23462 ($eq).
Removed top 10 bits (of 11) from port B of cell dma_wrapper_top.$flatten\dma_top.\u2.$verific$equal_340$wb_dma_de.v:489$23460 ($eq).
Removed top 15 bits (of 16) from port B of cell dma_wrapper_top.$flatten\dma_top.\u2.\u1.$verific$add_4$wb_dma_inc30r.v:85$23510 ($add).
Removed top 13 bits (of 14) from port B of cell dma_wrapper_top.$flatten\dma_top.\u2.\u1.$verific$add_7$wb_dma_inc30r.v:87$23513 ($add).
Removed top 15 bits (of 16) from port B of cell dma_wrapper_top.$flatten\dma_top.\u2.\u0.$verific$add_4$wb_dma_inc30r.v:85$23510 ($add).
Removed top 13 bits (of 14) from port B of cell dma_wrapper_top.$flatten\dma_top.\u2.\u0.$verific$add_7$wb_dma_inc30r.v:87$23513 ($add).
Removed top 22 bits (of 32) from FF cell dma_wrapper_top.$flatten\dma_top.\u3.\u1.$verific$slv_adr_reg$wb_dma_wb_slv.v:161$41344 ($dff).
Removed top 1 bits (of 32) from mux cell dma_wrapper_top.$flatten\dma_top.\u0.$auto$bmuxmap.cc:60:execute$41497 ($mux).
Removed top 30 bits (of 31) from port Y of cell dma_wrapper_top.$flatten\dma_top.\u1.$verific$inv_97$wb_dma_ch_sel.v:407$19543 ($not).
Removed top 30 bits (of 31) from port Y of cell dma_wrapper_top.$flatten\dma_top.\u1.$verific$inv_231$wb_dma_ch_sel.v:445$19555 ($not).
Removed top 3872 bits (of 4096) from wire dma_wrapper_top.$flatten\dma_top.\u0.$auto$bmuxmap.cc:58:execute$41367.
Removed top 1920 bits (of 2048) from wire dma_wrapper_top.$flatten\dma_top.\u0.$auto$bmuxmap.cc:58:execute$41496.
Removed top 960 bits (of 1024) from wire dma_wrapper_top.$flatten\dma_top.\u0.$auto$bmuxmap.cc:58:execute$41561.
Removed top 480 bits (of 512) from wire dma_wrapper_top.$flatten\dma_top.\u0.$auto$bmuxmap.cc:58:execute$41594.
Removed top 4 bits (of 9) from wire dma_wrapper_top.$flatten\dma_top.\u0.\u0.$verific$n553$40435.
Removed top 30 bits (of 31) from wire dma_wrapper_top.$flatten\dma_top.\u1.$verific$n10155$19500.
Removed top 30 bits (of 31) from wire dma_wrapper_top.$flatten\dma_top.\u1.$verific$n130$19233.
Removed top 30 bits (of 31) from wire dma_wrapper_top.$flatten\dma_top.\u1.$verific$n352$19235.
Removed top 28 bits (of 32) from wire dma_wrapper_top.$flatten\dma_top.\u2.$verific$n1066$23090.
Removed top 3 bits (of 5) from wire dma_wrapper_top.$flatten\dma_top.\u2.$verific$n1435$23098.
Removed top 2 bits (of 4) from wire dma_wrapper_top.$flatten\dma_top.\u2.$verific$n1508$23104.
Removed top 9 bits (of 10) from wire dma_wrapper_top.$flatten\dma_top.\u2.$verific$n1546$23107.

yosys> peepopt

3.19. Executing PEEPOPT pass (run peephole optimizers).

yosys> opt_clean

3.20. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dma_wrapper_top..
Removed 0 unused cells and 12 unused wires.
<suppressed ~1 debug messages>

yosys> bmuxmap

3.21. Executing BMUXMAP pass.

yosys> demuxmap

3.22. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> alumacc

3.23. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module dma_wrapper_top:
  creating $macc model for $flatten\dma_top.\u2.$verific$sub_144$wb_dma_de.v:348$23318 ($sub).
  creating $macc model for $flatten\dma_top.\u2.$verific$sub_159$wb_dma_de.v:359$23330 ($sub).
  creating $macc model for $flatten\dma_top.\u2.\u0.$verific$add_4$wb_dma_inc30r.v:85$23510 ($add).
  creating $macc model for $flatten\dma_top.\u2.\u0.$verific$add_7$wb_dma_inc30r.v:87$23513 ($add).
  creating $macc model for $flatten\dma_top.\u2.\u1.$verific$add_4$wb_dma_inc30r.v:85$23510 ($add).
  creating $macc model for $flatten\dma_top.\u2.\u1.$verific$add_7$wb_dma_inc30r.v:87$23513 ($add).
  creating $alu model for $macc $flatten\dma_top.\u2.\u1.$verific$add_7$wb_dma_inc30r.v:87$23513.
  creating $alu model for $macc $flatten\dma_top.\u2.\u1.$verific$add_4$wb_dma_inc30r.v:85$23510.
  creating $alu model for $macc $flatten\dma_top.\u2.\u0.$verific$add_7$wb_dma_inc30r.v:87$23513.
  creating $alu model for $macc $flatten\dma_top.\u2.\u0.$verific$add_4$wb_dma_inc30r.v:85$23510.
  creating $alu model for $macc $flatten\dma_top.\u2.$verific$sub_159$wb_dma_de.v:359$23330.
  creating $alu model for $macc $flatten\dma_top.\u2.$verific$sub_144$wb_dma_de.v:348$23318.
  creating $alu cell for $flatten\dma_top.\u2.$verific$sub_144$wb_dma_de.v:348$23318: $auto$alumacc.cc:485:replace_alu$42543
  creating $alu cell for $flatten\dma_top.\u2.$verific$sub_159$wb_dma_de.v:359$23330: $auto$alumacc.cc:485:replace_alu$42546
  creating $alu cell for $flatten\dma_top.\u2.\u0.$verific$add_4$wb_dma_inc30r.v:85$23510: $auto$alumacc.cc:485:replace_alu$42549
  creating $alu cell for $flatten\dma_top.\u2.\u0.$verific$add_7$wb_dma_inc30r.v:87$23513: $auto$alumacc.cc:485:replace_alu$42552
  creating $alu cell for $flatten\dma_top.\u2.\u1.$verific$add_4$wb_dma_inc30r.v:85$23510: $auto$alumacc.cc:485:replace_alu$42555
  creating $alu cell for $flatten\dma_top.\u2.\u1.$verific$add_7$wb_dma_inc30r.v:87$23513: $auto$alumacc.cc:485:replace_alu$42558
  created 6 $alu and 0 $macc cells.

yosys> opt_expr

3.24. Executing OPT_EXPR pass (perform const folding).
Optimizing module dma_wrapper_top.

yosys> opt_merge -nomux

3.25. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dma_wrapper_top'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

yosys> opt_muxtree

3.26. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dma_wrapper_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~65 debug messages>

yosys> opt_reduce

3.27. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dma_wrapper_top.
Performed a total of 0 changes.

yosys> opt_merge

3.28. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dma_wrapper_top'.
Removed a total of 0 cells.

yosys> opt_share

3.29. Executing OPT_SHARE pass.

yosys> opt_dff

3.30. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $flatten\dma_top.\u2.$verific$mast0_adr_reg$wb_dma_de.v:428$23391 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n1099$23091 [31:4], Q = \dma_top.u2.mast0_adr [31:4], rval = 28'0000000000000000000000000000).

yosys> opt_clean

3.31. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dma_wrapper_top..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.32. Executing OPT_EXPR pass (perform const folding).
Optimizing module dma_wrapper_top.

yosys> opt_muxtree

3.33. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dma_wrapper_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~65 debug messages>

yosys> opt_reduce

3.34. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dma_wrapper_top.
Performed a total of 0 changes.

yosys> opt_merge

3.35. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dma_wrapper_top'.
Removed a total of 0 cells.

yosys> opt_share

3.36. Executing OPT_SHARE pass.

yosys> opt_dff

3.37. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.38. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dma_wrapper_top..

yosys> opt_expr

3.39. Executing OPT_EXPR pass (perform const folding).
Optimizing module dma_wrapper_top.
MAX OPT ITERATION = 2

yosys> stat

3.40. Printing statistics.

=== dma_wrapper_top ===

   Number of wires:               3458
   Number of wire bits:          58081
   Number of public wires:        3254
   Number of public wire bits:   49312
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                407
     $adffe                         14
     $alu                            6
     $and                           71
     $dff                           38
     $dffe                          67
     $eq                            17
     $logic_not                      7
     $mux                          100
     $ne                            10
     $not                           29
     $or                            17
     $pmux                          10
     $reduce_and                     1
     $reduce_bool                   12
     $reduce_or                      6
     $sdff                           2


yosys> memory -nomap

3.41. Executing MEMORY pass.

yosys> opt_mem

3.41.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

yosys> opt_mem_priority

3.41.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

yosys> opt_mem_feedback

3.41.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

yosys> memory_bmux2rom

3.41.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

yosys> memory_dff

3.41.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

yosys> opt_clean

3.41.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dma_wrapper_top..

yosys> memory_share

3.41.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

yosys> opt_mem_widen

3.41.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

yosys> opt_clean

3.41.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dma_wrapper_top..

yosys> memory_collect

3.41.10. Executing MEMORY_COLLECT pass (generating $mem cells).

yosys> stat

3.42. Printing statistics.

=== dma_wrapper_top ===

   Number of wires:               3458
   Number of wire bits:          58081
   Number of public wires:        3254
   Number of public wire bits:   49312
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                407
     $adffe                         14
     $alu                            6
     $and                           71
     $dff                           38
     $dffe                          67
     $eq                            17
     $logic_not                      7
     $mux                          100
     $ne                            10
     $not                           29
     $or                            17
     $pmux                          10
     $reduce_and                     1
     $reduce_bool                   12
     $reduce_or                      6
     $sdff                           2


yosys> muxpack

3.43. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.
<suppressed ~83 debug messages>

yosys> opt_clean

3.44. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dma_wrapper_top..

yosys> pmuxtree

3.45. Executing PMUXTREE pass.

yosys> muxpack

3.46. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converting dma_wrapper_top.$auto$pmuxtree.cc:65:recursive_mux_generator$42669 ... dma_wrapper_top.$auto$pmuxtree.cc:65:recursive_mux_generator$42671 to a pmux with 2 cases.
Converting dma_wrapper_top.$auto$pmuxtree.cc:65:recursive_mux_generator$42651 ... dma_wrapper_top.$auto$pmuxtree.cc:65:recursive_mux_generator$42653 to a pmux with 2 cases.
Converting dma_wrapper_top.$auto$pmuxtree.cc:65:recursive_mux_generator$42647 ... dma_wrapper_top.$auto$pmuxtree.cc:65:recursive_mux_generator$42649 to a pmux with 2 cases.
Converting dma_wrapper_top.$auto$pmuxtree.cc:65:recursive_mux_generator$42639 ... dma_wrapper_top.$auto$pmuxtree.cc:65:recursive_mux_generator$42641 to a pmux with 2 cases.
Converting dma_wrapper_top.$auto$pmuxtree.cc:65:recursive_mux_generator$42635 ... dma_wrapper_top.$auto$pmuxtree.cc:65:recursive_mux_generator$42637 to a pmux with 2 cases.
Converting dma_wrapper_top.$auto$pmuxtree.cc:65:recursive_mux_generator$42627 ... dma_wrapper_top.$auto$pmuxtree.cc:65:recursive_mux_generator$42629 to a pmux with 2 cases.
Converted 12 (p)mux cells into 6 pmux cells.
<suppressed ~108 debug messages>

yosys> memory_map

3.47. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

yosys> stat

3.48. Printing statistics.

=== dma_wrapper_top ===

   Number of wires:               3515
   Number of wire bits:          58252
   Number of public wires:        3254
   Number of public wire bits:   49312
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                448
     $adffe                         14
     $alu                            6
     $and                           71
     $dff                           38
     $dffe                          67
     $eq                            17
     $logic_not                      7
     $mux                          120
     $ne                            10
     $not                           39
     $or                            19
     $pmux                           6
     $reduce_and                     1
     $reduce_bool                   12
     $reduce_or                     19
     $sdff                           2


yosys> techmap -map +/techmap.v -map +/rapidsilicon/genesis/arith_map.v

3.49. Executing TECHMAP pass (map to technology primitives).

3.49.1. Executing Verilog-2005 frontend: /home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.49.2. Executing Verilog-2005 frontend: /home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v
Parsing Verilog input from `/home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_rs_alu'.
Successfully finished Verilog frontend.

3.49.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $not.
Using template $paramod$c5c783b17ab1d780abfad8cfe6563a0a7b47a3b0\_90_pmux for cells of type $pmux.
Using template $paramod$97b4ede9ac0b1e299c90f9b8e8f5b82f01419d4d\_90_pmux for cells of type $pmux.
Using template $paramod$521ce43182eecb9f60c72393a788160d2c356bf5\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $adffe.
Using template $paramod$6f67705c43e5e94c02b6ebb52209ce5aa5ade4c1\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $sdff.
Using template $paramod$f30f8fc2e30bd83d28cb1ad43b9d9ec083109075\_90_alu for cells of type $alu.
Using template $paramod$6831557730818fb92b11a295f9eb33ff8fa62af1\_90_alu for cells of type $alu.
Using template $paramod$713617589782cfade849bb573b5c36106c4b708f\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $xor.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001110 for cells of type $lcu.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000010001 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001001 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001100 for cells of type $lcu.
No more expansions possible.
<suppressed ~1905 debug messages>

yosys> stat

3.50. Printing statistics.

=== dma_wrapper_top ===

   Number of wires:               4297
   Number of wire bits:          67731
   Number of public wires:        3254
   Number of public wire bits:   49312
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               3838
     $_AND_                        499
     $_DFFE_PP0P_                   93
     $_DFFE_PP1P_                    1
     $_DFFE_PP_                    229
     $_DFF_P_                      144
     $_MUX_                       1798
     $_NOT_                        146
     $_OR_                         513
     $_SDFF_PP0_                    60
     $_XOR_                        355


yosys> opt_expr

3.51. Executing OPT_EXPR pass (perform const folding).
Optimizing module dma_wrapper_top.
<suppressed ~818 debug messages>

yosys> opt_merge -nomux

3.52. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dma_wrapper_top'.
<suppressed ~1158 debug messages>
Removed a total of 386 cells.

yosys> opt_muxtree

3.53. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dma_wrapper_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.54. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dma_wrapper_top.
Performed a total of 0 changes.

yosys> opt_merge

3.55. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dma_wrapper_top'.
Removed a total of 0 cells.

yosys> opt_share

3.56. Executing OPT_SHARE pass.

yosys> opt_dff

3.57. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$45634 ($_DFF_P_) from module dma_wrapper_top.

yosys> opt_clean

3.58. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dma_wrapper_top..
Removed 124 unused cells and 697 unused wires.
<suppressed ~125 debug messages>

yosys> opt_expr

3.59. Executing OPT_EXPR pass (perform const folding).
Optimizing module dma_wrapper_top.

yosys> opt_muxtree

3.60. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dma_wrapper_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.61. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dma_wrapper_top.
Performed a total of 0 changes.

yosys> opt_merge

3.62. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dma_wrapper_top'.
Removed a total of 0 cells.

yosys> opt_share

3.63. Executing OPT_SHARE pass.

yosys> opt_dff

3.64. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.65. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dma_wrapper_top..

yosys> opt_expr

3.66. Executing OPT_EXPR pass (perform const folding).
Optimizing module dma_wrapper_top.
MAX OPT ITERATION = 2

yosys> opt -fast -full

3.67. Executing OPT pass (performing simple optimizations).

yosys> opt_expr -full

3.67.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module dma_wrapper_top.
<suppressed ~589 debug messages>

yosys> opt_merge

3.67.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dma_wrapper_top'.
Removed a total of 0 cells.

yosys> opt_dff

3.67.3. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:262:slice$44108 ($_SDFF_PP0_) from module dma_wrapper_top (D = $auto$wreduce.cc:455:run$42533 [63], Q = \dma_top.u0.wb_rf_dout [31], rval = 1'0).

yosys> opt_clean

3.67.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dma_wrapper_top..
Removed 1 unused cells and 25 unused wires.
<suppressed ~2 debug messages>

3.67.5. Rerunning OPT passes. (Removed registers in this run.)

yosys> opt_expr -full

3.67.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module dma_wrapper_top.
<suppressed ~18 debug messages>

yosys> opt_merge

3.67.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dma_wrapper_top'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

yosys> opt_dff

3.67.8. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.67.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dma_wrapper_top..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

3.67.10. Finished fast OPT passes.

yosys> techmap -map +/techmap.v

3.68. Executing TECHMAP pass (map to technology primitives).

3.68.1. Executing Verilog-2005 frontend: /home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.68.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~71 debug messages>

yosys> opt -sat

3.69. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.69.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module dma_wrapper_top.

yosys> opt_merge -nomux

3.69.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dma_wrapper_top'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.69.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dma_wrapper_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.69.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dma_wrapper_top.
Performed a total of 0 changes.

yosys> opt_merge

3.69.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dma_wrapper_top'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.69.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.69.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dma_wrapper_top..

yosys> opt_expr

3.69.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module dma_wrapper_top.

3.69.9. Finished OPT passes. (There is nothing left to do.)

yosys> abc -dff

3.70. Executing ABC pass (technology mapping using ABC).

3.70.1. Summary of detected clock domains:
  4 cells in clk=\clk_i, en={ }, arst={ }, srst=$auto$opt_dff.cc:253:combine_resets$47343
  177 cells in clk=\clk_i, en=\dma_top.u2.mast0_drdy, arst={ }, srst={ }
  123 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$42064, arst={ }, srst={ }
  70 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$42088, arst={ }, srst={ }
  111 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$42085, arst=\rst_i, srst={ }
  170 cells in clk=\clk_i, en={ }, arst={ }, srst=\dma_top.u2.m0_go
  4 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$42491, arst=\rst_i, srst={ }
  13 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$42500, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=\dma_top.u0.u0.ch_csr_we, arst=\rst_i, srst={ }
  23 cells in clk=\clk_i, en=\dma_top.u0.u0.ch_txsz_we, arst={ }, srst={ }
  48 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$42520, arst={ }, srst={ }
  50 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$42523, arst={ }, srst={ }
  106 cells in clk=\clk_i, en={ }, arst={ }, srst=$auto$opt_dff.cc:253:combine_resets$42526
  6 cells in clk=\clk_i, en=\dma_top.u0.csr_we, arst=\rst_i, srst={ }
  32 cells in clk=\clk_i, en=\dma_top.u0.int_maska_we, arst=\rst_i, srst={ }
  1111 cells in clk=\clk_i, en={ }, arst={ }, srst={ }
  31 cells in clk=\clk_i, en=\dma_top.u0.int_maskb_we, arst=\rst_i, srst={ }
  4 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$42507, arst=\rst_i, srst={ }
  17 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$42511, arst=\rst_i, srst={ }
  3 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$42497, arst=\rst_i, srst={ }
  2 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$42494, arst=\rst_i, srst={ }
  88 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$42292, arst={ }, srst={ }
  85 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$42093, arst={ }, srst={ }
  65 cells in clk=\clk_i, en=\dma_top.u2.mast1_drdy, arst={ }, srst={ }

3.70.2. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, synchronously reset by $auto$opt_dff.cc:253:combine_resets$47343
Extracted 4 gates and 11 wires to a netlist network with 7 inputs and 2 outputs.

3.70.2.1. Executing ABC.

3.70.3. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \dma_top.u2.mast0_drdy
Extracted 177 gates and 327 wires to a netlist network with 149 inputs and 144 outputs.

3.70.3.1. Executing ABC.

3.70.4. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$42064
Extracted 123 gates and 174 wires to a netlist network with 49 inputs and 53 outputs.

3.70.4.1. Executing ABC.

3.70.5. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$42088
Extracted 70 gates and 81 wires to a netlist network with 11 inputs and 2 outputs.

3.70.5.1. Executing ABC.

3.70.6. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$42085, asynchronously reset by \rst_i
Extracted 111 gates and 146 wires to a netlist network with 34 inputs and 18 outputs.

3.70.6.1. Executing ABC.

3.70.7. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, synchronously reset by \dma_top.u2.m0_go
Extracted 170 gates and 342 wires to a netlist network with 170 inputs and 107 outputs.

3.70.7.1. Executing ABC.

3.70.8. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$42491, asynchronously reset by \rst_i
Extracted 4 gates and 8 wires to a netlist network with 4 inputs and 4 outputs.

3.70.8.1. Executing ABC.

3.70.9. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$42500
Extracted 13 gates and 27 wires to a netlist network with 14 inputs and 13 outputs.

3.70.9.1. Executing ABC.

3.70.10. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \dma_top.u0.u0.ch_csr_we, asynchronously reset by \rst_i
Extracted 22 gates and 42 wires to a netlist network with 18 inputs and 21 outputs.

3.70.10.1. Executing ABC.

3.70.11. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \dma_top.u0.u0.ch_txsz_we
Extracted 23 gates and 37 wires to a netlist network with 14 inputs and 15 outputs.

3.70.11.1. Executing ABC.

3.70.12. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$42520
Extracted 48 gates and 97 wires to a netlist network with 49 inputs and 46 outputs.

3.70.12.1. Executing ABC.

3.70.13. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$42523
Extracted 50 gates and 100 wires to a netlist network with 50 inputs and 48 outputs.

3.70.13.1. Executing ABC.

3.70.14. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, synchronously reset by $auto$opt_dff.cc:253:combine_resets$42526
Extracted 106 gates and 247 wires to a netlist network with 140 inputs and 73 outputs.

3.70.14.1. Executing ABC.

3.70.15. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \dma_top.u0.csr_we, asynchronously reset by \rst_i
Extracted 6 gates and 10 wires to a netlist network with 3 inputs and 6 outputs.

3.70.15.1. Executing ABC.

3.70.16. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \dma_top.u0.int_maska_we, asynchronously reset by \rst_i
Extracted 32 gates and 64 wires to a netlist network with 32 inputs and 32 outputs.

3.70.16.1. Executing ABC.

3.70.17. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i
Extracted 1111 gates and 1752 wires to a netlist network with 639 inputs and 452 outputs.

3.70.17.1. Executing ABC.

3.70.18. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$48660$dma_top.u0.int_maskb_we, asynchronously reset by \rst_i
Extracted 31 gates and 62 wires to a netlist network with 31 inputs and 31 outputs.

3.70.18.1. Executing ABC.

3.70.19. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$42507, asynchronously reset by \rst_i
Extracted 4 gates and 9 wires to a netlist network with 4 inputs and 3 outputs.

3.70.19.1. Executing ABC.

3.70.20. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$42511, asynchronously reset by \rst_i
Extracted 17 gates and 33 wires to a netlist network with 16 inputs and 15 outputs.

3.70.20.1. Executing ABC.

3.70.21. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$42497, asynchronously reset by \rst_i
Extracted 3 gates and 6 wires to a netlist network with 3 inputs and 3 outputs.

3.70.21.1. Executing ABC.

3.70.22. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$48660$auto$opt_dff.cc:194:make_patterns_logic$42494, asynchronously reset by \rst_i
Extracted 2 gates and 3 wires to a netlist network with 1 inputs and 2 outputs.

3.70.22.1. Executing ABC.

3.70.23. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$42292
Extracted 88 gates and 125 wires to a netlist network with 37 inputs and 63 outputs.

3.70.23.1. Executing ABC.

3.70.24. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$42093
Extracted 85 gates and 119 wires to a netlist network with 34 inputs and 62 outputs.

3.70.24.1. Executing ABC.

3.70.25. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \dma_top.u2.mast1_drdy
Extracted 65 gates and 100 wires to a netlist network with 35 inputs and 65 outputs.

3.70.25.1. Executing ABC.

yosys> abc -dff

3.71. Executing ABC pass (technology mapping using ABC).

3.71.1. Summary of detected clock domains:
  72 cells in clk=\clk_i, en=$abc$48201$auto$opt_dff.cc:194:make_patterns_logic$42520, arst={ }, srst={ }
  36 cells in clk=\clk_i, en=$abc$48154$dma_top.u0.u0.ch_txsz_we, arst={ }, srst={ }
  7 cells in clk=\clk_i, en=$abc$50048$auto$opt_dff.cc:194:make_patterns_logic$42507, arst=\rst_i, srst={ }
  8 cells in clk=\clk_i, en=$abc$48660$dma_top.u0.csr_we, arst=\rst_i, srst={ }
  4 cells in clk=\clk_i, en=$abc$48660$auto$opt_dff.cc:194:make_patterns_logic$42494, arst=\rst_i, srst={ }
  131 cells in clk=\clk_i, en=$abc$50093$auto$opt_dff.cc:194:make_patterns_logic$42292, arst={ }, srst={ }
  36 cells in clk=\clk_i, en=$abc$48072$auto$opt_dff.cc:194:make_patterns_logic$42500, arst={ }, srst={ }
  4 cells in clk=\clk_i, en=$abc$48065$auto$opt_dff.cc:194:make_patterns_logic$42491, arst=\rst_i, srst={ }
  28 cells in clk=\clk_i, en=$abc$47740$auto$opt_dff.cc:194:make_patterns_logic$42088, arst={ }, srst={ }
  9 cells in clk=\clk_i, en=$abc$50082$auto$opt_dff.cc:194:make_patterns_logic$42497, arst=\rst_i, srst={ }
  39 cells in clk=\clk_i, en=$abc$50056$auto$opt_dff.cc:194:make_patterns_logic$42511, arst=\rst_i, srst={ }
  101 cells in clk=\clk_i, en=$abc$47777$auto$opt_dff.cc:219:make_patterns_logic$42085, arst=\rst_i, srst={ }
  4 cells in clk=\clk_i, en={ }, arst={ }, srst=$abc$47424$auto$opt_dff.cc:253:combine_resets$47343
  63 cells in clk=\clk_i, en=$abc$48660$dma_top.u0.int_maskb_we, arst=\rst_i, srst={ }
  25 cells in clk=\clk_i, en=$abc$48110$dma_top.u0.u0.ch_csr_we, arst=\rst_i, srst={ }
  66 cells in clk=\clk_i, en=$abc$48660$dma_top.u0.int_maska_we, arst=\rst_i, srst={ }
  217 cells in clk=\clk_i, en={ }, arst={ }, srst=$abc$47857$dma_top.u2.m0_go
  73 cells in clk=\clk_i, en=$abc$48309$auto$opt_dff.cc:194:make_patterns_logic$42523, arst={ }, srst={ }
  118 cells in clk=\clk_i, en=$abc$47429$dma_top.u2.mast0_drdy, arst={ }, srst={ }
  299 cells in clk=\clk_i, en={ }, arst={ }, srst=$abc$48418$auto$opt_dff.cc:253:combine_resets$42526
  111 cells in clk=\clk_i, en=$abc$50230$auto$opt_dff.cc:194:make_patterns_logic$42093, arst={ }, srst={ }
  86 cells in clk=\clk_i, en=$abc$47639$auto$opt_dff.cc:194:make_patterns_logic$42064, arst={ }, srst={ }
  704 cells in clk=\clk_i, en={ }, arst={ }, srst={ }
  208 cells in clk=\clk_i, en=$abc$50365$dma_top.u2.mast1_drdy, arst={ }, srst={ }

3.71.2. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$48201$auto$opt_dff.cc:194:make_patterns_logic$42520
Extracted 72 gates and 144 wires to a netlist network with 72 inputs and 58 outputs.

3.71.2.1. Executing ABC.

3.71.3. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$48154$dma_top.u0.u0.ch_txsz_we
Extracted 36 gates and 61 wires to a netlist network with 25 inputs and 27 outputs.

3.71.3.1. Executing ABC.

3.71.4. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$50048$auto$opt_dff.cc:194:make_patterns_logic$42507, asynchronously reset by \rst_i
Extracted 7 gates and 14 wires to a netlist network with 7 inputs and 4 outputs.

3.71.4.1. Executing ABC.

3.71.5. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$48660$dma_top.u0.csr_we, asynchronously reset by \rst_i
Extracted 8 gates and 15 wires to a netlist network with 7 inputs and 8 outputs.

3.71.5.1. Executing ABC.

3.71.6. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$48660$auto$opt_dff.cc:194:make_patterns_logic$42494, asynchronously reset by \rst_i
Extracted 4 gates and 7 wires to a netlist network with 3 inputs and 4 outputs.

3.71.6.1. Executing ABC.

3.71.7. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$50093$auto$opt_dff.cc:194:make_patterns_logic$42292
Extracted 131 gates and 206 wires to a netlist network with 75 inputs and 94 outputs.

3.71.7.1. Executing ABC.

3.71.8. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$48072$auto$opt_dff.cc:194:make_patterns_logic$42500
Extracted 36 gates and 64 wires to a netlist network with 28 inputs and 27 outputs.

3.71.8.1. Executing ABC.

3.71.9. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$48065$auto$opt_dff.cc:194:make_patterns_logic$42491, asynchronously reset by \rst_i
Extracted 4 gates and 7 wires to a netlist network with 3 inputs and 3 outputs.

3.71.9.1. Executing ABC.

3.71.10. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$47740$auto$opt_dff.cc:194:make_patterns_logic$42088
Extracted 28 gates and 39 wires to a netlist network with 11 inputs and 10 outputs.

3.71.10.1. Executing ABC.

3.71.11. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$50082$auto$opt_dff.cc:194:make_patterns_logic$42497, asynchronously reset by \rst_i
Extracted 9 gates and 17 wires to a netlist network with 8 inputs and 7 outputs.

3.71.11.1. Executing ABC.

3.71.12. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$50056$auto$opt_dff.cc:194:make_patterns_logic$42511, asynchronously reset by \rst_i
Extracted 39 gates and 91 wires to a netlist network with 52 inputs and 35 outputs.

3.71.12.1. Executing ABC.

3.71.13. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$47777$auto$opt_dff.cc:219:make_patterns_logic$42085, asynchronously reset by \rst_i
Extracted 101 gates and 124 wires to a netlist network with 23 inputs and 21 outputs.

3.71.13.1. Executing ABC.

3.71.14. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, synchronously reset by $abc$47424$auto$opt_dff.cc:253:combine_resets$47343
Extracted 4 gates and 10 wires to a netlist network with 6 inputs and 2 outputs.

3.71.14.1. Executing ABC.

3.71.15. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$48660$dma_top.u0.int_maskb_we, asynchronously reset by \rst_i
Extracted 63 gates and 97 wires to a netlist network with 34 inputs and 33 outputs.

3.71.15.1. Executing ABC.

3.71.16. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$48110$dma_top.u0.u0.ch_csr_we, asynchronously reset by \rst_i
Extracted 25 gates and 46 wires to a netlist network with 21 inputs and 22 outputs.

3.71.16.1. Executing ABC.

3.71.17. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$48660$dma_top.u0.int_maska_we, asynchronously reset by \rst_i
Extracted 66 gates and 102 wires to a netlist network with 36 inputs and 34 outputs.

3.71.17.1. Executing ABC.

3.71.18. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, synchronously reset by $abc$47857$dma_top.u2.m0_go
Extracted 217 gates and 403 wires to a netlist network with 186 inputs and 130 outputs.

3.71.18.1. Executing ABC.

3.71.19. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$48309$auto$opt_dff.cc:194:make_patterns_logic$42523
Extracted 73 gates and 134 wires to a netlist network with 61 inputs and 57 outputs.

3.71.19.1. Executing ABC.

3.71.20. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$47429$dma_top.u2.mast0_drdy
Extracted 118 gates and 209 wires to a netlist network with 91 inputs and 76 outputs.

3.71.20.1. Executing ABC.

3.71.21. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, synchronously reset by $abc$48418$auto$opt_dff.cc:253:combine_resets$42526
Extracted 299 gates and 501 wires to a netlist network with 202 inputs and 32 outputs.

3.71.21.1. Executing ABC.

3.71.22. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$50230$auto$opt_dff.cc:194:make_patterns_logic$42093
Extracted 111 gates and 166 wires to a netlist network with 55 inputs and 81 outputs.

3.71.22.1. Executing ABC.

3.71.23. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$47639$auto$opt_dff.cc:194:make_patterns_logic$42064
Extracted 86 gates and 145 wires to a netlist network with 59 inputs and 64 outputs.

3.71.23.1. Executing ABC.

3.71.24. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i
Extracted 704 gates and 1223 wires to a netlist network with 519 inputs and 379 outputs.

3.71.24.1. Executing ABC.

3.71.25. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$50365$dma_top.u2.mast1_drdy
Extracted 208 gates and 421 wires to a netlist network with 213 inputs and 172 outputs.

3.71.25.1. Executing ABC.

yosys> abc -dff

3.72. Executing ABC pass (technology mapping using ABC).

3.72.1. Summary of detected clock domains:
  9 cells in clk=\clk_i, en=$abc$50678$abc$48660$dma_top.u0.csr_we, arst=\rst_i, srst={ }
  5 cells in clk=\clk_i, en=$abc$52486$abc$48660$auto$opt_dff.cc:194:make_patterns_logic$42494, arst=\rst_i, srst={ }
  5 cells in clk=\clk_i, en=$abc$50928$abc$48065$auto$opt_dff.cc:194:make_patterns_logic$42491, arst=\rst_i, srst={ }
  6 cells in clk=\clk_i, en=$abc$50971$abc$50082$auto$opt_dff.cc:194:make_patterns_logic$42497, arst=\rst_i, srst={ }
  23 cells in clk=\clk_i, en=$abc$50982$abc$50056$auto$opt_dff.cc:194:make_patterns_logic$42511, arst=\rst_i, srst={ }
  7 cells in clk=\clk_i, en={ }, arst={ }, srst=$abc$51117$abc$47424$auto$opt_dff.cc:253:combine_resets$47343
  9 cells in clk=\clk_i, en=$abc$50669$abc$50048$auto$opt_dff.cc:194:make_patterns_logic$42507, arst=\rst_i, srst={ }
  30 cells in clk=\clk_i, en=$abc$51219$abc$48110$dma_top.u0.u0.ch_csr_we, arst=\rst_i, srst={ }
  193 cells in clk=\clk_i, en={ }, arst={ }, srst=$abc$51362$abc$47857$dma_top.u2.m0_go
  42 cells in clk=\clk_i, en=$abc$50876$abc$48072$auto$opt_dff.cc:194:make_patterns_logic$42500, arst={ }, srst={ }
  93 cells in clk=\clk_i, en=$abc$51623$abc$48309$auto$opt_dff.cc:194:make_patterns_logic$42523, arst={ }, srst={ }
  145 cells in clk=\clk_i, en=$abc$51742$abc$47429$dma_top.u2.mast0_drdy, arst={ }, srst={ }
  338 cells in clk=\clk_i, en={ }, arst={ }, srst=$abc$51883$abc$48418$auto$opt_dff.cc:253:combine_resets$42526
  125 cells in clk=\clk_i, en=$abc$52215$abc$50230$auto$opt_dff.cc:194:make_patterns_logic$42093, arst={ }, srst={ }
  66 cells in clk=\clk_i, en=$abc$51123$abc$48660$dma_top.u0.int_maskb_we, arst=\rst_i, srst={ }
  30 cells in clk=\clk_i, en=$abc$50934$abc$47740$auto$opt_dff.cc:194:make_patterns_logic$42088, arst={ }, srst={ }
  73 cells in clk=\clk_i, en=$abc$52384$abc$47639$auto$opt_dff.cc:194:make_patterns_logic$42064, arst={ }, srst={ }
  64 cells in clk=\clk_i, en=$abc$51264$abc$48660$dma_top.u0.int_maska_we, arst=\rst_i, srst={ }
  92 cells in clk=\clk_i, en=$abc$50495$abc$48201$auto$opt_dff.cc:194:make_patterns_logic$42520, arst={ }, srst={ }
  36 cells in clk=\clk_i, en=$abc$50615$abc$48154$dma_top.u0.u0.ch_txsz_we, arst={ }, srst={ }
  87 cells in clk=\clk_i, en=$abc$51028$abc$47777$auto$opt_dff.cc:219:make_patterns_logic$42085, arst=\rst_i, srst={ }
  654 cells in clk=\clk_i, en={ }, arst={ }, srst={ }
  120 cells in clk=\clk_i, en=$abc$50696$abc$50093$auto$opt_dff.cc:194:make_patterns_logic$42292, arst={ }, srst={ }
  236 cells in clk=\clk_i, en=$abc$53291$abc$50365$dma_top.u2.mast1_drdy, arst={ }, srst={ }

3.72.2. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$50678$abc$48660$dma_top.u0.csr_we, asynchronously reset by \rst_i
Extracted 9 gates and 17 wires to a netlist network with 8 inputs and 8 outputs.

3.72.2.1. Executing ABC.

3.72.3. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$52486$abc$48660$auto$opt_dff.cc:194:make_patterns_logic$42494, asynchronously reset by \rst_i
Extracted 5 gates and 9 wires to a netlist network with 4 inputs and 4 outputs.

3.72.3.1. Executing ABC.

3.72.4. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$50928$abc$48065$auto$opt_dff.cc:194:make_patterns_logic$42491, asynchronously reset by \rst_i
Extracted 5 gates and 9 wires to a netlist network with 4 inputs and 4 outputs.

3.72.4.1. Executing ABC.

3.72.5. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$50971$abc$50082$auto$opt_dff.cc:194:make_patterns_logic$42497, asynchronously reset by \rst_i
Extracted 6 gates and 11 wires to a netlist network with 5 inputs and 5 outputs.

3.72.5.1. Executing ABC.

3.72.6. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$50982$abc$50056$auto$opt_dff.cc:194:make_patterns_logic$42511, asynchronously reset by \rst_i
Extracted 23 gates and 44 wires to a netlist network with 21 inputs and 18 outputs.

3.72.6.1. Executing ABC.

3.72.7. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, synchronously reset by $abc$51117$abc$47424$auto$opt_dff.cc:253:combine_resets$47343
Extracted 7 gates and 16 wires to a netlist network with 9 inputs and 2 outputs.

3.72.7.1. Executing ABC.

3.72.8. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$50669$abc$50048$auto$opt_dff.cc:194:make_patterns_logic$42507, asynchronously reset by \rst_i
Extracted 9 gates and 16 wires to a netlist network with 7 inputs and 5 outputs.

3.72.8.1. Executing ABC.

3.72.9. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$51219$abc$48110$dma_top.u0.u0.ch_csr_we, asynchronously reset by \rst_i
Extracted 30 gates and 49 wires to a netlist network with 19 inputs and 22 outputs.

3.72.9.1. Executing ABC.

3.72.10. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, synchronously reset by $abc$51362$abc$47857$dma_top.u2.m0_go
Extracted 193 gates and 374 wires to a netlist network with 181 inputs and 98 outputs.

3.72.10.1. Executing ABC.

3.72.11. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$50876$abc$48072$auto$opt_dff.cc:194:make_patterns_logic$42500
Extracted 42 gates and 76 wires to a netlist network with 34 inputs and 26 outputs.

3.72.11.1. Executing ABC.

3.72.12. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$51623$abc$48309$auto$opt_dff.cc:194:make_patterns_logic$42523
Extracted 93 gates and 160 wires to a netlist network with 67 inputs and 62 outputs.

3.72.12.1. Executing ABC.

3.72.13. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$51742$abc$47429$dma_top.u2.mast0_drdy
Extracted 145 gates and 262 wires to a netlist network with 117 inputs and 100 outputs.

3.72.13.1. Executing ABC.

3.72.14. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, synchronously reset by $abc$51883$abc$48418$auto$opt_dff.cc:253:combine_resets$42526
Extracted 338 gates and 608 wires to a netlist network with 270 inputs and 71 outputs.

3.72.14.1. Executing ABC.

3.72.15. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$52215$abc$50230$auto$opt_dff.cc:194:make_patterns_logic$42093
Extracted 125 gates and 196 wires to a netlist network with 71 inputs and 91 outputs.

3.72.15.1. Executing ABC.

3.72.16. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$51123$abc$48660$dma_top.u0.int_maskb_we, asynchronously reset by \rst_i
Extracted 66 gates and 103 wires to a netlist network with 37 inputs and 34 outputs.

3.72.16.1. Executing ABC.

3.72.17. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$50934$abc$47740$auto$opt_dff.cc:194:make_patterns_logic$42088
Extracted 30 gates and 41 wires to a netlist network with 11 inputs and 8 outputs.

3.72.17.1. Executing ABC.

3.72.18. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$52384$abc$47639$auto$opt_dff.cc:194:make_patterns_logic$42064
Extracted 73 gates and 111 wires to a netlist network with 38 inputs and 38 outputs.

3.72.18.1. Executing ABC.

3.72.19. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$51264$abc$48660$dma_top.u0.int_maska_we, asynchronously reset by \rst_i
Extracted 64 gates and 98 wires to a netlist network with 34 inputs and 33 outputs.

3.72.19.1. Executing ABC.

3.72.20. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$50495$abc$48201$auto$opt_dff.cc:194:make_patterns_logic$42520
Extracted 92 gates and 159 wires to a netlist network with 67 inputs and 60 outputs.

3.72.20.1. Executing ABC.

3.72.21. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$50615$abc$48154$dma_top.u0.u0.ch_txsz_we
Extracted 36 gates and 61 wires to a netlist network with 25 inputs and 25 outputs.

3.72.21.1. Executing ABC.

3.72.22. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$51028$abc$47777$auto$opt_dff.cc:219:make_patterns_logic$42085, asynchronously reset by \rst_i
Extracted 87 gates and 109 wires to a netlist network with 22 inputs and 21 outputs.

3.72.22.1. Executing ABC.

3.72.23. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i
Extracted 654 gates and 1056 wires to a netlist network with 402 inputs and 312 outputs.

3.72.23.1. Executing ABC.

3.72.24. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$50696$abc$50093$auto$opt_dff.cc:194:make_patterns_logic$42292
Extracted 120 gates and 182 wires to a netlist network with 62 inputs and 79 outputs.

3.72.24.1. Executing ABC.

3.72.25. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$53291$abc$50365$dma_top.u2.mast1_drdy
Extracted 236 gates and 449 wires to a netlist network with 213 inputs and 203 outputs.

3.72.25.1. Executing ABC.

yosys> abc -dff

3.73. Executing ABC pass (technology mapping using ABC).

3.73.1. Summary of detected clock domains:
  8 cells in clk=\clk_i, en=$abc$53530$abc$50678$abc$48660$dma_top.u0.csr_we, arst=\rst_i, srst={ }
  3 cells in clk=\clk_i, en=$abc$53541$abc$52486$abc$48660$auto$opt_dff.cc:194:make_patterns_logic$42494, arst=\rst_i, srst={ }
  4 cells in clk=\clk_i, en=$abc$53548$abc$50928$abc$48065$auto$opt_dff.cc:194:make_patterns_logic$42491, arst=\rst_i, srst={ }
  5 cells in clk=\clk_i, en=$abc$53555$abc$50971$abc$50082$auto$opt_dff.cc:194:make_patterns_logic$42497, arst=\rst_i, srst={ }
  40 cells in clk=\clk_i, en=$abc$53563$abc$50982$abc$50056$auto$opt_dff.cc:194:make_patterns_logic$42511, arst=\rst_i, srst={ }
  7 cells in clk=\clk_i, en={ }, arst={ }, srst=$abc$53592$abc$51117$abc$47424$auto$opt_dff.cc:253:combine_resets$47343
  9 cells in clk=\clk_i, en=$abc$53600$abc$50669$abc$50048$auto$opt_dff.cc:194:make_patterns_logic$42507, arst=\rst_i, srst={ }
  25 cells in clk=\clk_i, en=$abc$53610$abc$51219$abc$48110$dma_top.u0.u0.ch_csr_we, arst=\rst_i, srst={ }
  32 cells in clk=\clk_i, en=$abc$53862$abc$50876$abc$48072$auto$opt_dff.cc:194:make_patterns_logic$42500, arst={ }, srst={ }
  80 cells in clk=\clk_i, en=$abc$53913$abc$51623$abc$48309$auto$opt_dff.cc:194:make_patterns_logic$42523, arst={ }, srst={ }
  101 cells in clk=\clk_i, en=$abc$54037$abc$51742$abc$47429$dma_top.u2.mast0_drdy, arst={ }, srst={ }
  322 cells in clk=\clk_i, en={ }, arst={ }, srst=$abc$55293$lo134
  143 cells in clk=\clk_i, en=$abc$54541$abc$52215$abc$50230$auto$opt_dff.cc:194:make_patterns_logic$42093, arst={ }, srst={ }
  32 cells in clk=\clk_i, en=$abc$54811$abc$50934$abc$47740$auto$opt_dff.cc:194:make_patterns_logic$42088, arst={ }, srst={ }
  77 cells in clk=\clk_i, en=$abc$54848$abc$52384$abc$47639$auto$opt_dff.cc:194:make_patterns_logic$42064, arst={ }, srst={ }
  64 cells in clk=\clk_i, en=$abc$54933$abc$51264$abc$48660$dma_top.u0.int_maska_we, arst=\rst_i, srst={ }
  67 cells in clk=\clk_i, en=$abc$55029$abc$50495$abc$48201$auto$opt_dff.cc:194:make_patterns_logic$42520, arst={ }, srst={ }
  32 cells in clk=\clk_i, en=$abc$55150$abc$50615$abc$48154$dma_top.u0.u0.ch_txsz_we, arst={ }, srst={ }
  62 cells in clk=\clk_i, en=$abc$54713$abc$51123$abc$48660$dma_top.u0.int_maskb_we, arst=\rst_i, srst={ }
  178 cells in clk=\clk_i, en={ }, arst={ }, srst=$abc$53655$abc$51362$abc$47857$dma_top.u2.m0_go
  86 cells in clk=\clk_i, en=$abc$55202$abc$51028$abc$47777$auto$opt_dff.cc:219:make_patterns_logic$42085, arst=\rst_i, srst={ }
  137 cells in clk=\clk_i, en=$abc$56022$abc$50696$abc$50093$auto$opt_dff.cc:194:make_patterns_logic$42292, arst={ }, srst={ }
  717 cells in clk=\clk_i, en={ }, arst={ }, srst={ }
  235 cells in clk=\clk_i, en=$abc$56187$abc$53291$abc$50365$dma_top.u2.mast1_drdy, arst={ }, srst={ }

3.73.2. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$53530$abc$50678$abc$48660$dma_top.u0.csr_we, asynchronously reset by \rst_i
Extracted 8 gates and 15 wires to a netlist network with 7 inputs and 8 outputs.

3.73.2.1. Executing ABC.

3.73.3. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$53541$abc$52486$abc$48660$auto$opt_dff.cc:194:make_patterns_logic$42494, asynchronously reset by \rst_i
Extracted 3 gates and 5 wires to a netlist network with 2 inputs and 3 outputs.

3.73.3.1. Executing ABC.

3.73.4. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$53548$abc$50928$abc$48065$auto$opt_dff.cc:194:make_patterns_logic$42491, asynchronously reset by \rst_i
Extracted 4 gates and 9 wires to a netlist network with 5 inputs and 3 outputs.

3.73.4.1. Executing ABC.

3.73.5. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$53555$abc$50971$abc$50082$auto$opt_dff.cc:194:make_patterns_logic$42497, asynchronously reset by \rst_i
Extracted 5 gates and 11 wires to a netlist network with 6 inputs and 4 outputs.

3.73.5.1. Executing ABC.

3.73.6. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$53563$abc$50982$abc$50056$auto$opt_dff.cc:194:make_patterns_logic$42511, asynchronously reset by \rst_i
Extracted 40 gates and 97 wires to a netlist network with 57 inputs and 36 outputs.

3.73.6.1. Executing ABC.

3.73.7. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, synchronously reset by $abc$53592$abc$51117$abc$47424$auto$opt_dff.cc:253:combine_resets$47343
Extracted 7 gates and 16 wires to a netlist network with 9 inputs and 2 outputs.

3.73.7.1. Executing ABC.

3.73.8. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$53600$abc$50669$abc$50048$auto$opt_dff.cc:194:make_patterns_logic$42507, asynchronously reset by \rst_i
Extracted 9 gates and 17 wires to a netlist network with 8 inputs and 6 outputs.

3.73.8.1. Executing ABC.

3.73.9. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$53610$abc$51219$abc$48110$dma_top.u0.u0.ch_csr_we, asynchronously reset by \rst_i
Extracted 25 gates and 46 wires to a netlist network with 21 inputs and 22 outputs.

3.73.9.1. Executing ABC.

3.73.10. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$53862$abc$50876$abc$48072$auto$opt_dff.cc:194:make_patterns_logic$42500
Extracted 32 gates and 56 wires to a netlist network with 24 inputs and 26 outputs.

3.73.10.1. Executing ABC.

3.73.11. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$53913$abc$51623$abc$48309$auto$opt_dff.cc:194:make_patterns_logic$42523
Extracted 80 gates and 149 wires to a netlist network with 69 inputs and 53 outputs.

3.73.11.1. Executing ABC.

3.73.12. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$54037$abc$51742$abc$47429$dma_top.u2.mast0_drdy
Extracted 101 gates and 173 wires to a netlist network with 72 inputs and 67 outputs.

3.73.12.1. Executing ABC.

3.73.13. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, synchronously reset by $abc$55293$lo134
Extracted 322 gates and 530 wires to a netlist network with 208 inputs and 31 outputs.

3.73.13.1. Executing ABC.

3.73.14. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$54541$abc$52215$abc$50230$auto$opt_dff.cc:194:make_patterns_logic$42093
Extracted 143 gates and 221 wires to a netlist network with 78 inputs and 94 outputs.

3.73.14.1. Executing ABC.

3.73.15. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$54811$abc$50934$abc$47740$auto$opt_dff.cc:194:make_patterns_logic$42088
Extracted 32 gates and 43 wires to a netlist network with 11 inputs and 6 outputs.

3.73.15.1. Executing ABC.

3.73.16. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$54848$abc$52384$abc$47639$auto$opt_dff.cc:194:make_patterns_logic$42064
Extracted 77 gates and 118 wires to a netlist network with 41 inputs and 37 outputs.

3.73.16.1. Executing ABC.

3.73.17. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$54933$abc$51264$abc$48660$dma_top.u0.int_maska_we, asynchronously reset by \rst_i
Extracted 64 gates and 98 wires to a netlist network with 34 inputs and 33 outputs.

3.73.17.1. Executing ABC.

3.73.18. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$55029$abc$50495$abc$48201$auto$opt_dff.cc:194:make_patterns_logic$42520
Extracted 67 gates and 130 wires to a netlist network with 63 inputs and 44 outputs.

3.73.18.1. Executing ABC.

3.73.19. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$55150$abc$50615$abc$48154$dma_top.u0.u0.ch_txsz_we
Extracted 32 gates and 53 wires to a netlist network with 21 inputs and 25 outputs.

3.73.19.1. Executing ABC.

3.73.20. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$54713$abc$51123$abc$48660$dma_top.u0.int_maskb_we, asynchronously reset by \rst_i
Extracted 62 gates and 95 wires to a netlist network with 33 inputs and 32 outputs.

3.73.20.1. Executing ABC.

3.73.21. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, synchronously reset by $abc$53655$abc$51362$abc$47857$dma_top.u2.m0_go
Extracted 178 gates and 354 wires to a netlist network with 176 inputs and 107 outputs.

3.73.21.1. Executing ABC.

3.73.22. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$55202$abc$51028$abc$47777$auto$opt_dff.cc:219:make_patterns_logic$42085, asynchronously reset by \rst_i
Extracted 86 gates and 108 wires to a netlist network with 22 inputs and 20 outputs.

3.73.22.1. Executing ABC.

3.73.23. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$56022$abc$50696$abc$50093$auto$opt_dff.cc:194:make_patterns_logic$42292
Extracted 137 gates and 214 wires to a netlist network with 77 inputs and 94 outputs.

3.73.23.1. Executing ABC.

3.73.24. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i
Extracted 717 gates and 1166 wires to a netlist network with 449 inputs and 374 outputs.

3.73.24.1. Executing ABC.

3.73.25. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$56187$abc$53291$abc$50365$dma_top.u2.mast1_drdy
Extracted 235 gates and 447 wires to a netlist network with 211 inputs and 171 outputs.

3.73.25.1. Executing ABC.

yosys> opt_ffinv

3.74. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

yosys> opt -sat

3.75. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.75.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module dma_wrapper_top.
<suppressed ~42 debug messages>

yosys> opt_merge -nomux

3.75.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dma_wrapper_top'.
<suppressed ~210 debug messages>
Removed a total of 70 cells.

yosys> opt_muxtree

3.75.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dma_wrapper_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.75.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dma_wrapper_top.
Performed a total of 0 changes.

yosys> opt_merge

3.75.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dma_wrapper_top'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.75.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.75.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dma_wrapper_top..
Removed 2 unused cells and 17707 unused wires.
<suppressed ~382 debug messages>

yosys> opt_expr

3.75.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module dma_wrapper_top.

3.75.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.75.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dma_wrapper_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.75.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dma_wrapper_top.
Performed a total of 0 changes.

yosys> opt_merge

3.75.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dma_wrapper_top'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.75.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.75.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dma_wrapper_top..

yosys> opt_expr

3.75.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module dma_wrapper_top.

3.75.16. Finished OPT passes. (There is nothing left to do.)

yosys> bmuxmap

3.76. Executing BMUXMAP pass.

yosys> demuxmap

3.77. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> abc -script /home/users/temp_dir/yosys_hRPDj5/abc_tmp_1.scr

3.78. Executing ABC pass (technology mapping using ABC).

3.78.1. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Extracted 1731 gates and 2358 wires to a netlist network with 626 inputs and 529 outputs.

3.78.1.1. Executing ABC.
DE:   #PIs = 626  #Luts =   738  Max Lvl =   8  Avg Lvl =   3.61  [   0.40 sec. at Pass 0]
DE:   #PIs = 626  #Luts =   649  Max Lvl =   9  Avg Lvl =   3.52  [   4.31 sec. at Pass 1]
DE:   #PIs = 626  #Luts =   643  Max Lvl =   9  Avg Lvl =   3.30  [   1.31 sec. at Pass 2]
DE:   #PIs = 626  #Luts =   630  Max Lvl =   9  Avg Lvl =   3.23  [   2.02 sec. at Pass 3]
DE:   #PIs = 626  #Luts =   630  Max Lvl =   9  Avg Lvl =   3.23  [   1.75 sec. at Pass 4]
DE:   #PIs = 626  #Luts =   628  Max Lvl =   8  Avg Lvl =   3.13  [   2.38 sec. at Pass 5]
DE:   #PIs = 626  #Luts =   628  Max Lvl =   8  Avg Lvl =   3.13  [   2.00 sec. at Pass 6]
DE:   #PIs = 626  #Luts =   628  Max Lvl =   8  Avg Lvl =   3.13  [   2.58 sec. at Pass 7]
DE:   #PIs = 626  #Luts =   628  Max Lvl =   8  Avg Lvl =   3.13  [   1.65 sec. at Pass 8]
DE:   #PIs = 626  #Luts =   628  Max Lvl =   8  Avg Lvl =   3.13  [   0.58 sec. at Pass 9]

yosys> opt_expr

3.79. Executing OPT_EXPR pass (perform const folding).
Optimizing module dma_wrapper_top.

yosys> opt_merge -nomux

3.80. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dma_wrapper_top'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.81. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dma_wrapper_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.82. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dma_wrapper_top.
Performed a total of 0 changes.

yosys> opt_merge

3.83. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dma_wrapper_top'.
Removed a total of 0 cells.

yosys> opt_share

3.84. Executing OPT_SHARE pass.

yosys> opt_dff

3.85. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.86. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dma_wrapper_top..
Removed 0 unused cells and 2273 unused wires.
<suppressed ~257 debug messages>

yosys> opt_expr

3.87. Executing OPT_EXPR pass (perform const folding).
Optimizing module dma_wrapper_top.
MAX OPT ITERATION = 1

yosys> opt_ffinv

3.88. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 3 inverters.

yosys> stat

3.89. Printing statistics.

=== dma_wrapper_top ===

   Number of wires:               3470
   Number of wire bits:          45241
   Number of public wires:        2619
   Number of public wire bits:   44390
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1146
     $_DFFE_PP0P_                   93
     $_DFFE_PP1P_                    1
     $_DFFE_PP_                    229
     $_DFF_P_                      135
     $_SDFF_PP0_                    60
     $lut                          628


yosys> shregmap -minlen 8 -maxlen 20

3.90. Executing SHREGMAP pass (map shift registers).
Converted 0 dff cells into 0 shift registers.

yosys> dfflegalize -cell $_DFF_?_ 0 -cell $_DFF_???_ 0 -cell $_DFFE_????_ 0 -cell $_DFFSR_???_ 0 -cell $_DFFSRE_????_ 0 -cell $_DLATCHSR_PPP_ 0

3.91. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

yosys> stat

3.92. Printing statistics.

=== dma_wrapper_top ===

   Number of wires:               3530
   Number of wire bits:          45301
   Number of public wires:        2619
   Number of public wire bits:   44390
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1206
     $_DFFE_PP0P_                  322
     $_DFFE_PP1P_                    1
     $_DFF_P_                      195
     $_MUX_                         60
     $lut                          628


yosys> techmap -map +/techmap.v -map +/rapidsilicon/genesis/ffs_map.v

3.93. Executing TECHMAP pass (map to technology primitives).

3.93.1. Executing Verilog-2005 frontend: /home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.93.2. Executing Verilog-2005 frontend: /home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v
Parsing Verilog input from `/home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PN0P_'.
Generating RTLIL representation for module `\$_DFFE_PN0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_DFFE_PN1P_'.
Generating RTLIL representation for module `\$_DFFE_PN1N_'.
Generating RTLIL representation for module `\$_DFFSR_PPP_'.
Generating RTLIL representation for module `\$_DFFSR_PNP_'.
Generating RTLIL representation for module `\$_DFFSR_PNN_'.
Generating RTLIL representation for module `\$_DFFSR_PPN_'.
Generating RTLIL representation for module `\$_DFFSR_NPP_'.
Generating RTLIL representation for module `\$_DFFSR_NNP_'.
Generating RTLIL representation for module `\$_DFFSR_NNN_'.
Generating RTLIL representation for module `\$_DFFSR_NPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNN_'.
Generating RTLIL representation for module `\$_DLATCHSR_PPP_'.
Generating RTLIL representation for module `\$_DLATCHSR_NPP_'.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NN0P_'.
Generating RTLIL representation for module `\$_DFFE_NN0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_NN1P_'.
Generating RTLIL representation for module `\$_DFFE_NN1N_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNN_'.
Generating RTLIL representation for module `\$__SHREG_DFF_P_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PN0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NN0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_PN1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_NN1_'.
Successfully finished Verilog frontend.

3.93.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $lut.
Using template \$_DFF_P_ for cells of type $_DFF_P_.
Using template \$_DFFE_PP0P_ for cells of type $_DFFE_PP0P_.
Using template \$_DFFE_PP1P_ for cells of type $_DFFE_PP1P_.
Using extmapper simplemap for cells of type $logic_not.
No more expansions possible.
<suppressed ~1605 debug messages>

yosys> opt_expr -mux_undef

3.94. Executing OPT_EXPR pass (perform const folding).
Optimizing module dma_wrapper_top.
<suppressed ~13366 debug messages>

yosys> simplemap

3.95. Executing SIMPLEMAP pass (map simple cells to gate primitives).

yosys> opt_expr

3.96. Executing OPT_EXPR pass (perform const folding).
Optimizing module dma_wrapper_top.

yosys> opt_merge

3.97. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dma_wrapper_top'.
<suppressed ~2349 debug messages>
Removed a total of 783 cells.

yosys> opt_dff -nodffe -nosdff

3.98. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.99. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dma_wrapper_top..
Removed 2 unused cells and 4151 unused wires.
<suppressed ~3 debug messages>

yosys> opt -nodffe -nosdff

3.100. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.100.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module dma_wrapper_top.
<suppressed ~139 debug messages>

yosys> opt_merge -nomux

3.100.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dma_wrapper_top'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.100.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dma_wrapper_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.100.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dma_wrapper_top.
Performed a total of 0 changes.

yosys> opt_merge

3.100.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dma_wrapper_top'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.100.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.100.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dma_wrapper_top..
Removed 0 unused cells and 22 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.100.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module dma_wrapper_top.

3.100.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.100.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dma_wrapper_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.100.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dma_wrapper_top.
Performed a total of 0 changes.

yosys> opt_merge

3.100.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dma_wrapper_top'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.100.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.100.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dma_wrapper_top..

yosys> opt_expr

3.100.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module dma_wrapper_top.

3.100.16. Finished OPT passes. (There is nothing left to do.)

yosys> abc -script /home/users/temp_dir/yosys_hRPDj5/abc_tmp_2.scr

3.101. Executing ABC pass (technology mapping using ABC).

3.101.1. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Extracted 2023 gates and 2652 wires to a netlist network with 627 inputs and 553 outputs.

3.101.1.1. Executing ABC.
DE:   #PIs = 627  #Luts =   684  Max Lvl =   8  Avg Lvl =   3.44  [   0.38 sec. at Pass 0]
DE:   #PIs = 627  #Luts =   684  Max Lvl =   8  Avg Lvl =   3.44  [   6.28 sec. at Pass 1]
DE:   #PIs = 627  #Luts =   684  Max Lvl =   8  Avg Lvl =   3.44  [   2.19 sec. at Pass 2]
DE:   #PIs = 627  #Luts =   667  Max Lvl =   7  Avg Lvl =   3.29  [   2.80 sec. at Pass 3]
DE:   #PIs = 627  #Luts =   667  Max Lvl =   7  Avg Lvl =   3.29  [   2.55 sec. at Pass 4]
DE:   #PIs = 627  #Luts =   666  Max Lvl =   7  Avg Lvl =   3.29  [   2.57 sec. at Pass 5]
DE:   #PIs = 627  #Luts =   666  Max Lvl =   7  Avg Lvl =   3.29  [   1.85 sec. at Pass 6]
DE:   #PIs = 627  #Luts =   666  Max Lvl =   7  Avg Lvl =   3.29  [   2.54 sec. at Pass 7]
DE:   #PIs = 627  #Luts =   665  Max Lvl =   8  Avg Lvl =   3.66  [   2.18 sec. at Pass 8]
DE:   #PIs = 627  #Luts =   663  Max Lvl =   8  Avg Lvl =   3.60  [   3.21 sec. at Pass 9]
DE:   #PIs = 627  #Luts =   663  Max Lvl =   8  Avg Lvl =   3.60  [   1.82 sec. at Pass 10]
DE:   #PIs = 627  #Luts =   663  Max Lvl =   8  Avg Lvl =   3.60  [   2.17 sec. at Pass 11]
DE:   #PIs = 627  #Luts =   663  Max Lvl =   8  Avg Lvl =   3.60  [   2.45 sec. at Pass 12]
DE:   #PIs = 627  #Luts =   663  Max Lvl =   8  Avg Lvl =   3.60  [   0.63 sec. at Pass 13]

yosys> opt_expr

3.102. Executing OPT_EXPR pass (perform const folding).
Optimizing module dma_wrapper_top.

yosys> opt_merge -nomux

3.103. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dma_wrapper_top'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.104. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dma_wrapper_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.105. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dma_wrapper_top.
Performed a total of 0 changes.

yosys> opt_merge

3.106. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dma_wrapper_top'.
Removed a total of 0 cells.

yosys> opt_share

3.107. Executing OPT_SHARE pass.

yosys> opt_dff

3.108. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.109. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dma_wrapper_top..
Removed 0 unused cells and 2225 unused wires.
<suppressed ~2 debug messages>

yosys> opt_expr

3.110. Executing OPT_EXPR pass (perform const folding).
Optimizing module dma_wrapper_top.
MAX OPT ITERATION = 1

yosys> hierarchy -check

3.111. Executing HIERARCHY pass (managing design hierarchy).

3.111.1. Analyzing design hierarchy..
Top module:  \dma_wrapper_top

3.111.2. Analyzing design hierarchy..
Top module:  \dma_wrapper_top
Removed 0 unused modules.

yosys> stat

3.112. Printing statistics.

=== dma_wrapper_top ===

   Number of wires:               3505
   Number of wire bits:          45276
   Number of public wires:        2618
   Number of public wire bits:   44389
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1181
     $lut                          663
     dffsre                        518


yosys> opt_clean -purge

3.113. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dma_wrapper_top..
Removed 0 unused cells and 2564 unused wires.
<suppressed ~2564 debug messages>

yosys> write_verilog -noattr -nohex synthesized.v

3.114. Executing Verilog backend.
Dumping module `\dma_wrapper_top'.

Warnings: 421 unique messages, 1111 total
End of script. Logfile hash: c421d60af8, CPU: user 37.95s system 2.05s, MEM: 146.04 MB peak
Yosys 0.18+10 (git sha1 7a7a25778, gcc 9.1.0 -fPIC -Os)
Time spent: 88% 6x abc (259 sec), 3% 33x opt_clean (9 sec), ...
real 150.83
user 260.43
sys 33.42
