[{"commit":{"message":"Split c_ldsp and c_fldsp"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/assembler_riscv.hpp"}],"sha":"f9caca8de80ab0d25e78a37f70bfe2d03400dc85"},{"commit":{"message":"Remove useless and polish comments"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/assembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/c1_LIRAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"},{"filename":"src\/hotspot\/cpu\/riscv\/vm_version_riscv.cpp"}],"sha":"70ddc0b363268b77ed6fad7bf0f2e95ebc5d7306"},{"commit":{"message":"Move RVC code to the proper location after rebasing (#42)"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/assembler_riscv.hpp"}],"sha":"2a6ff15189dbf119915ed06fa484e787244f667c"},{"commit":{"message":"Rename misc functions and change the positions of some comments"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/assembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/globals_riscv.hpp"}],"sha":"6ffb88cc4d01e559b42a6f07a7ac033f84bd9a90"},{"commit":{"message":"Remove remaining macros as discussions"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/assembler_riscv.hpp"}],"sha":"2301d4aeb4ba6b93822f6122a7eea1b82bbe4247"},{"commit":{"message":"Remain an 'minimum_alignment' unchanged"},"files":[],"sha":"46b25ae0af34788947f002120414e9d79d042947"},{"commit":{"message":"Manually inline all macros into functions as discussions"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/assembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/assembler_riscv.hpp"}],"sha":"0c095e625f24573878483120c245ca09a4f12e9c"},{"commit":{"message":"Remove assembler_riscv_c.hpp as discussions"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/assembler_riscv.hpp"}],"sha":"d10ba0ed58b45faf2db5fc0284ced1d45db6c728"},{"commit":{"message":"Remove COMPRESSIBLE & NOT_COMPRESSIBLE macros by adding one layer as discussions"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/assembler_riscv.hpp"}],"sha":"a1d488a446b48e16876fcfa196e442bb49298cb6"},{"commit":{"message":"Fix remaining CEXT -> RVC"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/assembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/assembler_riscv.hpp"}],"sha":"95cbd66f3d8a30ab8f55cad927f8f8bc9f45ec40"},{"commit":{"message":"Remove Alignment-related changes as discussions"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/globals_riscv.hpp"}],"sha":"def138b6c3572992d69dab19c1df616ea51fbf2d"},{"commit":{"message":"Update licenses to the new year"},"files":[],"sha":"cf1c4834d91be7ec33947f8f2c82457d488680f7"},{"commit":{"message":"Cover most RVC instructions by using CompressibleRegion to cover minimal functions in C2"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"}],"sha":"f44098110c9ff3cd6104c7ca3b4c1ae9fc318862"},{"commit":{"message":"Revise as proposed comments, including\n- Fix macros in assembler_riscv_c.hpp\n- Remove UncompressibleRegion\n- Modify comments\n- Change names: C-Ext to RVC"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/c1_LIRAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/gc\/shared\/barrierSetAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/register_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"}],"sha":"681b2d707f0bd989324a220dc018610a32a9a1cb"},{"commit":{"message":"Enable RVC instructions (based on the basic patch)"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/assembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/assembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/c1_LIRAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/gc\/shared\/barrierSetAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/gc\/shared\/barrierSetNMethod_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/globals_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"}],"sha":"a409226ffdcc688638d7615145491b7603af69dc"},{"commit":{"message":"RVC: basic instruction set"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/assembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/globals_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/nativeInst_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/register_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"},{"filename":"src\/hotspot\/cpu\/riscv\/vm_version_riscv.cpp"}],"sha":"ccf47dae593a6bcf7ce60a3dcfb0813ff240bb5c"}]