

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-ddd8790408a74e19f7f394289980b70d79dab717_modified_0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_rfc_slots                        5 # Shader Register File Cache per-warp register capacity (default=6)
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                    0 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
53fd4f16359c6acfadd8d03d62702d10  /home/min/a/tpritche/Courses/ECE_695_GPU/Assignments/HW2/GPGPU-Sim/benchmarks/bfs/BFS
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=bfs.cu
self exe links to: /home/min/a/tpritche/Courses/ECE_695_GPU/Assignments/HW2/GPGPU-Sim/benchmarks/bfs/BFS
Running md5sum using "md5sum /home/min/a/tpritche/Courses/ECE_695_GPU/Assignments/HW2/GPGPU-Sim/benchmarks/bfs/BFS "
Parsing file _cuobjdump_complete_output_3gVsHX
######### cuobjdump parser ########
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_30
Adding identifier: bfs.cu
## Adding new section ELF
Adding arch: sm_30
Adding identifier: bfs.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_13
Adding identifier: bfs.cu
## Adding new section ELF
Adding arch: sm_13
Adding identifier: bfs.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: bfs.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_3.ptx
Adding arch: sm_20
Adding identifier: bfs.cu
## Adding new section ELF
Adding arch: sm_10
Adding identifier: bfs.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_4.ptx
Adding arch: sm_10
Adding identifier: bfs.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S1_S2_i : hostFun 0x0x403f40, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S1_S2_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S1_S2_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x090 (_1.ptx:52) @%p1 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x208 (_1.ptx:133) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0d0 (_1.ptx:65) @%p2 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x208 (_1.ptx:133) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x130 (_1.ptx:85) @%p3 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x208 (_1.ptx:133) ret;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x190 (_1.ptx:107) @%p4 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d8 (_1.ptx:123) add.s32 %r29, %r29, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x200 (_1.ptx:129) @%p5 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x208 (_1.ptx:133) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S1_S2_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S1_S2_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_3.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_lUEJLq"
Running: cat _ptx_lUEJLq | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_zJb0RT
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_zJb0RT --output-file  /dev/null 2> _ptx_lUEJLqinfo"
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' : regs=15, lmem=0, smem=0, cmem=84
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_lUEJLq _ptx2_zJb0RT _ptx_lUEJLqinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
Reading File
Input file: graph4096.txt
Read File
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (1 samples)
	minimum = nan (1 samples)
	maximum = -nan (1 samples)
Network latency average = -nan (1 samples)
	minimum = nan (1 samples)
	maximum = -nan (1 samples)
Flit latency average = -nan (1 samples)
	minimum = nan (1 samples)
	maximum = -nan (1 samples)
Fragmentation average = -nan (1 samples)
	minimum = nan (1 samples)
	maximum = -nan (1 samples)
Injected packet rate average = -nan (1 samples)
	minimum = -nan (1 samples)
	maximum = -nan (1 samples)
Accepted packet rate average = -nan (1 samples)
	minimum = -nan (1 samples)
	maximum = -nan (1 samples)
Injected flit rate average = -nan (1 samples)
	minimum = -nan (1 samples)
	maximum = -nan (1 samples)
Accepted flit rate average = -nan (1 samples)
	minimum = -nan (1 samples)
	maximum = -nan (1 samples)
Injected packet size average = -nan (1 samples)
Accepted packet size average = -nan (1 samples)
Hops average = -nan (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (2 samples)
	minimum = nan (2 samples)
	maximum = -nan (2 samples)
Network latency average = -nan (2 samples)
	minimum = nan (2 samples)
	maximum = -nan (2 samples)
Flit latency average = -nan (2 samples)
	minimum = nan (2 samples)
	maximum = -nan (2 samples)
Fragmentation average = -nan (2 samples)
	minimum = nan (2 samples)
	maximum = -nan (2 samples)
Injected packet rate average = -nan (2 samples)
	minimum = -nan (2 samples)
	maximum = -nan (2 samples)
Accepted packet rate average = -nan (2 samples)
	minimum = -nan (2 samples)
	maximum = -nan (2 samples)
Injected flit rate average = -nan (2 samples)
	minimum = -nan (2 samples)
	maximum = -nan (2 samples)
Accepted flit rate average = -nan (2 samples)
	minimum = -nan (2 samples)
	maximum = -nan (2 samples)
Injected packet size average = -nan (2 samples)
Accepted packet size average = -nan (2 samples)
Hops average = -nan (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (3 samples)
	minimum = nan (3 samples)
	maximum = -nan (3 samples)
Network latency average = -nan (3 samples)
	minimum = nan (3 samples)
	maximum = -nan (3 samples)
Flit latency average = -nan (3 samples)
	minimum = nan (3 samples)
	maximum = -nan (3 samples)
Fragmentation average = -nan (3 samples)
	minimum = nan (3 samples)
	maximum = -nan (3 samples)
Injected packet rate average = -nan (3 samples)
	minimum = -nan (3 samples)
	maximum = -nan (3 samples)
Accepted packet rate average = -nan (3 samples)
	minimum = -nan (3 samples)
	maximum = -nan (3 samples)
Injected flit rate average = -nan (3 samples)
	minimum = -nan (3 samples)
	maximum = -nan (3 samples)
Accepted flit rate average = -nan (3 samples)
	minimum = -nan (3 samples)
	maximum = -nan (3 samples)
Injected packet size average = -nan (3 samples)
Accepted packet size average = -nan (3 samples)
Hops average = -nan (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (4 samples)
	minimum = nan (4 samples)
	maximum = -nan (4 samples)
Network latency average = -nan (4 samples)
	minimum = nan (4 samples)
	maximum = -nan (4 samples)
Flit latency average = -nan (4 samples)
	minimum = nan (4 samples)
	maximum = -nan (4 samples)
Fragmentation average = -nan (4 samples)
	minimum = nan (4 samples)
	maximum = -nan (4 samples)
Injected packet rate average = -nan (4 samples)
	minimum = -nan (4 samples)
	maximum = -nan (4 samples)
Accepted packet rate average = -nan (4 samples)
	minimum = -nan (4 samples)
	maximum = -nan (4 samples)
Injected flit rate average = -nan (4 samples)
	minimum = -nan (4 samples)
	maximum = -nan (4 samples)
Accepted flit rate average = -nan (4 samples)
	minimum = -nan (4 samples)
	maximum = -nan (4 samples)
Injected packet size average = -nan (4 samples)
Accepted packet size average = -nan (4 samples)
Hops average = -nan (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
Copied Everything to GPU memory
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (5 samples)
	minimum = nan (5 samples)
	maximum = -nan (5 samples)
Network latency average = -nan (5 samples)
	minimum = nan (5 samples)
	maximum = -nan (5 samples)
Flit latency average = -nan (5 samples)
	minimum = nan (5 samples)
	maximum = -nan (5 samples)
Fragmentation average = -nan (5 samples)
	minimum = nan (5 samples)
	maximum = -nan (5 samples)
Injected packet rate average = -nan (5 samples)
	minimum = -nan (5 samples)
	maximum = -nan (5 samples)
Accepted packet rate average = -nan (5 samples)
	minimum = -nan (5 samples)
	maximum = -nan (5 samples)
Injected flit rate average = -nan (5 samples)
	minimum = -nan (5 samples)
	maximum = -nan (5 samples)
Accepted flit rate average = -nan (5 samples)
	minimum = -nan (5 samples)
	maximum = -nan (5 samples)
Injected packet size average = -nan (5 samples)
Accepted packet size average = -nan (5 samples)
Hops average = -nan (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------

GPGPU-Sim PTX: cudaLaunch for 0x0x403f40 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (16,1,1) blockDim = (256,1,1) 
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (6 samples)
	minimum = nan (6 samples)
	maximum = -nan (6 samples)
Network latency average = -nan (6 samples)
	minimum = nan (6 samples)
	maximum = -nan (6 samples)
Flit latency average = -nan (6 samples)
	minimum = nan (6 samples)
	maximum = -nan (6 samples)
Fragmentation average = -nan (6 samples)
	minimum = nan (6 samples)
	maximum = -nan (6 samples)
Injected packet rate average = -nan (6 samples)
	minimum = -nan (6 samples)
	maximum = -nan (6 samples)
Accepted packet rate average = -nan (6 samples)
	minimum = -nan (6 samples)
	maximum = -nan (6 samples)
Injected flit rate average = -nan (6 samples)
	minimum = -nan (6 samples)
	maximum = -nan (6 samples)
Accepted flit rate average = -nan (6 samples)
	minimum = -nan (6 samples)
	maximum = -nan (6 samples)
Injected packet size average = -nan (6 samples)
Accepted packet size average = -nan (6 samples)
Hops average = -nan (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 0 (ipc= 0.0) sim_rate=0 (inst/sec) elapsed = 0:0:00:01 / Thu Apr 12 15:15:36 2018
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(0,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1468,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1474,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1480,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1486,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1492,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1504,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1505,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1510,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1516,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1522,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1528,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1534,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1540,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1546,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1552,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 2000  inst.: 110574 (ipc=55.3) sim_rate=55287 (inst/sec) elapsed = 0:0:00:02 / Thu Apr 12 15:15:37 2018
GPGPU-Sim uArch: Shader 1 finished CTA #0 (6644,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 1.
Destroy streams for kernel 1: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 6645
gpu_sim_insn = 110833
gpu_ipc =      16.6792
gpu_tot_sim_cycle = 6645
gpu_tot_sim_insn = 110833
gpu_tot_ipc =      16.6792
gpu_tot_issued_cta = 16
max_total_param_size = 0
gpu_stall_dramfull = 362
gpu_stall_icnt2sh    = 208
gpu_total_sim_rate=55416

========= Core RFC stats =========
	Total RFC Accesses     = 5703
	Total RFC Misses       = 2772
	Total RFC Read Misses  = 929
	Total RFC Write Misses = 1843
	Total RFC Evictions    = 2303

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2055
	L1I_total_cache_misses = 385
	L1I_total_cache_miss_rate = 0.1873
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[1]: Access = 100, Miss = 46, Miss_rate = 0.460, Pending_hits = 13, Reservation_fails = 0
	L1D_cache_core[2]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[3]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[4]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[5]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[6]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[7]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[8]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[9]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[10]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[11]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[12]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[13]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[14]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_total_cache_accesses = 212
	L1D_total_cache_misses = 74
	L1D_total_cache_miss_rate = 0.3491
	L1D_total_cache_pending_hits = 97
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.002
L1C_cache:
	L1C_total_cache_accesses = 896
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.5357
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 38
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 97
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 416
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 29
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1670
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 385
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
28, 28, 28, 28, 28, 28, 28, 28, 
gpgpu_n_tot_thrd_icount = 122816
gpgpu_n_tot_w_icount = 3838
gpgpu_n_stall_shd_mem = 3420
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 45
gpgpu_n_mem_write_global = 32
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 4148
gpgpu_n_store_insn = 32
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 28672
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4124	W0_Idle:31163	W0_Scoreboard:16497	W1:254	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3584
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 360 {8:45,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1280 {40:32,}
traffic_breakdown_coretomem[INST_ACC_R] = 376 {8:47,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 6120 {136:45,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 256 {8:32,}
traffic_breakdown_memtocore[INST_ACC_R] = 6392 {136:47,}
maxmrqlatency = 9 
maxdqlatency = 0 
maxmflatency = 279 
averagemflatency = 237 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 6644 
mrq_lat_table:56 	1 	9 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	38 	54 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	128 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	44 	16 	0 	0 	0 	0 	0 	2 	9 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	7 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       957         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1482         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1419         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  1.000000       inf      -nan      -nan       inf       inf      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 75/6 = 12.500000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         0         0         0         4         4         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         3         3         2         1         0         0         0         0         0         0         0         0 
dram[2]:         1         1         0         0         4         5         0         1         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         4         6         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         4         5         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         3         4         2         0         0         0         0         0         0         0         0         0 
total reads: 63
min_bank_accesses = 0!
chip skew: 12/9 = 1.33
number of total write accesses:
dram[0]:         0         0         0         0         1         1         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         1         1         2         1         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0 
total reads: 12
min_bank_accesses = 0!
chip skew: 5/1 = 5.00
average mf latency per bank:
dram[0]:       1044    none      none      none         236       208    none      none      none      none      none      none      none      none      none      none  
dram[1]:          0    none      none      none         230       195       124       126    none      none      none      none      none      none      none      none  
dram[2]:          0       268    none      none         299       320    none         760    none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none         208       262    none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none         298       266    none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none         358       300       124    none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        278         0         0         0       269       269         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0       269       269       251       252         0         0         0         0         0         0         0         0
dram[2]:          0       268         0         0       270       279         0       252         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0       268       269         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0       269       269         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0       269       269       252         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8771 n_nop=8736 n_act=6 n_pre=3 n_req=14 n_rd=24 n_write=2 bw_util=0.005929
n_activity=358 dram_eff=0.1453
bk0: 8a 8671i bk1: 0a 8768i bk2: 0a 8771i bk3: 0a 8771i bk4: 8a 8729i bk5: 8a 8728i bk6: 0a 8768i bk7: 0a 8769i bk8: 0a 8771i bk9: 0a 8771i bk10: 0a 8772i bk11: 0a 8772i bk12: 0a 8772i bk13: 0a 8772i bk14: 0a 8772i bk15: 0a 8772i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00216623
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc0022300, atomic=0 1 entries : 0x7f1828936610 :  mf: uid=  6595, sid01:w00, part=1, addr=0xc0022300, load , size=32, unknown  status = IN_PARTITION_DRAM (6642), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8771 n_nop=8739 n_act=5 n_pre=0 n_req=16 n_rd=22 n_write=5 bw_util=0.006157
n_activity=285 dram_eff=0.1895
bk0: 4a 8751i bk1: 0a 8771i bk2: 0a 8772i bk3: 0a 8773i bk4: 6a 8735i bk5: 6a 8734i bk6: 4a 8733i bk7: 2a 8746i bk8: 0a 8768i bk9: 0a 8769i bk10: 0a 8770i bk11: 0a 8770i bk12: 0a 8771i bk13: 0a 8772i bk14: 0a 8772i bk15: 0a 8772i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00364839
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8771 n_nop=8741 n_act=5 n_pre=0 n_req=13 n_rd=24 n_write=1 bw_util=0.005701
n_activity=235 dram_eff=0.2128
bk0: 2a 8755i bk1: 2a 8755i bk2: 0a 8771i bk3: 0a 8773i bk4: 8a 8741i bk5: 10a 8725i bk6: 0a 8769i bk7: 2a 8747i bk8: 0a 8769i bk9: 0a 8769i bk10: 0a 8770i bk11: 0a 8771i bk12: 0a 8771i bk13: 0a 8772i bk14: 0a 8772i bk15: 0a 8772i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00273629
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8771 n_nop=8748 n_act=2 n_pre=0 n_req=11 n_rd=20 n_write=1 bw_util=0.004789
n_activity=173 dram_eff=0.2428
bk0: 0a 8771i bk1: 0a 8772i bk2: 0a 8773i bk3: 0a 8773i bk4: 8a 8731i bk5: 12a 8732i bk6: 0a 8769i bk7: 0a 8769i bk8: 0a 8770i bk9: 0a 8770i bk10: 0a 8770i bk11: 0a 8771i bk12: 0a 8771i bk13: 0a 8771i bk14: 0a 8771i bk15: 0a 8771i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00205222
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8771 n_nop=8750 n_act=2 n_pre=0 n_req=10 n_rd=18 n_write=1 bw_util=0.004332
n_activity=141 dram_eff=0.2695
bk0: 0a 8772i bk1: 0a 8773i bk2: 0a 8773i bk3: 0a 8773i bk4: 8a 8742i bk5: 10a 8721i bk6: 0a 8769i bk7: 0a 8769i bk8: 0a 8769i bk9: 0a 8769i bk10: 0a 8770i bk11: 0a 8771i bk12: 0a 8771i bk13: 0a 8771i bk14: 0a 8771i bk15: 0a 8771i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00342036
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8771 n_nop=8748 n_act=3 n_pre=0 n_req=11 n_rd=18 n_write=2 bw_util=0.00456
n_activity=175 dram_eff=0.2286
bk0: 0a 8772i bk1: 0a 8773i bk2: 0a 8773i bk3: 0a 8773i bk4: 6a 8746i bk5: 8a 8738i bk6: 4a 8733i bk7: 0a 8769i bk8: 0a 8769i bk9: 0a 8769i bk10: 0a 8770i bk11: 0a 8771i bk12: 0a 8771i bk13: 0a 8771i bk14: 0a 8771i bk15: 0a 8771i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00307833

========= L2 cache stats =========
L2_cache_bank[0]: Access = 51, Miss = 8, Miss_rate = 0.157, Pending_hits = 9, Reservation_fails = 338
L2_cache_bank[1]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 8, Miss = 7, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 20, Miss = 5, Miss_rate = 0.250, Pending_hits = 3, Reservation_fails = 100
L2_cache_bank[5]: Access = 18, Miss = 7, Miss_rate = 0.389, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 5, Miss = 4, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 7, Miss = 5, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 7, Miss = 5, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 5, Miss = 4, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 139
L2_total_cache_misses = 63
L2_total_cache_miss_rate = 0.4532
L2_total_cache_pending_hits = 12
L2_total_cache_reservation_fails = 438
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 45
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 12
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 33
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 329
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=537
icnt_total_pkts_simt_to_mem=171
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.4101
	minimum = 6
	maximum = 34
Network latency average = 9.33094
	minimum = 6
	maximum = 34
Slowest packet = 14
Flit latency average = 7.98023
	minimum = 6
	maximum = 34
Slowest flit = 14
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00154948
	minimum = 0.000601956 (at node 16)
	maximum = 0.0082769 (at node 1)
Accepted packet rate average = 0.00154948
	minimum = 0.000601956 (at node 16)
	maximum = 0.0082769 (at node 1)
Injected flit rate average = 0.00394616
	minimum = 0.000902935 (at node 0)
	maximum = 0.0326561 (at node 15)
Accepted flit rate average= 0.00394616
	minimum = 0.000752445 (at node 16)
	maximum = 0.0218209 (at node 1)
Injected packet length average = 2.54676
Accepted packet length average = 2.54676
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (7 samples)
	minimum = nan (7 samples)
	maximum = -nan (7 samples)
Network latency average = -nan (7 samples)
	minimum = nan (7 samples)
	maximum = -nan (7 samples)
Flit latency average = -nan (7 samples)
	minimum = nan (7 samples)
	maximum = -nan (7 samples)
Fragmentation average = -nan (7 samples)
	minimum = nan (7 samples)
	maximum = -nan (7 samples)
Injected packet rate average = -nan (7 samples)
	minimum = -nan (7 samples)
	maximum = -nan (7 samples)
Accepted packet rate average = -nan (7 samples)
	minimum = -nan (7 samples)
	maximum = -nan (7 samples)
Injected flit rate average = -nan (7 samples)
	minimum = -nan (7 samples)
	maximum = -nan (7 samples)
Accepted flit rate average = -nan (7 samples)
	minimum = -nan (7 samples)
	maximum = -nan (7 samples)
Injected packet size average = -nan (7 samples)
Accepted packet size average = -nan (7 samples)
Hops average = -nan (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 2 sec (2 sec)
gpgpu_simulation_rate = 55416 (inst/sec)
gpgpu_simulation_rate = 3322 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 6645
gpu_tot_sim_insn = 110833
gpu_tot_ipc =      16.6792
gpu_tot_issued_cta = 16
max_total_param_size = 0
gpu_stall_dramfull = 362
gpu_stall_icnt2sh    = 208
gpu_total_sim_rate=55416

========= Core RFC stats =========
	Total RFC Accesses     = 5703
	Total RFC Misses       = 2772
	Total RFC Read Misses  = 929
	Total RFC Write Misses = 1843
	Total RFC Evictions    = 2303

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2055
	L1I_total_cache_misses = 385
	L1I_total_cache_miss_rate = 0.1873
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[1]: Access = 100, Miss = 46, Miss_rate = 0.460, Pending_hits = 13, Reservation_fails = 0
	L1D_cache_core[2]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[3]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[4]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[5]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[6]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[7]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[8]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[9]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[10]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[11]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[12]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[13]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[14]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_total_cache_accesses = 212
	L1D_total_cache_misses = 74
	L1D_total_cache_miss_rate = 0.3491
	L1D_total_cache_pending_hits = 97
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.002
L1C_cache:
	L1C_total_cache_accesses = 896
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.5357
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 38
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 97
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 416
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 29
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1670
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 385
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
28, 28, 28, 28, 28, 28, 28, 28, 
gpgpu_n_tot_thrd_icount = 122816
gpgpu_n_tot_w_icount = 3838
gpgpu_n_stall_shd_mem = 3420
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 45
gpgpu_n_mem_write_global = 32
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 4148
gpgpu_n_store_insn = 32
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 28672
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4124	W0_Idle:31163	W0_Scoreboard:16497	W1:254	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3584
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 360 {8:45,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1280 {40:32,}
traffic_breakdown_coretomem[INST_ACC_R] = 376 {8:47,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 6120 {136:45,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 256 {8:32,}
traffic_breakdown_memtocore[INST_ACC_R] = 6392 {136:47,}
maxmrqlatency = 9 
maxdqlatency = 0 
maxmflatency = 279 
averagemflatency = 235 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 6644 
mrq_lat_table:56 	1 	9 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	38 	54 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	128 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	44 	16 	0 	0 	0 	0 	0 	2 	9 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	8 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       957         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1482         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1419         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  1.000000       inf      -nan      -nan       inf       inf      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 75/6 = 12.500000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         0         0         0         4         4         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         3         3         2         1         0         0         0         0         0         0         0         0 
dram[2]:         1         1         0         0         4         5         0         1         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         4         6         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         4         5         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         3         4         2         0         0         0         0         0         0         0         0         0 
total reads: 63
min_bank_accesses = 0!
chip skew: 12/9 = 1.33
number of total write accesses:
dram[0]:         0         0         0         0         1         1         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         1         1         2         1         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0 
total reads: 12
min_bank_accesses = 0!
chip skew: 5/1 = 5.00
average mf latency per bank:
dram[0]:       1044    none      none      none         236       208    none      none      none      none      none      none      none      none      none      none  
dram[1]:          0    none      none      none         230       195       124       126    none      none      none      none      none      none      none      none  
dram[2]:          0       268    none      none         299       320    none         760    none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none         208       262    none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none         298       266    none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none         358       300       124    none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        278         0         0         0       269       269         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0       269       269       251       252         0         0         0         0         0         0         0         0
dram[2]:          0       268         0         0       270       279         0       252         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0       268       269         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0       269       269         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0       269       269       252         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8771 n_nop=8736 n_act=6 n_pre=3 n_req=14 n_rd=24 n_write=2 bw_util=0.005929
n_activity=358 dram_eff=0.1453
bk0: 8a 8671i bk1: 0a 8768i bk2: 0a 8771i bk3: 0a 8771i bk4: 8a 8729i bk5: 8a 8728i bk6: 0a 8768i bk7: 0a 8769i bk8: 0a 8771i bk9: 0a 8771i bk10: 0a 8772i bk11: 0a 8772i bk12: 0a 8772i bk13: 0a 8772i bk14: 0a 8772i bk15: 0a 8772i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00216623
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc0022300, atomic=0 1 entries : 0x7f1828936610 :  mf: uid=  6595, sid01:w00, part=1, addr=0xc0022300, load , size=32, unknown  status = IN_PARTITION_DRAM (6642), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8771 n_nop=8739 n_act=5 n_pre=0 n_req=16 n_rd=22 n_write=5 bw_util=0.006157
n_activity=285 dram_eff=0.1895
bk0: 4a 8751i bk1: 0a 8771i bk2: 0a 8772i bk3: 0a 8773i bk4: 6a 8735i bk5: 6a 8734i bk6: 4a 8733i bk7: 2a 8746i bk8: 0a 8768i bk9: 0a 8769i bk10: 0a 8770i bk11: 0a 8770i bk12: 0a 8771i bk13: 0a 8772i bk14: 0a 8772i bk15: 0a 8772i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00364839
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8771 n_nop=8741 n_act=5 n_pre=0 n_req=13 n_rd=24 n_write=1 bw_util=0.005701
n_activity=235 dram_eff=0.2128
bk0: 2a 8755i bk1: 2a 8755i bk2: 0a 8771i bk3: 0a 8773i bk4: 8a 8741i bk5: 10a 8725i bk6: 0a 8769i bk7: 2a 8747i bk8: 0a 8769i bk9: 0a 8769i bk10: 0a 8770i bk11: 0a 8771i bk12: 0a 8771i bk13: 0a 8772i bk14: 0a 8772i bk15: 0a 8772i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00273629
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8771 n_nop=8748 n_act=2 n_pre=0 n_req=11 n_rd=20 n_write=1 bw_util=0.004789
n_activity=173 dram_eff=0.2428
bk0: 0a 8771i bk1: 0a 8772i bk2: 0a 8773i bk3: 0a 8773i bk4: 8a 8731i bk5: 12a 8732i bk6: 0a 8769i bk7: 0a 8769i bk8: 0a 8770i bk9: 0a 8770i bk10: 0a 8770i bk11: 0a 8771i bk12: 0a 8771i bk13: 0a 8771i bk14: 0a 8771i bk15: 0a 8771i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00205222
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8771 n_nop=8750 n_act=2 n_pre=0 n_req=10 n_rd=18 n_write=1 bw_util=0.004332
n_activity=141 dram_eff=0.2695
bk0: 0a 8772i bk1: 0a 8773i bk2: 0a 8773i bk3: 0a 8773i bk4: 8a 8742i bk5: 10a 8721i bk6: 0a 8769i bk7: 0a 8769i bk8: 0a 8769i bk9: 0a 8769i bk10: 0a 8770i bk11: 0a 8771i bk12: 0a 8771i bk13: 0a 8771i bk14: 0a 8771i bk15: 0a 8771i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00342036
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8771 n_nop=8748 n_act=3 n_pre=0 n_req=11 n_rd=18 n_write=2 bw_util=0.00456
n_activity=175 dram_eff=0.2286
bk0: 0a 8772i bk1: 0a 8773i bk2: 0a 8773i bk3: 0a 8773i bk4: 6a 8746i bk5: 8a 8738i bk6: 4a 8733i bk7: 0a 8769i bk8: 0a 8769i bk9: 0a 8769i bk10: 0a 8770i bk11: 0a 8771i bk12: 0a 8771i bk13: 0a 8771i bk14: 0a 8771i bk15: 0a 8771i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00307833

========= L2 cache stats =========
L2_cache_bank[0]: Access = 51, Miss = 8, Miss_rate = 0.157, Pending_hits = 9, Reservation_fails = 338
L2_cache_bank[1]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 8, Miss = 7, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 20, Miss = 5, Miss_rate = 0.250, Pending_hits = 3, Reservation_fails = 100
L2_cache_bank[5]: Access = 18, Miss = 7, Miss_rate = 0.389, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 5, Miss = 4, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 7, Miss = 5, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 7, Miss = 5, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 5, Miss = 4, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 139
L2_total_cache_misses = 63
L2_total_cache_miss_rate = 0.4532
L2_total_cache_pending_hits = 12
L2_total_cache_reservation_fails = 438
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 45
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 12
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 33
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 329
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=537
icnt_total_pkts_simt_to_mem=171
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (8 samples)
	minimum = nan (8 samples)
	maximum = -nan (8 samples)
Network latency average = -nan (8 samples)
	minimum = nan (8 samples)
	maximum = -nan (8 samples)
Flit latency average = -nan (8 samples)
	minimum = nan (8 samples)
	maximum = -nan (8 samples)
Fragmentation average = -nan (8 samples)
	minimum = nan (8 samples)
	maximum = -nan (8 samples)
Injected packet rate average = -nan (8 samples)
	minimum = -nan (8 samples)
	maximum = -nan (8 samples)
Accepted packet rate average = -nan (8 samples)
	minimum = -nan (8 samples)
	maximum = -nan (8 samples)
Injected flit rate average = -nan (8 samples)
	minimum = -nan (8 samples)
	maximum = -nan (8 samples)
Accepted flit rate average = -nan (8 samples)
	minimum = -nan (8 samples)
	maximum = -nan (8 samples)
Injected packet size average = -nan (8 samples)
Accepted packet size average = -nan (8 samples)
Hops average = -nan (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------

GPGPU-Sim PTX: cudaLaunch for 0x0x403f40 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (16,1,1) blockDim = (256,1,1) 
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 6645
gpu_tot_sim_insn = 110833
gpu_tot_ipc =      16.6792
gpu_tot_issued_cta = 16
max_total_param_size = 0
gpu_stall_dramfull = 362
gpu_stall_icnt2sh    = 208
gpu_total_sim_rate=55416

========= Core RFC stats =========
	Total RFC Accesses     = 5703
	Total RFC Misses       = 2772
	Total RFC Read Misses  = 929
	Total RFC Write Misses = 1843
	Total RFC Evictions    = 2303

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2055
	L1I_total_cache_misses = 385
	L1I_total_cache_miss_rate = 0.1873
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[1]: Access = 100, Miss = 46, Miss_rate = 0.460, Pending_hits = 13, Reservation_fails = 0
	L1D_cache_core[2]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[3]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[4]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[5]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[6]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[7]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[8]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[9]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[10]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[11]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[12]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[13]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[14]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_total_cache_accesses = 212
	L1D_total_cache_misses = 74
	L1D_total_cache_miss_rate = 0.3491
	L1D_total_cache_pending_hits = 97
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.002
L1C_cache:
	L1C_total_cache_accesses = 896
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.5357
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 38
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 97
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 416
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 29
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1670
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 385
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
28, 28, 28, 28, 28, 28, 28, 28, 
gpgpu_n_tot_thrd_icount = 122816
gpgpu_n_tot_w_icount = 3838
gpgpu_n_stall_shd_mem = 3420
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 45
gpgpu_n_mem_write_global = 32
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 4148
gpgpu_n_store_insn = 32
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 28672
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4124	W0_Idle:31163	W0_Scoreboard:16497	W1:254	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3584
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 360 {8:45,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1280 {40:32,}
traffic_breakdown_coretomem[INST_ACC_R] = 376 {8:47,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 6120 {136:45,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 256 {8:32,}
traffic_breakdown_memtocore[INST_ACC_R] = 6392 {136:47,}
maxmrqlatency = 9 
maxdqlatency = 0 
maxmflatency = 279 
averagemflatency = 235 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 6644 
mrq_lat_table:56 	1 	9 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	38 	54 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	128 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	44 	16 	0 	0 	0 	0 	0 	2 	9 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	8 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       957         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1482         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1419         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  1.000000       inf      -nan      -nan       inf       inf      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 75/6 = 12.500000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         0         0         0         4         4         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         3         3         2         1         0         0         0         0         0         0         0         0 
dram[2]:         1         1         0         0         4         5         0         1         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         4         6         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         4         5         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         3         4         2         0         0         0         0         0         0         0         0         0 
total reads: 63
min_bank_accesses = 0!
chip skew: 12/9 = 1.33
number of total write accesses:
dram[0]:         0         0         0         0         1         1         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         1         1         2         1         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0 
total reads: 12
min_bank_accesses = 0!
chip skew: 5/1 = 5.00
average mf latency per bank:
dram[0]:       1044    none      none      none         236       208    none      none      none      none      none      none      none      none      none      none  
dram[1]:          0    none      none      none         230       195       124       126    none      none      none      none      none      none      none      none  
dram[2]:          0       268    none      none         299       320    none         760    none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none         208       262    none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none         298       266    none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none         358       300       124    none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        278         0         0         0       269       269         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0       269       269       251       252         0         0         0         0         0         0         0         0
dram[2]:          0       268         0         0       270       279         0       252         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0       268       269         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0       269       269         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0       269       269       252         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8771 n_nop=8736 n_act=6 n_pre=3 n_req=14 n_rd=24 n_write=2 bw_util=0.005929
n_activity=358 dram_eff=0.1453
bk0: 8a 8671i bk1: 0a 8768i bk2: 0a 8771i bk3: 0a 8771i bk4: 8a 8729i bk5: 8a 8728i bk6: 0a 8768i bk7: 0a 8769i bk8: 0a 8771i bk9: 0a 8771i bk10: 0a 8772i bk11: 0a 8772i bk12: 0a 8772i bk13: 0a 8772i bk14: 0a 8772i bk15: 0a 8772i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00216623
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc0022300, atomic=0 1 entries : 0x7f1828936610 :  mf: uid=  6595, sid01:w00, part=1, addr=0xc0022300, load , size=32, unknown  status = IN_PARTITION_DRAM (6642), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8771 n_nop=8739 n_act=5 n_pre=0 n_req=16 n_rd=22 n_write=5 bw_util=0.006157
n_activity=285 dram_eff=0.1895
bk0: 4a 8751i bk1: 0a 8771i bk2: 0a 8772i bk3: 0a 8773i bk4: 6a 8735i bk5: 6a 8734i bk6: 4a 8733i bk7: 2a 8746i bk8: 0a 8768i bk9: 0a 8769i bk10: 0a 8770i bk11: 0a 8770i bk12: 0a 8771i bk13: 0a 8772i bk14: 0a 8772i bk15: 0a 8772i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00364839
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8771 n_nop=8741 n_act=5 n_pre=0 n_req=13 n_rd=24 n_write=1 bw_util=0.005701
n_activity=235 dram_eff=0.2128
bk0: 2a 8755i bk1: 2a 8755i bk2: 0a 8771i bk3: 0a 8773i bk4: 8a 8741i bk5: 10a 8725i bk6: 0a 8769i bk7: 2a 8747i bk8: 0a 8769i bk9: 0a 8769i bk10: 0a 8770i bk11: 0a 8771i bk12: 0a 8771i bk13: 0a 8772i bk14: 0a 8772i bk15: 0a 8772i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00273629
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8771 n_nop=8748 n_act=2 n_pre=0 n_req=11 n_rd=20 n_write=1 bw_util=0.004789
n_activity=173 dram_eff=0.2428
bk0: 0a 8771i bk1: 0a 8772i bk2: 0a 8773i bk3: 0a 8773i bk4: 8a 8731i bk5: 12a 8732i bk6: 0a 8769i bk7: 0a 8769i bk8: 0a 8770i bk9: 0a 8770i bk10: 0a 8770i bk11: 0a 8771i bk12: 0a 8771i bk13: 0a 8771i bk14: 0a 8771i bk15: 0a 8771i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00205222
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8771 n_nop=8750 n_act=2 n_pre=0 n_req=10 n_rd=18 n_write=1 bw_util=0.004332
n_activity=141 dram_eff=0.2695
bk0: 0a 8772i bk1: 0a 8773i bk2: 0a 8773i bk3: 0a 8773i bk4: 8a 8742i bk5: 10a 8721i bk6: 0a 8769i bk7: 0a 8769i bk8: 0a 8769i bk9: 0a 8769i bk10: 0a 8770i bk11: 0a 8771i bk12: 0a 8771i bk13: 0a 8771i bk14: 0a 8771i bk15: 0a 8771i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00342036
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8771 n_nop=8748 n_act=3 n_pre=0 n_req=11 n_rd=18 n_write=2 bw_util=0.00456
n_activity=175 dram_eff=0.2286
bk0: 0a 8772i bk1: 0a 8773i bk2: 0a 8773i bk3: 0a 8773i bk4: 6a 8746i bk5: 8a 8738i bk6: 4a 8733i bk7: 0a 8769i bk8: 0a 8769i bk9: 0a 8769i bk10: 0a 8770i bk11: 0a 8771i bk12: 0a 8771i bk13: 0a 8771i bk14: 0a 8771i bk15: 0a 8771i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00307833

========= L2 cache stats =========
L2_cache_bank[0]: Access = 51, Miss = 8, Miss_rate = 0.157, Pending_hits = 9, Reservation_fails = 338
L2_cache_bank[1]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 8, Miss = 7, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 20, Miss = 5, Miss_rate = 0.250, Pending_hits = 3, Reservation_fails = 100
L2_cache_bank[5]: Access = 18, Miss = 7, Miss_rate = 0.389, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 5, Miss = 4, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 7, Miss = 5, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 7, Miss = 5, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 5, Miss = 4, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 139
L2_total_cache_misses = 63
L2_total_cache_miss_rate = 0.4532
L2_total_cache_pending_hits = 12
L2_total_cache_reservation_fails = 438
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 45
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 12
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 33
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 329
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=537
icnt_total_pkts_simt_to_mem=171
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (9 samples)
	minimum = nan (9 samples)
	maximum = -nan (9 samples)
Network latency average = -nan (9 samples)
	minimum = nan (9 samples)
	maximum = -nan (9 samples)
Flit latency average = -nan (9 samples)
	minimum = nan (9 samples)
	maximum = -nan (9 samples)
Fragmentation average = -nan (9 samples)
	minimum = nan (9 samples)
	maximum = -nan (9 samples)
Injected packet rate average = -nan (9 samples)
	minimum = -nan (9 samples)
	maximum = -nan (9 samples)
Accepted packet rate average = -nan (9 samples)
	minimum = -nan (9 samples)
	maximum = -nan (9 samples)
Injected flit rate average = -nan (9 samples)
	minimum = -nan (9 samples)
	maximum = -nan (9 samples)
Accepted flit rate average = -nan (9 samples)
	minimum = -nan (9 samples)
	maximum = -nan (9 samples)
Injected packet size average = -nan (9 samples)
Accepted packet size average = -nan (9 samples)
Hops average = -nan (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,6645)
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,6645)
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,6645)
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,6645)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,6645)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,6645)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,6645)
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,6645)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,6645)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,6645)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,6645)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,6645)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,6645)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,6645)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,6645)
GPGPU-Sim uArch: core:  2, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,6645)
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(15,0,0) tid=(97,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (297,6645), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (297,6645), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (297,6645), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (297,6645), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (297,6645), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (297,6645), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (303,6645), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 7145  inst.: 221165 (ipc=220.7) sim_rate=73721 (inst/sec) elapsed = 0:0:00:03 / Thu Apr 12 15:15:38 2018
GPGPU-Sim uArch: Shader 1 finished CTA #0 (2418,6645), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 9145  inst.: 222168 (ipc=44.5) sim_rate=55542 (inst/sec) elapsed = 0:0:00:04 / Thu Apr 12 15:15:39 2018
GPGPU-Sim uArch: Shader 10 finished CTA #0 (3047,6645), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (3094,6645), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (3149,6645), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (3384,6645), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (3525,6645), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (3764,6645), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (4222,6645), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (4363,6645), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 4.
Destroy streams for kernel 2: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 4364
gpu_sim_insn = 112242
gpu_ipc =      25.7200
gpu_tot_sim_cycle = 11009
gpu_tot_sim_insn = 223075
gpu_tot_ipc =      20.2630
gpu_tot_issued_cta = 32
max_total_param_size = 0
gpu_stall_dramfull = 362
gpu_stall_icnt2sh    = 208
gpu_total_sim_rate=55768

========= Core RFC stats =========
	Total RFC Accesses     = 13734
	Total RFC Misses       = 6714
	Total RFC Read Misses  = 2873
	Total RFC Write Misses = 3841
	Total RFC Evictions    = 5642

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4905
	L1I_total_cache_misses = 403
	L1I_total_cache_miss_rate = 0.0822
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[1]: Access = 148, Miss = 67, Miss_rate = 0.453, Pending_hits = 20, Reservation_fails = 0
	L1D_cache_core[2]: Access = 160, Miss = 72, Miss_rate = 0.450, Pending_hits = 20, Reservation_fails = 0
	L1D_cache_core[3]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[4]: Access = 104, Miss = 46, Miss_rate = 0.442, Pending_hits = 13, Reservation_fails = 0
	L1D_cache_core[5]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[6]: Access = 64, Miss = 29, Miss_rate = 0.453, Pending_hits = 13, Reservation_fails = 0
	L1D_cache_core[7]: Access = 56, Miss = 25, Miss_rate = 0.446, Pending_hits = 13, Reservation_fails = 0
	L1D_cache_core[8]: Access = 88, Miss = 41, Miss_rate = 0.466, Pending_hits = 13, Reservation_fails = 0
	L1D_cache_core[9]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[10]: Access = 56, Miss = 25, Miss_rate = 0.446, Pending_hits = 13, Reservation_fails = 0
	L1D_cache_core[11]: Access = 112, Miss = 53, Miss_rate = 0.473, Pending_hits = 14, Reservation_fails = 0
	L1D_cache_core[12]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[13]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[14]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_total_cache_accesses = 900
	L1D_total_cache_misses = 386
	L1D_total_cache_miss_rate = 0.4289
	L1D_total_cache_pending_hits = 203
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.003
L1C_cache:
	L1C_total_cache_accesses = 1792
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.2679
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 294
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 203
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 171
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1312
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 215
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4502
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 403
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
56, 56, 56, 56, 56, 56, 56, 56, 
gpgpu_n_tot_thrd_icount = 293184
gpgpu_n_tot_w_icount = 9162
gpgpu_n_stall_shd_mem = 3420
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 171
gpgpu_n_mem_write_global = 232
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8604
gpgpu_n_store_insn = 232
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 57344
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4462	W0_Idle:59928	W0_Scoreboard:41434	W1:1994	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7168
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1368 {8:171,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9280 {40:232,}
traffic_breakdown_coretomem[INST_ACC_R] = 488 {8:61,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 23256 {136:171,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1856 {8:232,}
traffic_breakdown_memtocore[INST_ACC_R] = 8296 {136:61,}
maxmrqlatency = 15 
maxdqlatency = 0 
maxmflatency = 279 
averagemflatency = 185 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 11008 
mrq_lat_table:171 	3 	18 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	324 	94 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	468 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	166 	20 	0 	0 	0 	0 	0 	2 	9 	43 	178 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	15 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       957         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1482         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1419         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000       inf      -nan       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  1.500000       inf       inf      -nan       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.000000       inf       inf      -nan       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:       inf      -nan      -nan       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:       inf       inf      -nan      -nan       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 203/8 = 25.375000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         3         0         2         7        10         3         5         0         0         0         0         0         0         0         0 
dram[1]:         3         2         1         0         6         6         2         3         0         0         0         0         0         0         0         0 
dram[2]:         4         1         1         0         8         8         4         4         0         0         0         0         0         0         0         0 
dram[3]:         1         0         0         1         8         6         2         1         0         0         0         0         0         0         0         0 
dram[4]:         1         1         0         0         7         9         3         2         0         0         0         0         0         0         0         0 
dram[5]:         0         0         2         1         5         6         3         0         0         0         0         0         0         0         0         0 
total reads: 146
min_bank_accesses = 0!
chip skew: 34/17 = 2.00
number of total write accesses:
dram[0]:         0         0         0         0         2         5         3         5         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         2         3         2         3         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         1         2         4         4         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         2         0         2         1         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         2         4         3         2         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         1         1         3         0         0         0         0         0         0         0         0         0 
total reads: 57
min_bank_accesses = 0!
chip skew: 15/5 = 3.00
average mf latency per bank:
dram[0]:       1044       262    none         263       549       292       147       123    none      none      none      none      none      none      none      none  
dram[1]:         92       263       268    none         405       250       197       194    none      none      none      none      none      none      none      none  
dram[2]:        198       268       267    none         498       501       124      1357    none      none      none      none      none      none      none      none  
dram[3]:        268    none      none         268       391       665       159       126    none      none      none      none      none      none      none      none  
dram[4]:        268       268    none      none         439       383       124       125    none      none      none      none      none      none      none      none  
dram[5]:     none      none         263       268       522       565       218    none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        278       268         0       268       269       269       252       251         0         0         0         0         0         0         0         0
dram[1]:        277       268       268         0       269       269       251       252         0         0         0         0         0         0         0         0
dram[2]:        277       268       267         0       270       279       251       252         0         0         0         0         0         0         0         0
dram[3]:        268         0         0       268       268       269       252       252         0         0         0         0         0         0         0         0
dram[4]:        268       268         0         0       269       269       254       255         0         0         0         0         0         0         0         0
dram[5]:          0         0       268       268       269       269       252         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14531 n_nop=14435 n_act=10 n_pre=3 n_req=49 n_rd=68 n_write=15 bw_util=0.01142
n_activity=873 dram_eff=0.1901
bk0: 8a 14432i bk1: 6a 14504i bk2: 0a 14532i bk3: 4a 14511i bk4: 14a 14453i bk5: 20a 14422i bk6: 6a 14465i bk7: 10a 14443i bk8: 0a 14529i bk9: 0a 14529i bk10: 0a 14531i bk11: 0a 14531i bk12: 0a 14531i bk13: 0a 14532i bk14: 0a 14533i bk15: 0a 14533i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00316565
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14531 n_nop=14466 n_act=8 n_pre=1 n_req=33 n_rd=46 n_write=10 bw_util=0.007708
n_activity=615 dram_eff=0.1821
bk0: 6a 14484i bk1: 4a 14510i bk2: 2a 14514i bk3: 0a 14530i bk4: 12a 14471i bk5: 12a 14460i bk6: 4a 14492i bk7: 6a 14476i bk8: 0a 14528i bk9: 0a 14529i bk10: 0a 14530i bk11: 0a 14530i bk12: 0a 14531i bk13: 0a 14533i bk14: 0a 14534i bk15: 0a 14534i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00220219
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14531 n_nop=14451 n_act=8 n_pre=1 n_req=41 n_rd=60 n_write=11 bw_util=0.009772
n_activity=691 dram_eff=0.2055
bk0: 8a 14480i bk1: 2a 14515i bk2: 2a 14514i bk3: 0a 14531i bk4: 16a 14473i bk5: 16a 14439i bk6: 8a 14457i bk7: 8a 14464i bk8: 0a 14529i bk9: 0a 14529i bk10: 0a 14530i bk11: 0a 14531i bk12: 0a 14531i bk13: 0a 14533i bk14: 0a 14533i bk15: 0a 14533i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00440438
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14531 n_nop=14482 n_act=6 n_pre=0 n_req=24 n_rd=38 n_write=5 bw_util=0.005918
n_activity=430 dram_eff=0.2
bk0: 2a 14515i bk1: 0a 14531i bk2: 0a 14533i bk3: 2a 14516i bk4: 16a 14464i bk5: 12a 14492i bk6: 4a 14493i bk7: 2a 14507i bk8: 0a 14529i bk9: 0a 14529i bk10: 0a 14529i bk11: 0a 14530i bk12: 0a 14531i bk13: 0a 14531i bk14: 0a 14532i bk15: 0a 14532i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00220219
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14531 n_nop=14468 n_act=6 n_pre=0 n_req=34 n_rd=46 n_write=11 bw_util=0.007845
n_activity=515 dram_eff=0.2214
bk0: 2a 14516i bk1: 2a 14516i bk2: 0a 14532i bk3: 0a 14533i bk4: 14a 14470i bk5: 18a 14440i bk6: 6a 14478i bk7: 4a 14491i bk8: 0a 14528i bk9: 0a 14528i bk10: 0a 14529i bk11: 0a 14532i bk12: 0a 14532i bk13: 0a 14532i bk14: 0a 14532i bk15: 0a 14532i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00302801
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14531 n_nop=14487 n_act=5 n_pre=0 n_req=22 n_rd=34 n_write=5 bw_util=0.005368
n_activity=367 dram_eff=0.2125
bk0: 0a 14533i bk1: 0a 14534i bk2: 4a 14513i bk3: 2a 14516i bk4: 10a 14485i bk5: 12a 14479i bk6: 6a 14477i bk7: 0a 14528i bk8: 0a 14528i bk9: 0a 14528i bk10: 0a 14530i bk11: 0a 14531i bk12: 0a 14532i bk13: 0a 14532i bk14: 0a 14532i bk15: 0a 14532i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.0018581

========= L2 cache stats =========
L2_cache_bank[0]: Access = 79, Miss = 14, Miss_rate = 0.177, Pending_hits = 9, Reservation_fails = 338
L2_cache_bank[1]: Access = 33, Miss = 20, Miss_rate = 0.606, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 40, Miss = 12, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 19, Miss = 11, Miss_rate = 0.579, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 48, Miss = 17, Miss_rate = 0.354, Pending_hits = 3, Reservation_fails = 100
L2_cache_bank[5]: Access = 103, Miss = 13, Miss_rate = 0.126, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 25, Miss = 11, Miss_rate = 0.440, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 25, Miss = 8, Miss_rate = 0.320, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 26, Miss = 11, Miss_rate = 0.423, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 30, Miss = 12, Miss_rate = 0.400, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 27, Miss = 10, Miss_rate = 0.370, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 24, Miss = 7, Miss_rate = 0.292, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 479
L2_total_cache_misses = 146
L2_total_cache_miss_rate = 0.3048
L2_total_cache_pending_hits = 15
L2_total_cache_reservation_fails = 438
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 85
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 84
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 175
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 56
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 47
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 329
L2_cache_data_port_util = 0.005
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=1437
icnt_total_pkts_simt_to_mem=711
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.33971
	minimum = 6
	maximum = 16
Network latency average = 7.30294
	minimum = 6
	maximum = 14
Slowest packet = 322
Flit latency average = 6.22083
	minimum = 6
	maximum = 11
Slowest flit = 988
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00577112
	minimum = 0.000458295 (at node 0)
	maximum = 0.0194775 (at node 20)
Accepted packet rate average = 0.00577112
	minimum = 0.000458295 (at node 0)
	maximum = 0.0194775 (at node 20)
Injected flit rate average = 0.0122212
	minimum = 0.000458295 (at node 0)
	maximum = 0.0311641 (at node 17)
Accepted flit rate average= 0.0122212
	minimum = 0.00229148 (at node 0)
	maximum = 0.0398717 (at node 2)
Injected packet length average = 2.11765
Accepted packet length average = 2.11765
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (10 samples)
	minimum = nan (10 samples)
	maximum = -nan (10 samples)
Network latency average = -nan (10 samples)
	minimum = nan (10 samples)
	maximum = -nan (10 samples)
Flit latency average = -nan (10 samples)
	minimum = nan (10 samples)
	maximum = -nan (10 samples)
Fragmentation average = -nan (10 samples)
	minimum = nan (10 samples)
	maximum = -nan (10 samples)
Injected packet rate average = -nan (10 samples)
	minimum = -nan (10 samples)
	maximum = -nan (10 samples)
Accepted packet rate average = -nan (10 samples)
	minimum = -nan (10 samples)
	maximum = -nan (10 samples)
Injected flit rate average = -nan (10 samples)
	minimum = -nan (10 samples)
	maximum = -nan (10 samples)
Accepted flit rate average = -nan (10 samples)
	minimum = -nan (10 samples)
	maximum = -nan (10 samples)
Injected packet size average = -nan (10 samples)
Accepted packet size average = -nan (10 samples)
Hops average = -nan (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 4 sec (4 sec)
gpgpu_simulation_rate = 55768 (inst/sec)
gpgpu_simulation_rate = 2752 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 11009
gpu_tot_sim_insn = 223075
gpu_tot_ipc =      20.2630
gpu_tot_issued_cta = 32
max_total_param_size = 0
gpu_stall_dramfull = 362
gpu_stall_icnt2sh    = 208
gpu_total_sim_rate=55768

========= Core RFC stats =========
	Total RFC Accesses     = 13734
	Total RFC Misses       = 6714
	Total RFC Read Misses  = 2873
	Total RFC Write Misses = 3841
	Total RFC Evictions    = 5642

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4905
	L1I_total_cache_misses = 403
	L1I_total_cache_miss_rate = 0.0822
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[1]: Access = 148, Miss = 67, Miss_rate = 0.453, Pending_hits = 20, Reservation_fails = 0
	L1D_cache_core[2]: Access = 160, Miss = 72, Miss_rate = 0.450, Pending_hits = 20, Reservation_fails = 0
	L1D_cache_core[3]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[4]: Access = 104, Miss = 46, Miss_rate = 0.442, Pending_hits = 13, Reservation_fails = 0
	L1D_cache_core[5]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[6]: Access = 64, Miss = 29, Miss_rate = 0.453, Pending_hits = 13, Reservation_fails = 0
	L1D_cache_core[7]: Access = 56, Miss = 25, Miss_rate = 0.446, Pending_hits = 13, Reservation_fails = 0
	L1D_cache_core[8]: Access = 88, Miss = 41, Miss_rate = 0.466, Pending_hits = 13, Reservation_fails = 0
	L1D_cache_core[9]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[10]: Access = 56, Miss = 25, Miss_rate = 0.446, Pending_hits = 13, Reservation_fails = 0
	L1D_cache_core[11]: Access = 112, Miss = 53, Miss_rate = 0.473, Pending_hits = 14, Reservation_fails = 0
	L1D_cache_core[12]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[13]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[14]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_total_cache_accesses = 900
	L1D_total_cache_misses = 386
	L1D_total_cache_miss_rate = 0.4289
	L1D_total_cache_pending_hits = 203
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.003
L1C_cache:
	L1C_total_cache_accesses = 1792
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.2679
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 294
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 203
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 171
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1312
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 215
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4502
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 403
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
56, 56, 56, 56, 56, 56, 56, 56, 
gpgpu_n_tot_thrd_icount = 293184
gpgpu_n_tot_w_icount = 9162
gpgpu_n_stall_shd_mem = 3420
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 171
gpgpu_n_mem_write_global = 232
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8604
gpgpu_n_store_insn = 232
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 57344
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4462	W0_Idle:59928	W0_Scoreboard:41434	W1:1994	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7168
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1368 {8:171,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9280 {40:232,}
traffic_breakdown_coretomem[INST_ACC_R] = 488 {8:61,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 23256 {136:171,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1856 {8:232,}
traffic_breakdown_memtocore[INST_ACC_R] = 8296 {136:61,}
maxmrqlatency = 15 
maxdqlatency = 0 
maxmflatency = 279 
averagemflatency = 185 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 11008 
mrq_lat_table:171 	3 	18 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	324 	94 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	468 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	166 	20 	0 	0 	0 	0 	0 	2 	9 	43 	178 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	16 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       957         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1482         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1419         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000       inf      -nan       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  1.500000       inf       inf      -nan       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.000000       inf       inf      -nan       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:       inf      -nan      -nan       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:       inf       inf      -nan      -nan       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 203/8 = 25.375000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         3         0         2         7        10         3         5         0         0         0         0         0         0         0         0 
dram[1]:         3         2         1         0         6         6         2         3         0         0         0         0         0         0         0         0 
dram[2]:         4         1         1         0         8         8         4         4         0         0         0         0         0         0         0         0 
dram[3]:         1         0         0         1         8         6         2         1         0         0         0         0         0         0         0         0 
dram[4]:         1         1         0         0         7         9         3         2         0         0         0         0         0         0         0         0 
dram[5]:         0         0         2         1         5         6         3         0         0         0         0         0         0         0         0         0 
total reads: 146
min_bank_accesses = 0!
chip skew: 34/17 = 2.00
number of total write accesses:
dram[0]:         0         0         0         0         2         5         3         5         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         2         3         2         3         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         1         2         4         4         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         2         0         2         1         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         2         4         3         2         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         1         1         3         0         0         0         0         0         0         0         0         0 
total reads: 57
min_bank_accesses = 0!
chip skew: 15/5 = 3.00
average mf latency per bank:
dram[0]:       1044       262    none         263       549       292       147       123    none      none      none      none      none      none      none      none  
dram[1]:         92       263       268    none         405       250       197       194    none      none      none      none      none      none      none      none  
dram[2]:        198       268       267    none         498       501       124      1357    none      none      none      none      none      none      none      none  
dram[3]:        268    none      none         268       391       665       159       126    none      none      none      none      none      none      none      none  
dram[4]:        268       268    none      none         439       383       124       125    none      none      none      none      none      none      none      none  
dram[5]:     none      none         263       268       522       565       218    none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        278       268         0       268       269       269       252       251         0         0         0         0         0         0         0         0
dram[1]:        277       268       268         0       269       269       251       252         0         0         0         0         0         0         0         0
dram[2]:        277       268       267         0       270       279       251       252         0         0         0         0         0         0         0         0
dram[3]:        268         0         0       268       268       269       252       252         0         0         0         0         0         0         0         0
dram[4]:        268       268         0         0       269       269       254       255         0         0         0         0         0         0         0         0
dram[5]:          0         0       268       268       269       269       252         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14531 n_nop=14435 n_act=10 n_pre=3 n_req=49 n_rd=68 n_write=15 bw_util=0.01142
n_activity=873 dram_eff=0.1901
bk0: 8a 14432i bk1: 6a 14504i bk2: 0a 14532i bk3: 4a 14511i bk4: 14a 14453i bk5: 20a 14422i bk6: 6a 14465i bk7: 10a 14443i bk8: 0a 14529i bk9: 0a 14529i bk10: 0a 14531i bk11: 0a 14531i bk12: 0a 14531i bk13: 0a 14532i bk14: 0a 14533i bk15: 0a 14533i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00316565
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14531 n_nop=14466 n_act=8 n_pre=1 n_req=33 n_rd=46 n_write=10 bw_util=0.007708
n_activity=615 dram_eff=0.1821
bk0: 6a 14484i bk1: 4a 14510i bk2: 2a 14514i bk3: 0a 14530i bk4: 12a 14471i bk5: 12a 14460i bk6: 4a 14492i bk7: 6a 14476i bk8: 0a 14528i bk9: 0a 14529i bk10: 0a 14530i bk11: 0a 14530i bk12: 0a 14531i bk13: 0a 14533i bk14: 0a 14534i bk15: 0a 14534i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00220219
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14531 n_nop=14451 n_act=8 n_pre=1 n_req=41 n_rd=60 n_write=11 bw_util=0.009772
n_activity=691 dram_eff=0.2055
bk0: 8a 14480i bk1: 2a 14515i bk2: 2a 14514i bk3: 0a 14531i bk4: 16a 14473i bk5: 16a 14439i bk6: 8a 14457i bk7: 8a 14464i bk8: 0a 14529i bk9: 0a 14529i bk10: 0a 14530i bk11: 0a 14531i bk12: 0a 14531i bk13: 0a 14533i bk14: 0a 14533i bk15: 0a 14533i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00440438
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14531 n_nop=14482 n_act=6 n_pre=0 n_req=24 n_rd=38 n_write=5 bw_util=0.005918
n_activity=430 dram_eff=0.2
bk0: 2a 14515i bk1: 0a 14531i bk2: 0a 14533i bk3: 2a 14516i bk4: 16a 14464i bk5: 12a 14492i bk6: 4a 14493i bk7: 2a 14507i bk8: 0a 14529i bk9: 0a 14529i bk10: 0a 14529i bk11: 0a 14530i bk12: 0a 14531i bk13: 0a 14531i bk14: 0a 14532i bk15: 0a 14532i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00220219
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14531 n_nop=14468 n_act=6 n_pre=0 n_req=34 n_rd=46 n_write=11 bw_util=0.007845
n_activity=515 dram_eff=0.2214
bk0: 2a 14516i bk1: 2a 14516i bk2: 0a 14532i bk3: 0a 14533i bk4: 14a 14470i bk5: 18a 14440i bk6: 6a 14478i bk7: 4a 14491i bk8: 0a 14528i bk9: 0a 14528i bk10: 0a 14529i bk11: 0a 14532i bk12: 0a 14532i bk13: 0a 14532i bk14: 0a 14532i bk15: 0a 14532i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00302801
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14531 n_nop=14487 n_act=5 n_pre=0 n_req=22 n_rd=34 n_write=5 bw_util=0.005368
n_activity=367 dram_eff=0.2125
bk0: 0a 14533i bk1: 0a 14534i bk2: 4a 14513i bk3: 2a 14516i bk4: 10a 14485i bk5: 12a 14479i bk6: 6a 14477i bk7: 0a 14528i bk8: 0a 14528i bk9: 0a 14528i bk10: 0a 14530i bk11: 0a 14531i bk12: 0a 14532i bk13: 0a 14532i bk14: 0a 14532i bk15: 0a 14532i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.0018581

========= L2 cache stats =========
L2_cache_bank[0]: Access = 79, Miss = 14, Miss_rate = 0.177, Pending_hits = 9, Reservation_fails = 338
L2_cache_bank[1]: Access = 33, Miss = 20, Miss_rate = 0.606, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 40, Miss = 12, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 19, Miss = 11, Miss_rate = 0.579, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 48, Miss = 17, Miss_rate = 0.354, Pending_hits = 3, Reservation_fails = 100
L2_cache_bank[5]: Access = 103, Miss = 13, Miss_rate = 0.126, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 25, Miss = 11, Miss_rate = 0.440, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 25, Miss = 8, Miss_rate = 0.320, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 26, Miss = 11, Miss_rate = 0.423, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 30, Miss = 12, Miss_rate = 0.400, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 27, Miss = 10, Miss_rate = 0.370, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 24, Miss = 7, Miss_rate = 0.292, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 479
L2_total_cache_misses = 146
L2_total_cache_miss_rate = 0.3048
L2_total_cache_pending_hits = 15
L2_total_cache_reservation_fails = 438
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 85
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 84
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 175
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 56
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 47
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 329
L2_cache_data_port_util = 0.005
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=1437
icnt_total_pkts_simt_to_mem=711
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (11 samples)
	minimum = nan (11 samples)
	maximum = -nan (11 samples)
Network latency average = -nan (11 samples)
	minimum = nan (11 samples)
	maximum = -nan (11 samples)
Flit latency average = -nan (11 samples)
	minimum = nan (11 samples)
	maximum = -nan (11 samples)
Fragmentation average = -nan (11 samples)
	minimum = nan (11 samples)
	maximum = -nan (11 samples)
Injected packet rate average = -nan (11 samples)
	minimum = -nan (11 samples)
	maximum = -nan (11 samples)
Accepted packet rate average = -nan (11 samples)
	minimum = -nan (11 samples)
	maximum = -nan (11 samples)
Injected flit rate average = -nan (11 samples)
	minimum = -nan (11 samples)
	maximum = -nan (11 samples)
Accepted flit rate average = -nan (11 samples)
	minimum = -nan (11 samples)
	maximum = -nan (11 samples)
Injected packet size average = -nan (11 samples)
Accepted packet size average = -nan (11 samples)
Hops average = -nan (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 11009
gpu_tot_sim_insn = 223075
gpu_tot_ipc =      20.2630
gpu_tot_issued_cta = 32
max_total_param_size = 0
gpu_stall_dramfull = 362
gpu_stall_icnt2sh    = 208
gpu_total_sim_rate=55768

========= Core RFC stats =========
	Total RFC Accesses     = 13734
	Total RFC Misses       = 6714
	Total RFC Read Misses  = 2873
	Total RFC Write Misses = 3841
	Total RFC Evictions    = 5642

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4905
	L1I_total_cache_misses = 403
	L1I_total_cache_miss_rate = 0.0822
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[1]: Access = 148, Miss = 67, Miss_rate = 0.453, Pending_hits = 20, Reservation_fails = 0
	L1D_cache_core[2]: Access = 160, Miss = 72, Miss_rate = 0.450, Pending_hits = 20, Reservation_fails = 0
	L1D_cache_core[3]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[4]: Access = 104, Miss = 46, Miss_rate = 0.442, Pending_hits = 13, Reservation_fails = 0
	L1D_cache_core[5]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[6]: Access = 64, Miss = 29, Miss_rate = 0.453, Pending_hits = 13, Reservation_fails = 0
	L1D_cache_core[7]: Access = 56, Miss = 25, Miss_rate = 0.446, Pending_hits = 13, Reservation_fails = 0
	L1D_cache_core[8]: Access = 88, Miss = 41, Miss_rate = 0.466, Pending_hits = 13, Reservation_fails = 0
	L1D_cache_core[9]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[10]: Access = 56, Miss = 25, Miss_rate = 0.446, Pending_hits = 13, Reservation_fails = 0
	L1D_cache_core[11]: Access = 112, Miss = 53, Miss_rate = 0.473, Pending_hits = 14, Reservation_fails = 0
	L1D_cache_core[12]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[13]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[14]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_total_cache_accesses = 900
	L1D_total_cache_misses = 386
	L1D_total_cache_miss_rate = 0.4289
	L1D_total_cache_pending_hits = 203
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.003
L1C_cache:
	L1C_total_cache_accesses = 1792
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.2679
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 294
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 203
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 171
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1312
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 215
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4502
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 403
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
56, 56, 56, 56, 56, 56, 56, 56, 
gpgpu_n_tot_thrd_icount = 293184
gpgpu_n_tot_w_icount = 9162
gpgpu_n_stall_shd_mem = 3420
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 171
gpgpu_n_mem_write_global = 232
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8604
gpgpu_n_store_insn = 232
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 57344
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4462	W0_Idle:59928	W0_Scoreboard:41434	W1:1994	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7168
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1368 {8:171,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9280 {40:232,}
traffic_breakdown_coretomem[INST_ACC_R] = 488 {8:61,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 23256 {136:171,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1856 {8:232,}
traffic_breakdown_memtocore[INST_ACC_R] = 8296 {136:61,}

GPGPU-Sim PTX: cudaLaunch for 0x0x403f40 (mode=performance simulation) on stream 0
maxmrqlatency = 15 
maxdqlatency = 0 
maxmflatency = 279 
averagemflatency = 185 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 11008 
mrq_lat_table:171 	3 	18 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	324 	94 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (16,1,1) blockDim = (256,1,1) 
0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	468 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	166 	20 	0 	0 	0 	0 	0 	2 	9 	43 	178 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	16 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       957         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1482         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1419         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000       inf      -nan       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  1.500000       inf       inf      -nan       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.000000       inf       inf      -nan       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:       inf      -nan      -nan       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:       inf       inf      -nan      -nan       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 203/8 = 25.375000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         3         0         2         7        10         3         5         0         0         0         0         0         0         0         0 
dram[1]:         3         2         1         0         6         6         2         3         0         0         0         0         0         0         0         0 
dram[2]:         4         1         1         0         8         8         4         4         0         0         0         0         0         0         0         0 
dram[3]:         1         0         0         1         8         6         2         1         0         0         0         0         0         0         0         0 
dram[4]:         1         1         0         0         7         9         3         2         0         0         0         0         0         0         0         0 
dram[5]:         0         0         2         1         5         6         3         0         0         0         0         0         0         0         0         0 
total reads: 146
min_bank_accesses = 0!
chip skew: 34/17 = 2.00
number of total write accesses:
dram[0]:         0         0         0         0         2         5         3         5         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         2         3         2         3         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         1         2         4         4         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         2         0         2         1         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         2         4         3         2         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         1         1         3         0         0         0         0         0         0         0         0         0 
total reads: 57
min_bank_accesses = 0!
chip skew: 15/5 = 3.00
average mf latency per bank:
dram[0]:       1044       262    none         263       549       292       147       123    none      none      none      none      none      none      none      none  
dram[1]:         92       263       268    none         405       250       197       194    none      none      none      none      none      none      none      none  
dram[2]:        198       268       267    none         498       501       124      1357    none      none      none      none      none      none      none      none  
dram[3]:        268    none      none         268       391       665       159       126    none      none      none      none      none      none      none      none  
dram[4]:        268       268    none      none         439       383       124       125    none      none      none      none      none      none      none      none  
dram[5]:     none      none         263       268       522       565       218    none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        278       268         0       268       269       269       252       251         0         0         0         0         0         0         0         0
dram[1]:        277       268       268         0       269       269       251       252         0         0         0         0         0         0         0         0
dram[2]:        277       268       267         0       270       279       251       252         0         0         0         0         0         0         0         0
dram[3]:        268         0         0       268       268       269       252       252         0         0         0         0         0         0         0         0
dram[4]:        268       268         0         0       269       269       254       255         0         0         0         0         0         0         0         0
dram[5]:          0         0       268       268       269       269       252         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14531 n_nop=14435 n_act=10 n_pre=3 n_req=49 n_rd=68 n_write=15 bw_util=0.01142
n_activity=873 dram_eff=0.1901
bk0: 8a 14432i bk1: 6a 14504i bk2: 0a 14532i bk3: 4a 14511i bk4: 14a 14453i bk5: 20a 14422i bk6: 6a 14465i bk7: 10a 14443i bk8: 0a 14529i bk9: 0a 14529i bk10: 0a 14531i bk11: 0a 14531i bk12: 0a 14531i bk13: 0a 14532i bk14: 0a 14533i bk15: 0a 14533i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00316565
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14531 n_nop=14466 n_act=8 n_pre=1 n_req=33 n_rd=46 n_write=10 bw_util=0.007708
n_activity=615 dram_eff=0.1821
bk0: 6a 14484i bk1: 4a 14510i bk2: 2a 14514i bk3: 0a 14530i bk4: 12a 14471i bk5: 12a 14460i bk6: 4a 14492i bk7: 6a 14476i bk8: 0a 14528i bk9: 0a 14529i bk10: 0a 14530i bk11: 0a 14530i bk12: 0a 14531i bk13: 0a 14533i bk14: 0a 14534i bk15: 0a 14534i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00220219
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14531 n_nop=14451 n_act=8 n_pre=1 n_req=41 n_rd=60 n_write=11 bw_util=0.009772
n_activity=691 dram_eff=0.2055
bk0: 8a 14480i bk1: 2a 14515i bk2: 2a 14514i bk3: 0a 14531i bk4: 16a 14473i bk5: 16a 14439i bk6: 8a 14457i bk7: 8a 14464i bk8: 0a 14529i bk9: 0a 14529i bk10: 0a 14530i bk11: 0a 14531i bk12: 0a 14531i bk13: 0a 14533i bk14: 0a 14533i bk15: 0a 14533i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00440438
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14531 n_nop=14482 n_act=6 n_pre=0 n_req=24 n_rd=38 n_write=5 bw_util=0.005918
n_activity=430 dram_eff=0.2
bk0: 2a 14515i bk1: 0a 14531i bk2: 0a 14533i bk3: 2a 14516i bk4: 16a 14464i bk5: 12a 14492i bk6: 4a 14493i bk7: 2a 14507i bk8: 0a 14529i bk9: 0a 14529i bk10: 0a 14529i bk11: 0a 14530i bk12: 0a 14531i bk13: 0a 14531i bk14: 0a 14532i bk15: 0a 14532i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00220219
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14531 n_nop=14468 n_act=6 n_pre=0 n_req=34 n_rd=46 n_write=11 bw_util=0.007845
n_activity=515 dram_eff=0.2214
bk0: 2a 14516i bk1: 2a 14516i bk2: 0a 14532i bk3: 0a 14533i bk4: 14a 14470i bk5: 18a 14440i bk6: 6a 14478i bk7: 4a 14491i bk8: 0a 14528i bk9: 0a 14528i bk10: 0a 14529i bk11: 0a 14532i bk12: 0a 14532i bk13: 0a 14532i bk14: 0a 14532i bk15: 0a 14532i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00302801
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14531 n_nop=14487 n_act=5 n_pre=0 n_req=22 n_rd=34 n_write=5 bw_util=0.005368
n_activity=367 dram_eff=0.2125
bk0: 0a 14533i bk1: 0a 14534i bk2: 4a 14513i bk3: 2a 14516i bk4: 10a 14485i bk5: 12a 14479i bk6: 6a 14477i bk7: 0a 14528i bk8: 0a 14528i bk9: 0a 14528i bk10: 0a 14530i bk11: 0a 14531i bk12: 0a 14532i bk13: 0a 14532i bk14: 0a 14532i bk15: 0a 14532i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.0018581

========= L2 cache stats =========
L2_cache_bank[0]: Access = 79, Miss = 14, Miss_rate = 0.177, Pending_hits = 9, Reservation_fails = 338
L2_cache_bank[1]: Access = 33, Miss = 20, Miss_rate = 0.606, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 40, Miss = 12, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 19, Miss = 11, Miss_rate = 0.579, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 48, Miss = 17, Miss_rate = 0.354, Pending_hits = 3, Reservation_fails = 100
L2_cache_bank[5]: Access = 103, Miss = 13, Miss_rate = 0.126, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 25, Miss = 11, Miss_rate = 0.440, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 25, Miss = 8, Miss_rate = 0.320, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 26, Miss = 11, Miss_rate = 0.423, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 30, Miss = 12, Miss_rate = 0.400, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 27, Miss = 10, Miss_rate = 0.370, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 24, Miss = 7, Miss_rate = 0.292, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 479
L2_total_cache_misses = 146
L2_total_cache_miss_rate = 0.3048
L2_total_cache_pending_hits = 15
L2_total_cache_reservation_fails = 438
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 85
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 84
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 175
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 56
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 47
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 329
L2_cache_data_port_util = 0.005
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=1437
icnt_total_pkts_simt_to_mem=711
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (12 samples)
	minimum = nan (12 samples)
	maximum = -nan (12 samples)
Network latency average = -nan (12 samples)
	minimum = nan (12 samples)
	maximum = -nan (12 samples)
Flit latency average = -nan (12 samples)
	minimum = nan (12 samples)
	maximum = -nan (12 samples)
Fragmentation average = -nan (12 samples)
	minimum = nan (12 samples)
	maximum = -nan (12 samples)
Injected packet rate average = -nan (12 samples)
	minimum = -nan (12 samples)
	maximum = -nan (12 samples)
Accepted packet rate average = -nan (12 samples)
	minimum = -nan (12 samples)
	maximum = -nan (12 samples)
Injected flit rate average = -nan (12 samples)
	minimum = -nan (12 samples)
	maximum = -nan (12 samples)
Accepted flit rate average = -nan (12 samples)
	minimum = -nan (12 samples)
	maximum = -nan (12 samples)
Injected packet size average = -nan (12 samples)
Accepted packet size average = -nan (12 samples)
Hops average = -nan (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,11009)
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,11009)
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,11009)
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,11009)
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,11009)
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,11009)
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,11009)
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,11009)
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,11009)
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,11009)
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,11009)
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,11009)
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,11009)
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,11009)
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,11009)
GPGPU-Sim uArch: core:  3, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,11009)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(7,0,0) tid=(245,0,0)
GPGPU-Sim uArch: cycles simulated: 11509  inst.: 332459 (ipc=218.8) sim_rate=66491 (inst/sec) elapsed = 0:0:00:05 / Thu Apr 12 15:15:40 2018
GPGPU-Sim uArch: cycles simulated: 13509  inst.: 339981 (ipc=46.8) sim_rate=56663 (inst/sec) elapsed = 0:0:00:06 / Thu Apr 12 15:15:41 2018
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2679,11009), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2892,11009), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (2904,11009), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (3151,11009), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (3154,11009), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (3232,11009), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (3281,11009), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (3351,11009), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (3393,11009), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (3423,11009), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (3476,11009), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (3701,11009), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (3940,11009), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (3943,11009), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (4040,11009), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (4315,11009), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 10.
Destroy streams for kernel 3: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 4316
gpu_sim_insn = 120386
gpu_ipc =      27.8930
gpu_tot_sim_cycle = 15325
gpu_tot_sim_insn = 343461
gpu_tot_ipc =      22.4118
gpu_tot_issued_cta = 48
max_total_param_size = 0
gpu_stall_dramfull = 362
gpu_stall_icnt2sh    = 217
gpu_total_sim_rate=57243

========= Core RFC stats =========
	Total RFC Accesses     = 35604
	Total RFC Misses       = 18674
	Total RFC Read Misses  = 8738
	Total RFC Write Misses = 9936
	Total RFC Evictions    = 13596

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 11612
	L1I_total_cache_misses = 455
	L1I_total_cache_miss_rate = 0.0392
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 398, Miss = 179, Miss_rate = 0.450, Pending_hits = 31, Reservation_fails = 0
	L1D_cache_core[1]: Access = 314, Miss = 143, Miss_rate = 0.455, Pending_hits = 30, Reservation_fails = 0
	L1D_cache_core[2]: Access = 364, Miss = 160, Miss_rate = 0.440, Pending_hits = 31, Reservation_fails = 0
	L1D_cache_core[3]: Access = 320, Miss = 142, Miss_rate = 0.444, Pending_hits = 34, Reservation_fails = 0
	L1D_cache_core[4]: Access = 244, Miss = 108, Miss_rate = 0.443, Pending_hits = 23, Reservation_fails = 0
	L1D_cache_core[5]: Access = 176, Miss = 79, Miss_rate = 0.449, Pending_hits = 21, Reservation_fails = 0
	L1D_cache_core[6]: Access = 369, Miss = 171, Miss_rate = 0.463, Pending_hits = 26, Reservation_fails = 0
	L1D_cache_core[7]: Access = 232, Miss = 105, Miss_rate = 0.453, Pending_hits = 22, Reservation_fails = 0
	L1D_cache_core[8]: Access = 282, Miss = 124, Miss_rate = 0.440, Pending_hits = 23, Reservation_fails = 0
	L1D_cache_core[9]: Access = 316, Miss = 143, Miss_rate = 0.453, Pending_hits = 25, Reservation_fails = 0
	L1D_cache_core[10]: Access = 202, Miss = 91, Miss_rate = 0.450, Pending_hits = 21, Reservation_fails = 0
	L1D_cache_core[11]: Access = 466, Miss = 204, Miss_rate = 0.438, Pending_hits = 27, Reservation_fails = 0
	L1D_cache_core[12]: Access = 236, Miss = 109, Miss_rate = 0.462, Pending_hits = 23, Reservation_fails = 0
	L1D_cache_core[13]: Access = 168, Miss = 78, Miss_rate = 0.464, Pending_hits = 22, Reservation_fails = 0
	L1D_cache_core[14]: Access = 112, Miss = 46, Miss_rate = 0.411, Pending_hits = 19, Reservation_fails = 0
	L1D_total_cache_accesses = 4199
	L1D_total_cache_misses = 1882
	L1D_total_cache_miss_rate = 0.4482
	L1D_total_cache_pending_hits = 378
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.018
	L1D_cache_fill_port_util = 0.006
L1C_cache:
	L1C_total_cache_accesses = 2688
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.1786
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1855
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 378
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 614
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 2208
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 84
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1268
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 11157
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 455
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
378, 84, 84, 162, 258, 234, 234, 290, 
gpgpu_n_tot_thrd_icount = 694528
gpgpu_n_tot_w_icount = 21704
gpgpu_n_stall_shd_mem = 3699
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 614
gpgpu_n_mem_write_global = 1352
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 14838
gpgpu_n_store_insn = 1414
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 86016
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 279
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4946	W0_Idle:84438	W0_Scoreboard:106276	W1:9850	W2:834	W3:268	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:10752
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4912 {8:614,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 54080 {40:1352,}
traffic_breakdown_coretomem[INST_ACC_R] = 600 {8:75,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 83504 {136:614,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 10816 {8:1352,}
traffic_breakdown_memtocore[INST_ACC_R] = 10200 {136:75,}
maxmrqlatency = 17 
maxdqlatency = 0 
maxmflatency = 300 
averagemflatency = 165 
max_icnt2mem_latency = 72 
max_icnt2sh_latency = 15324 
mrq_lat_table:419 	14 	25 	22 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1741 	240 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1847 	155 	43 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	523 	102 	4 	0 	0 	0 	0 	2 	9 	43 	1298 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	23 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       957         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1482         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1419         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  3.250000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  3.500000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  4.000000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:       inf       inf      -nan       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 482/8 = 60.250000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        13         8         5         4        11        15         6         6         0         0         0         0         0         0         0         0 
dram[1]:         7         5         3         2        10        11         5         6         0         0         0         0         0         0         0         0 
dram[2]:         8         6         3         7        12        13         6         5         0         0         0         0         0         0         0         0 
dram[3]:         4         6         4         8        12        15         6         4         0         0         0         0         0         0         0         0 
dram[4]:         8         3         0         1        10        18         6         4         0         0         0         0         0         0         0         0 
dram[5]:        10         3         5         7        11        14         6         3         0         0         0         0         0         0         0         0 
total reads: 345
min_bank_accesses = 0!
chip skew: 68/49 = 1.39
number of total write accesses:
dram[0]:         0         0         0         0         5         6         7         6         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         4         7         6         6         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         4         7         7         5         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         5         6         6         4         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         5         8         7         4         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         5         6         7         4         0         0         0         0         0         0         0         0 
total reads: 137
min_bank_accesses = 0!
chip skew: 24/21 = 1.14
average mf latency per bank:
dram[0]:        506       284       265       261       902       793       343       340    none      none      none      none      none      none      none      none  
dram[1]:        188       268       262       264       948       683       291       352    none      none      none      none      none      none      none      none  
dram[2]:        230       261       263       268      1081       923       399      5934    none      none      none      none      none      none      none      none  
dram[3]:        301       267       267       266       910       848       299       302    none      none      none      none      none      none      none      none  
dram[4]:        262       265    none         272       866       854       280       338    none      none      none      none      none      none      none      none  
dram[5]:        269       273       261       263       769       893       355       263    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        285       287       274       268       269       269       265       251         0         0         0         0         0         0         0         0
dram[1]:        277       290       268       269       300       269       251       269         0         0         0         0         0         0         0         0
dram[2]:        277       268       267       284       270       279       256       252         0         0         0         0         0         0         0         0
dram[3]:        269       272       272       282       274       269       252       252         0         0         0         0         0         0         0         0
dram[4]:        271       268         0       272       269       285       295       255         0         0         0         0         0         0         0         0
dram[5]:        278       279       268       272       269       269       281       256         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20227 n_nop=20053 n_act=11 n_pre=3 n_req=92 n_rd=136 n_write=24 bw_util=0.01582
n_activity=1367 dram_eff=0.2341
bk0: 26a 20084i bk1: 16a 20170i bk2: 10a 20188i bk3: 8a 20198i bk4: 22a 20101i bk5: 30a 20086i bk6: 12a 20089i bk7: 12a 20123i bk8: 0a 20224i bk9: 0a 20224i bk10: 0a 20227i bk11: 0a 20227i bk12: 0a 20228i bk13: 0a 20229i bk14: 0a 20230i bk15: 0a 20230i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00524052
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20227 n_nop=20096 n_act=9 n_pre=1 n_req=72 n_rd=98 n_write=23 bw_util=0.01196
n_activity=1133 dram_eff=0.2136
bk0: 14a 20164i bk1: 10a 20184i bk2: 6a 20203i bk3: 4a 20206i bk4: 20a 20128i bk5: 22a 20101i bk6: 10a 20142i bk7: 12a 20128i bk8: 0a 20223i bk9: 0a 20225i bk10: 0a 20226i bk11: 0a 20226i bk12: 0a 20227i bk13: 0a 20229i bk14: 0a 20230i bk15: 0a 20231i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00163148
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20227 n_nop=20074 n_act=9 n_pre=1 n_req=83 n_rd=120 n_write=23 bw_util=0.01414
n_activity=1197 dram_eff=0.2389
bk0: 16a 20161i bk1: 12a 20190i bk2: 6a 20200i bk3: 14a 20169i bk4: 24a 20114i bk5: 26a 20054i bk6: 12a 20121i bk7: 10a 20144i bk8: 0a 20225i bk9: 0a 20225i bk10: 0a 20226i bk11: 0a 20227i bk12: 0a 20227i bk13: 0a 20229i bk14: 0a 20229i bk15: 0a 20229i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0050922
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20227 n_nop=20080 n_act=8 n_pre=0 n_req=80 n_rd=118 n_write=21 bw_util=0.01374
n_activity=1052 dram_eff=0.2643
bk0: 8a 20197i bk1: 12a 20173i bk2: 8a 20196i bk3: 16a 20152i bk4: 24a 20117i bk5: 30a 20059i bk6: 12a 20128i bk7: 8a 20141i bk8: 0a 20225i bk9: 0a 20225i bk10: 0a 20225i bk11: 0a 20226i bk12: 0a 20228i bk13: 0a 20228i bk14: 0a 20229i bk15: 0a 20230i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0035596
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20227 n_nop=20096 n_act=7 n_pre=0 n_req=74 n_rd=100 n_write=24 bw_util=0.01226
n_activity=1001 dram_eff=0.2478
bk0: 16a 20181i bk1: 6a 20195i bk2: 0a 20229i bk3: 2a 20213i bk4: 20a 20120i bk5: 36a 20027i bk6: 12a 20101i bk7: 8a 20157i bk8: 0a 20224i bk9: 0a 20224i bk10: 0a 20225i bk11: 0a 20228i bk12: 0a 20228i bk13: 0a 20228i bk14: 0a 20228i bk15: 0a 20228i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00415287
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20227 n_nop=20079 n_act=8 n_pre=0 n_req=81 n_rd=118 n_write=22 bw_util=0.01384
n_activity=1051 dram_eff=0.2664
bk0: 20a 20172i bk1: 6a 20201i bk2: 10a 20196i bk3: 14a 20173i bk4: 22a 20110i bk5: 28a 20068i bk6: 12a 20102i bk7: 6a 20171i bk8: 0a 20223i bk9: 0a 20223i bk10: 0a 20225i bk11: 0a 20226i bk12: 0a 20227i bk13: 0a 20228i bk14: 0a 20230i bk15: 0a 20230i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00558659

========= L2 cache stats =========
L2_cache_bank[0]: Access = 178, Miss = 35, Miss_rate = 0.197, Pending_hits = 10, Reservation_fails = 338
L2_cache_bank[1]: Access = 142, Miss = 33, Miss_rate = 0.232, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 138, Miss = 25, Miss_rate = 0.181, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[3]: Access = 108, Miss = 24, Miss_rate = 0.222, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 167, Miss = 29, Miss_rate = 0.174, Pending_hits = 4, Reservation_fails = 100
L2_cache_bank[5]: Access = 532, Miss = 31, Miss_rate = 0.058, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 127, Miss = 26, Miss_rate = 0.205, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 140, Miss = 33, Miss_rate = 0.236, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 111, Miss = 24, Miss_rate = 0.216, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 159, Miss = 26, Miss_rate = 0.164, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[10]: Access = 120, Miss = 32, Miss_rate = 0.267, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 134, Miss = 27, Miss_rate = 0.201, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 2056
L2_total_cache_misses = 345
L2_total_cache_miss_rate = 0.1678
L2_total_cache_pending_hits = 27
L2_total_cache_reservation_fails = 438
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 397
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 213
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1215
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 11
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 126
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 61
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 329
L2_cache_data_port_util = 0.017
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=4842
icnt_total_pkts_simt_to_mem=3408
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.80533
	minimum = 6
	maximum = 69
Network latency average = 8.45529
	minimum = 6
	maximum = 68
Slowest packet = 1985
Flit latency average = 7.81006
	minimum = 6
	maximum = 67
Slowest flit = 4571
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0270655
	minimum = 0.0111214 (at node 14)
	maximum = 0.0993976 (at node 20)
Accepted packet rate average = 0.0270655
	minimum = 0.0111214 (at node 14)
	maximum = 0.0993976 (at node 20)
Injected flit rate average = 0.0523633
	minimum = 0.0185357 (at node 14)
	maximum = 0.135542 (at node 20)
Accepted flit rate average= 0.0523633
	minimum = 0.02595 (at node 14)
	maximum = 0.189759 (at node 20)
Injected packet length average = 1.93469
Accepted packet length average = 1.93469
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (13 samples)
	minimum = nan (13 samples)
	maximum = -nan (13 samples)
Network latency average = -nan (13 samples)
	minimum = nan (13 samples)
	maximum = -nan (13 samples)
Flit latency average = -nan (13 samples)
	minimum = nan (13 samples)
	maximum = -nan (13 samples)
Fragmentation average = -nan (13 samples)
	minimum = nan (13 samples)
	maximum = -nan (13 samples)
Injected packet rate average = -nan (13 samples)
	minimum = -nan (13 samples)
	maximum = -nan (13 samples)
Accepted packet rate average = -nan (13 samples)
	minimum = -nan (13 samples)
	maximum = -nan (13 samples)
Injected flit rate average = -nan (13 samples)
	minimum = -nan (13 samples)
	maximum = -nan (13 samples)
Accepted flit rate average = -nan (13 samples)
	minimum = -nan (13 samples)
	maximum = -nan (13 samples)
Injected packet size average = -nan (13 samples)
Accepted packet size average = -nan (13 samples)
Hops average = -nan (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 6 sec (6 sec)
gpgpu_simulation_rate = 57243 (inst/sec)
gpgpu_simulation_rate = 2554 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 15325
gpu_tot_sim_insn = 343461
gpu_tot_ipc =      22.4118
gpu_tot_issued_cta = 48
max_total_param_size = 0
gpu_stall_dramfull = 362
gpu_stall_icnt2sh    = 217
gpu_total_sim_rate=57243

========= Core RFC stats =========
	Total RFC Accesses     = 35604
	Total RFC Misses       = 18674
	Total RFC Read Misses  = 8738
	Total RFC Write Misses = 9936
	Total RFC Evictions    = 13596

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 11612
	L1I_total_cache_misses = 455
	L1I_total_cache_miss_rate = 0.0392
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 398, Miss = 179, Miss_rate = 0.450, Pending_hits = 31, Reservation_fails = 0
	L1D_cache_core[1]: Access = 314, Miss = 143, Miss_rate = 0.455, Pending_hits = 30, Reservation_fails = 0
	L1D_cache_core[2]: Access = 364, Miss = 160, Miss_rate = 0.440, Pending_hits = 31, Reservation_fails = 0
	L1D_cache_core[3]: Access = 320, Miss = 142, Miss_rate = 0.444, Pending_hits = 34, Reservation_fails = 0
	L1D_cache_core[4]: Access = 244, Miss = 108, Miss_rate = 0.443, Pending_hits = 23, Reservation_fails = 0
	L1D_cache_core[5]: Access = 176, Miss = 79, Miss_rate = 0.449, Pending_hits = 21, Reservation_fails = 0
	L1D_cache_core[6]: Access = 369, Miss = 171, Miss_rate = 0.463, Pending_hits = 26, Reservation_fails = 0
	L1D_cache_core[7]: Access = 232, Miss = 105, Miss_rate = 0.453, Pending_hits = 22, Reservation_fails = 0
	L1D_cache_core[8]: Access = 282, Miss = 124, Miss_rate = 0.440, Pending_hits = 23, Reservation_fails = 0
	L1D_cache_core[9]: Access = 316, Miss = 143, Miss_rate = 0.453, Pending_hits = 25, Reservation_fails = 0
	L1D_cache_core[10]: Access = 202, Miss = 91, Miss_rate = 0.450, Pending_hits = 21, Reservation_fails = 0
	L1D_cache_core[11]: Access = 466, Miss = 204, Miss_rate = 0.438, Pending_hits = 27, Reservation_fails = 0
	L1D_cache_core[12]: Access = 236, Miss = 109, Miss_rate = 0.462, Pending_hits = 23, Reservation_fails = 0
	L1D_cache_core[13]: Access = 168, Miss = 78, Miss_rate = 0.464, Pending_hits = 22, Reservation_fails = 0
	L1D_cache_core[14]: Access = 112, Miss = 46, Miss_rate = 0.411, Pending_hits = 19, Reservation_fails = 0
	L1D_total_cache_accesses = 4199
	L1D_total_cache_misses = 1882
	L1D_total_cache_miss_rate = 0.4482
	L1D_total_cache_pending_hits = 378
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.018
	L1D_cache_fill_port_util = 0.006
L1C_cache:
	L1C_total_cache_accesses = 2688
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.1786
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1855
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 378
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 614
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 2208
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 84
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1268
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 11157
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 455
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
378, 84, 84, 162, 258, 234, 234, 290, 
gpgpu_n_tot_thrd_icount = 694528
gpgpu_n_tot_w_icount = 21704
gpgpu_n_stall_shd_mem = 3699
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 614
gpgpu_n_mem_write_global = 1352
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 14838
gpgpu_n_store_insn = 1414
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 86016
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 279
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4946	W0_Idle:84438	W0_Scoreboard:106276	W1:9850	W2:834	W3:268	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:10752
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4912 {8:614,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 54080 {40:1352,}
traffic_breakdown_coretomem[INST_ACC_R] = 600 {8:75,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 83504 {136:614,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 10816 {8:1352,}
traffic_breakdown_memtocore[INST_ACC_R] = 10200 {136:75,}
maxmrqlatency = 17 
maxdqlatency = 0 
maxmflatency = 300 
averagemflatency = 165 
max_icnt2mem_latency = 72 
max_icnt2sh_latency = 15324 
mrq_lat_table:419 	14 	25 	22 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1741 	240 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1847 	155 	43 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	523 	102 	4 	0 	0 	0 	0 	2 	9 	43 	1298 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	24 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       957         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1482         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1419         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  3.250000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  3.500000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  4.000000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:       inf       inf      -nan       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 482/8 = 60.250000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        13         8         5         4        11        15         6         6         0         0         0         0         0         0         0         0 
dram[1]:         7         5         3         2        10        11         5         6         0         0         0         0         0         0         0         0 
dram[2]:         8         6         3         7        12        13         6         5         0         0         0         0         0         0         0         0 
dram[3]:         4         6         4         8        12        15         6         4         0         0         0         0         0         0         0         0 
dram[4]:         8         3         0         1        10        18         6         4         0         0         0         0         0         0         0         0 
dram[5]:        10         3         5         7        11        14         6         3         0         0         0         0         0         0         0         0 
total reads: 345
min_bank_accesses = 0!
chip skew: 68/49 = 1.39
number of total write accesses:
dram[0]:         0         0         0         0         5         6         7         6         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         4         7         6         6         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         4         7         7         5         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         5         6         6         4         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         5         8         7         4         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         5         6         7         4         0         0         0         0         0         0         0         0 
total reads: 137
min_bank_accesses = 0!
chip skew: 24/21 = 1.14
average mf latency per bank:
dram[0]:        506       284       265       261       902       793       343       340    none      none      none      none      none      none      none      none  
dram[1]:        188       268       262       264       948       683       291       352    none      none      none      none      none      none      none      none  
dram[2]:        230       261       263       268      1081       923       399      5934    none      none      none      none      none      none      none      none  
dram[3]:        301       267       267       266       910       848       299       302    none      none      none      none      none      none      none      none  
dram[4]:        262       265    none         272       866       854       280       338    none      none      none      none      none      none      none      none  
dram[5]:        269       273       261       263       769       893       355       263    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        285       287       274       268       269       269       265       251         0         0         0         0         0         0         0         0
dram[1]:        277       290       268       269       300       269       251       269         0         0         0         0         0         0         0         0
dram[2]:        277       268       267       284       270       279       256       252         0         0         0         0         0         0         0         0
dram[3]:        269       272       272       282       274       269       252       252         0         0         0         0         0         0         0         0
dram[4]:        271       268         0       272       269       285       295       255         0         0         0         0         0         0         0         0
dram[5]:        278       279       268       272       269       269       281       256         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20227 n_nop=20053 n_act=11 n_pre=3 n_req=92 n_rd=136 n_write=24 bw_util=0.01582
n_activity=1367 dram_eff=0.2341
bk0: 26a 20084i bk1: 16a 20170i bk2: 10a 20188i bk3: 8a 20198i bk4: 22a 20101i bk5: 30a 20086i bk6: 12a 20089i bk7: 12a 20123i bk8: 0a 20224i bk9: 0a 20224i bk10: 0a 20227i bk11: 0a 20227i bk12: 0a 20228i bk13: 0a 20229i bk14: 0a 20230i bk15: 0a 20230i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00524052
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20227 n_nop=20096 n_act=9 n_pre=1 n_req=72 n_rd=98 n_write=23 bw_util=0.01196
n_activity=1133 dram_eff=0.2136
bk0: 14a 20164i bk1: 10a 20184i bk2: 6a 20203i bk3: 4a 20206i bk4: 20a 20128i bk5: 22a 20101i bk6: 10a 20142i bk7: 12a 20128i bk8: 0a 20223i bk9: 0a 20225i bk10: 0a 20226i bk11: 0a 20226i bk12: 0a 20227i bk13: 0a 20229i bk14: 0a 20230i bk15: 0a 20231i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00163148
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20227 n_nop=20074 n_act=9 n_pre=1 n_req=83 n_rd=120 n_write=23 bw_util=0.01414
n_activity=1197 dram_eff=0.2389
bk0: 16a 20161i bk1: 12a 20190i bk2: 6a 20200i bk3: 14a 20169i bk4: 24a 20114i bk5: 26a 20054i bk6: 12a 20121i bk7: 10a 20144i bk8: 0a 20225i bk9: 0a 20225i bk10: 0a 20226i bk11: 0a 20227i bk12: 0a 20227i bk13: 0a 20229i bk14: 0a 20229i bk15: 0a 20229i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0050922
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20227 n_nop=20080 n_act=8 n_pre=0 n_req=80 n_rd=118 n_write=21 bw_util=0.01374
n_activity=1052 dram_eff=0.2643
bk0: 8a 20197i bk1: 12a 20173i bk2: 8a 20196i bk3: 16a 20152i bk4: 24a 20117i bk5: 30a 20059i bk6: 12a 20128i bk7: 8a 20141i bk8: 0a 20225i bk9: 0a 20225i bk10: 0a 20225i bk11: 0a 20226i bk12: 0a 20228i bk13: 0a 20228i bk14: 0a 20229i bk15: 0a 20230i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0035596
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20227 n_nop=20096 n_act=7 n_pre=0 n_req=74 n_rd=100 n_write=24 bw_util=0.01226
n_activity=1001 dram_eff=0.2478
bk0: 16a 20181i bk1: 6a 20195i bk2: 0a 20229i bk3: 2a 20213i bk4: 20a 20120i bk5: 36a 20027i bk6: 12a 20101i bk7: 8a 20157i bk8: 0a 20224i bk9: 0a 20224i bk10: 0a 20225i bk11: 0a 20228i bk12: 0a 20228i bk13: 0a 20228i bk14: 0a 20228i bk15: 0a 20228i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00415287
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20227 n_nop=20079 n_act=8 n_pre=0 n_req=81 n_rd=118 n_write=22 bw_util=0.01384
n_activity=1051 dram_eff=0.2664
bk0: 20a 20172i bk1: 6a 20201i bk2: 10a 20196i bk3: 14a 20173i bk4: 22a 20110i bk5: 28a 20068i bk6: 12a 20102i bk7: 6a 20171i bk8: 0a 20223i bk9: 0a 20223i bk10: 0a 20225i bk11: 0a 20226i bk12: 0a 20227i bk13: 0a 20228i bk14: 0a 20230i bk15: 0a 20230i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00558659

========= L2 cache stats =========
L2_cache_bank[0]: Access = 178, Miss = 35, Miss_rate = 0.197, Pending_hits = 10, Reservation_fails = 338
L2_cache_bank[1]: Access = 142, Miss = 33, Miss_rate = 0.232, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 138, Miss = 25, Miss_rate = 0.181, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[3]: Access = 108, Miss = 24, Miss_rate = 0.222, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 167, Miss = 29, Miss_rate = 0.174, Pending_hits = 4, Reservation_fails = 100
L2_cache_bank[5]: Access = 532, Miss = 31, Miss_rate = 0.058, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 127, Miss = 26, Miss_rate = 0.205, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 140, Miss = 33, Miss_rate = 0.236, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 111, Miss = 24, Miss_rate = 0.216, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 159, Miss = 26, Miss_rate = 0.164, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[10]: Access = 120, Miss = 32, Miss_rate = 0.267, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 134, Miss = 27, Miss_rate = 0.201, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 2056
L2_total_cache_misses = 345
L2_total_cache_miss_rate = 0.1678
L2_total_cache_pending_hits = 27
L2_total_cache_reservation_fails = 438
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 397
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 213
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1215
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 11
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 126
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 61
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 329
L2_cache_data_port_util = 0.017
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=4842
icnt_total_pkts_simt_to_mem=3408
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (14 samples)
	minimum = nan (14 samples)
	maximum = -nan (14 samples)
Network latency average = -nan (14 samples)
	minimum = nan (14 samples)
	maximum = -nan (14 samples)
Flit latency average = -nan (14 samples)
	minimum = nan (14 samples)
	maximum = -nan (14 samples)
Fragmentation average = -nan (14 samples)
	minimum = nan (14 samples)
	maximum = -nan (14 samples)
Injected packet rate average = -nan (14 samples)
	minimum = -nan (14 samples)
	maximum = -nan (14 samples)
Accepted packet rate average = -nan (14 samples)
	minimum = -nan (14 samples)
	maximum = -nan (14 samples)
Injected flit rate average = -nan (14 samples)
	minimum = -nan (14 samples)
	maximum = -nan (14 samples)
Accepted flit rate average = -nan (14 samples)
	minimum = -nan (14 samples)
	maximum = -nan (14 samples)
Injected packet size average = -nan (14 samples)
Accepted packet size average = -nan (14 samples)
Hops average = -nan (14 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------

GPGPU-Sim PTX: cudaLaunch for 0x0x403f40 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (16,1,1) blockDim = (256,1,1) 
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 15325
gpu_tot_sim_insn = 343461
gpu_tot_ipc =      22.4118
gpu_tot_issued_cta = 48
max_total_param_size = 0
gpu_stall_dramfull = 362
gpu_stall_icnt2sh    = 217
gpu_total_sim_rate=57243

========= Core RFC stats =========
	Total RFC Accesses     = 35604
	Total RFC Misses       = 18674
	Total RFC Read Misses  = 8738
	Total RFC Write Misses = 9936
	Total RFC Evictions    = 13596

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 11612
	L1I_total_cache_misses = 455
	L1I_total_cache_miss_rate = 0.0392
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 398, Miss = 179, Miss_rate = 0.450, Pending_hits = 31, Reservation_fails = 0
	L1D_cache_core[1]: Access = 314, Miss = 143, Miss_rate = 0.455, Pending_hits = 30, Reservation_fails = 0
	L1D_cache_core[2]: Access = 364, Miss = 160, Miss_rate = 0.440, Pending_hits = 31, Reservation_fails = 0
	L1D_cache_core[3]: Access = 320, Miss = 142, Miss_rate = 0.444, Pending_hits = 34, Reservation_fails = 0
	L1D_cache_core[4]: Access = 244, Miss = 108, Miss_rate = 0.443, Pending_hits = 23, Reservation_fails = 0
	L1D_cache_core[5]: Access = 176, Miss = 79, Miss_rate = 0.449, Pending_hits = 21, Reservation_fails = 0
	L1D_cache_core[6]: Access = 369, Miss = 171, Miss_rate = 0.463, Pending_hits = 26, Reservation_fails = 0
	L1D_cache_core[7]: Access = 232, Miss = 105, Miss_rate = 0.453, Pending_hits = 22, Reservation_fails = 0
	L1D_cache_core[8]: Access = 282, Miss = 124, Miss_rate = 0.440, Pending_hits = 23, Reservation_fails = 0
	L1D_cache_core[9]: Access = 316, Miss = 143, Miss_rate = 0.453, Pending_hits = 25, Reservation_fails = 0
	L1D_cache_core[10]: Access = 202, Miss = 91, Miss_rate = 0.450, Pending_hits = 21, Reservation_fails = 0
	L1D_cache_core[11]: Access = 466, Miss = 204, Miss_rate = 0.438, Pending_hits = 27, Reservation_fails = 0
	L1D_cache_core[12]: Access = 236, Miss = 109, Miss_rate = 0.462, Pending_hits = 23, Reservation_fails = 0
	L1D_cache_core[13]: Access = 168, Miss = 78, Miss_rate = 0.464, Pending_hits = 22, Reservation_fails = 0
	L1D_cache_core[14]: Access = 112, Miss = 46, Miss_rate = 0.411, Pending_hits = 19, Reservation_fails = 0
	L1D_total_cache_accesses = 4199
	L1D_total_cache_misses = 1882
	L1D_total_cache_miss_rate = 0.4482
	L1D_total_cache_pending_hits = 378
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.018
	L1D_cache_fill_port_util = 0.006
L1C_cache:
	L1C_total_cache_accesses = 2688
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.1786
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1855
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 378
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 614
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 2208
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 84
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1268
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 11157
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 455
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
378, 84, 84, 162, 258, 234, 234, 290, 
gpgpu_n_tot_thrd_icount = 694528
gpgpu_n_tot_w_icount = 21704
gpgpu_n_stall_shd_mem = 3699
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 614
gpgpu_n_mem_write_global = 1352
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 14838
gpgpu_n_store_insn = 1414
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 86016
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 279
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4946	W0_Idle:84438	W0_Scoreboard:106276	W1:9850	W2:834	W3:268	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:10752
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4912 {8:614,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 54080 {40:1352,}
traffic_breakdown_coretomem[INST_ACC_R] = 600 {8:75,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 83504 {136:614,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 10816 {8:1352,}
traffic_breakdown_memtocore[INST_ACC_R] = 10200 {136:75,}
maxmrqlatency = 17 
maxdqlatency = 0 
maxmflatency = 300 
averagemflatency = 165 
max_icnt2mem_latency = 72 
max_icnt2sh_latency = 15324 
mrq_lat_table:419 	14 	25 	22 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1741 	240 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1847 	155 	43 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	523 	102 	4 	0 	0 	0 	0 	2 	9 	43 	1298 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	24 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       957         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1482         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1419         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  3.250000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  3.500000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  4.000000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:       inf       inf      -nan       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 482/8 = 60.250000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        13         8         5         4        11        15         6         6         0         0         0         0         0         0         0         0 
dram[1]:         7         5         3         2        10        11         5         6         0         0         0         0         0         0         0         0 
dram[2]:         8         6         3         7        12        13         6         5         0         0         0         0         0         0         0         0 
dram[3]:         4         6         4         8        12        15         6         4         0         0         0         0         0         0         0         0 
dram[4]:         8         3         0         1        10        18         6         4         0         0         0         0         0         0         0         0 
dram[5]:        10         3         5         7        11        14         6         3         0         0         0         0         0         0         0         0 
total reads: 345
min_bank_accesses = 0!
chip skew: 68/49 = 1.39
number of total write accesses:
dram[0]:         0         0         0         0         5         6         7         6         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         4         7         6         6         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         4         7         7         5         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         5         6         6         4         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         5         8         7         4         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         5         6         7         4         0         0         0         0         0         0         0         0 
total reads: 137
min_bank_accesses = 0!
chip skew: 24/21 = 1.14
average mf latency per bank:
dram[0]:        506       284       265       261       902       793       343       340    none      none      none      none      none      none      none      none  
dram[1]:        188       268       262       264       948       683       291       352    none      none      none      none      none      none      none      none  
dram[2]:        230       261       263       268      1081       923       399      5934    none      none      none      none      none      none      none      none  
dram[3]:        301       267       267       266       910       848       299       302    none      none      none      none      none      none      none      none  
dram[4]:        262       265    none         272       866       854       280       338    none      none      none      none      none      none      none      none  
dram[5]:        269       273       261       263       769       893       355       263    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        285       287       274       268       269       269       265       251         0         0         0         0         0         0         0         0
dram[1]:        277       290       268       269       300       269       251       269         0         0         0         0         0         0         0         0
dram[2]:        277       268       267       284       270       279       256       252         0         0         0         0         0         0         0         0
dram[3]:        269       272       272       282       274       269       252       252         0         0         0         0         0         0         0         0
dram[4]:        271       268         0       272       269       285       295       255         0         0         0         0         0         0         0         0
dram[5]:        278       279       268       272       269       269       281       256         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20227 n_nop=20053 n_act=11 n_pre=3 n_req=92 n_rd=136 n_write=24 bw_util=0.01582
n_activity=1367 dram_eff=0.2341
bk0: 26a 20084i bk1: 16a 20170i bk2: 10a 20188i bk3: 8a 20198i bk4: 22a 20101i bk5: 30a 20086i bk6: 12a 20089i bk7: 12a 20123i bk8: 0a 20224i bk9: 0a 20224i bk10: 0a 20227i bk11: 0a 20227i bk12: 0a 20228i bk13: 0a 20229i bk14: 0a 20230i bk15: 0a 20230i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00524052
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20227 n_nop=20096 n_act=9 n_pre=1 n_req=72 n_rd=98 n_write=23 bw_util=0.01196
n_activity=1133 dram_eff=0.2136
bk0: 14a 20164i bk1: 10a 20184i bk2: 6a 20203i bk3: 4a 20206i bk4: 20a 20128i bk5: 22a 20101i bk6: 10a 20142i bk7: 12a 20128i bk8: 0a 20223i bk9: 0a 20225i bk10: 0a 20226i bk11: 0a 20226i bk12: 0a 20227i bk13: 0a 20229i bk14: 0a 20230i bk15: 0a 20231i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00163148
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20227 n_nop=20074 n_act=9 n_pre=1 n_req=83 n_rd=120 n_write=23 bw_util=0.01414
n_activity=1197 dram_eff=0.2389
bk0: 16a 20161i bk1: 12a 20190i bk2: 6a 20200i bk3: 14a 20169i bk4: 24a 20114i bk5: 26a 20054i bk6: 12a 20121i bk7: 10a 20144i bk8: 0a 20225i bk9: 0a 20225i bk10: 0a 20226i bk11: 0a 20227i bk12: 0a 20227i bk13: 0a 20229i bk14: 0a 20229i bk15: 0a 20229i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0050922
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20227 n_nop=20080 n_act=8 n_pre=0 n_req=80 n_rd=118 n_write=21 bw_util=0.01374
n_activity=1052 dram_eff=0.2643
bk0: 8a 20197i bk1: 12a 20173i bk2: 8a 20196i bk3: 16a 20152i bk4: 24a 20117i bk5: 30a 20059i bk6: 12a 20128i bk7: 8a 20141i bk8: 0a 20225i bk9: 0a 20225i bk10: 0a 20225i bk11: 0a 20226i bk12: 0a 20228i bk13: 0a 20228i bk14: 0a 20229i bk15: 0a 20230i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0035596
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20227 n_nop=20096 n_act=7 n_pre=0 n_req=74 n_rd=100 n_write=24 bw_util=0.01226
n_activity=1001 dram_eff=0.2478
bk0: 16a 20181i bk1: 6a 20195i bk2: 0a 20229i bk3: 2a 20213i bk4: 20a 20120i bk5: 36a 20027i bk6: 12a 20101i bk7: 8a 20157i bk8: 0a 20224i bk9: 0a 20224i bk10: 0a 20225i bk11: 0a 20228i bk12: 0a 20228i bk13: 0a 20228i bk14: 0a 20228i bk15: 0a 20228i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00415287
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20227 n_nop=20079 n_act=8 n_pre=0 n_req=81 n_rd=118 n_write=22 bw_util=0.01384
n_activity=1051 dram_eff=0.2664
bk0: 20a 20172i bk1: 6a 20201i bk2: 10a 20196i bk3: 14a 20173i bk4: 22a 20110i bk5: 28a 20068i bk6: 12a 20102i bk7: 6a 20171i bk8: 0a 20223i bk9: 0a 20223i bk10: 0a 20225i bk11: 0a 20226i bk12: 0a 20227i bk13: 0a 20228i bk14: 0a 20230i bk15: 0a 20230i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00558659

========= L2 cache stats =========
L2_cache_bank[0]: Access = 178, Miss = 35, Miss_rate = 0.197, Pending_hits = 10, Reservation_fails = 338
L2_cache_bank[1]: Access = 142, Miss = 33, Miss_rate = 0.232, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 138, Miss = 25, Miss_rate = 0.181, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[3]: Access = 108, Miss = 24, Miss_rate = 0.222, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 167, Miss = 29, Miss_rate = 0.174, Pending_hits = 4, Reservation_fails = 100
L2_cache_bank[5]: Access = 532, Miss = 31, Miss_rate = 0.058, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 127, Miss = 26, Miss_rate = 0.205, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 140, Miss = 33, Miss_rate = 0.236, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 111, Miss = 24, Miss_rate = 0.216, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 159, Miss = 26, Miss_rate = 0.164, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[10]: Access = 120, Miss = 32, Miss_rate = 0.267, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 134, Miss = 27, Miss_rate = 0.201, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 2056
L2_total_cache_misses = 345
L2_total_cache_miss_rate = 0.1678
L2_total_cache_pending_hits = 27
L2_total_cache_reservation_fails = 438
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 397
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 213
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1215
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 11
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 126
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 61
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 329
L2_cache_data_port_util = 0.017
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=4842
icnt_total_pkts_simt_to_mem=3408
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (15 samples)
	minimum = nan (15 samples)
	maximum = -nan (15 samples)
Network latency average = -nan (15 samples)
	minimum = nan (15 samples)
	maximum = -nan (15 samples)
Flit latency average = -nan (15 samples)
	minimum = nan (15 samples)
	maximum = -nan (15 samples)
Fragmentation average = -nan (15 samples)
	minimum = nan (15 samples)
	maximum = -nan (15 samples)
Injected packet rate average = -nan (15 samples)
	minimum = -nan (15 samples)
	maximum = -nan (15 samples)
Accepted packet rate average = -nan (15 samples)
	minimum = -nan (15 samples)
	maximum = -nan (15 samples)
Injected flit rate average = -nan (15 samples)
	minimum = -nan (15 samples)
	maximum = -nan (15 samples)
Accepted flit rate average = -nan (15 samples)
	minimum = -nan (15 samples)
	maximum = -nan (15 samples)
Injected packet size average = -nan (15 samples)
Accepted packet size average = -nan (15 samples)
Hops average = -nan (15 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,15325)
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,15325)
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,15325)
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,15325)
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,15325)
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,15325)
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,15325)
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,15325)
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,15325)
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,15325)
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,15325)
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,15325)
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,15325)
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,15325)
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,15325)
GPGPU-Sim uArch: core:  4, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,15325)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(13,0,0) tid=(125,0,0)
GPGPU-Sim uArch: cycles simulated: 15825  inst.: 452240 (ipc=217.6) sim_rate=64605 (inst/sec) elapsed = 0:0:00:07 / Thu Apr 12 15:15:42 2018
GPGPU-Sim uArch: cycles simulated: 16825  inst.: 463495 (ipc=80.0) sim_rate=57936 (inst/sec) elapsed = 0:0:00:08 / Thu Apr 12 15:15:43 2018
GPGPU-Sim uArch: cycles simulated: 17825  inst.: 477199 (ipc=53.5) sim_rate=53022 (inst/sec) elapsed = 0:0:00:09 / Thu Apr 12 15:15:44 2018
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(7,0,0) tid=(190,0,0)
GPGPU-Sim uArch: cycles simulated: 18825  inst.: 490242 (ipc=41.9) sim_rate=49024 (inst/sec) elapsed = 0:0:00:10 / Thu Apr 12 15:15:45 2018
GPGPU-Sim uArch: Shader 1 finished CTA #0 (4382,15325), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 19825  inst.: 500929 (ipc=35.0) sim_rate=45539 (inst/sec) elapsed = 0:0:00:11 / Thu Apr 12 15:15:46 2018
GPGPU-Sim uArch: Shader 0 finished CTA #0 (4624,15325), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (4774,15325), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (4849,15325), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (4954,15325), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (4957,15325), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (4972,15325), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (4993,15325), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (5028,15325), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (5167,15325), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (5183,15325), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (5503,15325), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (5551,15325), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (5638,15325), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (6039,15325), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (6382,15325), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 4.
Destroy streams for kernel 4: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 6383
gpu_sim_insn = 164389
gpu_ipc =      25.7542
gpu_tot_sim_cycle = 21708
gpu_tot_sim_insn = 507850
gpu_tot_ipc =      23.3946
gpu_tot_issued_cta = 64
max_total_param_size = 0
gpu_stall_dramfull = 362
gpu_stall_icnt2sh    = 1795
gpu_total_sim_rate=46168

========= Core RFC stats =========
	Total RFC Accesses     = 90575
	Total RFC Misses       = 50377
	Total RFC Read Misses  = 24559
	Total RFC Write Misses = 25818
	Total RFC Evictions    = 32376

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 27555
	L1I_total_cache_misses = 455
	L1I_total_cache_miss_rate = 0.0165
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1127, Miss = 469, Miss_rate = 0.416, Pending_hits = 52, Reservation_fails = 1704
	L1D_cache_core[1]: Access = 1074, Miss = 430, Miss_rate = 0.400, Pending_hits = 51, Reservation_fails = 1181
	L1D_cache_core[2]: Access = 1140, Miss = 465, Miss_rate = 0.408, Pending_hits = 50, Reservation_fails = 1530
	L1D_cache_core[3]: Access = 1389, Miss = 578, Miss_rate = 0.416, Pending_hits = 57, Reservation_fails = 2335
	L1D_cache_core[4]: Access = 1902, Miss = 775, Miss_rate = 0.407, Pending_hits = 80, Reservation_fails = 2708
	L1D_cache_core[5]: Access = 1083, Miss = 444, Miss_rate = 0.410, Pending_hits = 50, Reservation_fails = 1789
	L1D_cache_core[6]: Access = 1345, Miss = 585, Miss_rate = 0.435, Pending_hits = 47, Reservation_fails = 2124
	L1D_cache_core[7]: Access = 1135, Miss = 478, Miss_rate = 0.421, Pending_hits = 44, Reservation_fails = 1612
	L1D_cache_core[8]: Access = 1137, Miss = 472, Miss_rate = 0.415, Pending_hits = 46, Reservation_fails = 1762
	L1D_cache_core[9]: Access = 1067, Miss = 453, Miss_rate = 0.425, Pending_hits = 43, Reservation_fails = 1808
	L1D_cache_core[10]: Access = 1170, Miss = 499, Miss_rate = 0.426, Pending_hits = 48, Reservation_fails = 1740
	L1D_cache_core[11]: Access = 1265, Miss = 521, Miss_rate = 0.412, Pending_hits = 55, Reservation_fails = 1887
	L1D_cache_core[12]: Access = 1071, Miss = 443, Miss_rate = 0.414, Pending_hits = 50, Reservation_fails = 1696
	L1D_cache_core[13]: Access = 961, Miss = 412, Miss_rate = 0.429, Pending_hits = 48, Reservation_fails = 1819
	L1D_cache_core[14]: Access = 1092, Miss = 467, Miss_rate = 0.428, Pending_hits = 53, Reservation_fails = 2061
	L1D_total_cache_accesses = 17958
	L1D_total_cache_misses = 7491
	L1D_total_cache_miss_rate = 0.4171
	L1D_total_cache_pending_hits = 774
	L1D_total_cache_reservation_fails = 27756
	L1D_cache_data_port_util = 0.052
	L1D_cache_fill_port_util = 0.009
L1C_cache:
	L1C_total_cache_accesses = 3584
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.1339
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9409
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 766
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1586
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2690
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3104
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 284
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 8
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5905
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 25066
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 27100
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 455
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
564, 318, 334, 190, 508, 420, 396, 572, 
gpgpu_n_tot_thrd_icount = 1650048
gpgpu_n_tot_w_icount = 51564
gpgpu_n_stall_shd_mem = 36514
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1586
gpgpu_n_mem_write_global = 6197
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 30761
gpgpu_n_store_insn = 7563
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 114688
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 33094
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:48938	W0_Idle:94251	W0_Scoreboard:176555	W1:20182	W2:7774	W3:5442	W4:2510	W5:1054	W6:266	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:14336
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 12688 {8:1586,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 248264 {40:6191,72:3,136:3,}
traffic_breakdown_coretomem[INST_ACC_R] = 600 {8:75,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 215696 {136:1586,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 49576 {8:6197,}
traffic_breakdown_memtocore[INST_ACC_R] = 10200 {136:75,}
maxmrqlatency = 90 
maxdqlatency = 0 
maxmflatency = 620 
averagemflatency = 249 
max_icnt2mem_latency = 444 
max_icnt2sh_latency = 21707 
mrq_lat_table:672 	60 	68 	59 	41 	37 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3814 	3968 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	2869 	556 	486 	689 	2669 	604 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	998 	473 	130 	0 	0 	0 	0 	2 	9 	43 	1542 	4601 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	28 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       957         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1482         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1419         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  6.000000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 13.500000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 12.500000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 941/8 = 117.625000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        24        23        14        13        20        24         6         6         0         0         0         0         0         0         0         0 
dram[1]:        27        25        19        17        18        15         6         6         0         0         0         0         0         0         0         0 
dram[2]:        25        25        12        19        20        20         6         5         0         0         0         0         0         0         0         0 
dram[3]:        21        24        13        20        19        22         6         4         0         0         0         0         0         0         0         0 
dram[4]:        26        24        15        17        18        27         6         4         0         0         0         0         0         0         0         0 
dram[5]:        25        24        18        21        20        21         6         4         0         0         0         0         0         0         0         0 
total reads: 800
min_bank_accesses = 0!
chip skew: 139/129 = 1.08
number of total write accesses:
dram[0]:         0         0         0         0         5         6         7         6         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         4         7         8         6         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         4         7         7         5         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         5         6         6         4         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         5         8         7         4         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         6         6         7         5         0         0         0         0         0         0         0         0 
total reads: 141
min_bank_accesses = 0!
chip skew: 25/21 = 1.19
average mf latency per bank:
dram[0]:        442       348       350       289      3154      2547      2357      2446    none      none      none      none      none      none      none      none  
dram[1]:        305       327       339       354      3501      3936      1895      2466    none      none      none      none      none      none      none      none  
dram[2]:        322       361       281       305      3497      4812      2400     37258    none      none      none      none      none      none      none      none  
dram[3]:        340       341       308       322      3315      4252      2725      1861    none      none      none      none      none      none      none      none  
dram[4]:        360       309       334       344      3306      3388      2167      2076    none      none      none      none      none      none      none      none  
dram[5]:        321       331       326       320      3031      4154      2504      2131    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        330       513       470       309       498       539       494       450         0         0         0         0         0         0         0         0
dram[1]:        402       386       417       438       532       534       423       459         0         0         0         0         0         0         0         0
dram[2]:        332       401       438       430       489       508       439       574         0         0         0         0         0         0         0         0
dram[3]:        348       439       331       473       538       477       490       452         0         0         0         0         0         0         0         0
dram[4]:        391       388       408       520       453       530       456       449         0         0         0         0         0         0         0         0
dram[5]:        387       369       466       620       426       538       468       453         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28652 n_nop=28354 n_act=11 n_pre=3 n_req=154 n_rd=260 n_write=24 bw_util=0.01982
n_activity=1857 dram_eff=0.3059
bk0: 48a 28458i bk1: 46a 28472i bk2: 28a 28547i bk3: 26a 28511i bk4: 40a 28473i bk5: 48a 28424i bk6: 12a 28514i bk7: 12a 28548i bk8: 0a 28649i bk9: 0a 28649i bk10: 0a 28652i bk11: 0a 28652i bk12: 0a 28653i bk13: 0a 28654i bk14: 0a 28655i bk15: 0a 28655i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0113081
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28652 n_nop=28351 n_act=9 n_pre=1 n_req=158 n_rd=266 n_write=25 bw_util=0.02031
n_activity=1776 dram_eff=0.3277
bk0: 54a 28466i bk1: 50a 28414i bk2: 38a 28508i bk3: 34a 28438i bk4: 36a 28509i bk5: 30a 28505i bk6: 12a 28551i bk7: 12a 28553i bk8: 0a 28648i bk9: 0a 28650i bk10: 0a 28651i bk11: 0a 28651i bk12: 0a 28652i bk13: 0a 28654i bk14: 0a 28655i bk15: 0a 28656i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0333659
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28652 n_nop=28355 n_act=9 n_pre=1 n_req=155 n_rd=264 n_write=23 bw_util=0.02003
n_activity=1711 dram_eff=0.3355
bk0: 50a 28495i bk1: 50a 28418i bk2: 24a 28569i bk3: 38a 28485i bk4: 40a 28495i bk5: 40a 28417i bk6: 12a 28546i bk7: 10a 28569i bk8: 0a 28650i bk9: 0a 28650i bk10: 0a 28651i bk11: 0a 28652i bk12: 0a 28652i bk13: 0a 28654i bk14: 0a 28654i bk15: 0a 28654i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0266299
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28652 n_nop=28365 n_act=8 n_pre=0 n_req=150 n_rd=258 n_write=21 bw_util=0.01948
n_activity=1494 dram_eff=0.3735
bk0: 42a 28507i bk1: 48a 28415i bk2: 26a 28525i bk3: 40a 28382i bk4: 38a 28504i bk5: 44a 28424i bk6: 12a 28553i bk7: 8a 28566i bk8: 0a 28650i bk9: 0a 28650i bk10: 0a 28650i bk11: 0a 28651i bk12: 0a 28653i bk13: 0a 28653i bk14: 0a 28654i bk15: 0a 28655i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0249546
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28652 n_nop=28346 n_act=8 n_pre=0 n_req=161 n_rd=274 n_write=24 bw_util=0.0208
n_activity=1621 dram_eff=0.3677
bk0: 52a 28501i bk1: 48a 28448i bk2: 30a 28478i bk3: 34a 28418i bk4: 36a 28505i bk5: 54a 28394i bk6: 12a 28525i bk7: 8a 28581i bk8: 0a 28649i bk9: 0a 28649i bk10: 0a 28650i bk11: 0a 28653i bk12: 0a 28653i bk13: 0a 28653i bk14: 0a 28654i bk15: 0a 28654i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0528759
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28652 n_nop=28342 n_act=8 n_pre=0 n_req=163 n_rd=278 n_write=24 bw_util=0.02108
n_activity=1661 dram_eff=0.3636
bk0: 50a 28512i bk1: 48a 28464i bk2: 36a 28503i bk3: 42a 28402i bk4: 40a 28483i bk5: 42a 28445i bk6: 12a 28527i bk7: 8a 28581i bk8: 0a 28648i bk9: 0a 28648i bk10: 0a 28650i bk11: 0a 28651i bk12: 0a 28652i bk13: 0a 28653i bk14: 0a 28655i bk15: 0a 28655i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0277817

========= L2 cache stats =========
L2_cache_bank[0]: Access = 549, Miss = 64, Miss_rate = 0.117, Pending_hits = 10, Reservation_fails = 338
L2_cache_bank[1]: Access = 482, Miss = 66, Miss_rate = 0.137, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 507, Miss = 70, Miss_rate = 0.138, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[3]: Access = 516, Miss = 63, Miss_rate = 0.122, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 548, Miss = 63, Miss_rate = 0.115, Pending_hits = 4, Reservation_fails = 100
L2_cache_bank[5]: Access = 1969, Miss = 69, Miss_rate = 0.035, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 500, Miss = 59, Miss_rate = 0.118, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 606, Miss = 70, Miss_rate = 0.116, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 481, Miss = 65, Miss_rate = 0.135, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 612, Miss = 72, Miss_rate = 0.118, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[10]: Access = 508, Miss = 69, Miss_rate = 0.136, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 595, Miss = 70, Miss_rate = 0.118, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 7873
L2_total_cache_misses = 800
L2_total_cache_miss_rate = 0.1016
L2_total_cache_pending_hits = 28
L2_total_cache_reservation_fails = 438
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 917
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 665
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 6056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 129
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 61
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 329
L2_cache_data_port_util = 0.038
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=14547
icnt_total_pkts_simt_to_mem=14082
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 41.9433
	minimum = 6
	maximum = 270
Network latency average = 24.3702
	minimum = 6
	maximum = 180
Slowest packet = 4413
Flit latency average = 25.5547
	minimum = 6
	maximum = 179
Slowest flit = 23529
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0675057
	minimum = 0.0471565 (at node 1)
	maximum = 0.225129 (at node 20)
Accepted packet rate average = 0.0675057
	minimum = 0.0471565 (at node 1)
	maximum = 0.225129 (at node 20)
Injected flit rate average = 0.118248
	minimum = 0.0864797 (at node 1)
	maximum = 0.273382 (at node 20)
Accepted flit rate average= 0.118248
	minimum = 0.0783331 (at node 2)
	maximum = 0.438665 (at node 20)
Injected packet length average = 1.75168
Accepted packet length average = 1.75168
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (16 samples)
	minimum = nan (16 samples)
	maximum = -nan (16 samples)
Network latency average = -nan (16 samples)
	minimum = nan (16 samples)
	maximum = -nan (16 samples)
Flit latency average = -nan (16 samples)
	minimum = nan (16 samples)
	maximum = -nan (16 samples)
Fragmentation average = -nan (16 samples)
	minimum = nan (16 samples)
	maximum = -nan (16 samples)
Injected packet rate average = -nan (16 samples)
	minimum = -nan (16 samples)
	maximum = -nan (16 samples)
Accepted packet rate average = -nan (16 samples)
	minimum = -nan (16 samples)
	maximum = -nan (16 samples)
Injected flit rate average = -nan (16 samples)
	minimum = -nan (16 samples)
	maximum = -nan (16 samples)
Accepted flit rate average = -nan (16 samples)
	minimum = -nan (16 samples)
	maximum = -nan (16 samples)
Injected packet size average = -nan (16 samples)
Accepted packet size average = -nan (16 samples)
Hops average = -nan (16 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 11 sec (11 sec)
gpgpu_simulation_rate = 46168 (inst/sec)
gpgpu_simulation_rate = 1973 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 21708
gpu_tot_sim_insn = 507850
gpu_tot_ipc =      23.3946
gpu_tot_issued_cta = 64
max_total_param_size = 0
gpu_stall_dramfull = 362
gpu_stall_icnt2sh    = 1795
gpu_total_sim_rate=46168

========= Core RFC stats =========
	Total RFC Accesses     = 90575
	Total RFC Misses       = 50377
	Total RFC Read Misses  = 24559
	Total RFC Write Misses = 25818
	Total RFC Evictions    = 32376

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 27555
	L1I_total_cache_misses = 455
	L1I_total_cache_miss_rate = 0.0165
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1127, Miss = 469, Miss_rate = 0.416, Pending_hits = 52, Reservation_fails = 1704
	L1D_cache_core[1]: Access = 1074, Miss = 430, Miss_rate = 0.400, Pending_hits = 51, Reservation_fails = 1181
	L1D_cache_core[2]: Access = 1140, Miss = 465, Miss_rate = 0.408, Pending_hits = 50, Reservation_fails = 1530
	L1D_cache_core[3]: Access = 1389, Miss = 578, Miss_rate = 0.416, Pending_hits = 57, Reservation_fails = 2335
	L1D_cache_core[4]: Access = 1902, Miss = 775, Miss_rate = 0.407, Pending_hits = 80, Reservation_fails = 2708
	L1D_cache_core[5]: Access = 1083, Miss = 444, Miss_rate = 0.410, Pending_hits = 50, Reservation_fails = 1789
	L1D_cache_core[6]: Access = 1345, Miss = 585, Miss_rate = 0.435, Pending_hits = 47, Reservation_fails = 2124
	L1D_cache_core[7]: Access = 1135, Miss = 478, Miss_rate = 0.421, Pending_hits = 44, Reservation_fails = 1612
	L1D_cache_core[8]: Access = 1137, Miss = 472, Miss_rate = 0.415, Pending_hits = 46, Reservation_fails = 1762
	L1D_cache_core[9]: Access = 1067, Miss = 453, Miss_rate = 0.425, Pending_hits = 43, Reservation_fails = 1808
	L1D_cache_core[10]: Access = 1170, Miss = 499, Miss_rate = 0.426, Pending_hits = 48, Reservation_fails = 1740
	L1D_cache_core[11]: Access = 1265, Miss = 521, Miss_rate = 0.412, Pending_hits = 55, Reservation_fails = 1887
	L1D_cache_core[12]: Access = 1071, Miss = 443, Miss_rate = 0.414, Pending_hits = 50, Reservation_fails = 1696
	L1D_cache_core[13]: Access = 961, Miss = 412, Miss_rate = 0.429, Pending_hits = 48, Reservation_fails = 1819
	L1D_cache_core[14]: Access = 1092, Miss = 467, Miss_rate = 0.428, Pending_hits = 53, Reservation_fails = 2061
	L1D_total_cache_accesses = 17958
	L1D_total_cache_misses = 7491
	L1D_total_cache_miss_rate = 0.4171
	L1D_total_cache_pending_hits = 774
	L1D_total_cache_reservation_fails = 27756
	L1D_cache_data_port_util = 0.052
	L1D_cache_fill_port_util = 0.009
L1C_cache:
	L1C_total_cache_accesses = 3584
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.1339
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9409
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 766
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1586
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2690
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3104
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 284
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 8
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5905
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 25066
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 27100
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 455
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
564, 318, 334, 190, 508, 420, 396, 572, 
gpgpu_n_tot_thrd_icount = 1650048
gpgpu_n_tot_w_icount = 51564
gpgpu_n_stall_shd_mem = 36514
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1586
gpgpu_n_mem_write_global = 6197
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 30761
gpgpu_n_store_insn = 7563
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 114688
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 33094
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:48938	W0_Idle:94251	W0_Scoreboard:176555	W1:20182	W2:7774	W3:5442	W4:2510	W5:1054	W6:266	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:14336
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 12688 {8:1586,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 248264 {40:6191,72:3,136:3,}
traffic_breakdown_coretomem[INST_ACC_R] = 600 {8:75,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 215696 {136:1586,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 49576 {8:6197,}
traffic_breakdown_memtocore[INST_ACC_R] = 10200 {136:75,}
maxmrqlatency = 90 
maxdqlatency = 0 
maxmflatency = 620 
averagemflatency = 249 
max_icnt2mem_latency = 444 
max_icnt2sh_latency = 21707 
mrq_lat_table:672 	60 	68 	59 	41 	37 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3814 	3968 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	2869 	556 	486 	689 	2669 	604 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	998 	473 	130 	0 	0 	0 	0 	2 	9 	43 	1542 	4601 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	29 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       957         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1482         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1419         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  6.000000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 13.500000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 12.500000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 941/8 = 117.625000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        24        23        14        13        20        24         6         6         0         0         0         0         0         0         0         0 
dram[1]:        27        25        19        17        18        15         6         6         0         0         0         0         0         0         0         0 
dram[2]:        25        25        12        19        20        20         6         5         0         0         0         0         0         0         0         0 
dram[3]:        21        24        13        20        19        22         6         4         0         0         0         0         0         0         0         0 
dram[4]:        26        24        15        17        18        27         6         4         0         0         0         0         0         0         0         0 
dram[5]:        25        24        18        21        20        21         6         4         0         0         0         0         0         0         0         0 
total reads: 800
min_bank_accesses = 0!
chip skew: 139/129 = 1.08
number of total write accesses:
dram[0]:         0         0         0         0         5         6         7         6         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         4         7         8         6         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         4         7         7         5         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         5         6         6         4         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         5         8         7         4         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         6         6         7         5         0         0         0         0         0         0         0         0 
total reads: 141
min_bank_accesses = 0!
chip skew: 25/21 = 1.19
average mf latency per bank:
dram[0]:        442       348       350       289      3154      2547      2357      2446    none      none      none      none      none      none      none      none  
dram[1]:        305       327       339       354      3501      3936      1895      2466    none      none      none      none      none      none      none      none  
dram[2]:        322       361       281       305      3497      4812      2400     37258    none      none      none      none      none      none      none      none  
dram[3]:        340       341       308       322      3315      4252      2725      1861    none      none      none      none      none      none      none      none  
dram[4]:        360       309       334       344      3306      3388      2167      2076    none      none      none      none      none      none      none      none  
dram[5]:        321       331       326       320      3031      4154      2504      2131    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        330       513       470       309       498       539       494       450         0         0         0         0         0         0         0         0
dram[1]:        402       386       417       438       532       534       423       459         0         0         0         0         0         0         0         0
dram[2]:        332       401       438       430       489       508       439       574         0         0         0         0         0         0         0         0
dram[3]:        348       439       331       473       538       477       490       452         0         0         0         0         0         0         0         0
dram[4]:        391       388       408       520       453       530       456       449         0         0         0         0         0         0         0         0
dram[5]:        387       369       466       620       426       538       468       453         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28652 n_nop=28354 n_act=11 n_pre=3 n_req=154 n_rd=260 n_write=24 bw_util=0.01982
n_activity=1857 dram_eff=0.3059
bk0: 48a 28458i bk1: 46a 28472i bk2: 28a 28547i bk3: 26a 28511i bk4: 40a 28473i bk5: 48a 28424i bk6: 12a 28514i bk7: 12a 28548i bk8: 0a 28649i bk9: 0a 28649i bk10: 0a 28652i bk11: 0a 28652i bk12: 0a 28653i bk13: 0a 28654i bk14: 0a 28655i bk15: 0a 28655i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0113081
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28652 n_nop=28351 n_act=9 n_pre=1 n_req=158 n_rd=266 n_write=25 bw_util=0.02031
n_activity=1776 dram_eff=0.3277
bk0: 54a 28466i bk1: 50a 28414i bk2: 38a 28508i bk3: 34a 28438i bk4: 36a 28509i bk5: 30a 28505i bk6: 12a 28551i bk7: 12a 28553i bk8: 0a 28648i bk9: 0a 28650i bk10: 0a 28651i bk11: 0a 28651i bk12: 0a 28652i bk13: 0a 28654i bk14: 0a 28655i bk15: 0a 28656i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0333659
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28652 n_nop=28355 n_act=9 n_pre=1 n_req=155 n_rd=264 n_write=23 bw_util=0.02003
n_activity=1711 dram_eff=0.3355
bk0: 50a 28495i bk1: 50a 28418i bk2: 24a 28569i bk3: 38a 28485i bk4: 40a 28495i bk5: 40a 28417i bk6: 12a 28546i bk7: 10a 28569i bk8: 0a 28650i bk9: 0a 28650i bk10: 0a 28651i bk11: 0a 28652i bk12: 0a 28652i bk13: 0a 28654i bk14: 0a 28654i bk15: 0a 28654i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0266299
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28652 n_nop=28365 n_act=8 n_pre=0 n_req=150 n_rd=258 n_write=21 bw_util=0.01948
n_activity=1494 dram_eff=0.3735
bk0: 42a 28507i bk1: 48a 28415i bk2: 26a 28525i bk3: 40a 28382i bk4: 38a 28504i bk5: 44a 28424i bk6: 12a 28553i bk7: 8a 28566i bk8: 0a 28650i bk9: 0a 28650i bk10: 0a 28650i bk11: 0a 28651i bk12: 0a 28653i bk13: 0a 28653i bk14: 0a 28654i bk15: 0a 28655i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0249546
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28652 n_nop=28346 n_act=8 n_pre=0 n_req=161 n_rd=274 n_write=24 bw_util=0.0208
n_activity=1621 dram_eff=0.3677
bk0: 52a 28501i bk1: 48a 28448i bk2: 30a 28478i bk3: 34a 28418i bk4: 36a 28505i bk5: 54a 28394i bk6: 12a 28525i bk7: 8a 28581i bk8: 0a 28649i bk9: 0a 28649i bk10: 0a 28650i bk11: 0a 28653i bk12: 0a 28653i bk13: 0a 28653i bk14: 0a 28654i bk15: 0a 28654i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0528759
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28652 n_nop=28342 n_act=8 n_pre=0 n_req=163 n_rd=278 n_write=24 bw_util=0.02108
n_activity=1661 dram_eff=0.3636
bk0: 50a 28512i bk1: 48a 28464i bk2: 36a 28503i bk3: 42a 28402i bk4: 40a 28483i bk5: 42a 28445i bk6: 12a 28527i bk7: 8a 28581i bk8: 0a 28648i bk9: 0a 28648i bk10: 0a 28650i bk11: 0a 28651i bk12: 0a 28652i bk13: 0a 28653i bk14: 0a 28655i bk15: 0a 28655i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0277817

========= L2 cache stats =========
L2_cache_bank[0]: Access = 549, Miss = 64, Miss_rate = 0.117, Pending_hits = 10, Reservation_fails = 338
L2_cache_bank[1]: Access = 482, Miss = 66, Miss_rate = 0.137, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 507, Miss = 70, Miss_rate = 0.138, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[3]: Access = 516, Miss = 63, Miss_rate = 0.122, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 548, Miss = 63, Miss_rate = 0.115, Pending_hits = 4, Reservation_fails = 100
L2_cache_bank[5]: Access = 1969, Miss = 69, Miss_rate = 0.035, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 500, Miss = 59, Miss_rate = 0.118, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 606, Miss = 70, Miss_rate = 0.116, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 481, Miss = 65, Miss_rate = 0.135, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 612, Miss = 72, Miss_rate = 0.118, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[10]: Access = 508, Miss = 69, Miss_rate = 0.136, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 595, Miss = 70, Miss_rate = 0.118, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 7873
L2_total_cache_misses = 800
L2_total_cache_miss_rate = 0.1016
L2_total_cache_pending_hits = 28
L2_total_cache_reservation_fails = 438
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 917
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 665
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 6056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 129
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 61
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 329
L2_cache_data_port_util = 0.038
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=14547
icnt_total_pkts_simt_to_mem=14082
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (17 samples)
	minimum = nan (17 samples)
	maximum = -nan (17 samples)
Network latency average = -nan (17 samples)
	minimum = nan (17 samples)
	maximum = -nan (17 samples)
Flit latency average = -nan (17 samples)
	minimum = nan (17 samples)
	maximum = -nan (17 samples)
Fragmentation average = -nan (17 samples)
	minimum = nan (17 samples)
	maximum = -nan (17 samples)
Injected packet rate average = -nan (17 samples)
	minimum = -nan (17 samples)
	maximum = -nan (17 samples)
Accepted packet rate average = -nan (17 samples)
	minimum = -nan (17 samples)
	maximum = -nan (17 samples)
Injected flit rate average = -nan (17 samples)
	minimum = -nan (17 samples)
	maximum = -nan (17 samples)
Accepted flit rate average = -nan (17 samples)
	minimum = -nan (17 samples)
	maximum = -nan (17 samples)
Injected packet size average = -nan (17 samples)
Accepted packet size average = -nan (17 samples)
Hops average = -nan (17 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 21708
gpu_tot_sim_insn = 507850
gpu_tot_ipc =      23.3946
gpu_tot_issued_cta = 64
max_total_param_size = 0
gpu_stall_dramfull = 362
gpu_stall_icnt2sh    = 1795
gpu_total_sim_rate=46168

========= Core RFC stats =========
	Total RFC Accesses     = 90575
	Total RFC Misses       = 50377
	Total RFC Read Misses  = 24559
	Total RFC Write Misses = 25818
	Total RFC Evictions    = 32376

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 27555
	L1I_total_cache_misses = 455
	L1I_total_cache_miss_rate = 0.0165
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1127, Miss = 469, Miss_rate = 0.416, Pending_hits = 52, Reservation_fails = 1704
	L1D_cache_core[1]: Access = 1074, Miss = 430, Miss_rate = 0.400, Pending_hits = 51, Reservation_fails = 1181
	L1D_cache_core[2]: Access = 1140, Miss = 465, Miss_rate = 0.408, Pending_hits = 50, Reservation_fails = 1530
	L1D_cache_core[3]: Access = 1389, Miss = 578, Miss_rate = 0.416, Pending_hits = 57, Reservation_fails = 2335
	L1D_cache_core[4]: Access = 1902, Miss = 775, Miss_rate = 0.407, Pending_hits = 80, Reservation_fails = 2708
	L1D_cache_core[5]: Access = 1083, Miss = 444, Miss_rate = 0.410, Pending_hits = 50, Reservation_fails = 1789
	L1D_cache_core[6]: Access = 1345, Miss = 585, Miss_rate = 0.435, Pending_hits = 47, Reservation_fails = 2124
	L1D_cache_core[7]: Access = 1135, Miss = 478, Miss_rate = 0.421, Pending_hits = 44, Reservation_fails = 1612
	L1D_cache_core[8]: Access = 1137, Miss = 472, Miss_rate = 0.415, Pending_hits = 46, Reservation_fails = 1762
	L1D_cache_core[9]: Access = 1067, Miss = 453, Miss_rate = 0.425, Pending_hits = 43, Reservation_fails = 1808
	L1D_cache_core[10]: Access = 1170, Miss = 499, Miss_rate = 0.426, Pending_hits = 48, Reservation_fails = 1740
	L1D_cache_core[11]: Access = 1265, Miss = 521, Miss_rate = 0.412, Pending_hits = 55, Reservation_fails = 1887
	L1D_cache_core[12]: Access = 1071, Miss = 443, Miss_rate = 0.414, Pending_hits = 50, Reservation_fails = 1696
	L1D_cache_core[13]: Access = 961, Miss = 412, Miss_rate = 0.429, Pending_hits = 48, Reservation_fails = 1819
	L1D_cache_core[14]: Access = 1092, Miss = 467, Miss_rate = 0.428, Pending_hits = 53, Reservation_fails = 2061
	L1D_total_cache_accesses = 17958
	L1D_total_cache_misses = 7491
	L1D_total_cache_miss_rate = 0.4171
	L1D_total_cache_pending_hits = 774
	L1D_total_cache_reservation_fails = 27756
	L1D_cache_data_port_util = 0.052
	L1D_cache_fill_port_util = 0.009
L1C_cache:
	L1C_total_cache_accesses = 3584
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.1339
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9409
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 766
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1586
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2690
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3104
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 284
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 8
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5905
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 25066
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 27100
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 455
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
564, 318, 334, 190, 508, 420, 396, 572, 
gpgpu_n_tot_thrd_icount = 1650048
gpgpu_n_tot_w_icount = 51564
gpgpu_n_stall_shd_mem = 36514
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1586
gpgpu_n_mem_write_global = 6197
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 30761
gpgpu_n_store_insn = 7563
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 114688
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 33094
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:48938	W0_Idle:94251	W0_Scoreboard:176555	W1:20182	W2:7774	W3:5442	W4:2510	W5:1054	W6:266	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:14336
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 12688 {8:1586,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 248264 {40:6191,72:3,136:3,}
traffic_breakdown_coretomem[INST_ACC_R] = 600 {8:75,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 215696 {136:1586,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 49576 {8:6197,}
traffic_breakdown_memtocore[INST_ACC_R] = 10200 {136:75,}
maxmrqlatency = 90 
maxdqlatency = 0 
maxmflatency = 620 
averagemflatency = 249 
max_icnt2mem_latency = 444 
max_icnt2sh_latency = 21707 
mrq_lat_table:672 	60 	68 	59 	41 	37 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3814 	3968 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	2869 	556 	486 	689 	2669 	604 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	998 	473 	130 	0 	0 	0 	0 	2 	9 	43 	1542 	4601 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	29 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       957         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1482         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1419         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  6.000000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 13.500000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 12.500000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 941/8 = 117.625000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        24        23        14        13        20        24         6         6         0         0         0         0         0         0         0         0 
dram[1]:        27        25        19        17        18        15         6         6         0         0         0         0         0         0         0         0 
dram[2]:        25        25        12        19        20        20         6         5         0         0         0         0         0         0         0         0 
dram[3]:        21        24        13        20        19        22         6         4         0         0         0         0         0         0         0         0 
dram[4]:        26        24        15        17        18        27         6         4         0         0         0         0         0         0         0         0 
dram[5]:        25        24        18        21        20        21         6         4         0         0         0         0         0         0         0         0 
total reads: 800
min_bank_accesses = 0!
chip skew: 139/129 = 1.08
number of total write accesses:
dram[0]:         0         0         0         0         5         6         7         6         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         4         7         8         6         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         4         7         7         5         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         5         6         6         4         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         5         8         7         4         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         6         6         7         5         0         0         0         0         0         0         0         0 
total reads: 141
min_bank_accesses = 0!
chip skew: 25/21 = 1.19
average mf latency per bank:
dram[0]:        442       348       350       289      3154      2547      2357      2446    none      none      none      none      none      none      none      none  
dram[1]:        305       327       339       354      3501      3936      1895      2466    none      none      none      none      none      none      none      none  
dram[2]:        322       361       281       305      3497      4812      2400     37258    none      none      none      none      none      none      none      none  
dram[3]:        340       341       308       322      3315      4252      2725      1861    none      none      none      none      none      none      none      none  
dram[4]:        360       309       334       344      3306      3388      2167      2076    none      none      none      none      none      none      none      none  
dram[5]:        321       331       326       320      3031      4154      2504      2131    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        330       513       470       309       498       539       494       450         0         0         0         0         0         0         0         0
dram[1]:        402       386       417       438       532       534       423       459         0         0         0         0         0         0         0         0
dram[2]:        332       401       438       430       489       508       439       574         0         0         0         0         0         0         0         0
dram[3]:        348       439       331       473       538       477       490       452         0         0         0         0         0         0         0         0
dram[4]:        391       388       408       520       453       530       456       449         0         0         0         0         0         0         0         0
dram[5]:        387       369       466       620       426       538       468       453         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28652 n_nop=28354 n_act=11 n_pre=3 n_req=154 n_rd=260 n_write=24 bw_util=0.01982
n_activity=1857 dram_eff=0.3059
bk0: 48a 28458i bk1: 46a 28472i bk2: 28a 28547i bk3: 26a 28511i bk4: 40a 28473i bk5: 48a 28424i bk6: 12a 28514i bk7: 12a 28548i bk8: 0a 28649i bk9: 0a 28649i bk10: 0a 28652i bk11: 0a 28652i bk12: 0a 28653i bk13: 0a 28654i bk14: 0a 28655i bk15: 0a 28655i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0113081
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28652 n_nop=28351 n_act=9 n_pre=1 n_req=158 n_rd=266 n_write=25 bw_util=0.02031
n_activity=1776 dram_eff=0.3277
bk0: 54a 28466i bk1: 50a 28414i bk2: 38a 28508i bk3: 34a 28438i bk4: 36a 28509i bk5: 30a 28505i bk6: 12a 28551i bk7: 12a 28553i bk8: 0a 28648i bk9: 0a 28650i bk10: 0a 28651i bk11: 0a 28651i bk12: 0a 28652i bk13: 0a 28654i bk14: 0a 28655i bk15: 0a 28656i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0333659
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28652 n_nop=28355 n_act=9 n_pre=1 n_req=155 n_rd=264 n_write=23 bw_util=0.02003
n_activity=1711 dram_eff=0.3355
bk0: 50a 28495i bk1: 50a 28418i bk2: 24a 28569i bk3: 38a 28485i bk4: 40a 28495i bk5: 40a 28417i bk6: 12a 28546i bk7: 10a 28569i bk8: 0a 28650i bk9: 0a 28650i bk10: 0a 28651i bk11: 0a 28652i bk12: 0a 28652i bk13: 0a 28654i bk14: 0a 28654i bk15: 0a 28654i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0266299
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28652 n_nop=28365 n_act=8 n_pre=0 n_req=150 n_rd=258 n_write=21 bw_util=0.01948
n_activity=1494 dram_eff=0.3735
bk0: 42a 28507i bk1: 48a 28415i bk2: 26a 28525i bk3: 40a 28382i bk4: 38a 28504i bk5: 44a 28424i bk6: 12a 28553i bk7: 8a 28566i bk8: 0a 28650i bk9: 0a 28650i bk10: 0a 28650i bk11: 0a 28651i bk12: 0a 28653i bk13: 0a 28653i bk14: 0a 28654i bk15: 0a 28655i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0249546
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28652 n_nop=28346 n_act=8 n_pre=0 n_req=161 n_rd=274 n_write=24 bw_util=0.0208
n_activity=1621 dram_eff=0.3677
bk0: 52a 28501i bk1: 48a 28448i bk2: 30a 28478i bk3: 34a 28418i bk4: 36a 28505i bk5: 54a 28394i bk6: 12a 28525i bk7: 8a 28581i bk8: 0a 28649i bk9: 0a 28649i bk10: 0a 28650i bk11: 0a 28653i bk12: 0a 28653i bk13: 0a 28653i bk14: 0a 28654i bk15: 0a 28654i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0528759
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28652 n_nop=28342 n_act=8 n_pre=0 n_req=163 n_rd=278 n_write=24 bw_util=0.02108
n_activity=1661 dram_eff=0.3636
bk0: 50a 28512i bk1: 48a 28464i bk2: 36a 28503i bk3: 42a 28402i bk4: 40a 28483i bk5: 42a 28445i bk6: 12a 28527i bk7: 8a 28581i bk8: 0a 28648i bk9: 0a 28648i bk10: 0a 28650i bk11: 0a 28651i bk12: 0a 28652i bk13: 0a 28653i bk14: 0a 28655i bk15: 0a 28655i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0277817

========= L2 cache stats =========
L2_cache_bank[0]: Access = 549, Miss = 64, Miss_rate = 0.117, Pending_hits = 10, Reservation_fails = 338
L2_cache_bank[1]: Access = 482, Miss = 66, Miss_rate = 0.137, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 507, Miss = 70, Miss_rate = 0.138, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[3]: Access = 516, Miss = 63, Miss_rate = 0.122, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 548, Miss = 63, Miss_rate = 0.115, Pending_hits = 4, Reservation_fails = 100
L2_cache_bank[5]: Access = 1969, Miss = 69, Miss_rate = 0.035, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 500, Miss = 59, Miss_rate = 0.118, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 606, Miss = 70, Miss_rate = 0.116, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 481, Miss = 65, Miss_rate = 0.135, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 612, Miss = 72, Miss_rate = 0.118, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[10]: Access = 508, Miss = 69, Miss_rate = 0.136, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 595, Miss = 70, Miss_rate = 0.118, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 7873
L2_total_cache_misses = 800
L2_total_cache_miss_rate = 0.1016
L2_total_cache_pending_hits = 28
L2_total_cache_reservation_fails = 438
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 917
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 665
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 6056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 129
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 61
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 329
L2_cache_data_port_util = 0.038
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=14547
icnt_total_pkts_simt_to_mem=14082
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (18 samples)
	minimum = nan (18 samples)
	maximum = -nan (18 samples)
Network latency average = -nan (18 samples)
	minimum = nan (18 samples)
	maximum = -nan (18 samples)
Flit latency average = -nan (18 samples)
	minimum = nan (18 samples)
	maximum = -nan (18 samples)
Fragmentation average = -nan (18 samples)
	minimum = nan (18 samples)
	maximum = -nan (18 samples)
Injected packet rate average = -nan (18 samples)
	minimum = -nan (18 samples)
	maximum = -nan (18 samples)
Accepted packet rate average = -nan (18 samples)
	minimum = -nan (18 samples)
	maximum = -nan (18 samples)
Injected flit rate average = -nan (18 samples)
	minimum = -nan (18 samples)
	maximum = -nan (18 samples)
Accepted flit rate average = -nan (18 samples)
	minimum = -nan (18 samples)
	maximum = -nan (18 samples)
Injected packet size average = -nan (18 samples)
Accepted packet size average = -nan (18 samples)
Hops average = -nan (18 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------

GPGPU-Sim PTX: cudaLaunch for 0x0x403f40 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (16,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,21708)
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,21708)
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,21708)
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,21708)
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,21708)
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,21708)
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,21708)
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,21708)
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,21708)
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,21708)
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,21708)
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,21708)
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,21708)
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,21708)
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,21708)
GPGPU-Sim uArch: core:  5, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,21708)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(10,0,0) tid=(61,0,0)
GPGPU-Sim uArch: cycles simulated: 22208  inst.: 624075 (ipc=232.4) sim_rate=52006 (inst/sec) elapsed = 0:0:00:12 / Thu Apr 12 15:15:47 2018
GPGPU-Sim uArch: cycles simulated: 22708  inst.: 635903 (ipc=128.1) sim_rate=48915 (inst/sec) elapsed = 0:0:00:13 / Thu Apr 12 15:15:48 2018
GPGPU-Sim uArch: cycles simulated: 23708  inst.: 666513 (ipc=79.3) sim_rate=47608 (inst/sec) elapsed = 0:0:00:14 / Thu Apr 12 15:15:49 2018
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(1,0,0) tid=(135,0,0)
GPGPU-Sim uArch: cycles simulated: 24708  inst.: 700587 (ipc=64.2) sim_rate=46705 (inst/sec) elapsed = 0:0:00:15 / Thu Apr 12 15:15:50 2018
GPGPU-Sim uArch: cycles simulated: 25708  inst.: 731588 (ipc=55.9) sim_rate=45724 (inst/sec) elapsed = 0:0:00:16 / Thu Apr 12 15:15:51 2018
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(9,0,0) tid=(145,0,0)
GPGPU-Sim uArch: cycles simulated: 27208  inst.: 772101 (ipc=48.0) sim_rate=45417 (inst/sec) elapsed = 0:0:00:17 / Thu Apr 12 15:15:52 2018
GPGPU-Sim uArch: cycles simulated: 27708  inst.: 782451 (ipc=45.8) sim_rate=43469 (inst/sec) elapsed = 0:0:00:18 / Thu Apr 12 15:15:53 2018
GPGPU-Sim uArch: Shader 11 finished CTA #0 (6309,21708), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (6437,21708), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (6640,21708), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (6697,21708), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (7221,21708), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (7292,21708), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (7379,21708), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 29208  inst.: 806079 (ipc=39.8) sim_rate=42425 (inst/sec) elapsed = 0:0:00:19 / Thu Apr 12 15:15:54 2018
GPGPU-Sim uArch: Shader 7 finished CTA #0 (7631,21708), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (7701,21708), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (7897,21708), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (8491,21708), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (8549,21708), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (8691,21708), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (8873,21708), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (11474,21708), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 33208  inst.: 820739 (ipc=27.2) sim_rate=41036 (inst/sec) elapsed = 0:0:00:20 / Thu Apr 12 15:15:55 2018
GPGPU-Sim uArch: Shader 5 finished CTA #1 (11646,21708), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 5.
Destroy streams for kernel 5: size 0
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 11647
gpu_sim_insn = 312949
gpu_ipc =      26.8695
gpu_tot_sim_cycle = 33355
gpu_tot_sim_insn = 820799
gpu_tot_ipc =      24.6080
gpu_tot_issued_cta = 80
max_total_param_size = 0
gpu_stall_dramfull = 1348
gpu_stall_icnt2sh    = 9910
gpu_total_sim_rate=39085

========= Core RFC stats =========
	Total RFC Accesses     = 162695
	Total RFC Misses       = 91775
	Total RFC Read Misses  = 45070
	Total RFC Write Misses = 46705
	Total RFC Evictions    = 57923

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 48062
	L1I_total_cache_misses = 455
	L1I_total_cache_miss_rate = 0.0095
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 3008, Miss = 1154, Miss_rate = 0.384, Pending_hits = 82, Reservation_fails = 4386
	L1D_cache_core[1]: Access = 3260, Miss = 1329, Miss_rate = 0.408, Pending_hits = 125, Reservation_fails = 3798
	L1D_cache_core[2]: Access = 2962, Miss = 1150, Miss_rate = 0.388, Pending_hits = 98, Reservation_fails = 4257
	L1D_cache_core[3]: Access = 3338, Miss = 1298, Miss_rate = 0.389, Pending_hits = 84, Reservation_fails = 5830
	L1D_cache_core[4]: Access = 3752, Miss = 1436, Miss_rate = 0.383, Pending_hits = 117, Reservation_fails = 5782
	L1D_cache_core[5]: Access = 5250, Miss = 2363, Miss_rate = 0.450, Pending_hits = 279, Reservation_fails = 6932
	L1D_cache_core[6]: Access = 3630, Miss = 1449, Miss_rate = 0.399, Pending_hits = 89, Reservation_fails = 5897
	L1D_cache_core[7]: Access = 3284, Miss = 1248, Miss_rate = 0.380, Pending_hits = 77, Reservation_fails = 5079
	L1D_cache_core[8]: Access = 3077, Miss = 1257, Miss_rate = 0.409, Pending_hits = 122, Reservation_fails = 4042
	L1D_cache_core[9]: Access = 3381, Miss = 1383, Miss_rate = 0.409, Pending_hits = 122, Reservation_fails = 5121
	L1D_cache_core[10]: Access = 3251, Miss = 1246, Miss_rate = 0.383, Pending_hits = 84, Reservation_fails = 5125
	L1D_cache_core[11]: Access = 3181, Miss = 1194, Miss_rate = 0.375, Pending_hits = 89, Reservation_fails = 4216
	L1D_cache_core[12]: Access = 3104, Miss = 1267, Miss_rate = 0.408, Pending_hits = 110, Reservation_fails = 4975
	L1D_cache_core[13]: Access = 3009, Miss = 1236, Miss_rate = 0.411, Pending_hits = 111, Reservation_fails = 4661
	L1D_cache_core[14]: Access = 3075, Miss = 1165, Miss_rate = 0.379, Pending_hits = 90, Reservation_fails = 4929
	L1D_total_cache_accesses = 50562
	L1D_total_cache_misses = 20175
	L1D_total_cache_miss_rate = 0.3990
	L1D_total_cache_pending_hits = 1679
	L1D_total_cache_reservation_fails = 75030
	L1D_cache_data_port_util = 0.095
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 4480
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.1071
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 28101
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1634
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3971
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 11848
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 4000
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 607
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 45
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16204
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 63182
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 47607
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 455
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
886, 568, 528, 488, 798, 678, 742, 846, 
gpgpu_n_tot_thrd_icount = 2868864
gpgpu_n_tot_w_icount = 89652
gpgpu_n_stall_shd_mem = 105076
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3971
gpgpu_n_mem_write_global = 16856
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 80860
gpgpu_n_store_insn = 24452
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 143360
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 101656
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:137920	W0_Idle:107577	W0_Scoreboard:271097	W1:26070	W2:10942	W3:8402	W4:5342	W5:3726	W6:2680	W7:2164	W8:1932	W9:2048	W10:1894	W11:1556	W12:1886	W13:1334	W14:932	W15:468	W16:124	W17:186	W18:46	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:17920
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 31768 {8:3971,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 679136 {40:16793,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 600 {8:75,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 540056 {136:3971,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 134848 {8:16856,}
traffic_breakdown_memtocore[INST_ACC_R] = 10200 {136:75,}
maxmrqlatency = 90 
maxdqlatency = 0 
maxmflatency = 620 
averagemflatency = 246 
max_icnt2mem_latency = 444 
max_icnt2sh_latency = 33293 
mrq_lat_table:992 	99 	94 	75 	54 	37 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	11670 	9138 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	4406 	1597 	2013 	5644 	6588 	669 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1675 	1575 	685 	50 	1 	0 	0 	2 	9 	43 	1542 	15225 	35 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	44 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       957         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1482         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1419         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.750000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 17.000000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 16.500000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1355/8 = 169.375000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        35        32        32        32        31        32         6         6         0         0         0         0         0         0         0         0 
dram[1]:        34        32        31        31        32        31         6         6         0         0         0         0         0         0         0         0 
dram[2]:        33        32        32        32        31        32         6         5         0         0         0         0         0         0         0         0 
dram[3]:        32        32        32        32        31        32         6         4         0         0         0         0         0         0         0         0 
dram[4]:        32        32        32        31        31        32         6         4         0         0         0         0         0         0         0         0 
dram[5]:        32        32        32        32        32        31         6         4         0         0         0         0         0         0         0         0 
total reads: 1214
min_bank_accesses = 0!
chip skew: 206/200 = 1.03
number of total write accesses:
dram[0]:         0         0         0         0         5         6         7         6         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         4         7         8         6         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         4         7         7         5         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         5         6         6         4         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         5         8         7         4         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         6         6         7         5         0         0         0         0         0         0         0         0 
total reads: 141
min_bank_accesses = 0!
chip skew: 25/21 = 1.19
average mf latency per bank:
dram[0]:        771       807       513       478      5600      5774      6725      7541    none      none      none      none      none      none      none      none  
dram[1]:        727       800       649       557      5537      5791      6759      7277    none      none      none      none      none      none      none      none  
dram[2]:        796       723       489       517      5725      9242      6541     73940    none      none      none      none      none      none      none      none  
dram[3]:        733       591       691       614      5892      8500      6610      7006    none      none      none      none      none      none      none      none  
dram[4]:        816       631       495       633      6043      8074      6616      7243    none      none      none      none      none      none      none      none  
dram[5]:        803       713       600       630      5806      8826      6367      6192    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        401       513       470       382       498       539       494       450         0         0         0         0         0         0         0         0
dram[1]:        415       409       468       438       532       534       423       472         0         0         0         0         0         0         0         0
dram[2]:        367       404       438       451       489       508       439       574         0         0         0         0         0         0         0         0
dram[3]:        530       530       555       574       540       591       490       478         0         0         0         0         0         0         0         0
dram[4]:        391       404       454       520       453       530       456       449         0         0         0         0         0         0         0         0
dram[5]:        408       514       466       620       479       538       468       453         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44025 n_nop=43575 n_act=11 n_pre=3 n_req=230 n_rd=412 n_write=24 bw_util=0.01981
n_activity=2535 dram_eff=0.344
bk0: 70a 43777i bk1: 64a 43795i bk2: 64a 43819i bk3: 64a 43715i bk4: 62a 43780i bk5: 64a 43743i bk6: 12a 43887i bk7: 12a 43921i bk8: 0a 44022i bk9: 0a 44022i bk10: 0a 44025i bk11: 0a 44025i bk12: 0a 44026i bk13: 0a 44027i bk14: 0a 44028i bk15: 0a 44028i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0105622
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44025 n_nop=43584 n_act=9 n_pre=1 n_req=228 n_rd=406 n_write=25 bw_util=0.01958
n_activity=2308 dram_eff=0.3735
bk0: 68a 43803i bk1: 64a 43750i bk2: 62a 43818i bk3: 62a 43701i bk4: 64a 43804i bk5: 62a 43743i bk6: 12a 43924i bk7: 12a 43926i bk8: 0a 44021i bk9: 0a 44023i bk10: 0a 44024i bk11: 0a 44024i bk12: 0a 44025i bk13: 0a 44027i bk14: 0a 44028i bk15: 0a 44029i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0241454
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44025 n_nop=43586 n_act=9 n_pre=1 n_req=226 n_rd=406 n_write=23 bw_util=0.01949
n_activity=2204 dram_eff=0.3893
bk0: 66a 43816i bk1: 64a 43757i bk2: 64a 43798i bk3: 64a 43707i bk4: 62a 43805i bk5: 64a 43685i bk6: 12a 43919i bk7: 10a 43942i bk8: 0a 44023i bk9: 0a 44023i bk10: 0a 44024i bk11: 0a 44025i bk12: 0a 44025i bk13: 0a 44027i bk14: 0a 44027i bk15: 0a 44027i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0205111
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44025 n_nop=43594 n_act=8 n_pre=0 n_req=222 n_rd=402 n_write=21 bw_util=0.01922
n_activity=2070 dram_eff=0.4087
bk0: 64a 43814i bk1: 64a 43756i bk2: 64a 43779i bk3: 64a 43689i bk4: 62a 43794i bk5: 64a 43722i bk6: 12a 43926i bk7: 8a 43939i bk8: 0a 44023i bk9: 0a 44023i bk10: 0a 44023i bk11: 0a 44024i bk12: 0a 44026i bk13: 0a 44026i bk14: 0a 44027i bk15: 0a 44028i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0209199
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44025 n_nop=43593 n_act=8 n_pre=0 n_req=224 n_rd=400 n_write=24 bw_util=0.01926
n_activity=2166 dram_eff=0.3915
bk0: 64a 43847i bk1: 64a 43777i bk2: 64a 43731i bk3: 62a 43655i bk4: 62a 43805i bk5: 64a 43743i bk6: 12a 43898i bk7: 8a 43954i bk8: 0a 44022i bk9: 0a 44022i bk10: 0a 44023i bk11: 0a 44026i bk12: 0a 44026i bk13: 0a 44026i bk14: 0a 44027i bk15: 0a 44027i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0379784
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44025 n_nop=43591 n_act=8 n_pre=0 n_req=225 n_rd=402 n_write=24 bw_util=0.01935
n_activity=2250 dram_eff=0.3787
bk0: 64a 43852i bk1: 64a 43802i bk2: 64a 43799i bk3: 64a 43690i bk4: 64a 43798i bk5: 62a 43743i bk6: 12a 43900i bk7: 8a 43954i bk8: 0a 44021i bk9: 0a 44021i bk10: 0a 44023i bk11: 0a 44024i bk12: 0a 44025i bk13: 0a 44026i bk14: 0a 44028i bk15: 0a 44028i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0190801

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1423, Miss = 104, Miss_rate = 0.073, Pending_hits = 10, Reservation_fails = 338
L2_cache_bank[1]: Access = 1460, Miss = 102, Miss_rate = 0.070, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 1424, Miss = 103, Miss_rate = 0.072, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[3]: Access = 1429, Miss = 100, Miss_rate = 0.070, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 1391, Miss = 102, Miss_rate = 0.073, Pending_hits = 4, Reservation_fails = 100
L2_cache_bank[5]: Access = 4352, Miss = 101, Miss_rate = 0.023, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 1343, Miss = 101, Miss_rate = 0.075, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 1727, Miss = 100, Miss_rate = 0.058, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 1439, Miss = 101, Miss_rate = 0.070, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 1755, Miss = 99, Miss_rate = 0.056, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[10]: Access = 1426, Miss = 102, Miss_rate = 0.072, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 1748, Miss = 99, Miss_rate = 0.057, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 20917
L2_total_cache_misses = 1214
L2_total_cache_miss_rate = 0.0580
L2_total_cache_pending_hits = 28
L2_total_cache_reservation_fails = 438
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2888
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1079
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16715
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 129
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 61
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 329
L2_cache_data_port_util = 0.072
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=37131
icnt_total_pkts_simt_to_mem=37926
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 34.4035
	minimum = 6
	maximum = 261
Network latency average = 21.1514
	minimum = 6
	maximum = 173
Slowest packet = 17009
Flit latency average = 21.1315
	minimum = 6
	maximum = 172
Slowest flit = 57915
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0829589
	minimum = 0.059071 (at node 4)
	maximum = 0.204602 (at node 20)
Accepted packet rate average = 0.0829589
	minimum = 0.059071 (at node 4)
	maximum = 0.204602 (at node 20)
Injected flit rate average = 0.147639
	minimum = 0.110243 (at node 2)
	maximum = 0.286512 (at node 5)
Accepted flit rate average= 0.147639
	minimum = 0.0885206 (at node 11)
	maximum = 0.394608 (at node 20)
Injected packet length average = 1.77967
Accepted packet length average = 1.77967
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (19 samples)
	minimum = nan (19 samples)
	maximum = -nan (19 samples)
Network latency average = -nan (19 samples)
	minimum = nan (19 samples)
	maximum = -nan (19 samples)
Flit latency average = -nan (19 samples)
	minimum = nan (19 samples)
	maximum = -nan (19 samples)
Fragmentation average = -nan (19 samples)
	minimum = nan (19 samples)
	maximum = -nan (19 samples)
Injected packet rate average = -nan (19 samples)
	minimum = -nan (19 samples)
	maximum = -nan (19 samples)
Accepted packet rate average = -nan (19 samples)
	minimum = -nan (19 samples)
	maximum = -nan (19 samples)
Injected flit rate average = -nan (19 samples)
	minimum = -nan (19 samples)
	maximum = -nan (19 samples)
Accepted flit rate average = -nan (19 samples)
	minimum = -nan (19 samples)
	maximum = -nan (19 samples)
Injected packet size average = -nan (19 samples)
Accepted packet size average = -nan (19 samples)
Hops average = -nan (19 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 21 sec (21 sec)
gpgpu_simulation_rate = 39085 (inst/sec)
gpgpu_simulation_rate = 1588 (cycle/sec)
GPGPU-Sim: detected inactive GPU simulation thread
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 33355
gpu_tot_sim_insn = 820799
gpu_tot_ipc =      24.6080
gpu_tot_issued_cta = 80
max_total_param_size = 0
gpu_stall_dramfull = 1348
gpu_stall_icnt2sh    = 9910
gpu_total_sim_rate=39085

========= Core RFC stats =========
	Total RFC Accesses     = 162695
	Total RFC Misses       = 91775
	Total RFC Read Misses  = 45070
	Total RFC Write Misses = 46705
	Total RFC Evictions    = 57923

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 48062
	L1I_total_cache_misses = 455
	L1I_total_cache_miss_rate = 0.0095
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 3008, Miss = 1154, Miss_rate = 0.384, Pending_hits = 82, Reservation_fails = 4386
	L1D_cache_core[1]: Access = 3260, Miss = 1329, Miss_rate = 0.408, Pending_hits = 125, Reservation_fails = 3798
	L1D_cache_core[2]: Access = 2962, Miss = 1150, Miss_rate = 0.388, Pending_hits = 98, Reservation_fails = 4257
	L1D_cache_core[3]: Access = 3338, Miss = 1298, Miss_rate = 0.389, Pending_hits = 84, Reservation_fails = 5830
	L1D_cache_core[4]: Access = 3752, Miss = 1436, Miss_rate = 0.383, Pending_hits = 117, Reservation_fails = 5782
	L1D_cache_core[5]: Access = 5250, Miss = 2363, Miss_rate = 0.450, Pending_hits = 279, Reservation_fails = 6932
	L1D_cache_core[6]: Access = 3630, Miss = 1449, Miss_rate = 0.399, Pending_hits = 89, Reservation_fails = 5897
	L1D_cache_core[7]: Access = 3284, Miss = 1248, Miss_rate = 0.380, Pending_hits = 77, Reservation_fails = 5079
	L1D_cache_core[8]: Access = 3077, Miss = 1257, Miss_rate = 0.409, Pending_hits = 122, Reservation_fails = 4042
	L1D_cache_core[9]: Access = 3381, Miss = 1383, Miss_rate = 0.409, Pending_hits = 122, Reservation_fails = 5121
	L1D_cache_core[10]: Access = 3251, Miss = 1246, Miss_rate = 0.383, Pending_hits = 84, Reservation_fails = 5125
	L1D_cache_core[11]: Access = 3181, Miss = 1194, Miss_rate = 0.375, Pending_hits = 89, Reservation_fails = 4216
	L1D_cache_core[12]: Access = 3104, Miss = 1267, Miss_rate = 0.408, Pending_hits = 110, Reservation_fails = 4975
	L1D_cache_core[13]: Access = 3009, Miss = 1236, Miss_rate = 0.411, Pending_hits = 111, Reservation_fails = 4661
	L1D_cache_core[14]: Access = 3075, Miss = 1165, Miss_rate = 0.379, Pending_hits = 90, Reservation_fails = 4929
	L1D_total_cache_accesses = 50562
	L1D_total_cache_misses = 20175
	L1D_total_cache_miss_rate = 0.3990
	L1D_total_cache_pending_hits = 1679
	L1D_total_cache_reservation_fails = 75030
	L1D_cache_data_port_util = 0.095
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 4480
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.1071
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 28101
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1634
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3971
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 11848
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 4000
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 607
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 45
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16204
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 63182
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 47607
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 455
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
886, 568, 528, 488, 798, 678, 742, 846, 
gpgpu_n_tot_thrd_icount = 2868864
gpgpu_n_tot_w_icount = 89652
gpgpu_n_stall_shd_mem = 105076
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3971
gpgpu_n_mem_write_global = 16856
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 80860
gpgpu_n_store_insn = 24452
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 143360
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 101656
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:137920	W0_Idle:107577	W0_Scoreboard:271097	W1:26070	W2:10942	W3:8402	W4:5342	W5:3726	W6:2680	W7:2164	W8:1932	W9:2048	W10:1894	W11:1556	W12:1886	W13:1334	W14:932	W15:468	W16:124	W17:186	W18:46	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:17920
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 31768 {8:3971,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 679136 {40:16793,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 600 {8:75,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 540056 {136:3971,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 134848 {8:16856,}
traffic_breakdown_memtocore[INST_ACC_R] = 10200 {136:75,}
maxmrqlatency = 90 
maxdqlatency = 0 
maxmflatency = 620 
averagemflatency = 246 
max_icnt2mem_latency = 444 
max_icnt2sh_latency = 33293 
mrq_lat_table:992 	99 	94 	75 	54 	37 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	11670 	9138 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	4406 	1597 	2013 	5644 	6588 	669 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1675 	1575 	685 	50 	1 	0 	0 	2 	9 	43 	1542 	15225 	35 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	45 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       957         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1482         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1419         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.750000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 17.000000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 16.500000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1355/8 = 169.375000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        35        32        32        32        31        32         6         6         0         0         0         0         0         0         0         0 
dram[1]:        34        32        31        31        32        31         6         6         0         0         0         0         0         0         0         0 
dram[2]:        33        32        32        32        31        32         6         5         0         0         0         0         0         0         0         0 
dram[3]:        32        32        32        32        31        32         6         4         0         0         0         0         0         0         0         0 
dram[4]:        32        32        32        31        31        32         6         4         0         0         0         0         0         0         0         0 
dram[5]:        32        32        32        32        32        31         6         4         0         0         0         0         0         0         0         0 
total reads: 1214
min_bank_accesses = 0!
chip skew: 206/200 = 1.03
number of total write accesses:
dram[0]:         0         0         0         0         5         6         7         6         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         4         7         8         6         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         4         7         7         5         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         5         6         6         4         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         5         8         7         4         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         6         6         7         5         0         0         0         0         0         0         0         0 
total reads: 141
min_bank_accesses = 0!
chip skew: 25/21 = 1.19
average mf latency per bank:
dram[0]:        771       807       513       478      5600      5774      6725      7541    none      none      none      none      none      none      none      none  
dram[1]:        727       800       649       557      5537      5791      6759      7277    none      none      none      none      none      none      none      none  
dram[2]:        796       723       489       517      5725      9242      6541     73940    none      none      none      none      none      none      none      none  
dram[3]:        733       591       691       614      5892      8500      6610      7006    none      none      none      none      none      none      none      none  
dram[4]:        816       631       495       633      6043      8074      6616      7243    none      none      none      none      none      none      none      none  
dram[5]:        803       713       600       630      5806      8826      6367      6192    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        401       513       470       382       498       539       494       450         0         0         0         0         0         0         0         0
dram[1]:        415       409       468       438       532       534       423       472         0         0         0         0         0         0         0         0
dram[2]:        367       404       438       451       489       508       439       574         0         0         0         0         0         0         0         0
dram[3]:        530       530       555       574       540       591       490       478         0         0         0         0         0         0         0         0
dram[4]:        391       404       454       520       453       530       456       449         0         0         0         0         0         0         0         0
dram[5]:        408       514       466       620       479       538       468       453         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44025 n_nop=43575 n_act=11 n_pre=3 n_req=230 n_rd=412 n_write=24 bw_util=0.01981
n_activity=2535 dram_eff=0.344
bk0: 70a 43777i bk1: 64a 43795i bk2: 64a 43819i bk3: 64a 43715i bk4: 62a 43780i bk5: 64a 43743i bk6: 12a 43887i bk7: 12a 43921i bk8: 0a 44022i bk9: 0a 44022i bk10: 0a 44025i bk11: 0a 44025i bk12: 0a 44026i bk13: 0a 44027i bk14: 0a 44028i bk15: 0a 44028i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0105622
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44025 n_nop=43584 n_act=9 n_pre=1 n_req=228 n_rd=406 n_write=25 bw_util=0.01958
n_activity=2308 dram_eff=0.3735
bk0: 68a 43803i bk1: 64a 43750i bk2: 62a 43818i bk3: 62a 43701i bk4: 64a 43804i bk5: 62a 43743i bk6: 12a 43924i bk7: 12a 43926i bk8: 0a 44021i bk9: 0a 44023i bk10: 0a 44024i bk11: 0a 44024i bk12: 0a 44025i bk13: 0a 44027i bk14: 0a 44028i bk15: 0a 44029i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0241454
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44025 n_nop=43586 n_act=9 n_pre=1 n_req=226 n_rd=406 n_write=23 bw_util=0.01949
n_activity=2204 dram_eff=0.3893
bk0: 66a 43816i bk1: 64a 43757i bk2: 64a 43798i bk3: 64a 43707i bk4: 62a 43805i bk5: 64a 43685i bk6: 12a 43919i bk7: 10a 43942i bk8: 0a 44023i bk9: 0a 44023i bk10: 0a 44024i bk11: 0a 44025i bk12: 0a 44025i bk13: 0a 44027i bk14: 0a 44027i bk15: 0a 44027i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0205111
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44025 n_nop=43594 n_act=8 n_pre=0 n_req=222 n_rd=402 n_write=21 bw_util=0.01922
n_activity=2070 dram_eff=0.4087
bk0: 64a 43814i bk1: 64a 43756i bk2: 64a 43779i bk3: 64a 43689i bk4: 62a 43794i bk5: 64a 43722i bk6: 12a 43926i bk7: 8a 43939i bk8: 0a 44023i bk9: 0a 44023i bk10: 0a 44023i bk11: 0a 44024i bk12: 0a 44026i bk13: 0a 44026i bk14: 0a 44027i bk15: 0a 44028i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0209199
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44025 n_nop=43593 n_act=8 n_pre=0 n_req=224 n_rd=400 n_write=24 bw_util=0.01926
n_activity=2166 dram_eff=0.3915
bk0: 64a 43847i bk1: 64a 43777i bk2: 64a 43731i bk3: 62a 43655i bk4: 62a 43805i bk5: 64a 43743i bk6: 12a 43898i bk7: 8a 43954i bk8: 0a 44022i bk9: 0a 44022i bk10: 0a 44023i bk11: 0a 44026i bk12: 0a 44026i bk13: 0a 44026i bk14: 0a 44027i bk15: 0a 44027i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0379784
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44025 n_nop=43591 n_act=8 n_pre=0 n_req=225 n_rd=402 n_write=24 bw_util=0.01935
n_activity=2250 dram_eff=0.3787
bk0: 64a 43852i bk1: 64a 43802i bk2: 64a 43799i bk3: 64a 43690i bk4: 64a 43798i bk5: 62a 43743i bk6: 12a 43900i bk7: 8a 43954i bk8: 0a 44021i bk9: 0a 44021i bk10: 0a 44023i bk11: 0a 44024i bk12: 0a 44025i bk13: 0a 44026i bk14: 0a 44028i bk15: 0a 44028i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0190801

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1423, Miss = 104, Miss_rate = 0.073, Pending_hits = 10, Reservation_fails = 338
L2_cache_bank[1]: Access = 1460, Miss = 102, Miss_rate = 0.070, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 1424, Miss = 103, Miss_rate = 0.072, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[3]: Access = 1429, Miss = 100, Miss_rate = 0.070, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 1391, Miss = 102, Miss_rate = 0.073, Pending_hits = 4, Reservation_fails = 100
L2_cache_bank[5]: Access = 4352, Miss = 101, Miss_rate = 0.023, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 1343, Miss = 101, Miss_rate = 0.075, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 1727, Miss = 100, Miss_rate = 0.058, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 1439, Miss = 101, Miss_rate = 0.070, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 1755, Miss = 99, Miss_rate = 0.056, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[10]: Access = 1426, Miss = 102, Miss_rate = 0.072, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 1748, Miss = 99, Miss_rate = 0.057, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 20917
L2_total_cache_misses = 1214
L2_total_cache_miss_rate = 0.0580
L2_total_cache_pending_hits = 28
L2_total_cache_reservation_fails = 438
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2888
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1079
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16715
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 129
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 61
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 329
L2_cache_data_port_util = 0.072
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=37131
icnt_total_pkts_simt_to_mem=37926
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (20 samples)
	minimum = nan (20 samples)
	maximum = -nan (20 samples)
Network latency average = -nan (20 samples)
	minimum = nan (20 samples)
	maximum = -nan (20 samples)
Flit latency average = -nan (20 samples)
	minimum = nan (20 samples)
	maximum = -nan (20 samples)
Fragmentation average = -nan (20 samples)
	minimum = nan (20 samples)
	maximum = -nan (20 samples)
Injected packet rate average = -nan (20 samples)
	minimum = -nan (20 samples)
	maximum = -nan (20 samples)
Accepted packet rate average = -nan (20 samples)
	minimum = -nan (20 samples)
	maximum = -nan (20 samples)
Injected flit rate average = -nan (20 samples)
	minimum = -nan (20 samples)
	maximum = -nan (20 samples)
Accepted flit rate average = -nan (20 samples)
	minimum = -nan (20 samples)
	maximum = -nan (20 samples)
Injected packet size average = -nan (20 samples)
Accepted packet size average = -nan (20 samples)
Hops average = -nan (20 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------

GPGPU-Sim PTX: cudaLaunch for 0x0x403f40 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (16,1,1) blockDim = (256,1,1) 
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 33355
gpu_tot_sim_insn = 820799
gpu_tot_ipc =      24.6080
gpu_tot_issued_cta = 80
max_total_param_size = 0
gpu_stall_dramfull = 1348
gpu_stall_icnt2sh    = 9910
gpu_total_sim_rate=39085

========= Core RFC stats =========
	Total RFC Accesses     = 162695
	Total RFC Misses       = 91775
	Total RFC Read Misses  = 45070
	Total RFC Write Misses = 46705
	Total RFC Evictions    = 57923

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 48062
	L1I_total_cache_misses = 455
	L1I_total_cache_miss_rate = 0.0095
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 3008, Miss = 1154, Miss_rate = 0.384, Pending_hits = 82, Reservation_fails = 4386
	L1D_cache_core[1]: Access = 3260, Miss = 1329, Miss_rate = 0.408, Pending_hits = 125, Reservation_fails = 3798
	L1D_cache_core[2]: Access = 2962, Miss = 1150, Miss_rate = 0.388, Pending_hits = 98, Reservation_fails = 4257
	L1D_cache_core[3]: Access = 3338, Miss = 1298, Miss_rate = 0.389, Pending_hits = 84, Reservation_fails = 5830
	L1D_cache_core[4]: Access = 3752, Miss = 1436, Miss_rate = 0.383, Pending_hits = 117, Reservation_fails = 5782
	L1D_cache_core[5]: Access = 5250, Miss = 2363, Miss_rate = 0.450, Pending_hits = 279, Reservation_fails = 6932
	L1D_cache_core[6]: Access = 3630, Miss = 1449, Miss_rate = 0.399, Pending_hits = 89, Reservation_fails = 5897
	L1D_cache_core[7]: Access = 3284, Miss = 1248, Miss_rate = 0.380, Pending_hits = 77, Reservation_fails = 5079
	L1D_cache_core[8]: Access = 3077, Miss = 1257, Miss_rate = 0.409, Pending_hits = 122, Reservation_fails = 4042
	L1D_cache_core[9]: Access = 3381, Miss = 1383, Miss_rate = 0.409, Pending_hits = 122, Reservation_fails = 5121
	L1D_cache_core[10]: Access = 3251, Miss = 1246, Miss_rate = 0.383, Pending_hits = 84, Reservation_fails = 5125
	L1D_cache_core[11]: Access = 3181, Miss = 1194, Miss_rate = 0.375, Pending_hits = 89, Reservation_fails = 4216
	L1D_cache_core[12]: Access = 3104, Miss = 1267, Miss_rate = 0.408, Pending_hits = 110, Reservation_fails = 4975
	L1D_cache_core[13]: Access = 3009, Miss = 1236, Miss_rate = 0.411, Pending_hits = 111, Reservation_fails = 4661
	L1D_cache_core[14]: Access = 3075, Miss = 1165, Miss_rate = 0.379, Pending_hits = 90, Reservation_fails = 4929
	L1D_total_cache_accesses = 50562
	L1D_total_cache_misses = 20175
	L1D_total_cache_miss_rate = 0.3990
	L1D_total_cache_pending_hits = 1679
	L1D_total_cache_reservation_fails = 75030
	L1D_cache_data_port_util = 0.095
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 4480
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.1071
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 28101
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1634
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3971
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 11848
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 4000
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 607
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 45
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16204
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 63182
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 47607
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 455
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
886, 568, 528, 488, 798, 678, 742, 846, 
gpgpu_n_tot_thrd_icount = 2868864
gpgpu_n_tot_w_icount = 89652
gpgpu_n_stall_shd_mem = 105076
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3971
gpgpu_n_mem_write_global = 16856
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 80860
gpgpu_n_store_insn = 24452
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 143360
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 101656
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:137920	W0_Idle:107577	W0_Scoreboard:271097	W1:26070	W2:10942	W3:8402	W4:5342	W5:3726	W6:2680	W7:2164	W8:1932	W9:2048	W10:1894	W11:1556	W12:1886	W13:1334	W14:932	W15:468	W16:124	W17:186	W18:46	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:17920
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 31768 {8:3971,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 679136 {40:16793,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 600 {8:75,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 540056 {136:3971,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 134848 {8:16856,}
traffic_breakdown_memtocore[INST_ACC_R] = 10200 {136:75,}
maxmrqlatency = 90 
maxdqlatency = 0 
maxmflatency = 620 
averagemflatency = 246 
max_icnt2mem_latency = 444 
max_icnt2sh_latency = 33293 
mrq_lat_table:992 	99 	94 	75 	54 	37 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	11670 	9138 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	4406 	1597 	2013 	5644 	6588 	669 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1675 	1575 	685 	50 	1 	0 	0 	2 	9 	43 	1542 	15225 	35 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	45 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       957         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1482         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1419         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.750000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 17.000000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 16.500000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1355/8 = 169.375000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        35        32        32        32        31        32         6         6         0         0         0         0         0         0         0         0 
dram[1]:        34        32        31        31        32        31         6         6         0         0         0         0         0         0         0         0 
dram[2]:        33        32        32        32        31        32         6         5         0         0         0         0         0         0         0         0 
dram[3]:        32        32        32        32        31        32         6         4         0         0         0         0         0         0         0         0 
dram[4]:        32        32        32        31        31        32         6         4         0         0         0         0         0         0         0         0 
dram[5]:        32        32        32        32        32        31         6         4         0         0         0         0         0         0         0         0 
total reads: 1214
min_bank_accesses = 0!
chip skew: 206/200 = 1.03
number of total write accesses:
dram[0]:         0         0         0         0         5         6         7         6         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         4         7         8         6         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         4         7         7         5         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         5         6         6         4         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         5         8         7         4         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         6         6         7         5         0         0         0         0         0         0         0         0 
total reads: 141
min_bank_accesses = 0!
chip skew: 25/21 = 1.19
average mf latency per bank:
dram[0]:        771       807       513       478      5600      5774      6725      7541    none      none      none      none      none      none      none      none  
dram[1]:        727       800       649       557      5537      5791      6759      7277    none      none      none      none      none      none      none      none  
dram[2]:        796       723       489       517      5725      9242      6541     73940    none      none      none      none      none      none      none      none  
dram[3]:        733       591       691       614      5892      8500      6610      7006    none      none      none      none      none      none      none      none  
dram[4]:        816       631       495       633      6043      8074      6616      7243    none      none      none      none      none      none      none      none  
dram[5]:        803       713       600       630      5806      8826      6367      6192    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        401       513       470       382       498       539       494       450         0         0         0         0         0         0         0         0
dram[1]:        415       409       468       438       532       534       423       472         0         0         0         0         0         0         0         0
dram[2]:        367       404       438       451       489       508       439       574         0         0         0         0         0         0         0         0
dram[3]:        530       530       555       574       540       591       490       478         0         0         0         0         0         0         0         0
dram[4]:        391       404       454       520       453       530       456       449         0         0         0         0         0         0         0         0
dram[5]:        408       514       466       620       479       538       468       453         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44025 n_nop=43575 n_act=11 n_pre=3 n_req=230 n_rd=412 n_write=24 bw_util=0.01981
n_activity=2535 dram_eff=0.344
bk0: 70a 43777i bk1: 64a 43795i bk2: 64a 43819i bk3: 64a 43715i bk4: 62a 43780i bk5: 64a 43743i bk6: 12a 43887i bk7: 12a 43921i bk8: 0a 44022i bk9: 0a 44022i bk10: 0a 44025i bk11: 0a 44025i bk12: 0a 44026i bk13: 0a 44027i bk14: 0a 44028i bk15: 0a 44028i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0105622
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44025 n_nop=43584 n_act=9 n_pre=1 n_req=228 n_rd=406 n_write=25 bw_util=0.01958
n_activity=2308 dram_eff=0.3735
bk0: 68a 43803i bk1: 64a 43750i bk2: 62a 43818i bk3: 62a 43701i bk4: 64a 43804i bk5: 62a 43743i bk6: 12a 43924i bk7: 12a 43926i bk8: 0a 44021i bk9: 0a 44023i bk10: 0a 44024i bk11: 0a 44024i bk12: 0a 44025i bk13: 0a 44027i bk14: 0a 44028i bk15: 0a 44029i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0241454
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44025 n_nop=43586 n_act=9 n_pre=1 n_req=226 n_rd=406 n_write=23 bw_util=0.01949
n_activity=2204 dram_eff=0.3893
bk0: 66a 43816i bk1: 64a 43757i bk2: 64a 43798i bk3: 64a 43707i bk4: 62a 43805i bk5: 64a 43685i bk6: 12a 43919i bk7: 10a 43942i bk8: 0a 44023i bk9: 0a 44023i bk10: 0a 44024i bk11: 0a 44025i bk12: 0a 44025i bk13: 0a 44027i bk14: 0a 44027i bk15: 0a 44027i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0205111
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44025 n_nop=43594 n_act=8 n_pre=0 n_req=222 n_rd=402 n_write=21 bw_util=0.01922
n_activity=2070 dram_eff=0.4087
bk0: 64a 43814i bk1: 64a 43756i bk2: 64a 43779i bk3: 64a 43689i bk4: 62a 43794i bk5: 64a 43722i bk6: 12a 43926i bk7: 8a 43939i bk8: 0a 44023i bk9: 0a 44023i bk10: 0a 44023i bk11: 0a 44024i bk12: 0a 44026i bk13: 0a 44026i bk14: 0a 44027i bk15: 0a 44028i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0209199
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44025 n_nop=43593 n_act=8 n_pre=0 n_req=224 n_rd=400 n_write=24 bw_util=0.01926
n_activity=2166 dram_eff=0.3915
bk0: 64a 43847i bk1: 64a 43777i bk2: 64a 43731i bk3: 62a 43655i bk4: 62a 43805i bk5: 64a 43743i bk6: 12a 43898i bk7: 8a 43954i bk8: 0a 44022i bk9: 0a 44022i bk10: 0a 44023i bk11: 0a 44026i bk12: 0a 44026i bk13: 0a 44026i bk14: 0a 44027i bk15: 0a 44027i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0379784
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44025 n_nop=43591 n_act=8 n_pre=0 n_req=225 n_rd=402 n_write=24 bw_util=0.01935
n_activity=2250 dram_eff=0.3787
bk0: 64a 43852i bk1: 64a 43802i bk2: 64a 43799i bk3: 64a 43690i bk4: 64a 43798i bk5: 62a 43743i bk6: 12a 43900i bk7: 8a 43954i bk8: 0a 44021i bk9: 0a 44021i bk10: 0a 44023i bk11: 0a 44024i bk12: 0a 44025i bk13: 0a 44026i bk14: 0a 44028i bk15: 0a 44028i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0190801

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1423, Miss = 104, Miss_rate = 0.073, Pending_hits = 10, Reservation_fails = 338
L2_cache_bank[1]: Access = 1460, Miss = 102, Miss_rate = 0.070, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 1424, Miss = 103, Miss_rate = 0.072, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[3]: Access = 1429, Miss = 100, Miss_rate = 0.070, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 1391, Miss = 102, Miss_rate = 0.073, Pending_hits = 4, Reservation_fails = 100
L2_cache_bank[5]: Access = 4352, Miss = 101, Miss_rate = 0.023, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 1343, Miss = 101, Miss_rate = 0.075, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 1727, Miss = 100, Miss_rate = 0.058, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 1439, Miss = 101, Miss_rate = 0.070, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 1755, Miss = 99, Miss_rate = 0.056, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[10]: Access = 1426, Miss = 102, Miss_rate = 0.072, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 1748, Miss = 99, Miss_rate = 0.057, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 20917
L2_total_cache_misses = 1214
L2_total_cache_miss_rate = 0.0580
L2_total_cache_pending_hits = 28
L2_total_cache_reservation_fails = 438
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2888
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1079
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16715
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 129
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 61
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 329
L2_cache_data_port_util = 0.072
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=37131
icnt_total_pkts_simt_to_mem=37926
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (21 samples)
	minimum = nan (21 samples)
	maximum = -nan (21 samples)
Network latency average = -nan (21 samples)
	minimum = nan (21 samples)
	maximum = -nan (21 samples)
Flit latency average = -nan (21 samples)
	minimum = nan (21 samples)
	maximum = -nan (21 samples)
Fragmentation average = -nan (21 samples)
	minimum = nan (21 samples)
	maximum = -nan (21 samples)
Injected packet rate average = -nan (21 samples)
	minimum = -nan (21 samples)
	maximum = -nan (21 samples)
Accepted packet rate average = -nan (21 samples)
	minimum = -nan (21 samples)
	maximum = -nan (21 samples)
Injected flit rate average = -nan (21 samples)
	minimum = -nan (21 samples)
	maximum = -nan (21 samples)
Accepted flit rate average = -nan (21 samples)
	minimum = -nan (21 samples)
	maximum = -nan (21 samples)
Injected packet size average = -nan (21 samples)
Accepted packet size average = -nan (21 samples)
Hops average = -nan (21 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,33355)
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,33355)
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,33355)
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,33355)
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,33355)
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,33355)
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,33355)
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,33355)
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,33355)
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,33355)
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,33355)
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,33355)
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,33355)
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,33355)
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,33355)
GPGPU-Sim uArch: core:  6, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,33355)
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(5,0,0) tid=(165,0,0)
GPGPU-Sim uArch: cycles simulated: 33855  inst.: 941419 (ipc=241.2) sim_rate=42791 (inst/sec) elapsed = 0:0:00:22 / Thu Apr 12 15:15:57 2018
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(3,0,0) tid=(82,0,0)
GPGPU-Sim uArch: cycles simulated: 34855  inst.: 983335 (ipc=108.4) sim_rate=42753 (inst/sec) elapsed = 0:0:00:23 / Thu Apr 12 15:15:58 2018
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(9,0,0) tid=(62,0,0)
GPGPU-Sim uArch: cycles simulated: 35855  inst.: 1074372 (ipc=101.4) sim_rate=44765 (inst/sec) elapsed = 0:0:00:24 / Thu Apr 12 15:15:59 2018
GPGPU-Sim uArch: Shader 11 finished CTA #0 (3116,33355), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (3117,33355), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (3441,33355), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 36855  inst.: 1115176 (ipc=84.1) sim_rate=44607 (inst/sec) elapsed = 0:0:00:25 / Thu Apr 12 15:16:00 2018
GPGPU-Sim uArch: Shader 12 finished CTA #0 (3506,33355), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (3554,33355), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (3556,33355), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (3606,33355), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (3666,33355), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (4168,33355), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (4345,33355), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (4665,33355), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (4674,33355), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (4676,33355), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (4826,33355), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 39355  inst.: 1135743 (ipc=52.5) sim_rate=43682 (inst/sec) elapsed = 0:0:00:26 / Thu Apr 12 15:16:01 2018
GPGPU-Sim uArch: Shader 6 finished CTA #0 (7096,33355), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (7515,33355), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 6.
Destroy streams for kernel 6: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 7516
gpu_sim_insn = 318323
gpu_ipc =      42.3527
gpu_tot_sim_cycle = 40871
gpu_tot_sim_insn = 1139122
gpu_tot_ipc =      27.8712
gpu_tot_issued_cta = 96
max_total_param_size = 0
gpu_stall_dramfull = 4089
gpu_stall_icnt2sh    = 19407
gpu_total_sim_rate=43812

========= Core RFC stats =========
	Total RFC Accesses     = 218414
	Total RFC Misses       = 123341
	Total RFC Read Misses  = 60068
	Total RFC Write Misses = 63273
	Total RFC Evictions    = 78984

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 64960
	L1I_total_cache_misses = 455
	L1I_total_cache_miss_rate = 0.0070
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 4568, Miss = 1388, Miss_rate = 0.304, Pending_hits = 122, Reservation_fails = 4727
	L1D_cache_core[1]: Access = 4882, Miss = 1567, Miss_rate = 0.321, Pending_hits = 162, Reservation_fails = 4261
	L1D_cache_core[2]: Access = 4476, Miss = 1391, Miss_rate = 0.311, Pending_hits = 156, Reservation_fails = 4376
	L1D_cache_core[3]: Access = 4874, Miss = 1577, Miss_rate = 0.324, Pending_hits = 149, Reservation_fails = 6161
	L1D_cache_core[4]: Access = 5437, Miss = 1671, Miss_rate = 0.307, Pending_hits = 171, Reservation_fails = 6223
	L1D_cache_core[5]: Access = 6800, Miss = 2589, Miss_rate = 0.381, Pending_hits = 315, Reservation_fails = 7144
	L1D_cache_core[6]: Access = 6846, Miss = 2442, Miss_rate = 0.357, Pending_hits = 410, Reservation_fails = 7646
	L1D_cache_core[7]: Access = 4672, Miss = 1446, Miss_rate = 0.310, Pending_hits = 111, Reservation_fails = 5196
	L1D_cache_core[8]: Access = 4572, Miss = 1467, Miss_rate = 0.321, Pending_hits = 156, Reservation_fails = 4376
	L1D_cache_core[9]: Access = 4906, Miss = 1667, Miss_rate = 0.340, Pending_hits = 176, Reservation_fails = 5257
	L1D_cache_core[10]: Access = 4789, Miss = 1521, Miss_rate = 0.318, Pending_hits = 151, Reservation_fails = 5304
	L1D_cache_core[11]: Access = 4646, Miss = 1408, Miss_rate = 0.303, Pending_hits = 134, Reservation_fails = 4399
	L1D_cache_core[12]: Access = 4538, Miss = 1472, Miss_rate = 0.324, Pending_hits = 144, Reservation_fails = 5316
	L1D_cache_core[13]: Access = 4565, Miss = 1510, Miss_rate = 0.331, Pending_hits = 161, Reservation_fails = 5034
	L1D_cache_core[14]: Access = 4573, Miss = 1437, Miss_rate = 0.314, Pending_hits = 148, Reservation_fails = 5089
	L1D_total_cache_accesses = 75144
	L1D_total_cache_misses = 24553
	L1D_total_cache_miss_rate = 0.3267
	L1D_total_cache_pending_hits = 2666
	L1D_total_cache_reservation_fails = 80509
	L1D_cache_data_port_util = 0.131
	L1D_cache_fill_port_util = 0.017
L1C_cache:
	L1C_total_cache_accesses = 5376
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0893
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 47223
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2616
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6091
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 16325
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 4896
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 702
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 50
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 18462
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 64184
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 64505
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 455
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
1168, 810, 746, 746, 1008, 968, 968, 1072, 
gpgpu_n_tot_thrd_icount = 3829888
gpgpu_n_tot_w_icount = 119684
gpgpu_n_stall_shd_mem = 127261
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6091
gpgpu_n_mem_write_global = 19214
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 134815
gpgpu_n_store_insn = 30765
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 172032
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 123841
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:146397	W0_Idle:115139	W0_Scoreboard:349918	W1:31654	W2:13734	W3:9778	W4:6510	W5:4630	W6:3480	W7:2820	W8:2636	W9:2944	W10:2690	W11:2728	W12:3348	W13:2500	W14:2498	W15:1672	W16:1400	W17:1532	W18:790	W19:404	W20:200	W21:124	W22:108	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:21504
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 48728 {8:6091,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 773456 {40:19151,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 600 {8:75,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 828376 {136:6091,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 153712 {8:19214,}
traffic_breakdown_memtocore[INST_ACC_R] = 10200 {136:75,}
maxmrqlatency = 90 
maxdqlatency = 0 
maxmflatency = 620 
averagemflatency = 242 
max_icnt2mem_latency = 444 
max_icnt2sh_latency = 40715 
mrq_lat_table:1001 	99 	94 	75 	54 	37 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	14874 	10397 	49 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	6170 	2311 	2750 	6421 	7032 	711 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2082 	2510 	1331 	173 	10 	0 	0 	2 	9 	43 	1542 	15225 	2393 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	57 	26 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       957         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1482         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1419         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.750000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 17.000000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 16.500000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1364/8 = 170.500000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        35        32        32        32        32        32         6         6         0         0         0         0         0         0         0         0 
dram[1]:        34        32        32        32        32        32         6         6         0         0         0         0         0         0         0         0 
dram[2]:        33        32        32        32        32        32         6         5         0         0         0         0         0         0         0         0 
dram[3]:        32        32        32        32        32        32         6         4         0         0         0         0         0         0         0         0 
dram[4]:        32        32        32        32        32        32         6         4         0         0         0         0         0         0         0         0 
dram[5]:        32        32        32        32        32        32         6         4         0         0         0         0         0         0         0         0 
total reads: 1223
min_bank_accesses = 0!
chip skew: 207/202 = 1.02
number of total write accesses:
dram[0]:         0         0         0         0         5         6         7         6         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         4         7         8         6         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         4         7         7         5         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         5         6         6         4         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         5         8         7         4         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         6         6         7         5         0         0         0         0         0         0         0         0 
total reads: 141
min_bank_accesses = 0!
chip skew: 25/21 = 1.19
average mf latency per bank:
dram[0]:       1205      1287       831       728      6195      6694      7940      8231    none      none      none      none      none      none      none      none  
dram[1]:       1194      1237      1012       938      6303      6614      7049      8047    none      none      none      none      none      none      none      none  
dram[2]:       1212      1091       818       805      6552     10499      7374     87206    none      none      none      none      none      none      none      none  
dram[3]:       1277       989      1134       948      6729      9579      7560      7589    none      none      none      none      none      none      none      none  
dram[4]:       1350       950       952       900      6889      9218      7572      8009    none      none      none      none      none      none      none      none  
dram[5]:       1290      1138       937      1042      6619      9994      7326      6939    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        407       513       470       382       498       539       494       450         0         0         0         0         0         0         0         0
dram[1]:        415       409       468       451       532       534       423       472         0         0         0         0         0         0         0         0
dram[2]:        406       404       438       451       489       508       439       574         0         0         0         0         0         0         0         0
dram[3]:        546       530       555       574       540       591       490       478         0         0         0         0         0         0         0         0
dram[4]:        511       404       520       520       524       530       456       449         0         0         0         0         0         0         0         0
dram[5]:        408       514       466       620       479       580       468       453         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53945 n_nop=53493 n_act=11 n_pre=3 n_req=231 n_rd=414 n_write=24 bw_util=0.01624
n_activity=2550 dram_eff=0.3435
bk0: 70a 53697i bk1: 64a 53715i bk2: 64a 53739i bk3: 64a 53635i bk4: 64a 53696i bk5: 64a 53663i bk6: 12a 53807i bk7: 12a 53841i bk8: 0a 53942i bk9: 0a 53942i bk10: 0a 53945i bk11: 0a 53945i bk12: 0a 53946i bk13: 0a 53947i bk14: 0a 53948i bk15: 0a 53948i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00861989
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53945 n_nop=53498 n_act=9 n_pre=1 n_req=231 n_rd=412 n_write=25 bw_util=0.0162
n_activity=2353 dram_eff=0.3714
bk0: 68a 53723i bk1: 64a 53670i bk2: 64a 53734i bk3: 64a 53617i bk4: 64a 53724i bk5: 64a 53659i bk6: 12a 53844i bk7: 12a 53846i bk8: 0a 53941i bk9: 0a 53943i bk10: 0a 53944i bk11: 0a 53944i bk12: 0a 53945i bk13: 0a 53947i bk14: 0a 53948i bk15: 0a 53949i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0197053
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53945 n_nop=53504 n_act=9 n_pre=1 n_req=227 n_rd=408 n_write=23 bw_util=0.01598
n_activity=2219 dram_eff=0.3885
bk0: 66a 53736i bk1: 64a 53677i bk2: 64a 53718i bk3: 64a 53627i bk4: 64a 53721i bk5: 64a 53605i bk6: 12a 53839i bk7: 10a 53862i bk8: 0a 53943i bk9: 0a 53943i bk10: 0a 53944i bk11: 0a 53945i bk12: 0a 53945i bk13: 0a 53947i bk14: 0a 53947i bk15: 0a 53947i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0167393
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53945 n_nop=53512 n_act=8 n_pre=0 n_req=223 n_rd=404 n_write=21 bw_util=0.01576
n_activity=2085 dram_eff=0.4077
bk0: 64a 53734i bk1: 64a 53676i bk2: 64a 53699i bk3: 64a 53609i bk4: 64a 53710i bk5: 64a 53642i bk6: 12a 53846i bk7: 8a 53859i bk8: 0a 53943i bk9: 0a 53943i bk10: 0a 53943i bk11: 0a 53944i bk12: 0a 53946i bk13: 0a 53946i bk14: 0a 53947i bk15: 0a 53948i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0170729
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53945 n_nop=53509 n_act=8 n_pre=0 n_req=226 n_rd=404 n_write=24 bw_util=0.01587
n_activity=2196 dram_eff=0.3898
bk0: 64a 53767i bk1: 64a 53697i bk2: 64a 53651i bk3: 64a 53571i bk4: 64a 53721i bk5: 64a 53663i bk6: 12a 53818i bk7: 8a 53874i bk8: 0a 53942i bk9: 0a 53942i bk10: 0a 53943i bk11: 0a 53946i bk12: 0a 53946i bk13: 0a 53946i bk14: 0a 53947i bk15: 0a 53947i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0309945
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53945 n_nop=53509 n_act=8 n_pre=0 n_req=226 n_rd=404 n_write=24 bw_util=0.01587
n_activity=2265 dram_eff=0.3779
bk0: 64a 53772i bk1: 64a 53722i bk2: 64a 53719i bk3: 64a 53610i bk4: 64a 53718i bk5: 64a 53659i bk6: 12a 53820i bk7: 8a 53874i bk8: 0a 53941i bk9: 0a 53941i bk10: 0a 53943i bk11: 0a 53944i bk12: 0a 53945i bk13: 0a 53946i bk14: 0a 53948i bk15: 0a 53948i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0155714

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1749, Miss = 105, Miss_rate = 0.060, Pending_hits = 10, Reservation_fails = 338
L2_cache_bank[1]: Access = 1798, Miss = 102, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 1691, Miss = 104, Miss_rate = 0.062, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[3]: Access = 1752, Miss = 102, Miss_rate = 0.058, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 1717, Miss = 103, Miss_rate = 0.060, Pending_hits = 4, Reservation_fails = 100
L2_cache_bank[5]: Access = 5224, Miss = 101, Miss_rate = 0.019, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 1653, Miss = 102, Miss_rate = 0.062, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 2053, Miss = 100, Miss_rate = 0.049, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 1786, Miss = 102, Miss_rate = 0.057, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 2098, Miss = 100, Miss_rate = 0.048, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[10]: Access = 1760, Miss = 102, Miss_rate = 0.058, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 2114, Miss = 100, Miss_rate = 0.047, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 25395
L2_total_cache_misses = 1223
L2_total_cache_miss_rate = 0.0482
L2_total_cache_pending_hits = 28
L2_total_cache_reservation_fails = 438
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4999
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1088
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 19073
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 129
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 61
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 329
L2_cache_data_port_util = 0.081
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=50089
icnt_total_pkts_simt_to_mem=44762
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 29.7382
	minimum = 6
	maximum = 229
Network latency average = 21.5329
	minimum = 6
	maximum = 182
Slowest packet = 43739
Flit latency average = 19.9116
	minimum = 6
	maximum = 182
Slowest flit = 79142
Fragmentation average = 0.00580616
	minimum = 0
	maximum = 47
Injected packet rate average = 0.044133
	minimum = 0.0271421 (at node 7)
	maximum = 0.133848 (at node 6)
Accepted packet rate average = 0.044133
	minimum = 0.0271421 (at node 7)
	maximum = 0.133848 (at node 6)
Injected flit rate average = 0.0975401
	minimum = 0.0435072 (at node 7)
	maximum = 0.196381 (at node 20)
Accepted flit rate average= 0.0975401
	minimum = 0.045636 (at node 17)
	maximum = 0.497871 (at node 6)
Injected packet length average = 2.21014
Accepted packet length average = 2.21014
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (22 samples)
	minimum = nan (22 samples)
	maximum = -nan (22 samples)
Network latency average = -nan (22 samples)
	minimum = nan (22 samples)
	maximum = -nan (22 samples)
Flit latency average = -nan (22 samples)
	minimum = nan (22 samples)
	maximum = -nan (22 samples)
Fragmentation average = -nan (22 samples)
	minimum = nan (22 samples)
	maximum = -nan (22 samples)
Injected packet rate average = -nan (22 samples)
	minimum = -nan (22 samples)
	maximum = -nan (22 samples)
Accepted packet rate average = -nan (22 samples)
	minimum = -nan (22 samples)
	maximum = -nan (22 samples)
Injected flit rate average = -nan (22 samples)
	minimum = -nan (22 samples)
	maximum = -nan (22 samples)
Accepted flit rate average = -nan (22 samples)
	minimum = -nan (22 samples)
	maximum = -nan (22 samples)
Injected packet size average = -nan (22 samples)
Accepted packet size average = -nan (22 samples)
Hops average = -nan (22 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 26 sec (26 sec)
gpgpu_simulation_rate = 43812 (inst/sec)
gpgpu_simulation_rate = 1571 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 40871
gpu_tot_sim_insn = 1139122
gpu_tot_ipc =      27.8712
gpu_tot_issued_cta = 96
max_total_param_size = 0
gpu_stall_dramfull = 4089
gpu_stall_icnt2sh    = 19407
gpu_total_sim_rate=43812

========= Core RFC stats =========
	Total RFC Accesses     = 218414
	Total RFC Misses       = 123341
	Total RFC Read Misses  = 60068
	Total RFC Write Misses = 63273
	Total RFC Evictions    = 78984

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 64960
	L1I_total_cache_misses = 455
	L1I_total_cache_miss_rate = 0.0070
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 4568, Miss = 1388, Miss_rate = 0.304, Pending_hits = 122, Reservation_fails = 4727
	L1D_cache_core[1]: Access = 4882, Miss = 1567, Miss_rate = 0.321, Pending_hits = 162, Reservation_fails = 4261
	L1D_cache_core[2]: Access = 4476, Miss = 1391, Miss_rate = 0.311, Pending_hits = 156, Reservation_fails = 4376
	L1D_cache_core[3]: Access = 4874, Miss = 1577, Miss_rate = 0.324, Pending_hits = 149, Reservation_fails = 6161
	L1D_cache_core[4]: Access = 5437, Miss = 1671, Miss_rate = 0.307, Pending_hits = 171, Reservation_fails = 6223
	L1D_cache_core[5]: Access = 6800, Miss = 2589, Miss_rate = 0.381, Pending_hits = 315, Reservation_fails = 7144
	L1D_cache_core[6]: Access = 6846, Miss = 2442, Miss_rate = 0.357, Pending_hits = 410, Reservation_fails = 7646
	L1D_cache_core[7]: Access = 4672, Miss = 1446, Miss_rate = 0.310, Pending_hits = 111, Reservation_fails = 5196
	L1D_cache_core[8]: Access = 4572, Miss = 1467, Miss_rate = 0.321, Pending_hits = 156, Reservation_fails = 4376
	L1D_cache_core[9]: Access = 4906, Miss = 1667, Miss_rate = 0.340, Pending_hits = 176, Reservation_fails = 5257
	L1D_cache_core[10]: Access = 4789, Miss = 1521, Miss_rate = 0.318, Pending_hits = 151, Reservation_fails = 5304
	L1D_cache_core[11]: Access = 4646, Miss = 1408, Miss_rate = 0.303, Pending_hits = 134, Reservation_fails = 4399
	L1D_cache_core[12]: Access = 4538, Miss = 1472, Miss_rate = 0.324, Pending_hits = 144, Reservation_fails = 5316
	L1D_cache_core[13]: Access = 4565, Miss = 1510, Miss_rate = 0.331, Pending_hits = 161, Reservation_fails = 5034
	L1D_cache_core[14]: Access = 4573, Miss = 1437, Miss_rate = 0.314, Pending_hits = 148, Reservation_fails = 5089
	L1D_total_cache_accesses = 75144
	L1D_total_cache_misses = 24553
	L1D_total_cache_miss_rate = 0.3267
	L1D_total_cache_pending_hits = 2666
	L1D_total_cache_reservation_fails = 80509
	L1D_cache_data_port_util = 0.131
	L1D_cache_fill_port_util = 0.017
L1C_cache:
	L1C_total_cache_accesses = 5376
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0893
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 47223
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2616
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6091
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 16325
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 4896
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 702
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 50
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 18462
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 64184
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 64505
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 455
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
1168, 810, 746, 746, 1008, 968, 968, 1072, 
gpgpu_n_tot_thrd_icount = 3829888
gpgpu_n_tot_w_icount = 119684
gpgpu_n_stall_shd_mem = 127261
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6091
gpgpu_n_mem_write_global = 19214
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 134815
gpgpu_n_store_insn = 30765
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 172032
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 123841
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:146397	W0_Idle:115139	W0_Scoreboard:349918	W1:31654	W2:13734	W3:9778	W4:6510	W5:4630	W6:3480	W7:2820	W8:2636	W9:2944	W10:2690	W11:2728	W12:3348	W13:2500	W14:2498	W15:1672	W16:1400	W17:1532	W18:790	W19:404	W20:200	W21:124	W22:108	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:21504
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 48728 {8:6091,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 773456 {40:19151,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 600 {8:75,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 828376 {136:6091,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 153712 {8:19214,}
traffic_breakdown_memtocore[INST_ACC_R] = 10200 {136:75,}
maxmrqlatency = 90 
maxdqlatency = 0 
maxmflatency = 620 
averagemflatency = 242 
max_icnt2mem_latency = 444 
max_icnt2sh_latency = 40715 
mrq_lat_table:1001 	99 	94 	75 	54 	37 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	14874 	10397 	49 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	6170 	2311 	2750 	6421 	7032 	711 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2082 	2510 	1331 	173 	10 	0 	0 	2 	9 	43 	1542 	15225 	2393 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	57 	26 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       957         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1482         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1419         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.750000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 17.000000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 16.500000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1364/8 = 170.500000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        35        32        32        32        32        32         6         6         0         0         0         0         0         0         0         0 
dram[1]:        34        32        32        32        32        32         6         6         0         0         0         0         0         0         0         0 
dram[2]:        33        32        32        32        32        32         6         5         0         0         0         0         0         0         0         0 
dram[3]:        32        32        32        32        32        32         6         4         0         0         0         0         0         0         0         0 
dram[4]:        32        32        32        32        32        32         6         4         0         0         0         0         0         0         0         0 
dram[5]:        32        32        32        32        32        32         6         4         0         0         0         0         0         0         0         0 
total reads: 1223
min_bank_accesses = 0!
chip skew: 207/202 = 1.02
number of total write accesses:
dram[0]:         0         0         0         0         5         6         7         6         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         4         7         8         6         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         4         7         7         5         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         5         6         6         4         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         5         8         7         4         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         6         6         7         5         0         0         0         0         0         0         0         0 
total reads: 141
min_bank_accesses = 0!
chip skew: 25/21 = 1.19
average mf latency per bank:
dram[0]:       1205      1287       831       728      6195      6694      7940      8231    none      none      none      none      none      none      none      none  
dram[1]:       1194      1237      1012       938      6303      6614      7049      8047    none      none      none      none      none      none      none      none  
dram[2]:       1212      1091       818       805      6552     10499      7374     87206    none      none      none      none      none      none      none      none  
dram[3]:       1277       989      1134       948      6729      9579      7560      7589    none      none      none      none      none      none      none      none  
dram[4]:       1350       950       952       900      6889      9218      7572      8009    none      none      none      none      none      none      none      none  
dram[5]:       1290      1138       937      1042      6619      9994      7326      6939    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        407       513       470       382       498       539       494       450         0         0         0         0         0         0         0         0
dram[1]:        415       409       468       451       532       534       423       472         0         0         0         0         0         0         0         0
dram[2]:        406       404       438       451       489       508       439       574         0         0         0         0         0         0         0         0
dram[3]:        546       530       555       574       540       591       490       478         0         0         0         0         0         0         0         0
dram[4]:        511       404       520       520       524       530       456       449         0         0         0         0         0         0         0         0
dram[5]:        408       514       466       620       479       580       468       453         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53945 n_nop=53493 n_act=11 n_pre=3 n_req=231 n_rd=414 n_write=24 bw_util=0.01624
n_activity=2550 dram_eff=0.3435
bk0: 70a 53697i bk1: 64a 53715i bk2: 64a 53739i bk3: 64a 53635i bk4: 64a 53696i bk5: 64a 53663i bk6: 12a 53807i bk7: 12a 53841i bk8: 0a 53942i bk9: 0a 53942i bk10: 0a 53945i bk11: 0a 53945i bk12: 0a 53946i bk13: 0a 53947i bk14: 0a 53948i bk15: 0a 53948i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00861989
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53945 n_nop=53498 n_act=9 n_pre=1 n_req=231 n_rd=412 n_write=25 bw_util=0.0162
n_activity=2353 dram_eff=0.3714
bk0: 68a 53723i bk1: 64a 53670i bk2: 64a 53734i bk3: 64a 53617i bk4: 64a 53724i bk5: 64a 53659i bk6: 12a 53844i bk7: 12a 53846i bk8: 0a 53941i bk9: 0a 53943i bk10: 0a 53944i bk11: 0a 53944i bk12: 0a 53945i bk13: 0a 53947i bk14: 0a 53948i bk15: 0a 53949i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0197053
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53945 n_nop=53504 n_act=9 n_pre=1 n_req=227 n_rd=408 n_write=23 bw_util=0.01598
n_activity=2219 dram_eff=0.3885
bk0: 66a 53736i bk1: 64a 53677i bk2: 64a 53718i bk3: 64a 53627i bk4: 64a 53721i bk5: 64a 53605i bk6: 12a 53839i bk7: 10a 53862i bk8: 0a 53943i bk9: 0a 53943i bk10: 0a 53944i bk11: 0a 53945i bk12: 0a 53945i bk13: 0a 53947i bk14: 0a 53947i bk15: 0a 53947i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0167393
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53945 n_nop=53512 n_act=8 n_pre=0 n_req=223 n_rd=404 n_write=21 bw_util=0.01576
n_activity=2085 dram_eff=0.4077
bk0: 64a 53734i bk1: 64a 53676i bk2: 64a 53699i bk3: 64a 53609i bk4: 64a 53710i bk5: 64a 53642i bk6: 12a 53846i bk7: 8a 53859i bk8: 0a 53943i bk9: 0a 53943i bk10: 0a 53943i bk11: 0a 53944i bk12: 0a 53946i bk13: 0a 53946i bk14: 0a 53947i bk15: 0a 53948i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0170729
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53945 n_nop=53509 n_act=8 n_pre=0 n_req=226 n_rd=404 n_write=24 bw_util=0.01587
n_activity=2196 dram_eff=0.3898
bk0: 64a 53767i bk1: 64a 53697i bk2: 64a 53651i bk3: 64a 53571i bk4: 64a 53721i bk5: 64a 53663i bk6: 12a 53818i bk7: 8a 53874i bk8: 0a 53942i bk9: 0a 53942i bk10: 0a 53943i bk11: 0a 53946i bk12: 0a 53946i bk13: 0a 53946i bk14: 0a 53947i bk15: 0a 53947i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0309945
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53945 n_nop=53509 n_act=8 n_pre=0 n_req=226 n_rd=404 n_write=24 bw_util=0.01587
n_activity=2265 dram_eff=0.3779
bk0: 64a 53772i bk1: 64a 53722i bk2: 64a 53719i bk3: 64a 53610i bk4: 64a 53718i bk5: 64a 53659i bk6: 12a 53820i bk7: 8a 53874i bk8: 0a 53941i bk9: 0a 53941i bk10: 0a 53943i bk11: 0a 53944i bk12: 0a 53945i bk13: 0a 53946i bk14: 0a 53948i bk15: 0a 53948i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0155714

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1749, Miss = 105, Miss_rate = 0.060, Pending_hits = 10, Reservation_fails = 338
L2_cache_bank[1]: Access = 1798, Miss = 102, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 1691, Miss = 104, Miss_rate = 0.062, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[3]: Access = 1752, Miss = 102, Miss_rate = 0.058, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 1717, Miss = 103, Miss_rate = 0.060, Pending_hits = 4, Reservation_fails = 100
L2_cache_bank[5]: Access = 5224, Miss = 101, Miss_rate = 0.019, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 1653, Miss = 102, Miss_rate = 0.062, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 2053, Miss = 100, Miss_rate = 0.049, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 1786, Miss = 102, Miss_rate = 0.057, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 2098, Miss = 100, Miss_rate = 0.048, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[10]: Access = 1760, Miss = 102, Miss_rate = 0.058, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 2114, Miss = 100, Miss_rate = 0.047, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 25395
L2_total_cache_misses = 1223
L2_total_cache_miss_rate = 0.0482
L2_total_cache_pending_hits = 28
L2_total_cache_reservation_fails = 438
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4999
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1088
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 19073
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 129
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 61
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 329
L2_cache_data_port_util = 0.081
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=50089
icnt_total_pkts_simt_to_mem=44762
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (23 samples)
	minimum = nan (23 samples)
	maximum = -nan (23 samples)
Network latency average = -nan (23 samples)
	minimum = nan (23 samples)
	maximum = -nan (23 samples)
Flit latency average = -nan (23 samples)
	minimum = nan (23 samples)
	maximum = -nan (23 samples)
Fragmentation average = -nan (23 samples)
	minimum = nan (23 samples)
	maximum = -nan (23 samples)
Injected packet rate average = -nan (23 samples)
	minimum = -nan (23 samples)
	maximum = -nan (23 samples)
Accepted packet rate average = -nan (23 samples)
	minimum = -nan (23 samples)
	maximum = -nan (23 samples)
Injected flit rate average = -nan (23 samples)
	minimum = -nan (23 samples)
	maximum = -nan (23 samples)
Accepted flit rate average = -nan (23 samples)
	minimum = -nan (23 samples)
	maximum = -nan (23 samples)
Injected packet size average = -nan (23 samples)
Accepted packet size average = -nan (23 samples)
Hops average = -nan (23 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------

GPGPU-Sim PTX: cudaLaunch for 0x0x403f40 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (16,1,1) blockDim = (256,1,1) 
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 40871
gpu_tot_sim_insn = 1139122
gpu_tot_ipc =      27.8712
gpu_tot_issued_cta = 96
max_total_param_size = 0
gpu_stall_dramfull = 4089
gpu_stall_icnt2sh    = 19407
gpu_total_sim_rate=43812

========= Core RFC stats =========
	Total RFC Accesses     = 218414
	Total RFC Misses       = 123341
	Total RFC Read Misses  = 60068
	Total RFC Write Misses = 63273
	Total RFC Evictions    = 78984

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 64960
	L1I_total_cache_misses = 455
	L1I_total_cache_miss_rate = 0.0070
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 4568, Miss = 1388, Miss_rate = 0.304, Pending_hits = 122, Reservation_fails = 4727
	L1D_cache_core[1]: Access = 4882, Miss = 1567, Miss_rate = 0.321, Pending_hits = 162, Reservation_fails = 4261
	L1D_cache_core[2]: Access = 4476, Miss = 1391, Miss_rate = 0.311, Pending_hits = 156, Reservation_fails = 4376
	L1D_cache_core[3]: Access = 4874, Miss = 1577, Miss_rate = 0.324, Pending_hits = 149, Reservation_fails = 6161
	L1D_cache_core[4]: Access = 5437, Miss = 1671, Miss_rate = 0.307, Pending_hits = 171, Reservation_fails = 6223
	L1D_cache_core[5]: Access = 6800, Miss = 2589, Miss_rate = 0.381, Pending_hits = 315, Reservation_fails = 7144
	L1D_cache_core[6]: Access = 6846, Miss = 2442, Miss_rate = 0.357, Pending_hits = 410, Reservation_fails = 7646
	L1D_cache_core[7]: Access = 4672, Miss = 1446, Miss_rate = 0.310, Pending_hits = 111, Reservation_fails = 5196
	L1D_cache_core[8]: Access = 4572, Miss = 1467, Miss_rate = 0.321, Pending_hits = 156, Reservation_fails = 4376
	L1D_cache_core[9]: Access = 4906, Miss = 1667, Miss_rate = 0.340, Pending_hits = 176, Reservation_fails = 5257
	L1D_cache_core[10]: Access = 4789, Miss = 1521, Miss_rate = 0.318, Pending_hits = 151, Reservation_fails = 5304
	L1D_cache_core[11]: Access = 4646, Miss = 1408, Miss_rate = 0.303, Pending_hits = 134, Reservation_fails = 4399
	L1D_cache_core[12]: Access = 4538, Miss = 1472, Miss_rate = 0.324, Pending_hits = 144, Reservation_fails = 5316
	L1D_cache_core[13]: Access = 4565, Miss = 1510, Miss_rate = 0.331, Pending_hits = 161, Reservation_fails = 5034
	L1D_cache_core[14]: Access = 4573, Miss = 1437, Miss_rate = 0.314, Pending_hits = 148, Reservation_fails = 5089
	L1D_total_cache_accesses = 75144
	L1D_total_cache_misses = 24553
	L1D_total_cache_miss_rate = 0.3267
	L1D_total_cache_pending_hits = 2666
	L1D_total_cache_reservation_fails = 80509
	L1D_cache_data_port_util = 0.131
	L1D_cache_fill_port_util = 0.017
L1C_cache:
	L1C_total_cache_accesses = 5376
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0893
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 47223
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2616
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6091
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 16325
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 4896
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 702
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 50
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 18462
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 64184
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 64505
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 455
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
1168, 810, 746, 746, 1008, 968, 968, 1072, 
gpgpu_n_tot_thrd_icount = 3829888
gpgpu_n_tot_w_icount = 119684
gpgpu_n_stall_shd_mem = 127261
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6091
gpgpu_n_mem_write_global = 19214
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 134815
gpgpu_n_store_insn = 30765
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 172032
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 123841
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:146397	W0_Idle:115139	W0_Scoreboard:349918	W1:31654	W2:13734	W3:9778	W4:6510	W5:4630	W6:3480	W7:2820	W8:2636	W9:2944	W10:2690	W11:2728	W12:3348	W13:2500	W14:2498	W15:1672	W16:1400	W17:1532	W18:790	W19:404	W20:200	W21:124	W22:108	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:21504
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 48728 {8:6091,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 773456 {40:19151,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 600 {8:75,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 828376 {136:6091,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 153712 {8:19214,}
traffic_breakdown_memtocore[INST_ACC_R] = 10200 {136:75,}
maxmrqlatency = 90 
maxdqlatency = 0 
maxmflatency = 620 
averagemflatency = 242 
max_icnt2mem_latency = 444 
max_icnt2sh_latency = 40715 
mrq_lat_table:1001 	99 	94 	75 	54 	37 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	14874 	10397 	49 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	6170 	2311 	2750 	6421 	7032 	711 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2082 	2510 	1331 	173 	10 	0 	0 	2 	9 	43 	1542 	15225 	2393 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	57 	26 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       957         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1482         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1419         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.750000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 17.000000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 16.500000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1364/8 = 170.500000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        35        32        32        32        32        32         6         6         0         0         0         0         0         0         0         0 
dram[1]:        34        32        32        32        32        32         6         6         0         0         0         0         0         0         0         0 
dram[2]:        33        32        32        32        32        32         6         5         0         0         0         0         0         0         0         0 
dram[3]:        32        32        32        32        32        32         6         4         0         0         0         0         0         0         0         0 
dram[4]:        32        32        32        32        32        32         6         4         0         0         0         0         0         0         0         0 
dram[5]:        32        32        32        32        32        32         6         4         0         0         0         0         0         0         0         0 
total reads: 1223
min_bank_accesses = 0!
chip skew: 207/202 = 1.02
number of total write accesses:
dram[0]:         0         0         0         0         5         6         7         6         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         4         7         8         6         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         4         7         7         5         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         5         6         6         4         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         5         8         7         4         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         6         6         7         5         0         0         0         0         0         0         0         0 
total reads: 141
min_bank_accesses = 0!
chip skew: 25/21 = 1.19
average mf latency per bank:
dram[0]:       1205      1287       831       728      6195      6694      7940      8231    none      none      none      none      none      none      none      none  
dram[1]:       1194      1237      1012       938      6303      6614      7049      8047    none      none      none      none      none      none      none      none  
dram[2]:       1212      1091       818       805      6552     10499      7374     87206    none      none      none      none      none      none      none      none  
dram[3]:       1277       989      1134       948      6729      9579      7560      7589    none      none      none      none      none      none      none      none  
dram[4]:       1350       950       952       900      6889      9218      7572      8009    none      none      none      none      none      none      none      none  
dram[5]:       1290      1138       937      1042      6619      9994      7326      6939    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        407       513       470       382       498       539       494       450         0         0         0         0         0         0         0         0
dram[1]:        415       409       468       451       532       534       423       472         0         0         0         0         0         0         0         0
dram[2]:        406       404       438       451       489       508       439       574         0         0         0         0         0         0         0         0
dram[3]:        546       530       555       574       540       591       490       478         0         0         0         0         0         0         0         0
dram[4]:        511       404       520       520       524       530       456       449         0         0         0         0         0         0         0         0
dram[5]:        408       514       466       620       479       580       468       453         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53945 n_nop=53493 n_act=11 n_pre=3 n_req=231 n_rd=414 n_write=24 bw_util=0.01624
n_activity=2550 dram_eff=0.3435
bk0: 70a 53697i bk1: 64a 53715i bk2: 64a 53739i bk3: 64a 53635i bk4: 64a 53696i bk5: 64a 53663i bk6: 12a 53807i bk7: 12a 53841i bk8: 0a 53942i bk9: 0a 53942i bk10: 0a 53945i bk11: 0a 53945i bk12: 0a 53946i bk13: 0a 53947i bk14: 0a 53948i bk15: 0a 53948i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00861989
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53945 n_nop=53498 n_act=9 n_pre=1 n_req=231 n_rd=412 n_write=25 bw_util=0.0162
n_activity=2353 dram_eff=0.3714
bk0: 68a 53723i bk1: 64a 53670i bk2: 64a 53734i bk3: 64a 53617i bk4: 64a 53724i bk5: 64a 53659i bk6: 12a 53844i bk7: 12a 53846i bk8: 0a 53941i bk9: 0a 53943i bk10: 0a 53944i bk11: 0a 53944i bk12: 0a 53945i bk13: 0a 53947i bk14: 0a 53948i bk15: 0a 53949i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0197053
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53945 n_nop=53504 n_act=9 n_pre=1 n_req=227 n_rd=408 n_write=23 bw_util=0.01598
n_activity=2219 dram_eff=0.3885
bk0: 66a 53736i bk1: 64a 53677i bk2: 64a 53718i bk3: 64a 53627i bk4: 64a 53721i bk5: 64a 53605i bk6: 12a 53839i bk7: 10a 53862i bk8: 0a 53943i bk9: 0a 53943i bk10: 0a 53944i bk11: 0a 53945i bk12: 0a 53945i bk13: 0a 53947i bk14: 0a 53947i bk15: 0a 53947i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0167393
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53945 n_nop=53512 n_act=8 n_pre=0 n_req=223 n_rd=404 n_write=21 bw_util=0.01576
n_activity=2085 dram_eff=0.4077
bk0: 64a 53734i bk1: 64a 53676i bk2: 64a 53699i bk3: 64a 53609i bk4: 64a 53710i bk5: 64a 53642i bk6: 12a 53846i bk7: 8a 53859i bk8: 0a 53943i bk9: 0a 53943i bk10: 0a 53943i bk11: 0a 53944i bk12: 0a 53946i bk13: 0a 53946i bk14: 0a 53947i bk15: 0a 53948i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0170729
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53945 n_nop=53509 n_act=8 n_pre=0 n_req=226 n_rd=404 n_write=24 bw_util=0.01587
n_activity=2196 dram_eff=0.3898
bk0: 64a 53767i bk1: 64a 53697i bk2: 64a 53651i bk3: 64a 53571i bk4: 64a 53721i bk5: 64a 53663i bk6: 12a 53818i bk7: 8a 53874i bk8: 0a 53942i bk9: 0a 53942i bk10: 0a 53943i bk11: 0a 53946i bk12: 0a 53946i bk13: 0a 53946i bk14: 0a 53947i bk15: 0a 53947i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0309945
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53945 n_nop=53509 n_act=8 n_pre=0 n_req=226 n_rd=404 n_write=24 bw_util=0.01587
n_activity=2265 dram_eff=0.3779
bk0: 64a 53772i bk1: 64a 53722i bk2: 64a 53719i bk3: 64a 53610i bk4: 64a 53718i bk5: 64a 53659i bk6: 12a 53820i bk7: 8a 53874i bk8: 0a 53941i bk9: 0a 53941i bk10: 0a 53943i bk11: 0a 53944i bk12: 0a 53945i bk13: 0a 53946i bk14: 0a 53948i bk15: 0a 53948i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0155714

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1749, Miss = 105, Miss_rate = 0.060, Pending_hits = 10, Reservation_fails = 338
L2_cache_bank[1]: Access = 1798, Miss = 102, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 1691, Miss = 104, Miss_rate = 0.062, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[3]: Access = 1752, Miss = 102, Miss_rate = 0.058, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 1717, Miss = 103, Miss_rate = 0.060, Pending_hits = 4, Reservation_fails = 100
L2_cache_bank[5]: Access = 5224, Miss = 101, Miss_rate = 0.019, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 1653, Miss = 102, Miss_rate = 0.062, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 2053, Miss = 100, Miss_rate = 0.049, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 1786, Miss = 102, Miss_rate = 0.057, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 2098, Miss = 100, Miss_rate = 0.048, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[10]: Access = 1760, Miss = 102, Miss_rate = 0.058, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 2114, Miss = 100, Miss_rate = 0.047, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 25395
L2_total_cache_misses = 1223
L2_total_cache_miss_rate = 0.0482
L2_total_cache_pending_hits = 28
L2_total_cache_reservation_fails = 438
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4999
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1088
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 19073
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 129
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 61
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 329
L2_cache_data_port_util = 0.081
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=50089
icnt_total_pkts_simt_to_mem=44762
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (24 samples)
	minimum = nan (24 samples)
	maximum = -nan (24 samples)
Network latency average = -nan (24 samples)
	minimum = nan (24 samples)
	maximum = -nan (24 samples)
Flit latency average = -nan (24 samples)
	minimum = nan (24 samples)
	maximum = -nan (24 samples)
Fragmentation average = -nan (24 samples)
	minimum = nan (24 samples)
	maximum = -nan (24 samples)
Injected packet rate average = -nan (24 samples)
	minimum = -nan (24 samples)
	maximum = -nan (24 samples)
Accepted packet rate average = -nan (24 samples)
	minimum = -nan (24 samples)
	maximum = -nan (24 samples)
Injected flit rate average = -nan (24 samples)
	minimum = -nan (24 samples)
	maximum = -nan (24 samples)
Accepted flit rate average = -nan (24 samples)
	minimum = -nan (24 samples)
	maximum = -nan (24 samples)
Injected packet size average = -nan (24 samples)
Accepted packet size average = -nan (24 samples)
Hops average = -nan (24 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,40871)
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,40871)
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,40871)
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,40871)
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,40871)
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,40871)
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,40871)
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,40871)
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,40871)
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,40871)
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,40871)
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,40871)
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,40871)
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,40871)
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,40871)
GPGPU-Sim uArch: core:  7, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,40871)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(2,0,0) tid=(9,0,0)
GPGPU-Sim uArch: cycles simulated: 41371  inst.: 1248169 (ipc=218.1) sim_rate=46228 (inst/sec) elapsed = 0:0:00:27 / Thu Apr 12 15:16:02 2018
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(3,0,0) tid=(114,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1165,40871), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1237,40871), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1257,40871), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1405,40871), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1440,40871), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1511,40871), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1518,40871), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1567,40871), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1583,40871), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1625,40871), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1648,40871), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1658,40871), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1672,40871), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1805,40871), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1815,40871), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1963,40871), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 7.
Destroy streams for kernel 7: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 1964
gpu_sim_insn = 127068
gpu_ipc =      64.6986
gpu_tot_sim_cycle = 42835
gpu_tot_sim_insn = 1266190
gpu_tot_ipc =      29.5597
gpu_tot_issued_cta = 112
max_total_param_size = 0
gpu_stall_dramfull = 4089
gpu_stall_icnt2sh    = 20802
gpu_total_sim_rate=45221

========= Core RFC stats =========
	Total RFC Accesses     = 240210
	Total RFC Misses       = 135597
	Total RFC Read Misses  = 65612
	Total RFC Write Misses = 69985
	Total RFC Evictions    = 87577

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 72279
	L1I_total_cache_misses = 455
	L1I_total_cache_miss_rate = 0.0063
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 4807, Miss = 1425, Miss_rate = 0.296, Pending_hits = 139, Reservation_fails = 4727
	L1D_cache_core[1]: Access = 5106, Miss = 1606, Miss_rate = 0.315, Pending_hits = 179, Reservation_fails = 4261
	L1D_cache_core[2]: Access = 4706, Miss = 1432, Miss_rate = 0.304, Pending_hits = 174, Reservation_fails = 4376
	L1D_cache_core[3]: Access = 5116, Miss = 1617, Miss_rate = 0.316, Pending_hits = 166, Reservation_fails = 6161
	L1D_cache_core[4]: Access = 5701, Miss = 1714, Miss_rate = 0.301, Pending_hits = 188, Reservation_fails = 6223
	L1D_cache_core[5]: Access = 7011, Miss = 2621, Miss_rate = 0.374, Pending_hits = 330, Reservation_fails = 7144
	L1D_cache_core[6]: Access = 7102, Miss = 2486, Miss_rate = 0.350, Pending_hits = 430, Reservation_fails = 7646
	L1D_cache_core[7]: Access = 5131, Miss = 1530, Miss_rate = 0.298, Pending_hits = 151, Reservation_fails = 5196
	L1D_cache_core[8]: Access = 4783, Miss = 1502, Miss_rate = 0.314, Pending_hits = 171, Reservation_fails = 4376
	L1D_cache_core[9]: Access = 5093, Miss = 1700, Miss_rate = 0.334, Pending_hits = 192, Reservation_fails = 5257
	L1D_cache_core[10]: Access = 5058, Miss = 1563, Miss_rate = 0.309, Pending_hits = 170, Reservation_fails = 5304
	L1D_cache_core[11]: Access = 4806, Miss = 1441, Miss_rate = 0.300, Pending_hits = 150, Reservation_fails = 4399
	L1D_cache_core[12]: Access = 4653, Miss = 1497, Miss_rate = 0.322, Pending_hits = 156, Reservation_fails = 5316
	L1D_cache_core[13]: Access = 4799, Miss = 1551, Miss_rate = 0.323, Pending_hits = 177, Reservation_fails = 5034
	L1D_cache_core[14]: Access = 4841, Miss = 1486, Miss_rate = 0.307, Pending_hits = 168, Reservation_fails = 5089
	L1D_total_cache_accesses = 78713
	L1D_total_cache_misses = 25171
	L1D_total_cache_miss_rate = 0.3198
	L1D_total_cache_pending_hits = 2941
	L1D_total_cache_reservation_fails = 80509
	L1D_cache_data_port_util = 0.130
	L1D_cache_fill_port_util = 0.017
L1C_cache:
	L1C_total_cache_accesses = 6272
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0765
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 49836
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2891
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6543
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 16325
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 5792
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 765
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 50
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 18628
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 64184
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 71824
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 455
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
1274, 916, 852, 852, 1130, 996, 1106, 1194, 
gpgpu_n_tot_thrd_icount = 4242432
gpgpu_n_tot_w_icount = 132576
gpgpu_n_stall_shd_mem = 128314
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6543
gpgpu_n_mem_write_global = 19443
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 142844
gpgpu_n_store_insn = 31264
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 200704
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 124894
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:146878	W0_Idle:119733	W0_Scoreboard:378375	W1:36216	W2:16366	W3:11016	W4:7216	W5:4800	W6:3480	W7:2820	W8:2636	W9:2944	W10:2690	W11:2728	W12:3348	W13:2500	W14:2498	W15:1672	W16:1400	W17:1532	W18:790	W19:404	W20:200	W21:124	W22:108	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:25088
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 52344 {8:6543,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 782616 {40:19380,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 600 {8:75,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 889848 {136:6543,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 155544 {8:19443,}
traffic_breakdown_memtocore[INST_ACC_R] = 10200 {136:75,}
maxmrqlatency = 90 
maxdqlatency = 0 
maxmflatency = 620 
averagemflatency = 240 
max_icnt2mem_latency = 444 
max_icnt2sh_latency = 42686 
mrq_lat_table:1001 	99 	94 	75 	54 	37 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	15536 	10416 	49 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	6600 	2457 	2855 	6421 	7032 	711 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2226 	2709 	1433 	180 	10 	0 	0 	2 	9 	43 	1542 	15225 	2622 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	60 	26 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       957         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1482         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1419         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.750000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 17.000000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 16.500000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1364/8 = 170.500000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        35        32        32        32        32        32         6         6         0         0         0         0         0         0         0         0 
dram[1]:        34        32        32        32        32        32         6         6         0         0         0         0         0         0         0         0 
dram[2]:        33        32        32        32        32        32         6         5         0         0         0         0         0         0         0         0 
dram[3]:        32        32        32        32        32        32         6         4         0         0         0         0         0         0         0         0 
dram[4]:        32        32        32        32        32        32         6         4         0         0         0         0         0         0         0         0 
dram[5]:        32        32        32        32        32        32         6         4         0         0         0         0         0         0         0         0 
total reads: 1223
min_bank_accesses = 0!
chip skew: 207/202 = 1.02
number of total write accesses:
dram[0]:         0         0         0         0         5         6         7         6         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         4         7         8         6         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         4         7         7         5         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         5         6         6         4         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         5         8         7         4         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         6         6         7         5         0         0         0         0         0         0         0         0 
total reads: 141
min_bank_accesses = 0!
chip skew: 25/21 = 1.19
average mf latency per bank:
dram[0]:       1312      1356       884       767      6339      6795      7951      8231    none      none      none      none      none      none      none      none  
dram[1]:       1314      1310      1082       990      6455      6718      7049      8059    none      none      none      none      none      none      none      none  
dram[2]:       1300      1188       869       875      6706     10650      7374     87248    none      none      none      none      none      none      none      none  
dram[3]:       1394      1069      1180       982      6917      9697      7560      7589    none      none      none      none      none      none      none      none  
dram[4]:       1468      1044       975       932      6992      9372      7583      8009    none      none      none      none      none      none      none      none  
dram[5]:       1380      1216       960      1102      6716     10149      7326      6970    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        407       513       470       382       498       539       494       450         0         0         0         0         0         0         0         0
dram[1]:        415       409       468       451       532       534       423       472         0         0         0         0         0         0         0         0
dram[2]:        406       404       438       451       489       508       439       574         0         0         0         0         0         0         0         0
dram[3]:        546       530       555       574       540       591       490       478         0         0         0         0         0         0         0         0
dram[4]:        511       404       520       520       524       530       456       449         0         0         0         0         0         0         0         0
dram[5]:        408       514       466       620       479       580       468       453         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56537 n_nop=56085 n_act=11 n_pre=3 n_req=231 n_rd=414 n_write=24 bw_util=0.01549
n_activity=2550 dram_eff=0.3435
bk0: 70a 56289i bk1: 64a 56307i bk2: 64a 56331i bk3: 64a 56227i bk4: 64a 56288i bk5: 64a 56255i bk6: 12a 56399i bk7: 12a 56433i bk8: 0a 56534i bk9: 0a 56534i bk10: 0a 56537i bk11: 0a 56537i bk12: 0a 56538i bk13: 0a 56539i bk14: 0a 56540i bk15: 0a 56540i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0082247
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56537 n_nop=56090 n_act=9 n_pre=1 n_req=231 n_rd=412 n_write=25 bw_util=0.01546
n_activity=2353 dram_eff=0.3714
bk0: 68a 56315i bk1: 64a 56262i bk2: 64a 56326i bk3: 64a 56209i bk4: 64a 56316i bk5: 64a 56251i bk6: 12a 56436i bk7: 12a 56438i bk8: 0a 56533i bk9: 0a 56535i bk10: 0a 56536i bk11: 0a 56536i bk12: 0a 56537i bk13: 0a 56539i bk14: 0a 56540i bk15: 0a 56541i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0188018
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56537 n_nop=56096 n_act=9 n_pre=1 n_req=227 n_rd=408 n_write=23 bw_util=0.01525
n_activity=2219 dram_eff=0.3885
bk0: 66a 56328i bk1: 64a 56269i bk2: 64a 56310i bk3: 64a 56219i bk4: 64a 56313i bk5: 64a 56197i bk6: 12a 56431i bk7: 10a 56454i bk8: 0a 56535i bk9: 0a 56535i bk10: 0a 56536i bk11: 0a 56537i bk12: 0a 56537i bk13: 0a 56539i bk14: 0a 56539i bk15: 0a 56539i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0159718
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56537 n_nop=56104 n_act=8 n_pre=0 n_req=223 n_rd=404 n_write=21 bw_util=0.01503
n_activity=2085 dram_eff=0.4077
bk0: 64a 56326i bk1: 64a 56268i bk2: 64a 56291i bk3: 64a 56201i bk4: 64a 56302i bk5: 64a 56234i bk6: 12a 56438i bk7: 8a 56451i bk8: 0a 56535i bk9: 0a 56535i bk10: 0a 56535i bk11: 0a 56536i bk12: 0a 56538i bk13: 0a 56538i bk14: 0a 56539i bk15: 0a 56540i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0162902
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56537 n_nop=56101 n_act=8 n_pre=0 n_req=226 n_rd=404 n_write=24 bw_util=0.01514
n_activity=2196 dram_eff=0.3898
bk0: 64a 56359i bk1: 64a 56289i bk2: 64a 56243i bk3: 64a 56163i bk4: 64a 56313i bk5: 64a 56255i bk6: 12a 56410i bk7: 8a 56466i bk8: 0a 56534i bk9: 0a 56534i bk10: 0a 56535i bk11: 0a 56538i bk12: 0a 56538i bk13: 0a 56538i bk14: 0a 56539i bk15: 0a 56539i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0295736
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56537 n_nop=56101 n_act=8 n_pre=0 n_req=226 n_rd=404 n_write=24 bw_util=0.01514
n_activity=2265 dram_eff=0.3779
bk0: 64a 56364i bk1: 64a 56314i bk2: 64a 56311i bk3: 64a 56202i bk4: 64a 56310i bk5: 64a 56251i bk6: 12a 56412i bk7: 8a 56466i bk8: 0a 56533i bk9: 0a 56533i bk10: 0a 56535i bk11: 0a 56536i bk12: 0a 56537i bk13: 0a 56538i bk14: 0a 56540i bk15: 0a 56540i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0148575

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1809, Miss = 105, Miss_rate = 0.058, Pending_hits = 10, Reservation_fails = 338
L2_cache_bank[1]: Access = 1844, Miss = 102, Miss_rate = 0.055, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 1756, Miss = 104, Miss_rate = 0.059, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[3]: Access = 1802, Miss = 102, Miss_rate = 0.057, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 1777, Miss = 103, Miss_rate = 0.058, Pending_hits = 4, Reservation_fails = 100
L2_cache_bank[5]: Access = 5292, Miss = 101, Miss_rate = 0.019, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 1716, Miss = 102, Miss_rate = 0.059, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 2103, Miss = 100, Miss_rate = 0.048, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 1837, Miss = 102, Miss_rate = 0.056, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 2160, Miss = 100, Miss_rate = 0.046, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[10]: Access = 1805, Miss = 102, Miss_rate = 0.057, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 2175, Miss = 100, Miss_rate = 0.046, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 26076
L2_total_cache_misses = 1223
L2_total_cache_miss_rate = 0.0469
L2_total_cache_pending_hits = 28
L2_total_cache_reservation_fails = 438
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5451
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1088
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 19302
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 129
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 61
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 329
L2_cache_data_port_util = 0.081
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=52578
icnt_total_pkts_simt_to_mem=45672
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 18.2225
	minimum = 6
	maximum = 108
Network latency average = 14.746
	minimum = 6
	maximum = 97
Slowest packet = 51642
Flit latency average = 13.1527
	minimum = 6
	maximum = 97
Slowest flit = 96725
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0256845
	minimum = 0.0147658 (at node 12)
	maximum = 0.0468432 (at node 7)
Accepted packet rate average = 0.0256845
	minimum = 0.0147658 (at node 12)
	maximum = 0.0468432 (at node 7)
Injected flit rate average = 0.0640982
	minimum = 0.0208758 (at node 12)
	maximum = 0.128819 (at node 17)
Accepted flit rate average= 0.0640982
	minimum = 0.0300407 (at node 25)
	maximum = 0.177189 (at node 7)
Injected packet length average = 2.49559
Accepted packet length average = 2.49559
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (25 samples)
	minimum = nan (25 samples)
	maximum = -nan (25 samples)
Network latency average = -nan (25 samples)
	minimum = nan (25 samples)
	maximum = -nan (25 samples)
Flit latency average = -nan (25 samples)
	minimum = nan (25 samples)
	maximum = -nan (25 samples)
Fragmentation average = -nan (25 samples)
	minimum = nan (25 samples)
	maximum = -nan (25 samples)
Injected packet rate average = -nan (25 samples)
	minimum = -nan (25 samples)
	maximum = -nan (25 samples)
Accepted packet rate average = -nan (25 samples)
	minimum = -nan (25 samples)
	maximum = -nan (25 samples)
Injected flit rate average = -nan (25 samples)
	minimum = -nan (25 samples)
	maximum = -nan (25 samples)
Accepted flit rate average = -nan (25 samples)
	minimum = -nan (25 samples)
	maximum = -nan (25 samples)
Injected packet size average = -nan (25 samples)
Accepted packet size average = -nan (25 samples)
Hops average = -nan (25 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 28 sec (28 sec)
gpgpu_simulation_rate = 45221 (inst/sec)
gpgpu_simulation_rate = 1529 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 42835
gpu_tot_sim_insn = 1266190
gpu_tot_ipc =      29.5597
gpu_tot_issued_cta = 112
max_total_param_size = 0
gpu_stall_dramfull = 4089
gpu_stall_icnt2sh    = 20802
gpu_total_sim_rate=45221

========= Core RFC stats =========
	Total RFC Accesses     = 240210
	Total RFC Misses       = 135597
	Total RFC Read Misses  = 65612
	Total RFC Write Misses = 69985
	Total RFC Evictions    = 87577

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 72279
	L1I_total_cache_misses = 455
	L1I_total_cache_miss_rate = 0.0063
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 4807, Miss = 1425, Miss_rate = 0.296, Pending_hits = 139, Reservation_fails = 4727
	L1D_cache_core[1]: Access = 5106, Miss = 1606, Miss_rate = 0.315, Pending_hits = 179, Reservation_fails = 4261
	L1D_cache_core[2]: Access = 4706, Miss = 1432, Miss_rate = 0.304, Pending_hits = 174, Reservation_fails = 4376
	L1D_cache_core[3]: Access = 5116, Miss = 1617, Miss_rate = 0.316, Pending_hits = 166, Reservation_fails = 6161
	L1D_cache_core[4]: Access = 5701, Miss = 1714, Miss_rate = 0.301, Pending_hits = 188, Reservation_fails = 6223
	L1D_cache_core[5]: Access = 7011, Miss = 2621, Miss_rate = 0.374, Pending_hits = 330, Reservation_fails = 7144
	L1D_cache_core[6]: Access = 7102, Miss = 2486, Miss_rate = 0.350, Pending_hits = 430, Reservation_fails = 7646
	L1D_cache_core[7]: Access = 5131, Miss = 1530, Miss_rate = 0.298, Pending_hits = 151, Reservation_fails = 5196
	L1D_cache_core[8]: Access = 4783, Miss = 1502, Miss_rate = 0.314, Pending_hits = 171, Reservation_fails = 4376
	L1D_cache_core[9]: Access = 5093, Miss = 1700, Miss_rate = 0.334, Pending_hits = 192, Reservation_fails = 5257
	L1D_cache_core[10]: Access = 5058, Miss = 1563, Miss_rate = 0.309, Pending_hits = 170, Reservation_fails = 5304
	L1D_cache_core[11]: Access = 4806, Miss = 1441, Miss_rate = 0.300, Pending_hits = 150, Reservation_fails = 4399
	L1D_cache_core[12]: Access = 4653, Miss = 1497, Miss_rate = 0.322, Pending_hits = 156, Reservation_fails = 5316
	L1D_cache_core[13]: Access = 4799, Miss = 1551, Miss_rate = 0.323, Pending_hits = 177, Reservation_fails = 5034
	L1D_cache_core[14]: Access = 4841, Miss = 1486, Miss_rate = 0.307, Pending_hits = 168, Reservation_fails = 5089
	L1D_total_cache_accesses = 78713
	L1D_total_cache_misses = 25171
	L1D_total_cache_miss_rate = 0.3198
	L1D_total_cache_pending_hits = 2941
	L1D_total_cache_reservation_fails = 80509
	L1D_cache_data_port_util = 0.130
	L1D_cache_fill_port_util = 0.017
L1C_cache:
	L1C_total_cache_accesses = 6272
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0765
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 49836
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2891
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6543
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 16325
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 5792
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 765
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 50
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 18628
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 64184
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 71824
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 455
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
1274, 916, 852, 852, 1130, 996, 1106, 1194, 
gpgpu_n_tot_thrd_icount = 4242432
gpgpu_n_tot_w_icount = 132576
gpgpu_n_stall_shd_mem = 128314
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6543
gpgpu_n_mem_write_global = 19443
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 142844
gpgpu_n_store_insn = 31264
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 200704
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 124894
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:146878	W0_Idle:119733	W0_Scoreboard:378375	W1:36216	W2:16366	W3:11016	W4:7216	W5:4800	W6:3480	W7:2820	W8:2636	W9:2944	W10:2690	W11:2728	W12:3348	W13:2500	W14:2498	W15:1672	W16:1400	W17:1532	W18:790	W19:404	W20:200	W21:124	W22:108	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:25088
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 52344 {8:6543,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 782616 {40:19380,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 600 {8:75,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 889848 {136:6543,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 155544 {8:19443,}
traffic_breakdown_memtocore[INST_ACC_R] = 10200 {136:75,}
maxmrqlatency = 90 
maxdqlatency = 0 
maxmflatency = 620 
averagemflatency = 240 
max_icnt2mem_latency = 444 
max_icnt2sh_latency = 42686 
mrq_lat_table:1001 	99 	94 	75 	54 	37 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	15536 	10416 	49 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	6600 	2457 	2855 	6421 	7032 	711 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2226 	2709 	1433 	180 	10 	0 	0 	2 	9 	43 	1542 	15225 	2622 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	61 	26 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       957         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1482         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1419         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.750000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 17.000000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 16.500000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1364/8 = 170.500000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        35        32        32        32        32        32         6         6         0         0         0         0         0         0         0         0 
dram[1]:        34        32        32        32        32        32         6         6         0         0         0         0         0         0         0         0 
dram[2]:        33        32        32        32        32        32         6         5         0         0         0         0         0         0         0         0 
dram[3]:        32        32        32        32        32        32         6         4         0         0         0         0         0         0         0         0 
dram[4]:        32        32        32        32        32        32         6         4         0         0         0         0         0         0         0         0 
dram[5]:        32        32        32        32        32        32         6         4         0         0         0         0         0         0         0         0 
total reads: 1223
min_bank_accesses = 0!
chip skew: 207/202 = 1.02
number of total write accesses:
dram[0]:         0         0         0         0         5         6         7         6         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         4         7         8         6         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         4         7         7         5         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         5         6         6         4         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         5         8         7         4         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         6         6         7         5         0         0         0         0         0         0         0         0 
total reads: 141
min_bank_accesses = 0!
chip skew: 25/21 = 1.19
average mf latency per bank:
dram[0]:       1312      1356       884       767      6339      6795      7951      8231    none      none      none      none      none      none      none      none  
dram[1]:       1314      1310      1082       990      6455      6718      7049      8059    none      none      none      none      none      none      none      none  
dram[2]:       1300      1188       869       875      6706     10650      7374     87248    none      none      none      none      none      none      none      none  
dram[3]:       1394      1069      1180       982      6917      9697      7560      7589    none      none      none      none      none      none      none      none  
dram[4]:       1468      1044       975       932      6992      9372      7583      8009    none      none      none      none      none      none      none      none  
dram[5]:       1380      1216       960      1102      6716     10149      7326      6970    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        407       513       470       382       498       539       494       450         0         0         0         0         0         0         0         0
dram[1]:        415       409       468       451       532       534       423       472         0         0         0         0         0         0         0         0
dram[2]:        406       404       438       451       489       508       439       574         0         0         0         0         0         0         0         0
dram[3]:        546       530       555       574       540       591       490       478         0         0         0         0         0         0         0         0
dram[4]:        511       404       520       520       524       530       456       449         0         0         0         0         0         0         0         0
dram[5]:        408       514       466       620       479       580       468       453         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56537 n_nop=56085 n_act=11 n_pre=3 n_req=231 n_rd=414 n_write=24 bw_util=0.01549
n_activity=2550 dram_eff=0.3435
bk0: 70a 56289i bk1: 64a 56307i bk2: 64a 56331i bk3: 64a 56227i bk4: 64a 56288i bk5: 64a 56255i bk6: 12a 56399i bk7: 12a 56433i bk8: 0a 56534i bk9: 0a 56534i bk10: 0a 56537i bk11: 0a 56537i bk12: 0a 56538i bk13: 0a 56539i bk14: 0a 56540i bk15: 0a 56540i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0082247
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56537 n_nop=56090 n_act=9 n_pre=1 n_req=231 n_rd=412 n_write=25 bw_util=0.01546
n_activity=2353 dram_eff=0.3714
bk0: 68a 56315i bk1: 64a 56262i bk2: 64a 56326i bk3: 64a 56209i bk4: 64a 56316i bk5: 64a 56251i bk6: 12a 56436i bk7: 12a 56438i bk8: 0a 56533i bk9: 0a 56535i bk10: 0a 56536i bk11: 0a 56536i bk12: 0a 56537i bk13: 0a 56539i bk14: 0a 56540i bk15: 0a 56541i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0188018
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56537 n_nop=56096 n_act=9 n_pre=1 n_req=227 n_rd=408 n_write=23 bw_util=0.01525
n_activity=2219 dram_eff=0.3885
bk0: 66a 56328i bk1: 64a 56269i bk2: 64a 56310i bk3: 64a 56219i bk4: 64a 56313i bk5: 64a 56197i bk6: 12a 56431i bk7: 10a 56454i bk8: 0a 56535i bk9: 0a 56535i bk10: 0a 56536i bk11: 0a 56537i bk12: 0a 56537i bk13: 0a 56539i bk14: 0a 56539i bk15: 0a 56539i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0159718
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56537 n_nop=56104 n_act=8 n_pre=0 n_req=223 n_rd=404 n_write=21 bw_util=0.01503
n_activity=2085 dram_eff=0.4077
bk0: 64a 56326i bk1: 64a 56268i bk2: 64a 56291i bk3: 64a 56201i bk4: 64a 56302i bk5: 64a 56234i bk6: 12a 56438i bk7: 8a 56451i bk8: 0a 56535i bk9: 0a 56535i bk10: 0a 56535i bk11: 0a 56536i bk12: 0a 56538i bk13: 0a 56538i bk14: 0a 56539i bk15: 0a 56540i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0162902
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56537 n_nop=56101 n_act=8 n_pre=0 n_req=226 n_rd=404 n_write=24 bw_util=0.01514
n_activity=2196 dram_eff=0.3898
bk0: 64a 56359i bk1: 64a 56289i bk2: 64a 56243i bk3: 64a 56163i bk4: 64a 56313i bk5: 64a 56255i bk6: 12a 56410i bk7: 8a 56466i bk8: 0a 56534i bk9: 0a 56534i bk10: 0a 56535i bk11: 0a 56538i bk12: 0a 56538i bk13: 0a 56538i bk14: 0a 56539i bk15: 0a 56539i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0295736
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56537 n_nop=56101 n_act=8 n_pre=0 n_req=226 n_rd=404 n_write=24 bw_util=0.01514
n_activity=2265 dram_eff=0.3779
bk0: 64a 56364i bk1: 64a 56314i bk2: 64a 56311i bk3: 64a 56202i bk4: 64a 56310i bk5: 64a 56251i bk6: 12a 56412i bk7: 8a 56466i bk8: 0a 56533i bk9: 0a 56533i bk10: 0a 56535i bk11: 0a 56536i bk12: 0a 56537i bk13: 0a 56538i bk14: 0a 56540i bk15: 0a 56540i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0148575

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1809, Miss = 105, Miss_rate = 0.058, Pending_hits = 10, Reservation_fails = 338
L2_cache_bank[1]: Access = 1844, Miss = 102, Miss_rate = 0.055, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 1756, Miss = 104, Miss_rate = 0.059, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[3]: Access = 1802, Miss = 102, Miss_rate = 0.057, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 1777, Miss = 103, Miss_rate = 0.058, Pending_hits = 4, Reservation_fails = 100
L2_cache_bank[5]: Access = 5292, Miss = 101, Miss_rate = 0.019, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 1716, Miss = 102, Miss_rate = 0.059, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 2103, Miss = 100, Miss_rate = 0.048, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 1837, Miss = 102, Miss_rate = 0.056, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 2160, Miss = 100, Miss_rate = 0.046, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[10]: Access = 1805, Miss = 102, Miss_rate = 0.057, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 2175, Miss = 100, Miss_rate = 0.046, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 26076
L2_total_cache_misses = 1223
L2_total_cache_miss_rate = 0.0469
L2_total_cache_pending_hits = 28
L2_total_cache_reservation_fails = 438
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5451
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1088
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 19302
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 129
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 61
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 329
L2_cache_data_port_util = 0.081
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=52578
icnt_total_pkts_simt_to_mem=45672
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (26 samples)
	minimum = nan (26 samples)
	maximum = -nan (26 samples)
Network latency average = -nan (26 samples)
	minimum = nan (26 samples)
	maximum = -nan (26 samples)
Flit latency average = -nan (26 samples)
	minimum = nan (26 samples)
	maximum = -nan (26 samples)
Fragmentation average = -nan (26 samples)
	minimum = nan (26 samples)
	maximum = -nan (26 samples)
Injected packet rate average = -nan (26 samples)
	minimum = -nan (26 samples)
	maximum = -nan (26 samples)
Accepted packet rate average = -nan (26 samples)
	minimum = -nan (26 samples)
	maximum = -nan (26 samples)
Injected flit rate average = -nan (26 samples)
	minimum = -nan (26 samples)
	maximum = -nan (26 samples)
Accepted flit rate average = -nan (26 samples)
	minimum = -nan (26 samples)
	maximum = -nan (26 samples)
Injected packet size average = -nan (26 samples)
Accepted packet size average = -nan (26 samples)
Hops average = -nan (26 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------

GPGPU-Sim PTX: cudaLaunch for 0x0x403f40 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (16,1,1) blockDim = (256,1,1) 
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 42835
gpu_tot_sim_insn = 1266190
gpu_tot_ipc =      29.5597
gpu_tot_issued_cta = 112
max_total_param_size = 0
gpu_stall_dramfull = 4089
gpu_stall_icnt2sh    = 20802
gpu_total_sim_rate=45221

========= Core RFC stats =========
	Total RFC Accesses     = 240210
	Total RFC Misses       = 135597
	Total RFC Read Misses  = 65612
	Total RFC Write Misses = 69985
	Total RFC Evictions    = 87577

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 72279
	L1I_total_cache_misses = 455
	L1I_total_cache_miss_rate = 0.0063
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 4807, Miss = 1425, Miss_rate = 0.296, Pending_hits = 139, Reservation_fails = 4727
	L1D_cache_core[1]: Access = 5106, Miss = 1606, Miss_rate = 0.315, Pending_hits = 179, Reservation_fails = 4261
	L1D_cache_core[2]: Access = 4706, Miss = 1432, Miss_rate = 0.304, Pending_hits = 174, Reservation_fails = 4376
	L1D_cache_core[3]: Access = 5116, Miss = 1617, Miss_rate = 0.316, Pending_hits = 166, Reservation_fails = 6161
	L1D_cache_core[4]: Access = 5701, Miss = 1714, Miss_rate = 0.301, Pending_hits = 188, Reservation_fails = 6223
	L1D_cache_core[5]: Access = 7011, Miss = 2621, Miss_rate = 0.374, Pending_hits = 330, Reservation_fails = 7144
	L1D_cache_core[6]: Access = 7102, Miss = 2486, Miss_rate = 0.350, Pending_hits = 430, Reservation_fails = 7646
	L1D_cache_core[7]: Access = 5131, Miss = 1530, Miss_rate = 0.298, Pending_hits = 151, Reservation_fails = 5196
	L1D_cache_core[8]: Access = 4783, Miss = 1502, Miss_rate = 0.314, Pending_hits = 171, Reservation_fails = 4376
	L1D_cache_core[9]: Access = 5093, Miss = 1700, Miss_rate = 0.334, Pending_hits = 192, Reservation_fails = 5257
	L1D_cache_core[10]: Access = 5058, Miss = 1563, Miss_rate = 0.309, Pending_hits = 170, Reservation_fails = 5304
	L1D_cache_core[11]: Access = 4806, Miss = 1441, Miss_rate = 0.300, Pending_hits = 150, Reservation_fails = 4399
	L1D_cache_core[12]: Access = 4653, Miss = 1497, Miss_rate = 0.322, Pending_hits = 156, Reservation_fails = 5316
	L1D_cache_core[13]: Access = 4799, Miss = 1551, Miss_rate = 0.323, Pending_hits = 177, Reservation_fails = 5034
	L1D_cache_core[14]: Access = 4841, Miss = 1486, Miss_rate = 0.307, Pending_hits = 168, Reservation_fails = 5089
	L1D_total_cache_accesses = 78713
	L1D_total_cache_misses = 25171
	L1D_total_cache_miss_rate = 0.3198
	L1D_total_cache_pending_hits = 2941
	L1D_total_cache_reservation_fails = 80509
	L1D_cache_data_port_util = 0.130
	L1D_cache_fill_port_util = 0.017
L1C_cache:
	L1C_total_cache_accesses = 6272
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0765
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 49836
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2891
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6543
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 16325
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 5792
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 765
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 50
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 18628
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 64184
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 71824
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 455
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
1274, 916, 852, 852, 1130, 996, 1106, 1194, 
gpgpu_n_tot_thrd_icount = 4242432
gpgpu_n_tot_w_icount = 132576
gpgpu_n_stall_shd_mem = 128314
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6543
gpgpu_n_mem_write_global = 19443
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 142844
gpgpu_n_store_insn = 31264
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 200704
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 124894
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:146878	W0_Idle:119733	W0_Scoreboard:378375	W1:36216	W2:16366	W3:11016	W4:7216	W5:4800	W6:3480	W7:2820	W8:2636	W9:2944	W10:2690	W11:2728	W12:3348	W13:2500	W14:2498	W15:1672	W16:1400	W17:1532	W18:790	W19:404	W20:200	W21:124	W22:108	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:25088
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 52344 {8:6543,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 782616 {40:19380,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 600 {8:75,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 889848 {136:6543,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 155544 {8:19443,}
traffic_breakdown_memtocore[INST_ACC_R] = 10200 {136:75,}
maxmrqlatency = 90 
maxdqlatency = 0 
maxmflatency = 620 
averagemflatency = 240 
max_icnt2mem_latency = 444 
max_icnt2sh_latency = 42686 
mrq_lat_table:1001 	99 	94 	75 	54 	37 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	15536 	10416 	49 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	6600 	2457 	2855 	6421 	7032 	711 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2226 	2709 	1433 	180 	10 	0 	0 	2 	9 	43 	1542 	15225 	2622 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	61 	26 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       957         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1482         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1419         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.750000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 17.000000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 16.500000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1364/8 = 170.500000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        35        32        32        32        32        32         6         6         0         0         0         0         0         0         0         0 
dram[1]:        34        32        32        32        32        32         6         6         0         0         0         0         0         0         0         0 
dram[2]:        33        32        32        32        32        32         6         5         0         0         0         0         0         0         0         0 
dram[3]:        32        32        32        32        32        32         6         4         0         0         0         0         0         0         0         0 
dram[4]:        32        32        32        32        32        32         6         4         0         0         0         0         0         0         0         0 
dram[5]:        32        32        32        32        32        32         6         4         0         0         0         0         0         0         0         0 
total reads: 1223
min_bank_accesses = 0!
chip skew: 207/202 = 1.02
number of total write accesses:
dram[0]:         0         0         0         0         5         6         7         6         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         4         7         8         6         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         4         7         7         5         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         5         6         6         4         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         5         8         7         4         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         6         6         7         5         0         0         0         0         0         0         0         0 
total reads: 141
min_bank_accesses = 0!
chip skew: 25/21 = 1.19
average mf latency per bank:
dram[0]:       1312      1356       884       767      6339      6795      7951      8231    none      none      none      none      none      none      none      none  
dram[1]:       1314      1310      1082       990      6455      6718      7049      8059    none      none      none      none      none      none      none      none  
dram[2]:       1300      1188       869       875      6706     10650      7374     87248    none      none      none      none      none      none      none      none  
dram[3]:       1394      1069      1180       982      6917      9697      7560      7589    none      none      none      none      none      none      none      none  
dram[4]:       1468      1044       975       932      6992      9372      7583      8009    none      none      none      none      none      none      none      none  
dram[5]:       1380      1216       960      1102      6716     10149      7326      6970    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        407       513       470       382       498       539       494       450         0         0         0         0         0         0         0         0
dram[1]:        415       409       468       451       532       534       423       472         0         0         0         0         0         0         0         0
dram[2]:        406       404       438       451       489       508       439       574         0         0         0         0         0         0         0         0
dram[3]:        546       530       555       574       540       591       490       478         0         0         0         0         0         0         0         0
dram[4]:        511       404       520       520       524       530       456       449         0         0         0         0         0         0         0         0
dram[5]:        408       514       466       620       479       580       468       453         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56537 n_nop=56085 n_act=11 n_pre=3 n_req=231 n_rd=414 n_write=24 bw_util=0.01549
n_activity=2550 dram_eff=0.3435
bk0: 70a 56289i bk1: 64a 56307i bk2: 64a 56331i bk3: 64a 56227i bk4: 64a 56288i bk5: 64a 56255i bk6: 12a 56399i bk7: 12a 56433i bk8: 0a 56534i bk9: 0a 56534i bk10: 0a 56537i bk11: 0a 56537i bk12: 0a 56538i bk13: 0a 56539i bk14: 0a 56540i bk15: 0a 56540i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0082247
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56537 n_nop=56090 n_act=9 n_pre=1 n_req=231 n_rd=412 n_write=25 bw_util=0.01546
n_activity=2353 dram_eff=0.3714
bk0: 68a 56315i bk1: 64a 56262i bk2: 64a 56326i bk3: 64a 56209i bk4: 64a 56316i bk5: 64a 56251i bk6: 12a 56436i bk7: 12a 56438i bk8: 0a 56533i bk9: 0a 56535i bk10: 0a 56536i bk11: 0a 56536i bk12: 0a 56537i bk13: 0a 56539i bk14: 0a 56540i bk15: 0a 56541i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0188018
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56537 n_nop=56096 n_act=9 n_pre=1 n_req=227 n_rd=408 n_write=23 bw_util=0.01525
n_activity=2219 dram_eff=0.3885
bk0: 66a 56328i bk1: 64a 56269i bk2: 64a 56310i bk3: 64a 56219i bk4: 64a 56313i bk5: 64a 56197i bk6: 12a 56431i bk7: 10a 56454i bk8: 0a 56535i bk9: 0a 56535i bk10: 0a 56536i bk11: 0a 56537i bk12: 0a 56537i bk13: 0a 56539i bk14: 0a 56539i bk15: 0a 56539i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0159718
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56537 n_nop=56104 n_act=8 n_pre=0 n_req=223 n_rd=404 n_write=21 bw_util=0.01503
n_activity=2085 dram_eff=0.4077
bk0: 64a 56326i bk1: 64a 56268i bk2: 64a 56291i bk3: 64a 56201i bk4: 64a 56302i bk5: 64a 56234i bk6: 12a 56438i bk7: 8a 56451i bk8: 0a 56535i bk9: 0a 56535i bk10: 0a 56535i bk11: 0a 56536i bk12: 0a 56538i bk13: 0a 56538i bk14: 0a 56539i bk15: 0a 56540i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0162902
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56537 n_nop=56101 n_act=8 n_pre=0 n_req=226 n_rd=404 n_write=24 bw_util=0.01514
n_activity=2196 dram_eff=0.3898
bk0: 64a 56359i bk1: 64a 56289i bk2: 64a 56243i bk3: 64a 56163i bk4: 64a 56313i bk5: 64a 56255i bk6: 12a 56410i bk7: 8a 56466i bk8: 0a 56534i bk9: 0a 56534i bk10: 0a 56535i bk11: 0a 56538i bk12: 0a 56538i bk13: 0a 56538i bk14: 0a 56539i bk15: 0a 56539i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0295736
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56537 n_nop=56101 n_act=8 n_pre=0 n_req=226 n_rd=404 n_write=24 bw_util=0.01514
n_activity=2265 dram_eff=0.3779
bk0: 64a 56364i bk1: 64a 56314i bk2: 64a 56311i bk3: 64a 56202i bk4: 64a 56310i bk5: 64a 56251i bk6: 12a 56412i bk7: 8a 56466i bk8: 0a 56533i bk9: 0a 56533i bk10: 0a 56535i bk11: 0a 56536i bk12: 0a 56537i bk13: 0a 56538i bk14: 0a 56540i bk15: 0a 56540i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0148575

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1809, Miss = 105, Miss_rate = 0.058, Pending_hits = 10, Reservation_fails = 338
L2_cache_bank[1]: Access = 1844, Miss = 102, Miss_rate = 0.055, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 1756, Miss = 104, Miss_rate = 0.059, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[3]: Access = 1802, Miss = 102, Miss_rate = 0.057, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 1777, Miss = 103, Miss_rate = 0.058, Pending_hits = 4, Reservation_fails = 100
L2_cache_bank[5]: Access = 5292, Miss = 101, Miss_rate = 0.019, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 1716, Miss = 102, Miss_rate = 0.059, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 2103, Miss = 100, Miss_rate = 0.048, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 1837, Miss = 102, Miss_rate = 0.056, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 2160, Miss = 100, Miss_rate = 0.046, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[10]: Access = 1805, Miss = 102, Miss_rate = 0.057, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 2175, Miss = 100, Miss_rate = 0.046, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 26076
L2_total_cache_misses = 1223
L2_total_cache_miss_rate = 0.0469
L2_total_cache_pending_hits = 28
L2_total_cache_reservation_fails = 438
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5451
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1088
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 19302
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 129
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 61
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 329
L2_cache_data_port_util = 0.081
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=52578
icnt_total_pkts_simt_to_mem=45672
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (27 samples)
	minimum = nan (27 samples)
	maximum = -nan (27 samples)
Network latency average = -nan (27 samples)
	minimum = nan (27 samples)
	maximum = -nan (27 samples)
Flit latency average = -nan (27 samples)
	minimum = nan (27 samples)
	maximum = -nan (27 samples)
Fragmentation average = -nan (27 samples)
	minimum = nan (27 samples)
	maximum = -nan (27 samples)
Injected packet rate average = -nan (27 samples)
	minimum = -nan (27 samples)
	maximum = -nan (27 samples)
Accepted packet rate average = -nan (27 samples)
	minimum = -nan (27 samples)
	maximum = -nan (27 samples)
Injected flit rate average = -nan (27 samples)
	minimum = -nan (27 samples)
	maximum = -nan (27 samples)
Accepted flit rate average = -nan (27 samples)
	minimum = -nan (27 samples)
	maximum = -nan (27 samples)
Injected packet size average = -nan (27 samples)
Accepted packet size average = -nan (27 samples)
Hops average = -nan (27 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,42835)
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,42835)
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,42835)
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,42835)
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,42835)
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,42835)
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,42835)
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,42835)
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,42835)
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,42835)
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,42835)
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,42835)
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,42835)
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,42835)
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,42835)
GPGPU-Sim uArch: core:  8, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,42835)
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(5,0,0) tid=(235,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (292,42835), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (292,42835), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (292,42835), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (293,42835), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (294,42835), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (294,42835), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (298,42835), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (298,42835), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (298,42835), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (298,42835), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (299,42835), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (304,42835), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (308,42835), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (372,42835), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 43335  inst.: 1376743 (ipc=221.1) sim_rate=49169 (inst/sec) elapsed = 0:0:00:28 / Thu Apr 12 15:16:03 2018
GPGPU-Sim uArch: Shader 2 finished CTA #0 (699,42835), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (813,42835), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 3.
Destroy streams for kernel 8: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 814
gpu_sim_insn = 110662
gpu_ipc =     135.9484
gpu_tot_sim_cycle = 43649
gpu_tot_sim_insn = 1376852
gpu_tot_ipc =      31.5437
gpu_tot_issued_cta = 128
max_total_param_size = 0
gpu_stall_dramfull = 4089
gpu_stall_icnt2sh    = 20802
gpu_total_sim_rate=49173

========= Core RFC stats =========
	Total RFC Accesses     = 245034
	Total RFC Misses       = 137831
	Total RFC Read Misses  = 66670
	Total RFC Write Misses = 71161
	Total RFC Evictions    = 89839

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 74239
	L1I_total_cache_misses = 455
	L1I_total_cache_miss_rate = 0.0061
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 4815, Miss = 1427, Miss_rate = 0.296, Pending_hits = 145, Reservation_fails = 4727
	L1D_cache_core[1]: Access = 5114, Miss = 1608, Miss_rate = 0.314, Pending_hits = 185, Reservation_fails = 4261
	L1D_cache_core[2]: Access = 4722, Miss = 1436, Miss_rate = 0.304, Pending_hits = 181, Reservation_fails = 4376
	L1D_cache_core[3]: Access = 5136, Miss = 1621, Miss_rate = 0.316, Pending_hits = 173, Reservation_fails = 6161
	L1D_cache_core[4]: Access = 5709, Miss = 1716, Miss_rate = 0.301, Pending_hits = 194, Reservation_fails = 6223
	L1D_cache_core[5]: Access = 7019, Miss = 2623, Miss_rate = 0.374, Pending_hits = 336, Reservation_fails = 7144
	L1D_cache_core[6]: Access = 7110, Miss = 2488, Miss_rate = 0.350, Pending_hits = 436, Reservation_fails = 7646
	L1D_cache_core[7]: Access = 5139, Miss = 1532, Miss_rate = 0.298, Pending_hits = 157, Reservation_fails = 5196
	L1D_cache_core[8]: Access = 4799, Miss = 1506, Miss_rate = 0.314, Pending_hits = 183, Reservation_fails = 4376
	L1D_cache_core[9]: Access = 5101, Miss = 1702, Miss_rate = 0.334, Pending_hits = 198, Reservation_fails = 5257
	L1D_cache_core[10]: Access = 5066, Miss = 1565, Miss_rate = 0.309, Pending_hits = 176, Reservation_fails = 5304
	L1D_cache_core[11]: Access = 4814, Miss = 1443, Miss_rate = 0.300, Pending_hits = 156, Reservation_fails = 4399
	L1D_cache_core[12]: Access = 4661, Miss = 1499, Miss_rate = 0.322, Pending_hits = 162, Reservation_fails = 5316
	L1D_cache_core[13]: Access = 4807, Miss = 1553, Miss_rate = 0.323, Pending_hits = 183, Reservation_fails = 5034
	L1D_cache_core[14]: Access = 4849, Miss = 1488, Miss_rate = 0.307, Pending_hits = 174, Reservation_fails = 5089
	L1D_total_cache_accesses = 78861
	L1D_total_cache_misses = 25207
	L1D_total_cache_miss_rate = 0.3196
	L1D_total_cache_pending_hits = 3039
	L1D_total_cache_reservation_fails = 80509
	L1D_cache_data_port_util = 0.128
	L1D_cache_fill_port_util = 0.017
L1C_cache:
	L1C_total_cache_accesses = 7168
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0670
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 49846
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2989
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6579
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 16325
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 6688
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 769
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 50
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 18628
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 64184
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 73784
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 455
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
1302, 944, 880, 880, 1158, 1024, 1134, 1222, 
gpgpu_n_tot_thrd_icount = 4359552
gpgpu_n_tot_w_icount = 136236
gpgpu_n_stall_shd_mem = 128314
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6579
gpgpu_n_mem_write_global = 19447
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 146956
gpgpu_n_store_insn = 31268
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 229376
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 124894
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:147223	W0_Idle:121036	W0_Scoreboard:383969	W1:36292	W2:16366	W3:11016	W4:7216	W5:4800	W6:3480	W7:2820	W8:2636	W9:2944	W10:2690	W11:2728	W12:3348	W13:2500	W14:2498	W15:1672	W16:1400	W17:1532	W18:790	W19:404	W20:200	W21:124	W22:108	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:28672
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 52632 {8:6579,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 782776 {40:19384,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 600 {8:75,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 894744 {136:6579,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 155576 {8:19447,}
traffic_breakdown_memtocore[INST_ACC_R] = 10200 {136:75,}
maxmrqlatency = 90 
maxdqlatency = 0 
maxmflatency = 620 
averagemflatency = 240 
max_icnt2mem_latency = 444 
max_icnt2sh_latency = 43278 
mrq_lat_table:1001 	99 	94 	75 	54 	37 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	15576 	10416 	49 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	6640 	2457 	2855 	6421 	7032 	711 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2262 	2709 	1433 	180 	10 	0 	0 	2 	9 	43 	1542 	15225 	2626 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	62 	26 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       957         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1482         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1419         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.750000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 17.000000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 16.500000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1364/8 = 170.500000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        35        32        32        32        32        32         6         6         0         0         0         0         0         0         0         0 
dram[1]:        34        32        32        32        32        32         6         6         0         0         0         0         0         0         0         0 
dram[2]:        33        32        32        32        32        32         6         5         0         0         0         0         0         0         0         0 
dram[3]:        32        32        32        32        32        32         6         4         0         0         0         0         0         0         0         0 
dram[4]:        32        32        32        32        32        32         6         4         0         0         0         0         0         0         0         0 
dram[5]:        32        32        32        32        32        32         6         4         0         0         0         0         0         0         0         0 
total reads: 1223
min_bank_accesses = 0!
chip skew: 207/202 = 1.02
number of total write accesses:
dram[0]:         0         0         0         0         5         6         7         6         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         4         7         8         6         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         4         7         7         5         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         5         6         6         4         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         5         8         7         4         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         6         6         7         5         0         0         0         0         0         0         0         0 
total reads: 141
min_bank_accesses = 0!
chip skew: 25/21 = 1.19
average mf latency per bank:
dram[0]:       1312      1356       884       767      6347      6806      7951      8231    none      none      none      none      none      none      none      none  
dram[1]:       1319      1310      1082       990      6463      6725      7049      8059    none      none      none      none      none      none      none      none  
dram[2]:       1304      1188       869       875      6714     10665      7374     87248    none      none      none      none      none      none      none      none  
dram[3]:       1394      1069      1180       982      6925      9716      7560      7589    none      none      none      none      none      none      none      none  
dram[4]:       1468      1044       975       932      7004      9390      7583      8009    none      none      none      none      none      none      none      none  
dram[5]:       1380      1216       960      1107      6727     10164      7326      6970    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        407       513       470       382       498       539       494       450         0         0         0         0         0         0         0         0
dram[1]:        415       409       468       451       532       534       423       472         0         0         0         0         0         0         0         0
dram[2]:        406       404       438       451       489       508       439       574         0         0         0         0         0         0         0         0
dram[3]:        546       530       555       574       540       591       490       478         0         0         0         0         0         0         0         0
dram[4]:        511       404       520       520       524       530       456       449         0         0         0         0         0         0         0         0
dram[5]:        408       514       466       620       479       580       468       453         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57611 n_nop=57159 n_act=11 n_pre=3 n_req=231 n_rd=414 n_write=24 bw_util=0.01521
n_activity=2550 dram_eff=0.3435
bk0: 70a 57363i bk1: 64a 57381i bk2: 64a 57405i bk3: 64a 57301i bk4: 64a 57362i bk5: 64a 57329i bk6: 12a 57473i bk7: 12a 57507i bk8: 0a 57608i bk9: 0a 57608i bk10: 0a 57611i bk11: 0a 57611i bk12: 0a 57612i bk13: 0a 57613i bk14: 0a 57614i bk15: 0a 57614i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00807138
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57611 n_nop=57164 n_act=9 n_pre=1 n_req=231 n_rd=412 n_write=25 bw_util=0.01517
n_activity=2353 dram_eff=0.3714
bk0: 68a 57389i bk1: 64a 57336i bk2: 64a 57400i bk3: 64a 57283i bk4: 64a 57390i bk5: 64a 57325i bk6: 12a 57510i bk7: 12a 57512i bk8: 0a 57607i bk9: 0a 57609i bk10: 0a 57610i bk11: 0a 57610i bk12: 0a 57611i bk13: 0a 57613i bk14: 0a 57614i bk15: 0a 57615i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0184513
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57611 n_nop=57170 n_act=9 n_pre=1 n_req=227 n_rd=408 n_write=23 bw_util=0.01496
n_activity=2219 dram_eff=0.3885
bk0: 66a 57402i bk1: 64a 57343i bk2: 64a 57384i bk3: 64a 57293i bk4: 64a 57387i bk5: 64a 57271i bk6: 12a 57505i bk7: 10a 57528i bk8: 0a 57609i bk9: 0a 57609i bk10: 0a 57610i bk11: 0a 57611i bk12: 0a 57611i bk13: 0a 57613i bk14: 0a 57613i bk15: 0a 57613i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0156741
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57611 n_nop=57178 n_act=8 n_pre=0 n_req=223 n_rd=404 n_write=21 bw_util=0.01475
n_activity=2085 dram_eff=0.4077
bk0: 64a 57400i bk1: 64a 57342i bk2: 64a 57365i bk3: 64a 57275i bk4: 64a 57376i bk5: 64a 57308i bk6: 12a 57512i bk7: 8a 57525i bk8: 0a 57609i bk9: 0a 57609i bk10: 0a 57609i bk11: 0a 57610i bk12: 0a 57612i bk13: 0a 57612i bk14: 0a 57613i bk15: 0a 57614i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0159865
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57611 n_nop=57175 n_act=8 n_pre=0 n_req=226 n_rd=404 n_write=24 bw_util=0.01486
n_activity=2196 dram_eff=0.3898
bk0: 64a 57433i bk1: 64a 57363i bk2: 64a 57317i bk3: 64a 57237i bk4: 64a 57387i bk5: 64a 57329i bk6: 12a 57484i bk7: 8a 57540i bk8: 0a 57608i bk9: 0a 57608i bk10: 0a 57609i bk11: 0a 57612i bk12: 0a 57612i bk13: 0a 57612i bk14: 0a 57613i bk15: 0a 57613i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0290222
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57611 n_nop=57175 n_act=8 n_pre=0 n_req=226 n_rd=404 n_write=24 bw_util=0.01486
n_activity=2265 dram_eff=0.3779
bk0: 64a 57438i bk1: 64a 57388i bk2: 64a 57385i bk3: 64a 57276i bk4: 64a 57384i bk5: 64a 57325i bk6: 12a 57486i bk7: 8a 57540i bk8: 0a 57607i bk9: 0a 57607i bk10: 0a 57609i bk11: 0a 57610i bk12: 0a 57611i bk13: 0a 57612i bk14: 0a 57614i bk15: 0a 57614i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0145805

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1811, Miss = 105, Miss_rate = 0.058, Pending_hits = 10, Reservation_fails = 338
L2_cache_bank[1]: Access = 1847, Miss = 102, Miss_rate = 0.055, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 1759, Miss = 104, Miss_rate = 0.059, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[3]: Access = 1804, Miss = 102, Miss_rate = 0.057, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 1780, Miss = 103, Miss_rate = 0.058, Pending_hits = 4, Reservation_fails = 100
L2_cache_bank[5]: Access = 5296, Miss = 101, Miss_rate = 0.019, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 1718, Miss = 102, Miss_rate = 0.059, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 2108, Miss = 100, Miss_rate = 0.047, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 1840, Miss = 102, Miss_rate = 0.055, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 2165, Miss = 100, Miss_rate = 0.046, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[10]: Access = 1808, Miss = 102, Miss_rate = 0.056, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 2180, Miss = 100, Miss_rate = 0.046, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 26116
L2_total_cache_misses = 1223
L2_total_cache_miss_rate = 0.0468
L2_total_cache_pending_hits = 28
L2_total_cache_reservation_fails = 438
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5487
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1088
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 19306
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 129
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 61
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 329
L2_cache_data_port_util = 0.080
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=52762
icnt_total_pkts_simt_to_mem=45716
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.975
	minimum = 6
	maximum = 12
Network latency average = 7.9375
	minimum = 6
	maximum = 11
Slowest packet = 52196
Flit latency average = 6.08333
	minimum = 6
	maximum = 8
Slowest flit = 98255
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00364
	minimum = 0.002457 (at node 0)
	maximum = 0.00737101 (at node 2)
Accepted packet rate average = 0.00364
	minimum = 0.002457 (at node 0)
	maximum = 0.00737101 (at node 2)
Injected flit rate average = 0.010374
	minimum = 0.002457 (at node 0)
	maximum = 0.0307125 (at node 26)
Accepted flit rate average= 0.010374
	minimum = 0.002457 (at node 15)
	maximum = 0.027027 (at node 2)
Injected packet length average = 2.85
Accepted packet length average = 2.85
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (28 samples)
	minimum = nan (28 samples)
	maximum = -nan (28 samples)
Network latency average = -nan (28 samples)
	minimum = nan (28 samples)
	maximum = -nan (28 samples)
Flit latency average = -nan (28 samples)
	minimum = nan (28 samples)
	maximum = -nan (28 samples)
Fragmentation average = -nan (28 samples)
	minimum = nan (28 samples)
	maximum = -nan (28 samples)
Injected packet rate average = -nan (28 samples)
	minimum = -nan (28 samples)
	maximum = -nan (28 samples)
Accepted packet rate average = -nan (28 samples)
	minimum = -nan (28 samples)
	maximum = -nan (28 samples)
Injected flit rate average = -nan (28 samples)
	minimum = -nan (28 samples)
	maximum = -nan (28 samples)
Accepted flit rate average = -nan (28 samples)
	minimum = -nan (28 samples)
	maximum = -nan (28 samples)
Injected packet size average = -nan (28 samples)
Accepted packet size average = -nan (28 samples)
Hops average = -nan (28 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 28 sec (28 sec)
gpgpu_simulation_rate = 49173 (inst/sec)
gpgpu_simulation_rate = 1558 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
Kernel Executed 8 times
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 43649
gpu_tot_sim_insn = 1376852
gpu_tot_ipc =      31.5437
gpu_tot_issued_cta = 128
max_total_param_size = 0
gpu_stall_dramfull = 4089
gpu_stall_icnt2sh    = 20802
gpu_total_sim_rate=49173

========= Core RFC stats =========
	Total RFC Accesses     = 245034
	Total RFC Misses       = 137831
	Total RFC Read Misses  = 66670
	Total RFC Write Misses = 71161
	Total RFC Evictions    = 89839

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 74239
	L1I_total_cache_misses = 455
	L1I_total_cache_miss_rate = 0.0061
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 4815, Miss = 1427, Miss_rate = 0.296, Pending_hits = 145, Reservation_fails = 4727
	L1D_cache_core[1]: Access = 5114, Miss = 1608, Miss_rate = 0.314, Pending_hits = 185, Reservation_fails = 4261
	L1D_cache_core[2]: Access = 4722, Miss = 1436, Miss_rate = 0.304, Pending_hits = 181, Reservation_fails = 4376
	L1D_cache_core[3]: Access = 5136, Miss = 1621, Miss_rate = 0.316, Pending_hits = 173, Reservation_fails = 6161
	L1D_cache_core[4]: Access = 5709, Miss = 1716, Miss_rate = 0.301, Pending_hits = 194, Reservation_fails = 6223
	L1D_cache_core[5]: Access = 7019, Miss = 2623, Miss_rate = 0.374, Pending_hits = 336, Reservation_fails = 7144
	L1D_cache_core[6]: Access = 7110, Miss = 2488, Miss_rate = 0.350, Pending_hits = 436, Reservation_fails = 7646
	L1D_cache_core[7]: Access = 5139, Miss = 1532, Miss_rate = 0.298, Pending_hits = 157, Reservation_fails = 5196
	L1D_cache_core[8]: Access = 4799, Miss = 1506, Miss_rate = 0.314, Pending_hits = 183, Reservation_fails = 4376
	L1D_cache_core[9]: Access = 5101, Miss = 1702, Miss_rate = 0.334, Pending_hits = 198, Reservation_fails = 5257
	L1D_cache_core[10]: Access = 5066, Miss = 1565, Miss_rate = 0.309, Pending_hits = 176, Reservation_fails = 5304
	L1D_cache_core[11]: Access = 4814, Miss = 1443, Miss_rate = 0.300, Pending_hits = 156, Reservation_fails = 4399
	L1D_cache_core[12]: Access = 4661, Miss = 1499, Miss_rate = 0.322, Pending_hits = 162, Reservation_fails = 5316
	L1D_cache_core[13]: Access = 4807, Miss = 1553, Miss_rate = 0.323, Pending_hits = 183, Reservation_fails = 5034
	L1D_cache_core[14]: Access = 4849, Miss = 1488, Miss_rate = 0.307, Pending_hits = 174, Reservation_fails = 5089
	L1D_total_cache_accesses = 78861
	L1D_total_cache_misses = 25207
	L1D_total_cache_miss_rate = 0.3196
	L1D_total_cache_pending_hits = 3039
	L1D_total_cache_reservation_fails = 80509
	L1D_cache_data_port_util = 0.128
	L1D_cache_fill_port_util = 0.017
L1C_cache:
	L1C_total_cache_accesses = 7168
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0670
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 49846
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2989
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6579
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 16325
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 6688
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 769
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 50
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 18628
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 64184
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 73784
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 455
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
1302, 944, 880, 880, 1158, 1024, 1134, 1222, 
gpgpu_n_tot_thrd_icount = 4359552
gpgpu_n_tot_w_icount = 136236
gpgpu_n_stall_shd_mem = 128314
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6579
gpgpu_n_mem_write_global = 19447
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 146956
gpgpu_n_store_insn = 31268
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 229376
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 124894
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:147223	W0_Idle:121036	W0_Scoreboard:383969	W1:36292	W2:16366	W3:11016	W4:7216	W5:4800	W6:3480	W7:2820	W8:2636	W9:2944	W10:2690	W11:2728	W12:3348	W13:2500	W14:2498	W15:1672	W16:1400	W17:1532	W18:790	W19:404	W20:200	W21:124	W22:108	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:28672
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 52632 {8:6579,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 782776 {40:19384,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 600 {8:75,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 894744 {136:6579,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 155576 {8:19447,}
traffic_breakdown_memtocore[INST_ACC_R] = 10200 {136:75,}
maxmrqlatency = 90 
maxdqlatency = 0 
maxmflatency = 620 
averagemflatency = 240 
max_icnt2mem_latency = 444 
max_icnt2sh_latency = 43278 
mrq_lat_table:1001 	99 	94 	75 	54 	37 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	15576 	10416 	49 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	6640 	2457 	2855 	6421 	7032 	711 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2262 	2709 	1433 	180 	10 	0 	0 	2 	9 	43 	1542 	15225 	2626 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	63 	26 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       957         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1482         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1419         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.750000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 17.000000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 16.500000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1364/8 = 170.500000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        35        32        32        32        32        32         6         6         0         0         0         0         0         0         0         0 
dram[1]:        34        32        32        32        32        32         6         6         0         0         0         0         0         0         0         0 
dram[2]:        33        32        32        32        32        32         6         5         0         0         0         0         0         0         0         0 
dram[3]:        32        32        32        32        32        32         6         4         0         0         0         0         0         0         0         0 
dram[4]:        32        32        32        32        32        32         6         4         0         0         0         0         0         0         0         0 
dram[5]:        32        32        32        32        32        32         6         4         0         0         0         0         0         0         0         0 
total reads: 1223
min_bank_accesses = 0!
chip skew: 207/202 = 1.02
number of total write accesses:
dram[0]:         0         0         0         0         5         6         7         6         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         4         7         8         6         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         4         7         7         5         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         5         6         6         4         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         5         8         7         4         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         6         6         7         5         0         0         0         0         0         0         0         0 
total reads: 141
min_bank_accesses = 0!
chip skew: 25/21 = 1.19
average mf latency per bank:
dram[0]:       1312      1356       884       767      6347      6806      7951      8231    none      none      none      none      none      none      none      none  
dram[1]:       1319      1310      1082       990      6463      6725      7049      8059    none      none      none      none      none      none      none      none  
dram[2]:       1304      1188       869       875      6714     10665      7374     87248    none      none      none      none      none      none      none      none  
dram[3]:       1394      1069      1180       982      6925      9716      7560      7589    none      none      none      none      none      none      none      none  
dram[4]:       1468      1044       975       932      7004      9390      7583      8009    none      none      none      none      none      none      none      none  
dram[5]:       1380      1216       960      1107      6727     10164      7326      6970    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        407       513       470       382       498       539       494       450         0         0         0         0         0         0         0         0
dram[1]:        415       409       468       451       532       534       423       472         0         0         0         0         0         0         0         0
dram[2]:        406       404       438       451       489       508       439       574         0         0         0         0         0         0         0         0
dram[3]:        546       530       555       574       540       591       490       478         0         0         0         0         0         0         0         0
dram[4]:        511       404       520       520       524       530       456       449         0         0         0         0         0         0         0         0
dram[5]:        408       514       466       620       479       580       468       453         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57611 n_nop=57159 n_act=11 n_pre=3 n_req=231 n_rd=414 n_write=24 bw_util=0.01521
n_activity=2550 dram_eff=0.3435
bk0: 70a 57363i bk1: 64a 57381i bk2: 64a 57405i bk3: 64a 57301i bk4: 64a 57362i bk5: 64a 57329i bk6: 12a 57473i bk7: 12a 57507i bk8: 0a 57608i bk9: 0a 57608i bk10: 0a 57611i bk11: 0a 57611i bk12: 0a 57612i bk13: 0a 57613i bk14: 0a 57614i bk15: 0a 57614i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00807138
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57611 n_nop=57164 n_act=9 n_pre=1 n_req=231 n_rd=412 n_write=25 bw_util=0.01517
n_activity=2353 dram_eff=0.3714
bk0: 68a 57389i bk1: 64a 57336i bk2: 64a 57400i bk3: 64a 57283i bk4: 64a 57390i bk5: 64a 57325i bk6: 12a 57510i bk7: 12a 57512i bk8: 0a 57607i bk9: 0a 57609i bk10: 0a 57610i bk11: 0a 57610i bk12: 0a 57611i bk13: 0a 57613i bk14: 0a 57614i bk15: 0a 57615i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0184513
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57611 n_nop=57170 n_act=9 n_pre=1 n_req=227 n_rd=408 n_write=23 bw_util=0.01496
n_activity=2219 dram_eff=0.3885
bk0: 66a 57402i bk1: 64a 57343i bk2: 64a 57384i bk3: 64a 57293i bk4: 64a 57387i bk5: 64a 57271i bk6: 12a 57505i bk7: 10a 57528i bk8: 0a 57609i bk9: 0a 57609i bk10: 0a 57610i bk11: 0a 57611i bk12: 0a 57611i bk13: 0a 57613i bk14: 0a 57613i bk15: 0a 57613i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0156741
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57611 n_nop=57178 n_act=8 n_pre=0 n_req=223 n_rd=404 n_write=21 bw_util=0.01475
n_activity=2085 dram_eff=0.4077
bk0: 64a 57400i bk1: 64a 57342i bk2: 64a 57365i bk3: 64a 57275i bk4: 64a 57376i bk5: 64a 57308i bk6: 12a 57512i bk7: 8a 57525i bk8: 0a 57609i bk9: 0a 57609i bk10: 0a 57609i bk11: 0a 57610i bk12: 0a 57612i bk13: 0a 57612i bk14: 0a 57613i bk15: 0a 57614i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0159865
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57611 n_nop=57175 n_act=8 n_pre=0 n_req=226 n_rd=404 n_write=24 bw_util=0.01486
n_activity=2196 dram_eff=0.3898
bk0: 64a 57433i bk1: 64a 57363i bk2: 64a 57317i bk3: 64a 57237i bk4: 64a 57387i bk5: 64a 57329i bk6: 12a 57484i bk7: 8a 57540i bk8: 0a 57608i bk9: 0a 57608i bk10: 0a 57609i bk11: 0a 57612i bk12: 0a 57612i bk13: 0a 57612i bk14: 0a 57613i bk15: 0a 57613i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0290222
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57611 n_nop=57175 n_act=8 n_pre=0 n_req=226 n_rd=404 n_write=24 bw_util=0.01486
n_activity=2265 dram_eff=0.3779
bk0: 64a 57438i bk1: 64a 57388i bk2: 64a 57385i bk3: 64a 57276i bk4: 64a 57384i bk5: 64a 57325i bk6: 12a 57486i bk7: 8a 57540i bk8: 0a 57607i bk9: 0a 57607i bk10: 0a 57609i bk11: 0a 57610i bk12: 0a 57611i bk13: 0a 57612i bk14: 0a 57614i bk15: 0a 57614i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0145805

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1811, Miss = 105, Miss_rate = 0.058, Pending_hits = 10, Reservation_fails = 338
L2_cache_bank[1]: Access = 1847, Miss = 102, Miss_rate = 0.055, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 1759, Miss = 104, Miss_rate = 0.059, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[3]: Access = 1804, Miss = 102, Miss_rate = 0.057, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 1780, Miss = 103, Miss_rate = 0.058, Pending_hits = 4, Reservation_fails = 100
L2_cache_bank[5]: Access = 5296, Miss = 101, Miss_rate = 0.019, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 1718, Miss = 102, Miss_rate = 0.059, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 2108, Miss = 100, Miss_rate = 0.047, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 1840, Miss = 102, Miss_rate = 0.055, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 2165, Miss = 100, Miss_rate = 0.046, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[10]: Access = 1808, Miss = 102, Miss_rate = 0.056, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 2180, Miss = 100, Miss_rate = 0.046, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 26116
L2_total_cache_misses = 1223
L2_total_cache_miss_rate = 0.0468
L2_total_cache_pending_hits = 28
L2_total_cache_reservation_fails = 438
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5487
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1088
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 19306
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 129
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 61
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 329
L2_cache_data_port_util = 0.080
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=52762
icnt_total_pkts_simt_to_mem=45716
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (29 samples)
	minimum = nan (29 samples)
	maximum = -nan (29 samples)
Network latency average = -nan (29 samples)
	minimum = nan (29 samples)
	maximum = -nan (29 samples)
Flit latency average = -nan (29 samples)
	minimum = nan (29 samples)
	maximum = -nan (29 samples)
Fragmentation average = -nan (29 samples)
	minimum = nan (29 samples)
	maximum = -nan (29 samples)
Injected packet rate average = -nan (29 samples)
	minimum = -nan (29 samples)
	maximum = -nan (29 samples)
Accepted packet rate average = -nan (29 samples)
	minimum = -nan (29 samples)
	maximum = -nan (29 samples)
Injected flit rate average = -nan (29 samples)
	minimum = -nan (29 samples)
	maximum = -nan (29 samples)
Accepted flit rate average = -nan (29 samples)
	minimum = -nan (29 samples)
	maximum = -nan (29 samples)
Injected packet size average = -nan (29 samples)
Accepted packet size average = -nan (29 samples)
Hops average = -nan (29 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
Processing time: 27865.494141 (ms)
Result stored in result.txt
