module top_module (
    input  [4:0] a, b, c, d, e, f,
    output [7:0] w, x, y, z
);

    wire [31:0] concatenated = {a, b, c, d, e, f, 2'b11};  // total 32 bits (30 bits inputs + 2 bits '11')

    assign w = concatenated[31:24];  
    assign x = concatenated[23:16];
    assign y = concatenated[15:8];
    assign z = concatenated[7:0];

endmodule
