/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [7:0] _00_;
  reg [2:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [7:0] celloutsig_0_12z;
  wire [3:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [8:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [7:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [5:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [2:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [4:0] celloutsig_0_28z;
  wire [10:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [16:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_34z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_44z;
  wire [3:0] celloutsig_0_45z;
  wire celloutsig_0_47z;
  wire [3:0] celloutsig_0_48z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire celloutsig_0_54z;
  wire celloutsig_0_55z;
  wire celloutsig_0_56z;
  wire [28:0] celloutsig_0_57z;
  wire [2:0] celloutsig_0_5z;
  wire celloutsig_0_7z;
  wire [10:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [12:0] celloutsig_1_10z;
  wire [6:0] celloutsig_1_11z;
  wire [19:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [3:0] celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [8:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [8:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_38z = ~(celloutsig_0_26z & celloutsig_0_10z);
  assign celloutsig_0_55z = ~(celloutsig_0_54z & celloutsig_0_26z);
  assign celloutsig_0_56z = ~(celloutsig_0_29z[1] & celloutsig_0_21z);
  assign celloutsig_0_20z = ~(celloutsig_0_1z & 1'h1);
  assign celloutsig_0_21z = ~(celloutsig_0_7z & celloutsig_0_17z[0]);
  assign celloutsig_0_50z = ~celloutsig_0_1z;
  assign celloutsig_0_31z = ~celloutsig_0_4z;
  assign celloutsig_1_8z = ~celloutsig_1_2z;
  assign celloutsig_0_4z = ~((celloutsig_0_1z | celloutsig_0_2z) & in_data[36]);
  assign celloutsig_0_11z = ~((celloutsig_0_4z | celloutsig_0_1z) & celloutsig_0_10z);
  assign celloutsig_0_49z = ~((celloutsig_0_14z[2] | celloutsig_0_7z) & (celloutsig_0_24z | celloutsig_0_45z[2]));
  assign celloutsig_0_7z = ~((celloutsig_0_2z | celloutsig_0_4z) & (in_data[75] | celloutsig_0_31z));
  assign celloutsig_0_26z = ~(in_data[56] ^ celloutsig_0_24z);
  assign celloutsig_1_1z = in_data[126:124] + { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_12z = { celloutsig_0_31z, celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_1z } + { in_data[58:52], celloutsig_0_11z };
  assign celloutsig_0_17z = { celloutsig_0_9z[10:5], celloutsig_0_5z[2], 1'h1, celloutsig_0_5z[0] } + { in_data[28:26], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_11z, celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_2z };
  assign celloutsig_0_19z = { celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_1z, 1'h1, celloutsig_0_31z, _00_[2:0] } + { celloutsig_0_12z[6:1], celloutsig_0_15z, celloutsig_0_7z };
  reg [2:0] _18_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _18_ <= 3'h0;
    else _18_ <= { celloutsig_0_9z[4:3], celloutsig_0_11z };
  assign _00_[2:0] = _18_;
  assign celloutsig_0_32z = { celloutsig_0_30z[11:3], celloutsig_0_25z, celloutsig_0_3z, celloutsig_0_20z } >= { celloutsig_0_0z[1:0], celloutsig_0_28z, celloutsig_0_24z, celloutsig_0_22z };
  assign celloutsig_0_34z = { celloutsig_0_5z[2], 1'h1, celloutsig_0_5z[0] } >= _00_[2:0];
  assign celloutsig_0_44z = { celloutsig_0_1z, 1'h1, celloutsig_0_25z, celloutsig_0_38z } >= { celloutsig_0_19z[4:0], celloutsig_0_11z };
  assign celloutsig_0_54z = { celloutsig_0_12z[2], celloutsig_0_18z, celloutsig_0_44z } >= { celloutsig_0_39z, celloutsig_0_37z, celloutsig_0_15z };
  assign celloutsig_1_18z = { celloutsig_1_12z[18:12], celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_15z } >= { celloutsig_1_10z[7:3], celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_7z[8:3], 3'h7 };
  assign celloutsig_0_15z = { celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_5z[2], 1'h1, celloutsig_0_5z[0], celloutsig_0_4z, celloutsig_0_2z } >= celloutsig_0_9z[8:1];
  assign celloutsig_0_24z = { celloutsig_0_9z[2:1], celloutsig_0_18z, 1'h1, celloutsig_0_18z, celloutsig_0_22z, celloutsig_0_20z, celloutsig_0_11z, celloutsig_0_1z, 1'h1 } >= { celloutsig_0_19z[6:1], celloutsig_0_3z, celloutsig_0_20z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_0_2z = { in_data[85:84], celloutsig_0_1z, celloutsig_0_1z } >= { celloutsig_0_0z[2:1], celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_39z = { celloutsig_0_11z, celloutsig_0_31z, celloutsig_0_7z } > { celloutsig_0_14z[1:0], celloutsig_0_20z };
  assign celloutsig_0_18z = { in_data[72:67], celloutsig_0_1z } > { celloutsig_0_12z[2], celloutsig_0_10z, celloutsig_0_15z, celloutsig_0_5z[2], 1'h1, celloutsig_0_5z[0], celloutsig_0_15z };
  assign celloutsig_0_10z = { celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_1z } <= celloutsig_0_0z;
  assign celloutsig_1_2z = celloutsig_1_0z & ~(celloutsig_1_0z);
  assign celloutsig_0_1z = in_data[42] & ~(celloutsig_0_0z[2]);
  assign celloutsig_0_45z = { celloutsig_0_19z[2:0], celloutsig_0_31z } % { 1'h1, celloutsig_0_14z[2], celloutsig_0_34z, celloutsig_0_32z };
  assign celloutsig_1_10z = { celloutsig_1_3z[0], celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_7z[8:3], 3'h7, celloutsig_1_0z } % { 1'h1, celloutsig_1_9z[7:5], celloutsig_1_7z[8:3], 3'h7 };
  assign celloutsig_1_12z = { celloutsig_1_10z[11:0], celloutsig_1_11z, celloutsig_1_2z } % { 1'h1, in_data[181:180], celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_11z };
  assign celloutsig_0_14z = in_data[79:76] % { 1'h1, celloutsig_0_12z[2:0] };
  assign celloutsig_0_28z = { celloutsig_0_18z, celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_7z } % { 1'h1, celloutsig_0_17z[7:4] };
  assign celloutsig_0_30z = { celloutsig_0_28z[4:2], celloutsig_0_4z, celloutsig_0_31z, celloutsig_0_23z, celloutsig_0_1z, celloutsig_0_17z, celloutsig_0_11z } % { 1'h1, in_data[46:35], celloutsig_0_14z };
  assign celloutsig_0_3z = | { in_data[93:73], celloutsig_0_2z };
  assign celloutsig_1_5z = | { in_data[186:180], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_0_23z = | { celloutsig_0_12z[2:1], celloutsig_0_15z, celloutsig_0_3z, celloutsig_0_14z, celloutsig_0_7z, celloutsig_0_7z };
  assign celloutsig_0_27z = | { celloutsig_0_12z, celloutsig_0_19z, celloutsig_0_2z, celloutsig_0_18z, celloutsig_0_10z };
  assign celloutsig_0_37z = celloutsig_0_15z & celloutsig_0_9z[0];
  assign celloutsig_0_47z = celloutsig_0_31z & celloutsig_0_38z;
  assign celloutsig_1_0z = in_data[167] & in_data[138];
  assign celloutsig_1_4z = celloutsig_1_1z[1] & celloutsig_1_1z[2];
  assign celloutsig_1_13z = celloutsig_1_4z & celloutsig_1_5z;
  assign celloutsig_1_19z = celloutsig_1_1z[2] & celloutsig_1_13z;
  assign celloutsig_0_48z = celloutsig_0_9z[3:0] >>> { celloutsig_0_19z[5:3], celloutsig_0_26z };
  assign celloutsig_1_9z = { celloutsig_1_7z[7:3], 2'h3, celloutsig_1_0z, celloutsig_1_6z } >>> { celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_8z };
  assign celloutsig_1_11z = { in_data[136:132], celloutsig_1_8z, celloutsig_1_4z } >>> { celloutsig_1_9z[4:2], celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_1_15z = { celloutsig_1_9z[6:5], celloutsig_1_6z, celloutsig_1_13z } >>> { celloutsig_1_7z[5:3], celloutsig_1_6z };
  assign celloutsig_0_9z = { celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_1z } >>> { in_data[5:0], celloutsig_0_4z, celloutsig_0_5z[2], 1'h1, celloutsig_0_5z[0], celloutsig_0_4z };
  assign celloutsig_0_22z = celloutsig_0_9z[8:3] >>> celloutsig_0_12z[6:1];
  assign celloutsig_0_25z = { celloutsig_0_0z[2:1], celloutsig_0_24z } >>> { celloutsig_0_17z[4], celloutsig_0_15z, celloutsig_0_10z };
  assign celloutsig_0_29z = { in_data[64:63], celloutsig_0_17z } >>> { celloutsig_0_1z, celloutsig_0_14z, celloutsig_0_27z, celloutsig_0_3z, celloutsig_0_5z[2], 1'h1, celloutsig_0_5z[0], celloutsig_0_11z };
  assign celloutsig_0_57z = { celloutsig_0_17z[2:0], celloutsig_0_32z, celloutsig_0_32z, celloutsig_0_48z, celloutsig_0_32z, _00_[2:0], celloutsig_0_23z, celloutsig_0_31z, celloutsig_0_32z, celloutsig_0_22z, celloutsig_0_50z, celloutsig_0_21z, celloutsig_0_47z, celloutsig_0_56z, celloutsig_0_49z, celloutsig_0_24z, celloutsig_0_26z } ~^ { celloutsig_0_14z[2], celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_19z, celloutsig_0_44z, celloutsig_0_26z, celloutsig_0_24z, _00_[2:0], celloutsig_0_55z, celloutsig_0_20z };
  assign celloutsig_1_3z = { in_data[127:126], celloutsig_1_0z } ~^ in_data[167:165];
  assign celloutsig_1_6z = ~((in_data[146] & celloutsig_1_0z) | celloutsig_1_3z[0]);
  always_latch
    if (!clkin_data[64]) celloutsig_0_0z = 3'h0;
    else if (clkin_data[0]) celloutsig_0_0z = in_data[92:90];
  assign { celloutsig_0_5z[0], celloutsig_0_5z[2] } = { celloutsig_0_1z, celloutsig_0_0z[1] } ~^ { celloutsig_0_2z, celloutsig_0_1z };
  assign { celloutsig_1_7z[3], celloutsig_1_7z[6], celloutsig_1_7z[8], celloutsig_1_7z[5], celloutsig_1_7z[7], celloutsig_1_7z[4] } = { celloutsig_1_6z, celloutsig_1_1z[2:1], celloutsig_1_1z[1:0], celloutsig_1_1z[0] } ~^ { in_data[132], in_data[135], in_data[137], in_data[134], in_data[136], in_data[133] };
  assign _00_[7:3] = { celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_1z, 1'h1, celloutsig_0_31z };
  assign celloutsig_0_5z[1] = 1'h1;
  assign celloutsig_1_7z[2:0] = 3'h7;
  assign { out_data[128], out_data[96], out_data[32], out_data[28:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_56z, celloutsig_0_57z };
endmodule
