{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1527089756888 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.4 Build 182 03/12/2014 SJ Full Version " "Version 13.1.4 Build 182 03/12/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1527089756888 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 23 23:35:56 2018 " "Processing started: Wed May 23 23:35:56 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1527089756888 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1527089756888 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DDC_4CHANNELS_SIM -c DDC_4CHANNELS_SIM " "Command: quartus_map --read_settings_files=on --write_settings_files=off DDC_4CHANNELS_SIM -c DDC_4CHANNELS_SIM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1527089756889 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1527089757766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/module_fir/src/mult_24bit25bit49bit_ip/mult_24bit25bit49bit_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file src/module_fir/src/mult_24bit25bit49bit_ip/mult_24bit25bit49bit_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 MULT_24BIT25BIT49BIT_IP " "Found entity 1: MULT_24BIT25BIT49BIT_IP" {  } { { "SRC/MODULE_FIR/SRC/MULT_24BIT25BIT49BIT_IP/MULT_24BIT25BIT49BIT_IP.v" "" { Text "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/SRC/MODULE_FIR/SRC/MULT_24BIT25BIT49BIT_IP/MULT_24BIT25BIT49BIT_IP.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527089757913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527089757913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/module_fir/src/fir_fun.v 1 1 " "Found 1 design units, including 1 entities, in source file src/module_fir/src/fir_fun.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIR_FUN " "Found entity 1: FIR_FUN" {  } { { "SRC/MODULE_FIR/SRC/FIR_FUN.v" "" { Text "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/SRC/MODULE_FIR/SRC/FIR_FUN.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527089757916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527089757916 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FIR_FUN " "Elaborating entity \"FIR_FUN\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1527089757956 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 FIR_FUN.v(88) " "Verilog HDL assignment warning at FIR_FUN.v(88): truncated value with size 32 to match size of target (10)" {  } { { "SRC/MODULE_FIR/SRC/FIR_FUN.v" "" { Text "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/SRC/MODULE_FIR/SRC/FIR_FUN.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1527089757980 "|FIR_FUN"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 FIR_FUN.v(99) " "Verilog HDL assignment warning at FIR_FUN.v(99): truncated value with size 32 to match size of target (4)" {  } { { "SRC/MODULE_FIR/SRC/FIR_FUN.v" "" { Text "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/SRC/MODULE_FIR/SRC/FIR_FUN.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1527089758012 "|FIR_FUN"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 FIR_FUN.v(106) " "Verilog HDL assignment warning at FIR_FUN.v(106): truncated value with size 32 to match size of target (4)" {  } { { "SRC/MODULE_FIR/SRC/FIR_FUN.v" "" { Text "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/SRC/MODULE_FIR/SRC/FIR_FUN.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1527089758013 "|FIR_FUN"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 FIR_FUN.v(111) " "Verilog HDL assignment warning at FIR_FUN.v(111): truncated value with size 32 to match size of target (10)" {  } { { "SRC/MODULE_FIR/SRC/FIR_FUN.v" "" { Text "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/SRC/MODULE_FIR/SRC/FIR_FUN.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1527089758029 "|FIR_FUN"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 FIR_FUN.v(117) " "Verilog HDL assignment warning at FIR_FUN.v(117): truncated value with size 32 to match size of target (4)" {  } { { "SRC/MODULE_FIR/SRC/FIR_FUN.v" "" { Text "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/SRC/MODULE_FIR/SRC/FIR_FUN.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1527089758042 "|FIR_FUN"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 FIR_FUN.v(123) " "Verilog HDL assignment warning at FIR_FUN.v(123): truncated value with size 32 to match size of target (4)" {  } { { "SRC/MODULE_FIR/SRC/FIR_FUN.v" "" { Text "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/SRC/MODULE_FIR/SRC/FIR_FUN.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1527089758042 "|FIR_FUN"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ridx_c FIR_FUN.v(80) " "Verilog HDL Always Construct warning at FIR_FUN.v(80): inferring latch(es) for variable \"ridx_c\", which holds its previous value in one or more paths through the always construct" {  } { { "SRC/MODULE_FIR/SRC/FIR_FUN.v" "" { Text "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/SRC/MODULE_FIR/SRC/FIR_FUN.v" 80 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1527089758118 "|FIR_FUN"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 FIR_FUN.v(157) " "Verilog HDL assignment warning at FIR_FUN.v(157): truncated value with size 32 to match size of target (13)" {  } { { "SRC/MODULE_FIR/SRC/FIR_FUN.v" "" { Text "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/SRC/MODULE_FIR/SRC/FIR_FUN.v" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1527089758155 "|FIR_FUN"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 FIR_FUN.v(167) " "Verilog HDL assignment warning at FIR_FUN.v(167): truncated value with size 32 to match size of target (10)" {  } { { "SRC/MODULE_FIR/SRC/FIR_FUN.v" "" { Text "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/SRC/MODULE_FIR/SRC/FIR_FUN.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1527089758288 "|FIR_FUN"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ridx_a FIR_FUN.v(152) " "Verilog HDL Always Construct warning at FIR_FUN.v(152): inferring latch(es) for variable \"ridx_a\", which holds its previous value in one or more paths through the always construct" {  } { { "SRC/MODULE_FIR/SRC/FIR_FUN.v" "" { Text "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/SRC/MODULE_FIR/SRC/FIR_FUN.v" 152 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1527089772555 "|FIR_FUN"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 FIR_FUN.v(180) " "Verilog HDL assignment warning at FIR_FUN.v(180): truncated value with size 32 to match size of target (13)" {  } { { "SRC/MODULE_FIR/SRC/FIR_FUN.v" "" { Text "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/SRC/MODULE_FIR/SRC/FIR_FUN.v" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1527089890032 "|FIR_FUN"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 FIR_FUN.v(187) " "Verilog HDL assignment warning at FIR_FUN.v(187): truncated value with size 32 to match size of target (10)" {  } { { "SRC/MODULE_FIR/SRC/FIR_FUN.v" "" { Text "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/SRC/MODULE_FIR/SRC/FIR_FUN.v" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1527089890113 "|FIR_FUN"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 FIR_FUN.v(196) " "Verilog HDL assignment warning at FIR_FUN.v(196): truncated value with size 32 to match size of target (10)" {  } { { "SRC/MODULE_FIR/SRC/FIR_FUN.v" "" { Text "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/SRC/MODULE_FIR/SRC/FIR_FUN.v" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1527089895557 "|FIR_FUN"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ridx_k FIR_FUN.v(177) " "Verilog HDL Always Construct warning at FIR_FUN.v(177): inferring latch(es) for variable \"ridx_k\", which holds its previous value in one or more paths through the always construct" {  } { { "SRC/MODULE_FIR/SRC/FIR_FUN.v" "" { Text "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/SRC/MODULE_FIR/SRC/FIR_FUN.v" 177 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1527089900933 "|FIR_FUN"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 FIR_FUN.v(236) " "Verilog HDL assignment warning at FIR_FUN.v(236): truncated value with size 32 to match size of target (5)" {  } { { "SRC/MODULE_FIR/SRC/FIR_FUN.v" "" { Text "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/SRC/MODULE_FIR/SRC/FIR_FUN.v" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1527089934239 "|FIR_FUN"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 FIR_FUN.v(240) " "Verilog HDL assignment warning at FIR_FUN.v(240): truncated value with size 32 to match size of target (10)" {  } { { "SRC/MODULE_FIR/SRC/FIR_FUN.v" "" { Text "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/SRC/MODULE_FIR/SRC/FIR_FUN.v" 240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1527089934240 "|FIR_FUN"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 FIR_FUN.v(260) " "Verilog HDL assignment warning at FIR_FUN.v(260): truncated value with size 32 to match size of target (10)" {  } { { "SRC/MODULE_FIR/SRC/FIR_FUN.v" "" { Text "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/SRC/MODULE_FIR/SRC/FIR_FUN.v" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1527089934242 "|FIR_FUN"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 FIR_FUN.v(272) " "Verilog HDL assignment warning at FIR_FUN.v(272): truncated value with size 32 to match size of target (3)" {  } { { "SRC/MODULE_FIR/SRC/FIR_FUN.v" "" { Text "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/SRC/MODULE_FIR/SRC/FIR_FUN.v" 272 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1527089934245 "|FIR_FUN"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 FIR_FUN.v(280) " "Verilog HDL assignment warning at FIR_FUN.v(280): truncated value with size 32 to match size of target (10)" {  } { { "SRC/MODULE_FIR/SRC/FIR_FUN.v" "" { Text "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/SRC/MODULE_FIR/SRC/FIR_FUN.v" 280 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1527089934247 "|FIR_FUN"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FIR_FUN.v(284) " "Verilog HDL assignment warning at FIR_FUN.v(284): truncated value with size 32 to match size of target (8)" {  } { { "SRC/MODULE_FIR/SRC/FIR_FUN.v" "" { Text "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/SRC/MODULE_FIR/SRC/FIR_FUN.v" 284 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1527089934272 "|FIR_FUN"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 FIR_FUN.v(289) " "Verilog HDL assignment warning at FIR_FUN.v(289): truncated value with size 32 to match size of target (3)" {  } { { "SRC/MODULE_FIR/SRC/FIR_FUN.v" "" { Text "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/SRC/MODULE_FIR/SRC/FIR_FUN.v" 289 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1527089934303 "|FIR_FUN"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FIR_FUN.v(301) " "Verilog HDL assignment warning at FIR_FUN.v(301): truncated value with size 32 to match size of target (8)" {  } { { "SRC/MODULE_FIR/SRC/FIR_FUN.v" "" { Text "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/SRC/MODULE_FIR/SRC/FIR_FUN.v" 301 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1527089934313 "|FIR_FUN"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 FIR_FUN.v(293) " "Verilog HDL assignment warning at FIR_FUN.v(293): truncated value with size 32 to match size of target (10)" {  } { { "SRC/MODULE_FIR/SRC/FIR_FUN.v" "" { Text "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/SRC/MODULE_FIR/SRC/FIR_FUN.v" 293 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1527089934313 "|FIR_FUN"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 FIR_FUN.v(306) " "Verilog HDL assignment warning at FIR_FUN.v(306): truncated value with size 32 to match size of target (10)" {  } { { "SRC/MODULE_FIR/SRC/FIR_FUN.v" "" { Text "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/SRC/MODULE_FIR/SRC/FIR_FUN.v" 306 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1527089934551 "|FIR_FUN"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 FIR_FUN.v(310) " "Verilog HDL assignment warning at FIR_FUN.v(310): truncated value with size 32 to match size of target (3)" {  } { { "SRC/MODULE_FIR/SRC/FIR_FUN.v" "" { Text "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/SRC/MODULE_FIR/SRC/FIR_FUN.v" 310 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1527089934570 "|FIR_FUN"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FIR_FUN.v(314) " "Verilog HDL assignment warning at FIR_FUN.v(314): truncated value with size 32 to match size of target (8)" {  } { { "SRC/MODULE_FIR/SRC/FIR_FUN.v" "" { Text "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/SRC/MODULE_FIR/SRC/FIR_FUN.v" 314 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1527089934571 "|FIR_FUN"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ridx_d FIR_FUN.v(233) " "Verilog HDL Always Construct warning at FIR_FUN.v(233): inferring latch(es) for variable \"ridx_d\", which holds its previous value in one or more paths through the always construct" {  } { { "SRC/MODULE_FIR/SRC/FIR_FUN.v" "" { Text "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/SRC/MODULE_FIR/SRC/FIR_FUN.v" 233 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1527089934595 "|FIR_FUN"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 FIR_FUN.v(345) " "Verilog HDL assignment warning at FIR_FUN.v(345): truncated value with size 32 to match size of target (4)" {  } { { "SRC/MODULE_FIR/SRC/FIR_FUN.v" "" { Text "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/SRC/MODULE_FIR/SRC/FIR_FUN.v" 345 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1527089934633 "|FIR_FUN"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 24 FIR_FUN.v(351) " "Verilog HDL assignment warning at FIR_FUN.v(351): truncated value with size 64 to match size of target (24)" {  } { { "SRC/MODULE_FIR/SRC/FIR_FUN.v" "" { Text "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/SRC/MODULE_FIR/SRC/FIR_FUN.v" 351 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1527089934633 "|FIR_FUN"}
