#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x135f0b200 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x135f04410 .scope module, "tb_audio_processor_transceiver" "tb_audio_processor_transceiver" 3 3;
 .timescale -9 -12;
P_0x600001bb4340 .param/l "CLK_PERIOD" 0 3 5, +C4<00000000000000000000000000000101>;
v0x600003cbd290_0 .var "bit_shift", 3 0;
v0x600003cbd320_0 .var "i2s_out_bits_counter", 4 0;
v0x600003cbd3b0_0 .net "i2s_sound_bit_out", 0 0, v0x600003cbc7e0_0;  1 drivers
v0x600003cbd440_0 .net "i2s_ws", 0 0, v0x600003cbc990_0;  1 drivers
v0x600003cbd4d0_0 .var "input_bits", 11 0;
v0x600003cbd560_0 .var "reset", 0 0;
v0x600003cbd5f0_0 .var "serial_clk", 0 0;
v0x600003cbd680_0 .var "spi_chip_select", 0 0;
v0x600003cbd710_0 .var "spi_mosi", 0 0;
E_0x600001bb43c0 .event posedge, v0x600003cbc480_0;
E_0x600001bb4400 .event anyedge, v0x600003cbcab0_0;
E_0x600001bb4440 .event negedge, v0x600003cbc480_0;
S_0x135f04580 .scope module, "dut" "audio_processor_transceiver" 3 22, 4 1 0, S_0x135f04410;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "serial_clk";
    .port_info 2 /INPUT 1 "spi_chip_select";
    .port_info 3 /INPUT 1 "spi_mosi";
    .port_info 4 /OUTPUT 1 "i2s_ws";
    .port_info 5 /OUTPUT 1 "i2s_sound_bit_out";
P_0x600001bb4480 .param/l "sound_of_silence" 1 4 11, C4<100000000000>;
v0x600003cbce10_0 .net "i2s_sound_bit_out", 0 0, v0x600003cbc7e0_0;  alias, 1 drivers
v0x600003cbcea0_0 .net "i2s_ws", 0 0, v0x600003cbc990_0;  alias, 1 drivers
v0x600003cbcf30_0 .net "processed_sound", 11 0, L_0x6000025bd500;  1 drivers
v0x600003cbcfc0_0 .net "received_sound", 11 0, v0x600003cbcb40_0;  1 drivers
v0x600003cbd050_0 .net "reset", 0 0, v0x600003cbd560_0;  1 drivers
v0x600003cbd0e0_0 .net "serial_clk", 0 0, v0x600003cbd5f0_0;  1 drivers
v0x600003cbd170_0 .net "spi_chip_select", 0 0, v0x600003cbd680_0;  1 drivers
v0x600003cbd200_0 .net "spi_mosi", 0 0, v0x600003cbd710_0;  1 drivers
S_0x135f06d60 .scope module, "DSP" "signal_processor" 4 25, 5 1 0, S_0x135f04580;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "s_clk";
    .port_info 1 /INPUT 12 "raw_bits";
    .port_info 2 /OUTPUT 12 "processed_bits";
L_0x6000025bd500 .functor BUFZ 12, v0x600003cbcb40_0, C4<000000000000>, C4<000000000000>, C4<000000000000>;
v0x600003cbc360_0 .net "processed_bits", 11 0, L_0x6000025bd500;  alias, 1 drivers
v0x600003cbc3f0_0 .net "raw_bits", 11 0, v0x600003cbcb40_0;  alias, 1 drivers
v0x600003cbc480_0 .net "s_clk", 0 0, v0x600003cbd5f0_0;  alias, 1 drivers
S_0x135f06ed0 .scope module, "i2s_transmitter" "i2s_transmitter" 4 32, 6 1 0, S_0x135f04580;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 12 "silence";
    .port_info 2 /INPUT 1 "s_clk";
    .port_info 3 /INPUT 12 "sound_in";
    .port_info 4 /OUTPUT 1 "word_select";
    .port_info 5 /OUTPUT 1 "sound_bit_out";
v0x600003cbc5a0_0 .var "bit_counter", 5 0;
v0x600003cbc630_0 .net "reset", 0 0, v0x600003cbd560_0;  alias, 1 drivers
v0x600003cbc6c0_0 .net "s_clk", 0 0, v0x600003cbd5f0_0;  alias, 1 drivers
L_0x138078010 .functor BUFT 1, C4<100000000000>, C4<0>, C4<0>, C4<0>;
v0x600003cbc750_0 .net "silence", 11 0, L_0x138078010;  1 drivers
v0x600003cbc7e0_0 .var "sound_bit_out", 0 0;
v0x600003cbc870_0 .var "sound_data", 11 0;
v0x600003cbc900_0 .net "sound_in", 11 0, L_0x6000025bd500;  alias, 1 drivers
v0x600003cbc990_0 .var "word_select", 0 0;
E_0x600001bb4500/0 .event negedge, v0x600003cbc630_0;
E_0x600001bb4500/1 .event posedge, v0x600003cbc480_0;
E_0x600001bb4500 .event/or E_0x600001bb4500/0, E_0x600001bb4500/1;
S_0x135f0aa40 .scope module, "receiver" "spi_receiver" 4 16, 7 1 0, S_0x135f04580;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "s_clk";
    .port_info 2 /INPUT 1 "cs";
    .port_info 3 /INPUT 1 "mosi";
    .port_info 4 /OUTPUT 12 "data_out";
v0x600003cbca20_0 .var "bit_count", 5 0;
v0x600003cbcab0_0 .net "cs", 0 0, v0x600003cbd680_0;  alias, 1 drivers
v0x600003cbcb40_0 .var "data_out", 11 0;
v0x600003cbcbd0_0 .net "mosi", 0 0, v0x600003cbd710_0;  alias, 1 drivers
v0x600003cbcc60_0 .net "reset", 0 0, v0x600003cbd560_0;  alias, 1 drivers
v0x600003cbccf0_0 .net "s_clk", 0 0, v0x600003cbd5f0_0;  alias, 1 drivers
v0x600003cbcd80_0 .var "shift_reg", 11 0;
    .scope S_0x135f0aa40;
T_0 ;
    %wait E_0x600001bb4500;
    %load/vec4 v0x600003cbcc60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600003cbcd80_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x600003cbca20_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600003cbcb40_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x600003cbcab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x600003cbca20_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600003cbcd80_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x600003cbca20_0;
    %pad/u 32;
    %cmpi/u 12, 0, 32;
    %jmp/0xz  T_0.4, 5;
    %load/vec4 v0x600003cbcd80_0;
    %parti/s 11, 0, 2;
    %load/vec4 v0x600003cbcbd0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x600003cbcd80_0, 0;
    %load/vec4 v0x600003cbca20_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x600003cbca20_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x600003cbca20_0;
    %pad/u 32;
    %cmpi/e 12, 0, 32;
    %jmp/0xz  T_0.6, 4;
    %load/vec4 v0x600003cbcd80_0;
    %assign/vec4 v0x600003cbcb40_0, 0;
    %load/vec4 v0x600003cbca20_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x600003cbca20_0, 0;
    %jmp T_0.7;
T_0.6 ;
    %load/vec4 v0x600003cbca20_0;
    %pad/u 32;
    %cmpi/u 25, 0, 32;
    %jmp/0xz  T_0.8, 5;
    %load/vec4 v0x600003cbca20_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x600003cbca20_0, 0;
    %jmp T_0.9;
T_0.8 ;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x600003cbca20_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600003cbcd80_0, 0;
T_0.9 ;
T_0.7 ;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x135f06ed0;
T_1 ;
    %wait E_0x600001bb4500;
    %load/vec4 v0x600003cbc630_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x600003cbc5a0_0, 0;
    %load/vec4 v0x600003cbc750_0;
    %assign/vec4 v0x600003cbc870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003cbc990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003cbc7e0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x600003cbc5a0_0;
    %pad/u 32;
    %cmpi/e 25, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x600003cbc5a0_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x600003cbc5a0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x600003cbc5a0_0, 0;
T_1.3 ;
    %load/vec4 v0x600003cbc5a0_0;
    %pad/u 32;
    %cmpi/e 25, 0, 32;
    %jmp/0xz  T_1.4, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003cbc990_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0x600003cbc5a0_0;
    %pad/u 32;
    %cmpi/e 12, 0, 32;
    %jmp/0xz  T_1.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003cbc990_0, 0;
T_1.6 ;
T_1.5 ;
    %load/vec4 v0x600003cbc5a0_0;
    %pad/u 32;
    %cmpi/e 25, 0, 32;
    %jmp/0xz  T_1.8, 4;
    %load/vec4 v0x600003cbc900_0;
    %assign/vec4 v0x600003cbc870_0, 0;
T_1.8 ;
    %load/vec4 v0x600003cbc990_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.10, 4;
    %load/vec4 v0x600003cbc5a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.12, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003cbc7e0_0, 0;
    %jmp T_1.13;
T_1.12 ;
    %load/vec4 v0x600003cbc5a0_0;
    %pad/u 32;
    %cmpi/u 13, 0, 32;
    %jmp/0xz  T_1.14, 5;
    %load/vec4 v0x600003cbc870_0;
    %pushi/vec4 11, 0, 32;
    %load/vec4 v0x600003cbc5a0_0;
    %pad/u 32;
    %sub;
    %part/u 1;
    %assign/vec4 v0x600003cbc7e0_0, 0;
T_1.14 ;
T_1.13 ;
    %jmp T_1.11;
T_1.10 ;
    %load/vec4 v0x600003cbc5a0_0;
    %pad/u 32;
    %cmpi/e 13, 0, 32;
    %jmp/0xz  T_1.16, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003cbc7e0_0, 0;
    %jmp T_1.17;
T_1.16 ;
    %load/vec4 v0x600003cbc5a0_0;
    %pad/u 32;
    %cmpi/u 26, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_1.18, 5;
    %load/vec4 v0x600003cbc750_0;
    %pushi/vec4 11, 0, 32;
    %load/vec4 v0x600003cbc5a0_0;
    %pad/u 32;
    %sub;
    %addi 13, 0, 32;
    %part/u 1;
    %assign/vec4 v0x600003cbc7e0_0, 0;
T_1.18 ;
T_1.17 ;
T_1.11 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x135f04410;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003cbd5f0_0, 0, 1;
T_2.0 ;
    %delay 5000, 0;
    %load/vec4 v0x600003cbd5f0_0;
    %nor/r;
    %store/vec4 v0x600003cbd5f0_0, 0, 1;
    %jmp T_2.0;
    %end;
    .thread T_2;
    .scope S_0x135f04410;
T_3 ;
    %pushi/vec4 4095, 0, 12;
    %store/vec4 v0x600003cbd4d0_0, 0, 12;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x600003cbd290_0, 0, 4;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x600003cbd320_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003cbd560_0, 0, 1;
    %delay 5000, 0;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003cbd560_0, 0, 1;
    %vpi_call/w 3 46 "$display", "\012input_bits = %b\012", v0x600003cbd4d0_0 {0 0 0};
    %wait E_0x600001bb4440;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003cbd680_0, 0, 1;
    %pushi/vec4 12, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003cbd710_0, 0, 1;
    %load/vec4 v0x600003cbd290_0;
    %subi 1, 0, 4;
    %store/vec4 v0x600003cbd290_0, 0, 4;
    %wait E_0x600001bb4440;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003cbd680_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x135f04410;
T_4 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x600003cbd320_0, 0, 5;
T_4.0 ;
    %load/vec4 v0x600003cbd680_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_4.1, 6;
    %wait E_0x600001bb4400;
    %jmp T_4.0;
T_4.1 ;
    %vpi_call/w 3 64 "$display", "Now Monitoring I2S output" {0 0 0};
    %pushi/vec4 26, 0, 32;
T_4.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.3, 5;
    %jmp/1 T_4.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x600001bb43c0;
    %load/vec4 v0x600003cbd320_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_4.6, 4;
    %load/vec4 v0x600003cbd320_0;
    %pad/u 32;
    %pushi/vec4 13, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %vpi_call/w 3 68 "$display", "Bit %0d: %b", v0x600003cbd320_0, v0x600003cbd3b0_0 {0 0 0};
T_4.4 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x600003cbd320_0;
    %pushi/vec4 1, 0, 5;
    %add;
    %store/vec4 v0x600003cbd320_0, 0, 5;
    %jmp T_4.2;
T_4.3 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003cbd680_0, 0, 1;
    %vpi_call/w 3 75 "$display", "Do these match?\012\012=== Testbench complete ===\012\012" {0 0 0};
    %vpi_call/w 3 76 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "-";
    "tb_audio_processor_transceiver.sv";
    "audio_processor_transceiver.sv";
    "signal_processor.sv";
    "i2s_transmitter.sv";
    "spi_receiver.sv";
