Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1.1 (win64) Build 3900603 Fri Jun 16 19:31:24 MDT 2023
| Date         : Fri Dec  8 11:47:19 2023
| Host         : joey-lab-pc running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file riscv_top_timing_summary_routed.rpt -pb riscv_top_timing_summary_routed.pb -rpx riscv_top_timing_summary_routed.rpx -warn_on_violation
| Design       : riscv_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  17          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.353        0.000                      0                 2307        0.177        0.000                      0                 2307        4.500        0.000                       0                  1188  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.353        0.000                      0                 2307        0.177        0.000                      0                 2307        4.500        0.000                       0                  1188  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.353ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.177ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.353ns  (required time - arrival time)
  Source:                 IF/imem/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EX/alu_zero_o_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.560ns  (logic 3.322ns (34.748%)  route 6.238ns (65.252%))
  Logic Levels:           7  (LUT5=1 LUT6=6)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns = ( 14.765 - 10.000 ) 
    Source Clock Delay      (SCD):    5.106ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1187, routed)        1.585     5.106    IF/imem/CLK
    RAMB36_X0Y14         RAMB36E1                                     r  IF/imem/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[31])
                                                      2.454     7.560 r  IF/imem/mem_reg/DOBDO[31]
                         net (fo=22, routed)          1.225     8.785    IF/imem/DOBDO[13]
    SLICE_X9Y73          LUT6 (Prop_lut6_I0_O)        0.124     8.909 r  IF/imem/alu_out_o[31]_i_26/O
                         net (fo=1, routed)           0.402     9.312    IF/imem/alu_out_o[31]_i_26_n_0
    SLICE_X9Y73          LUT5 (Prop_lut5_I4_O)        0.124     9.436 f  IF/imem/alu_out_o[31]_i_18/O
                         net (fo=1, routed)           0.667    10.103    IF/imem/alu_out_o[31]_i_18_n_0
    SLICE_X9Y73          LUT6 (Prop_lut6_I0_O)        0.124    10.227 r  IF/imem/alu_out_o[31]_i_8/O
                         net (fo=104, routed)         1.428    11.655    ID/alu_op[0]
    SLICE_X10Y86         LUT6 (Prop_lut6_I3_O)        0.124    11.779 f  ID/alu_out_o[31]_i_6/O
                         net (fo=1, routed)           1.096    12.875    IF/imem/alu_out_o_reg[31]_1
    SLICE_X10Y80         LUT6 (Prop_lut6_I4_O)        0.124    12.999 f  IF/imem/alu_out_o[31]_i_1/O
                         net (fo=2, routed)           1.011    14.010    IF/imem/FSM_onehot_curr_state_reg[3][19]
    SLICE_X8Y75          LUT6 (Prop_lut6_I2_O)        0.124    14.134 r  IF/imem/alu_zero_o_i_3/O
                         net (fo=1, routed)           0.409    14.543    IF/imem/alu_zero_o_i_3_n_0
    SLICE_X11Y75         LUT6 (Prop_lut6_I1_O)        0.124    14.667 r  IF/imem/alu_zero_o_i_1/O
                         net (fo=1, routed)           0.000    14.667    EX/alu_zero_0
    SLICE_X11Y75         FDRE                                         r  EX/alu_zero_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1187, routed)        1.424    14.765    EX/CLK
    SLICE_X11Y75         FDRE                                         r  EX/alu_zero_o_reg/C
                         clock pessimism              0.258    15.023    
                         clock uncertainty           -0.035    14.988    
    SLICE_X11Y75         FDRE (Setup_fdre_C_D)        0.032    15.020    EX/alu_zero_o_reg
  -------------------------------------------------------------------
                         required time                         15.020    
                         arrival time                         -14.667    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.988ns  (required time - arrival time)
  Source:                 IF/imem/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ID/rdataB_o_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.008ns  (logic 3.123ns (34.668%)  route 5.885ns (65.332%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.106ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1187, routed)        1.585     5.106    IF/imem/CLK
    RAMB36_X0Y14         RAMB36E1                                     r  IF/imem/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[20])
                                                      2.454     7.560 r  IF/imem/mem_reg/DOBDO[20]
                         net (fo=260, routed)         5.451    13.012    ID/rf/DOBDO[5]
    SLICE_X6Y99          LUT6 (Prop_lut6_I4_O)        0.124    13.136 r  ID/rf/rdataB_o[30]_i_13/O
                         net (fo=1, routed)           0.000    13.136    ID/rf/rdataB_o[30]_i_13_n_0
    SLICE_X6Y99          MUXF7 (Prop_muxf7_I1_O)      0.247    13.383 r  ID/rf/rdataB_o_reg[30]_i_5/O
                         net (fo=1, routed)           0.434    13.817    ID/rf/rdataB_o_reg[30]_i_5_n_0
    SLICE_X7Y98          LUT6 (Prop_lut6_I5_O)        0.298    14.115 r  ID/rf/rdataB_o[30]_i_1/O
                         net (fo=1, routed)           0.000    14.115    ID/RF_rdataB[30]
    SLICE_X7Y98          FDRE                                         r  ID/rdataB_o_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1187, routed)        1.508    14.849    ID/CLK
    SLICE_X7Y98          FDRE                                         r  ID/rdataB_o_reg[30]/C
                         clock pessimism              0.258    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X7Y98          FDRE (Setup_fdre_C_D)        0.031    15.103    ID/rdataB_o_reg[30]
  -------------------------------------------------------------------
                         required time                         15.103    
                         arrival time                         -14.115    
  -------------------------------------------------------------------
                         slack                                  0.988    

Slack (MET) :             1.260ns  (required time - arrival time)
  Source:                 IF/imem/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ID/rdataB_o_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.738ns  (logic 3.117ns (35.671%)  route 5.621ns (64.329%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.106ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1187, routed)        1.585     5.106    IF/imem/CLK
    RAMB36_X0Y14         RAMB36E1                                     r  IF/imem/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[20])
                                                      2.454     7.560 r  IF/imem/mem_reg/DOBDO[20]
                         net (fo=260, routed)         5.182    12.742    ID/rf/DOBDO[5]
    SLICE_X2Y98          LUT5 (Prop_lut5_I3_O)        0.124    12.866 r  ID/rf/rdataB_o[28]_i_12/O
                         net (fo=1, routed)           0.000    12.866    ID/rf/rdataB_o[28]_i_12_n_0
    SLICE_X2Y98          MUXF7 (Prop_muxf7_I0_O)      0.241    13.107 r  ID/rf/rdataB_o_reg[28]_i_5/O
                         net (fo=1, routed)           0.439    13.546    ID/rf/rdataB_o_reg[28]_i_5_n_0
    SLICE_X3Y99          LUT6 (Prop_lut6_I5_O)        0.298    13.844 r  ID/rf/rdataB_o[28]_i_1/O
                         net (fo=1, routed)           0.000    13.844    ID/RF_rdataB[28]
    SLICE_X3Y99          FDRE                                         r  ID/rdataB_o_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1187, routed)        1.510    14.851    ID/CLK
    SLICE_X3Y99          FDRE                                         r  ID/rdataB_o_reg[28]/C
                         clock pessimism              0.258    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X3Y99          FDRE (Setup_fdre_C_D)        0.031    15.105    ID/rdataB_o_reg[28]
  -------------------------------------------------------------------
                         required time                         15.105    
                         arrival time                         -13.844    
  -------------------------------------------------------------------
                         slack                                  1.260    

Slack (MET) :             1.306ns  (required time - arrival time)
  Source:                 ctrl/FSM_onehot_curr_state_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EX/alu_out_o_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.496ns  (logic 1.852ns (21.799%)  route 6.644ns (78.201%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.124ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1187, routed)        1.603     5.124    ctrl/CLK
    SLICE_X6Y74          FDRE                                         r  ctrl/FSM_onehot_curr_state_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y74          FDRE (Prop_fdre_C_Q)         0.478     5.602 f  ctrl/FSM_onehot_curr_state_reg[15]/Q
                         net (fo=90, routed)          1.477     7.079    ctrl/Q[10]
    SLICE_X4Y86          LUT4 (Prop_lut4_I0_O)        0.295     7.374 r  ctrl/sub_out0_carry__6_i_1/O
                         net (fo=45, routed)          1.335     8.709    ctrl/FSM_onehot_curr_state_reg[15]_0
    SLICE_X2Y82          LUT5 (Prop_lut5_I2_O)        0.146     8.855 r  ctrl/alu_out_o[15]_i_14/O
                         net (fo=2, routed)           0.484     9.339    ctrl/FSM_onehot_curr_state_reg[15]_8
    SLICE_X2Y82          LUT6 (Prop_lut6_I5_O)        0.328     9.667 r  ctrl/alu_out_o[15]_i_12/O
                         net (fo=2, routed)           1.105    10.772    ctrl/FSM_onehot_curr_state_reg[15]_6
    SLICE_X1Y80          LUT3 (Prop_lut3_I0_O)        0.154    10.926 r  ctrl/alu_out_o[13]_i_8/O
                         net (fo=2, routed)           0.681    11.607    ctrl/alu_out_o[13]_i_8_n_0
    SLICE_X2Y79          LUT6 (Prop_lut6_I3_O)        0.327    11.934 r  ctrl/alu_out_o[12]_i_3/O
                         net (fo=1, routed)           0.802    12.736    ctrl/alu_out_o[12]_i_3_n_0
    SLICE_X2Y78          LUT6 (Prop_lut6_I2_O)        0.124    12.860 r  ctrl/alu_out_o[12]_i_1/O
                         net (fo=2, routed)           0.760    13.620    EX/alu_out_o_reg[31]_2[12]
    SLICE_X11Y78         FDRE                                         r  EX/alu_out_o_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1187, routed)        1.429    14.770    EX/CLK
    SLICE_X11Y78         FDRE                                         r  EX/alu_out_o_reg[12]/C
                         clock pessimism              0.258    15.028    
                         clock uncertainty           -0.035    14.993    
    SLICE_X11Y78         FDRE (Setup_fdre_C_D)       -0.067    14.926    EX/alu_out_o_reg[12]
  -------------------------------------------------------------------
                         required time                         14.926    
                         arrival time                         -13.620    
  -------------------------------------------------------------------
                         slack                                  1.306    

Slack (MET) :             1.371ns  (required time - arrival time)
  Source:                 IF/imem/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ID/rf/regs_reg[29][22]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.493ns  (logic 2.702ns (31.814%)  route 5.791ns (68.185%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.106ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1187, routed)        1.585     5.106    IF/imem/CLK
    RAMB36_X0Y14         RAMB36E1                                     r  IF/imem/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[9])
                                                      2.454     7.560 r  IF/imem/mem_reg/DOBDO[9]
                         net (fo=28, routed)          1.971     9.531    IF/imem/instr[9]
    SLICE_X8Y70          LUT6 (Prop_lut6_I2_O)        0.124     9.655 r  IF/imem/regs[1][31]_i_4/O
                         net (fo=31, routed)          0.706    10.361    IF/imem/regs[1][31]_i_4_n_0
    SLICE_X11Y66         LUT6 (Prop_lut6_I5_O)        0.124    10.485 r  IF/imem/regs[29][31]_i_1/O
                         net (fo=32, routed)          3.114    13.599    ID/rf/regs_reg[29][0]_0[0]
    SLICE_X7Y100         FDRE                                         r  ID/rf/regs_reg[29][22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1187, routed)        1.683    15.024    ID/rf/CLK
    SLICE_X7Y100         FDRE                                         r  ID/rf/regs_reg[29][22]/C
                         clock pessimism              0.187    15.211    
                         clock uncertainty           -0.035    15.176    
    SLICE_X7Y100         FDRE (Setup_fdre_C_CE)      -0.205    14.971    ID/rf/regs_reg[29][22]
  -------------------------------------------------------------------
                         required time                         14.971    
                         arrival time                         -13.599    
  -------------------------------------------------------------------
                         slack                                  1.371    

Slack (MET) :             1.371ns  (required time - arrival time)
  Source:                 IF/imem/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ID/rf/regs_reg[29][24]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.493ns  (logic 2.702ns (31.814%)  route 5.791ns (68.185%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.106ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1187, routed)        1.585     5.106    IF/imem/CLK
    RAMB36_X0Y14         RAMB36E1                                     r  IF/imem/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[9])
                                                      2.454     7.560 r  IF/imem/mem_reg/DOBDO[9]
                         net (fo=28, routed)          1.971     9.531    IF/imem/instr[9]
    SLICE_X8Y70          LUT6 (Prop_lut6_I2_O)        0.124     9.655 r  IF/imem/regs[1][31]_i_4/O
                         net (fo=31, routed)          0.706    10.361    IF/imem/regs[1][31]_i_4_n_0
    SLICE_X11Y66         LUT6 (Prop_lut6_I5_O)        0.124    10.485 r  IF/imem/regs[29][31]_i_1/O
                         net (fo=32, routed)          3.114    13.599    ID/rf/regs_reg[29][0]_0[0]
    SLICE_X7Y100         FDRE                                         r  ID/rf/regs_reg[29][24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1187, routed)        1.683    15.024    ID/rf/CLK
    SLICE_X7Y100         FDRE                                         r  ID/rf/regs_reg[29][24]/C
                         clock pessimism              0.187    15.211    
                         clock uncertainty           -0.035    15.176    
    SLICE_X7Y100         FDRE (Setup_fdre_C_CE)      -0.205    14.971    ID/rf/regs_reg[29][24]
  -------------------------------------------------------------------
                         required time                         14.971    
                         arrival time                         -13.599    
  -------------------------------------------------------------------
                         slack                                  1.371    

Slack (MET) :             1.371ns  (required time - arrival time)
  Source:                 IF/imem/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ID/rf/regs_reg[29][25]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.493ns  (logic 2.702ns (31.814%)  route 5.791ns (68.185%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.106ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1187, routed)        1.585     5.106    IF/imem/CLK
    RAMB36_X0Y14         RAMB36E1                                     r  IF/imem/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[9])
                                                      2.454     7.560 r  IF/imem/mem_reg/DOBDO[9]
                         net (fo=28, routed)          1.971     9.531    IF/imem/instr[9]
    SLICE_X8Y70          LUT6 (Prop_lut6_I2_O)        0.124     9.655 r  IF/imem/regs[1][31]_i_4/O
                         net (fo=31, routed)          0.706    10.361    IF/imem/regs[1][31]_i_4_n_0
    SLICE_X11Y66         LUT6 (Prop_lut6_I5_O)        0.124    10.485 r  IF/imem/regs[29][31]_i_1/O
                         net (fo=32, routed)          3.114    13.599    ID/rf/regs_reg[29][0]_0[0]
    SLICE_X7Y100         FDRE                                         r  ID/rf/regs_reg[29][25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1187, routed)        1.683    15.024    ID/rf/CLK
    SLICE_X7Y100         FDRE                                         r  ID/rf/regs_reg[29][25]/C
                         clock pessimism              0.187    15.211    
                         clock uncertainty           -0.035    15.176    
    SLICE_X7Y100         FDRE (Setup_fdre_C_CE)      -0.205    14.971    ID/rf/regs_reg[29][25]
  -------------------------------------------------------------------
                         required time                         14.971    
                         arrival time                         -13.599    
  -------------------------------------------------------------------
                         slack                                  1.371    

Slack (MET) :             1.371ns  (required time - arrival time)
  Source:                 IF/imem/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ID/rf/regs_reg[29][28]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.493ns  (logic 2.702ns (31.814%)  route 5.791ns (68.185%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.106ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1187, routed)        1.585     5.106    IF/imem/CLK
    RAMB36_X0Y14         RAMB36E1                                     r  IF/imem/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[9])
                                                      2.454     7.560 r  IF/imem/mem_reg/DOBDO[9]
                         net (fo=28, routed)          1.971     9.531    IF/imem/instr[9]
    SLICE_X8Y70          LUT6 (Prop_lut6_I2_O)        0.124     9.655 r  IF/imem/regs[1][31]_i_4/O
                         net (fo=31, routed)          0.706    10.361    IF/imem/regs[1][31]_i_4_n_0
    SLICE_X11Y66         LUT6 (Prop_lut6_I5_O)        0.124    10.485 r  IF/imem/regs[29][31]_i_1/O
                         net (fo=32, routed)          3.114    13.599    ID/rf/regs_reg[29][0]_0[0]
    SLICE_X7Y100         FDRE                                         r  ID/rf/regs_reg[29][28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1187, routed)        1.683    15.024    ID/rf/CLK
    SLICE_X7Y100         FDRE                                         r  ID/rf/regs_reg[29][28]/C
                         clock pessimism              0.187    15.211    
                         clock uncertainty           -0.035    15.176    
    SLICE_X7Y100         FDRE (Setup_fdre_C_CE)      -0.205    14.971    ID/rf/regs_reg[29][28]
  -------------------------------------------------------------------
                         required time                         14.971    
                         arrival time                         -13.599    
  -------------------------------------------------------------------
                         slack                                  1.371    

Slack (MET) :             1.371ns  (required time - arrival time)
  Source:                 IF/imem/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ID/rf/regs_reg[29][29]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.493ns  (logic 2.702ns (31.814%)  route 5.791ns (68.185%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.106ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1187, routed)        1.585     5.106    IF/imem/CLK
    RAMB36_X0Y14         RAMB36E1                                     r  IF/imem/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[9])
                                                      2.454     7.560 r  IF/imem/mem_reg/DOBDO[9]
                         net (fo=28, routed)          1.971     9.531    IF/imem/instr[9]
    SLICE_X8Y70          LUT6 (Prop_lut6_I2_O)        0.124     9.655 r  IF/imem/regs[1][31]_i_4/O
                         net (fo=31, routed)          0.706    10.361    IF/imem/regs[1][31]_i_4_n_0
    SLICE_X11Y66         LUT6 (Prop_lut6_I5_O)        0.124    10.485 r  IF/imem/regs[29][31]_i_1/O
                         net (fo=32, routed)          3.114    13.599    ID/rf/regs_reg[29][0]_0[0]
    SLICE_X7Y100         FDRE                                         r  ID/rf/regs_reg[29][29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1187, routed)        1.683    15.024    ID/rf/CLK
    SLICE_X7Y100         FDRE                                         r  ID/rf/regs_reg[29][29]/C
                         clock pessimism              0.187    15.211    
                         clock uncertainty           -0.035    15.176    
    SLICE_X7Y100         FDRE (Setup_fdre_C_CE)      -0.205    14.971    ID/rf/regs_reg[29][29]
  -------------------------------------------------------------------
                         required time                         14.971    
                         arrival time                         -13.599    
  -------------------------------------------------------------------
                         slack                                  1.371    

Slack (MET) :             1.387ns  (required time - arrival time)
  Source:                 IF/imem/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ID/rf/regs_reg[29][27]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.409ns  (logic 2.702ns (32.131%)  route 5.707ns (67.869%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 14.956 - 10.000 ) 
    Source Clock Delay      (SCD):    5.106ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1187, routed)        1.585     5.106    IF/imem/CLK
    RAMB36_X0Y14         RAMB36E1                                     r  IF/imem/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[9])
                                                      2.454     7.560 r  IF/imem/mem_reg/DOBDO[9]
                         net (fo=28, routed)          1.971     9.531    IF/imem/instr[9]
    SLICE_X8Y70          LUT6 (Prop_lut6_I2_O)        0.124     9.655 r  IF/imem/regs[1][31]_i_4/O
                         net (fo=31, routed)          0.706    10.361    IF/imem/regs[1][31]_i_4_n_0
    SLICE_X11Y66         LUT6 (Prop_lut6_I5_O)        0.124    10.485 r  IF/imem/regs[29][31]_i_1/O
                         net (fo=32, routed)          3.030    13.516    ID/rf/regs_reg[29][0]_0[0]
    SLICE_X16Y101        FDRE                                         r  ID/rf/regs_reg[29][27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1187, routed)        1.615    14.956    ID/rf/CLK
    SLICE_X16Y101        FDRE                                         r  ID/rf/regs_reg[29][27]/C
                         clock pessimism              0.187    15.143    
                         clock uncertainty           -0.035    15.108    
    SLICE_X16Y101        FDRE (Setup_fdre_C_CE)      -0.205    14.903    ID/rf/regs_reg[29][27]
  -------------------------------------------------------------------
                         required time                         14.903    
                         arrival time                         -13.516    
  -------------------------------------------------------------------
                         slack                                  1.387    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 EX/branch_addr_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IF/PC_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.901%)  route 0.147ns (44.099%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1187, routed)        0.578     1.461    EX/CLK
    SLICE_X5Y75          FDRE                                         r  EX/branch_addr_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDRE (Prop_fdre_C_Q)         0.141     1.602 r  EX/branch_addr_o_reg[1]/Q
                         net (fo=1, routed)           0.147     1.749    EX/branch_addr[1]
    SLICE_X2Y74          LUT6 (Prop_lut6_I0_O)        0.045     1.794 r  EX/PC_q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.794    IF/PC_q_reg[9]_1[1]
    SLICE_X2Y74          FDRE                                         r  IF/PC_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1187, routed)        0.847     1.975    IF/CLK
    SLICE_X2Y74          FDRE                                         r  IF/PC_q_reg[1]/C
                         clock pessimism             -0.478     1.497    
    SLICE_X2Y74          FDRE (Hold_fdre_C_D)         0.120     1.617    IF/PC_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 EX/branch_addr_o_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IF/PC_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.350%)  route 0.183ns (49.650%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1187, routed)        0.579     1.462    EX/CLK
    SLICE_X5Y76          FDRE                                         r  EX/branch_addr_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y76          FDRE (Prop_fdre_C_Q)         0.141     1.603 r  EX/branch_addr_o_reg[5]/Q
                         net (fo=1, routed)           0.183     1.787    EX/branch_addr[5]
    SLICE_X6Y75          LUT6 (Prop_lut6_I0_O)        0.045     1.832 r  EX/PC_q[5]_i_1/O
                         net (fo=1, routed)           0.000     1.832    IF/PC_q_reg[9]_1[5]
    SLICE_X6Y75          FDRE                                         r  IF/PC_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1187, routed)        0.845     1.973    IF/CLK
    SLICE_X6Y75          FDRE                                         r  IF/PC_q_reg[5]/C
                         clock pessimism             -0.499     1.474    
    SLICE_X6Y75          FDRE (Hold_fdre_C_D)         0.120     1.594    IF/PC_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 EX/branch_addr_o_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IF/PC_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.186ns (49.726%)  route 0.188ns (50.274%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1187, routed)        0.581     1.464    EX/CLK
    SLICE_X5Y77          FDRE                                         r  EX/branch_addr_o_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y77          FDRE (Prop_fdre_C_Q)         0.141     1.605 r  EX/branch_addr_o_reg[8]/Q
                         net (fo=1, routed)           0.188     1.793    EX/branch_addr[8]
    SLICE_X6Y75          LUT6 (Prop_lut6_I0_O)        0.045     1.838 r  EX/PC_q[8]_i_1/O
                         net (fo=1, routed)           0.000     1.838    IF/PC_q_reg[9]_1[8]
    SLICE_X6Y75          FDRE                                         r  IF/PC_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1187, routed)        0.845     1.973    IF/CLK
    SLICE_X6Y75          FDRE                                         r  IF/PC_q_reg[8]/C
                         clock pessimism             -0.499     1.474    
    SLICE_X6Y75          FDRE (Hold_fdre_C_D)         0.121     1.595    IF/PC_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 ctrl/FSM_onehot_curr_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl/FSM_onehot_curr_state_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.251ns (66.734%)  route 0.125ns (33.266%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1187, routed)        0.554     1.437    ctrl/CLK
    SLICE_X8Y71          FDRE                                         r  ctrl/FSM_onehot_curr_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y71          FDRE (Prop_fdre_C_Q)         0.148     1.585 r  ctrl/FSM_onehot_curr_state_reg[4]/Q
                         net (fo=4, routed)           0.125     1.710    IF/imem/alu_out_o_reg[4]_0[3]
    SLICE_X8Y71          LUT5 (Prop_lut5_I0_O)        0.103     1.813 r  IF/imem/FSM_onehot_curr_state[6]_i_1/O
                         net (fo=1, routed)           0.000     1.813    ctrl/D[4]
    SLICE_X8Y71          FDRE                                         r  ctrl/FSM_onehot_curr_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1187, routed)        0.822     1.949    ctrl/CLK
    SLICE_X8Y71          FDRE                                         r  ctrl/FSM_onehot_curr_state_reg[6]/C
                         clock pessimism             -0.512     1.437    
    SLICE_X8Y71          FDRE (Hold_fdre_C_D)         0.131     1.568    ctrl/FSM_onehot_curr_state_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 IF/PC_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IF/imem/mem_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.164ns (32.120%)  route 0.347ns (67.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1187, routed)        0.552     1.435    IF/CLK
    SLICE_X8Y76          FDRE                                         r  IF/PC_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y76          FDRE (Prop_fdre_C_Q)         0.164     1.599 r  IF/PC_q_reg[6]/Q
                         net (fo=6, routed)           0.347     1.946    IF/imem/Q[6]
    RAMB36_X0Y14         RAMB36E1                                     r  IF/imem/mem_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1187, routed)        0.864     1.992    IF/imem/CLK
    RAMB36_X0Y14         RAMB36E1                                     r  IF/imem/mem_reg/CLKBWRCLK
                         clock pessimism             -0.478     1.514    
    RAMB36_X0Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     1.697    IF/imem/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.697    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 ctrl/FSM_onehot_curr_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl/FSM_onehot_curr_state_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.247ns (66.376%)  route 0.125ns (33.624%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1187, routed)        0.554     1.437    ctrl/CLK
    SLICE_X8Y71          FDRE                                         r  ctrl/FSM_onehot_curr_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y71          FDRE (Prop_fdre_C_Q)         0.148     1.585 r  ctrl/FSM_onehot_curr_state_reg[4]/Q
                         net (fo=4, routed)           0.125     1.710    IF/imem/alu_out_o_reg[4]_0[3]
    SLICE_X8Y71          LUT5 (Prop_lut5_I0_O)        0.099     1.809 r  IF/imem/FSM_onehot_curr_state[5]_i_1/O
                         net (fo=1, routed)           0.000     1.809    ctrl/D[3]
    SLICE_X8Y71          FDRE                                         r  ctrl/FSM_onehot_curr_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1187, routed)        0.822     1.949    ctrl/CLK
    SLICE_X8Y71          FDRE                                         r  ctrl/FSM_onehot_curr_state_reg[5]/C
                         clock pessimism             -0.512     1.437    
    SLICE_X8Y71          FDRE (Hold_fdre_C_D)         0.121     1.558    ctrl/FSM_onehot_curr_state_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 IF/PC_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IF/imem/mem_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.164ns (32.120%)  route 0.347ns (67.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1187, routed)        0.552     1.435    IF/CLK
    SLICE_X8Y76          FDRE                                         r  IF/PC_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y76          FDRE (Prop_fdre_C_Q)         0.164     1.599 r  IF/PC_q_reg[6]/Q
                         net (fo=6, routed)           0.347     1.946    IF/imem/Q[6]
    RAMB36_X0Y14         RAMB36E1                                     r  IF/imem/mem_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1187, routed)        0.861     1.989    IF/imem/CLK
    RAMB36_X0Y14         RAMB36E1                                     r  IF/imem/mem_reg/CLKARDCLK
                         clock pessimism             -0.478     1.511    
    RAMB36_X0Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.694    IF/imem/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.694    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 IF/PC_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IF/PC_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.630%)  route 0.174ns (45.370%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1187, routed)        0.580     1.463    IF/CLK
    SLICE_X2Y74          FDRE                                         r  IF/PC_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y74          FDRE (Prop_fdre_C_Q)         0.164     1.627 r  IF/PC_q_reg[0]/Q
                         net (fo=8, routed)           0.174     1.801    EX/Q[0]
    SLICE_X2Y74          LUT6 (Prop_lut6_I2_O)        0.045     1.846 r  EX/PC_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.846    IF/PC_q_reg[9]_1[0]
    SLICE_X2Y74          FDRE                                         r  IF/PC_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1187, routed)        0.847     1.975    IF/CLK
    SLICE_X2Y74          FDRE                                         r  IF/PC_q_reg[0]/C
                         clock pessimism             -0.512     1.463    
    SLICE_X2Y74          FDRE (Hold_fdre_C_D)         0.121     1.584    IF/PC_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 ctrl/FSM_onehot_curr_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl/FSM_onehot_curr_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.189%)  route 0.201ns (58.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1187, routed)        0.581     1.464    ctrl/CLK
    SLICE_X5Y72          FDSE                                         r  ctrl/FSM_onehot_curr_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDSE (Prop_fdse_C_Q)         0.141     1.605 r  ctrl/FSM_onehot_curr_state_reg[0]/Q
                         net (fo=4, routed)           0.201     1.807    ctrl/imem_en
    SLICE_X5Y72          FDRE                                         r  ctrl/FSM_onehot_curr_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1187, routed)        0.849     1.976    ctrl/CLK
    SLICE_X5Y72          FDRE                                         r  ctrl/FSM_onehot_curr_state_reg[1]/C
                         clock pessimism             -0.512     1.464    
    SLICE_X5Y72          FDRE (Hold_fdre_C_D)         0.076     1.540    ctrl/FSM_onehot_curr_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 ctrl/take_branch_q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IF/PC_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.186ns (43.600%)  route 0.241ns (56.400%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1187, routed)        0.581     1.464    ctrl/CLK
    SLICE_X3Y73          FDRE                                         r  ctrl/take_branch_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDRE (Prop_fdre_C_Q)         0.141     1.605 f  ctrl/take_branch_q_reg/Q
                         net (fo=12, routed)          0.241     1.846    EX/take_branch
    SLICE_X2Y74          LUT6 (Prop_lut6_I3_O)        0.045     1.891 r  EX/PC_q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.891    IF/PC_q_reg[9]_1[2]
    SLICE_X2Y74          FDRE                                         r  IF/PC_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1187, routed)        0.847     1.975    IF/CLK
    SLICE_X2Y74          FDRE                                         r  IF/PC_q_reg[2]/C
                         clock pessimism             -0.499     1.476    
    SLICE_X2Y74          FDRE (Hold_fdre_C_D)         0.121     1.597    IF/PC_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.294    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y14   IF/imem/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y16   MEM/dmem/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y14   IF/imem/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y16   MEM/dmem/mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X9Y79    EX/alu_out_o_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y77    EX/alu_out_o_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X8Y77    EX/alu_out_o_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X11Y78   EX/alu_out_o_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X11Y78   EX/alu_out_o_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y79    EX/alu_out_o_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y79    EX/alu_out_o_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y77    EX/alu_out_o_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y77    EX/alu_out_o_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y77    EX/alu_out_o_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y77    EX/alu_out_o_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y78   EX/alu_out_o_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y78   EX/alu_out_o_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y78   EX/alu_out_o_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y78   EX/alu_out_o_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y79    EX/alu_out_o_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y79    EX/alu_out_o_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y77    EX/alu_out_o_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y77    EX/alu_out_o_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y77    EX/alu_out_o_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y77    EX/alu_out_o_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y78   EX/alu_out_o_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y78   EX/alu_out_o_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y78   EX/alu_out_o_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y78   EX/alu_out_o_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ctrl/FSM_onehot_curr_state_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.251ns  (logic 4.632ns (45.184%)  route 5.619ns (54.816%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1187, routed)        1.603     5.124    ctrl/CLK
    SLICE_X6Y74          FDRE                                         r  ctrl/FSM_onehot_curr_state_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y74          FDRE (Prop_fdre_C_Q)         0.478     5.602 r  ctrl/FSM_onehot_curr_state_reg[15]/Q
                         net (fo=90, routed)          1.203     6.804    ctrl/Q[10]
    SLICE_X7Y72          LUT2 (Prop_lut2_I1_O)        0.321     7.125 r  ctrl/led_o_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.891     8.016    ctrl/led_o_OBUF[2]_inst_i_2_n_0
    SLICE_X7Y71          LUT6 (Prop_lut6_I0_O)        0.332     8.348 r  ctrl/led_o_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.526    11.874    led_o_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501    15.375 r  led_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.375    led_o[2]
    U19                                                               r  led_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl/FSM_onehot_curr_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.105ns  (logic 4.507ns (44.600%)  route 5.598ns (55.400%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1187, routed)        1.543     5.064    ctrl/CLK
    SLICE_X8Y71          FDRE                                         r  ctrl/FSM_onehot_curr_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y71          FDRE (Prop_fdre_C_Q)         0.518     5.582 r  ctrl/FSM_onehot_curr_state_reg[5]/Q
                         net (fo=18, routed)          1.052     6.634    ctrl/Q[4]
    SLICE_X7Y71          LUT4 (Prop_lut4_I1_O)        0.152     6.786 r  ctrl/led_o_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.555     7.341    ctrl/led_o_OBUF[0]_inst_i_2_n_0
    SLICE_X5Y71          LUT6 (Prop_lut6_I0_O)        0.332     7.673 r  ctrl/led_o_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.991    11.664    led_o_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505    15.169 r  led_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.169    led_o[0]
    U16                                                               r  led_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl/FSM_onehot_curr_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.878ns  (logic 4.412ns (44.664%)  route 5.466ns (55.336%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1187, routed)        1.543     5.064    ctrl/CLK
    SLICE_X8Y71          FDRE                                         r  ctrl/FSM_onehot_curr_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y71          FDRE (Prop_fdre_C_Q)         0.478     5.542 r  ctrl/FSM_onehot_curr_state_reg[4]/Q
                         net (fo=4, routed)           0.909     6.451    ctrl/Q[3]
    SLICE_X7Y72          LUT4 (Prop_lut4_I0_O)        0.301     6.752 r  ctrl/led_o_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           1.004     7.755    ctrl/led_o_OBUF[3]_inst_i_2_n_0
    SLICE_X7Y71          LUT5 (Prop_lut5_I4_O)        0.124     7.879 r  ctrl/led_o_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.554    11.433    led_o_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.509    14.942 r  led_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.942    led_o[3]
    V19                                                               r  led_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl/FSM_onehot_curr_state_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.747ns  (logic 4.227ns (48.322%)  route 4.520ns (51.678%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1187, routed)        1.605     5.126    ctrl/CLK
    SLICE_X7Y73          FDRE                                         r  ctrl/FSM_onehot_curr_state_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y73          FDRE (Prop_fdre_C_Q)         0.419     5.545 r  ctrl/FSM_onehot_curr_state_reg[13]/Q
                         net (fo=182, routed)         0.979     6.524    ctrl/Q[8]
    SLICE_X4Y71          LUT3 (Prop_lut3_I2_O)        0.299     6.823 r  ctrl/led_o_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.541    10.364    led_o_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         3.509    13.873 r  led_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.873    led_o[4]
    W18                                                               r  led_o[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl/FSM_onehot_curr_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.686ns  (logic 4.296ns (49.456%)  route 4.390ns (50.544%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1187, routed)        1.543     5.064    ctrl/CLK
    SLICE_X8Y71          FDRE                                         r  ctrl/FSM_onehot_curr_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y71          FDRE (Prop_fdre_C_Q)         0.518     5.582 r  ctrl/FSM_onehot_curr_state_reg[5]/Q
                         net (fo=18, routed)          1.050     6.632    ctrl/Q[4]
    SLICE_X7Y71          LUT4 (Prop_lut4_I3_O)        0.124     6.756 r  ctrl/led_o_OBUF[1]_inst_i_2/O
                         net (fo=2, routed)           0.651     7.407    ctrl/led_o_OBUF[1]_inst_i_2_n_0
    SLICE_X5Y71          LUT6 (Prop_lut6_I0_O)        0.124     7.531 r  ctrl/led_o_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.689    10.220    led_o_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530    13.750 r  led_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.750    led_o[1]
    E19                                                               r  led_o[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ctrl/FSM_onehot_curr_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.506ns  (logic 1.440ns (57.439%)  route 1.067ns (42.561%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1187, routed)        0.554     1.437    ctrl/CLK
    SLICE_X8Y71          FDRE                                         r  ctrl/FSM_onehot_curr_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y71          FDRE (Prop_fdre_C_Q)         0.164     1.601 r  ctrl/FSM_onehot_curr_state_reg[2]/Q
                         net (fo=8, routed)           0.296     1.898    ctrl/Q[1]
    SLICE_X5Y71          LUT6 (Prop_lut6_I5_O)        0.045     1.943 r  ctrl/led_o_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.770     2.713    led_o_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     3.944 r  led_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.944    led_o[1]
    E19                                                               r  led_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl/FSM_onehot_curr_state_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.679ns  (logic 1.388ns (51.825%)  route 1.290ns (48.175%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1187, routed)        0.579     1.462    ctrl/CLK
    SLICE_X7Y73          FDRE                                         r  ctrl/FSM_onehot_curr_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y73          FDRE (Prop_fdre_C_Q)         0.141     1.603 r  ctrl/FSM_onehot_curr_state_reg[9]/Q
                         net (fo=7, routed)           0.166     1.770    ctrl/Q[7]
    SLICE_X7Y71          LUT6 (Prop_lut6_I1_O)        0.045     1.815 r  ctrl/led_o_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.124     2.939    led_o_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     4.141 r  led_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.141    led_o[2]
    U19                                                               r  led_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl/FSM_onehot_curr_state_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.759ns  (logic 1.396ns (50.588%)  route 1.363ns (49.412%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1187, routed)        0.581     1.464    ctrl/CLK
    SLICE_X5Y72          FDRE                                         r  ctrl/FSM_onehot_curr_state_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDRE (Prop_fdre_C_Q)         0.141     1.605 r  ctrl/FSM_onehot_curr_state_reg[18]/Q
                         net (fo=4, routed)           0.230     1.835    ctrl/FSM_onehot_curr_state_reg_n_0_[18]
    SLICE_X4Y71          LUT3 (Prop_lut3_I0_O)        0.045     1.880 r  ctrl/led_o_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.133     3.013    led_o_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.210     4.223 r  led_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.223    led_o[4]
    W18                                                               r  led_o[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl/FSM_onehot_curr_state_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.796ns  (logic 1.396ns (49.929%)  route 1.400ns (50.071%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1187, routed)        0.579     1.462    ctrl/CLK
    SLICE_X7Y73          FDRE                                         r  ctrl/FSM_onehot_curr_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y73          FDRE (Prop_fdre_C_Q)         0.141     1.603 r  ctrl/FSM_onehot_curr_state_reg[9]/Q
                         net (fo=7, routed)           0.249     1.853    ctrl/Q[7]
    SLICE_X7Y71          LUT5 (Prop_lut5_I0_O)        0.045     1.898 r  ctrl/led_o_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.151     3.048    led_o_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     4.258 r  led_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.258    led_o[3]
    V19                                                               r  led_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl/FSM_onehot_curr_state_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.996ns  (logic 1.452ns (48.456%)  route 1.544ns (51.544%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1187, routed)        0.581     1.464    ctrl/CLK
    SLICE_X6Y72          FDRE                                         r  ctrl/FSM_onehot_curr_state_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDRE (Prop_fdre_C_Q)         0.148     1.612 r  ctrl/FSM_onehot_curr_state_reg[16]/Q
                         net (fo=5, routed)           0.209     1.821    ctrl/FSM_onehot_curr_state_reg_n_0_[16]
    SLICE_X5Y71          LUT6 (Prop_lut6_I1_O)        0.098     1.919 r  ctrl/led_o_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.336     3.255    led_o_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     4.461 r  led_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.461    led_o[0]
    U16                                                               r  led_o[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay          1205 Endpoints
Min Delay          1205 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_ni
                            (input port)
  Destination:            ID/rf/regs_reg[10][22]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.823ns  (logic 1.072ns (12.149%)  route 7.751ns (87.851%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.957ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.957ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  rst_ni (IN)
                         net (fo=0)                   0.000     0.000    rst_ni
    A18                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  rst_ni_IBUF_inst/O
                         net (fo=56, routed)          5.004     5.952    IF/imem/rst_ni_IBUF
    SLICE_X11Y67         LUT6 (Prop_lut6_I0_O)        0.124     6.076 r  IF/imem/regs[10][31]_i_1/O
                         net (fo=32, routed)          2.747     8.823    ID/rf/regs_reg[10][0]_0[0]
    SLICE_X12Y101        FDRE                                         r  ID/rf/regs_reg[10][22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1187, routed)        1.616     4.957    ID/rf/CLK
    SLICE_X12Y101        FDRE                                         r  ID/rf/regs_reg[10][22]/C

Slack:                    inf
  Source:                 rst_ni
                            (input port)
  Destination:            ID/rf/regs_reg[10][25]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.823ns  (logic 1.072ns (12.149%)  route 7.751ns (87.851%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.957ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.957ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  rst_ni (IN)
                         net (fo=0)                   0.000     0.000    rst_ni
    A18                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  rst_ni_IBUF_inst/O
                         net (fo=56, routed)          5.004     5.952    IF/imem/rst_ni_IBUF
    SLICE_X11Y67         LUT6 (Prop_lut6_I0_O)        0.124     6.076 r  IF/imem/regs[10][31]_i_1/O
                         net (fo=32, routed)          2.747     8.823    ID/rf/regs_reg[10][0]_0[0]
    SLICE_X12Y101        FDRE                                         r  ID/rf/regs_reg[10][25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1187, routed)        1.616     4.957    ID/rf/CLK
    SLICE_X12Y101        FDRE                                         r  ID/rf/regs_reg[10][25]/C

Slack:                    inf
  Source:                 rst_ni
                            (input port)
  Destination:            ID/rf/regs_reg[10][24]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.784ns  (logic 1.072ns (12.203%)  route 7.712ns (87.797%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  rst_ni (IN)
                         net (fo=0)                   0.000     0.000    rst_ni
    A18                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  rst_ni_IBUF_inst/O
                         net (fo=56, routed)          5.004     5.952    IF/imem/rst_ni_IBUF
    SLICE_X11Y67         LUT6 (Prop_lut6_I0_O)        0.124     6.076 r  IF/imem/regs[10][31]_i_1/O
                         net (fo=32, routed)          2.708     8.784    ID/rf/regs_reg[10][0]_0[0]
    SLICE_X1Y100         FDRE                                         r  ID/rf/regs_reg[10][24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1187, routed)        1.684     5.025    ID/rf/CLK
    SLICE_X1Y100         FDRE                                         r  ID/rf/regs_reg[10][24]/C

Slack:                    inf
  Source:                 rst_ni
                            (input port)
  Destination:            ID/rf/regs_reg[10][28]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.784ns  (logic 1.072ns (12.203%)  route 7.712ns (87.797%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  rst_ni (IN)
                         net (fo=0)                   0.000     0.000    rst_ni
    A18                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  rst_ni_IBUF_inst/O
                         net (fo=56, routed)          5.004     5.952    IF/imem/rst_ni_IBUF
    SLICE_X11Y67         LUT6 (Prop_lut6_I0_O)        0.124     6.076 r  IF/imem/regs[10][31]_i_1/O
                         net (fo=32, routed)          2.708     8.784    ID/rf/regs_reg[10][0]_0[0]
    SLICE_X1Y100         FDRE                                         r  ID/rf/regs_reg[10][28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1187, routed)        1.684     5.025    ID/rf/CLK
    SLICE_X1Y100         FDRE                                         r  ID/rf/regs_reg[10][28]/C

Slack:                    inf
  Source:                 rst_ni
                            (input port)
  Destination:            ID/rf/regs_reg[10][29]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.784ns  (logic 1.072ns (12.203%)  route 7.712ns (87.797%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  rst_ni (IN)
                         net (fo=0)                   0.000     0.000    rst_ni
    A18                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  rst_ni_IBUF_inst/O
                         net (fo=56, routed)          5.004     5.952    IF/imem/rst_ni_IBUF
    SLICE_X11Y67         LUT6 (Prop_lut6_I0_O)        0.124     6.076 r  IF/imem/regs[10][31]_i_1/O
                         net (fo=32, routed)          2.708     8.784    ID/rf/regs_reg[10][0]_0[0]
    SLICE_X1Y100         FDRE                                         r  ID/rf/regs_reg[10][29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1187, routed)        1.684     5.025    ID/rf/CLK
    SLICE_X1Y100         FDRE                                         r  ID/rf/regs_reg[10][29]/C

Slack:                    inf
  Source:                 rst_ni
                            (input port)
  Destination:            ID/rf/regs_reg[10][30]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.784ns  (logic 1.072ns (12.203%)  route 7.712ns (87.797%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  rst_ni (IN)
                         net (fo=0)                   0.000     0.000    rst_ni
    A18                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  rst_ni_IBUF_inst/O
                         net (fo=56, routed)          5.004     5.952    IF/imem/rst_ni_IBUF
    SLICE_X11Y67         LUT6 (Prop_lut6_I0_O)        0.124     6.076 r  IF/imem/regs[10][31]_i_1/O
                         net (fo=32, routed)          2.708     8.784    ID/rf/regs_reg[10][0]_0[0]
    SLICE_X1Y100         FDRE                                         r  ID/rf/regs_reg[10][30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1187, routed)        1.684     5.025    ID/rf/CLK
    SLICE_X1Y100         FDRE                                         r  ID/rf/regs_reg[10][30]/C

Slack:                    inf
  Source:                 rst_ni
                            (input port)
  Destination:            ID/rf/regs_reg[9][24]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.761ns  (logic 1.072ns (12.235%)  route 7.689ns (87.765%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  rst_ni (IN)
                         net (fo=0)                   0.000     0.000    rst_ni
    A18                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  rst_ni_IBUF_inst/O
                         net (fo=56, routed)          4.727     5.675    IF/imem/rst_ni_IBUF
    SLICE_X13Y65         LUT6 (Prop_lut6_I0_O)        0.124     5.799 r  IF/imem/regs[9][31]_i_1/O
                         net (fo=32, routed)          2.962     8.761    ID/rf/regs_reg[9][0]_0[0]
    SLICE_X3Y100         FDRE                                         r  ID/rf/regs_reg[9][24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1187, routed)        1.684     5.025    ID/rf/CLK
    SLICE_X3Y100         FDRE                                         r  ID/rf/regs_reg[9][24]/C

Slack:                    inf
  Source:                 rst_ni
                            (input port)
  Destination:            ID/rf/regs_reg[9][28]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.761ns  (logic 1.072ns (12.235%)  route 7.689ns (87.765%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  rst_ni (IN)
                         net (fo=0)                   0.000     0.000    rst_ni
    A18                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  rst_ni_IBUF_inst/O
                         net (fo=56, routed)          4.727     5.675    IF/imem/rst_ni_IBUF
    SLICE_X13Y65         LUT6 (Prop_lut6_I0_O)        0.124     5.799 r  IF/imem/regs[9][31]_i_1/O
                         net (fo=32, routed)          2.962     8.761    ID/rf/regs_reg[9][0]_0[0]
    SLICE_X3Y100         FDRE                                         r  ID/rf/regs_reg[9][28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1187, routed)        1.684     5.025    ID/rf/CLK
    SLICE_X3Y100         FDRE                                         r  ID/rf/regs_reg[9][28]/C

Slack:                    inf
  Source:                 rst_ni
                            (input port)
  Destination:            ID/rf/regs_reg[9][29]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.761ns  (logic 1.072ns (12.235%)  route 7.689ns (87.765%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  rst_ni (IN)
                         net (fo=0)                   0.000     0.000    rst_ni
    A18                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  rst_ni_IBUF_inst/O
                         net (fo=56, routed)          4.727     5.675    IF/imem/rst_ni_IBUF
    SLICE_X13Y65         LUT6 (Prop_lut6_I0_O)        0.124     5.799 r  IF/imem/regs[9][31]_i_1/O
                         net (fo=32, routed)          2.962     8.761    ID/rf/regs_reg[9][0]_0[0]
    SLICE_X3Y100         FDRE                                         r  ID/rf/regs_reg[9][29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1187, routed)        1.684     5.025    ID/rf/CLK
    SLICE_X3Y100         FDRE                                         r  ID/rf/regs_reg[9][29]/C

Slack:                    inf
  Source:                 rst_ni
                            (input port)
  Destination:            ID/rf/regs_reg[9][30]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.761ns  (logic 1.072ns (12.235%)  route 7.689ns (87.765%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  rst_ni (IN)
                         net (fo=0)                   0.000     0.000    rst_ni
    A18                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  rst_ni_IBUF_inst/O
                         net (fo=56, routed)          4.727     5.675    IF/imem/rst_ni_IBUF
    SLICE_X13Y65         LUT6 (Prop_lut6_I0_O)        0.124     5.799 r  IF/imem/regs[9][31]_i_1/O
                         net (fo=32, routed)          2.962     8.761    ID/rf/regs_reg[9][0]_0[0]
    SLICE_X3Y100         FDRE                                         r  ID/rf/regs_reg[9][30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1187, routed)        1.684     5.025    ID/rf/CLK
    SLICE_X3Y100         FDRE                                         r  ID/rf/regs_reg[9][30]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_ni
                            (input port)
  Destination:            ID/rdataA_o_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.382ns  (logic 0.222ns (16.057%)  route 1.160ns (83.943%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.961ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  rst_ni (IN)
                         net (fo=0)                   0.000     0.000    rst_ni
    A18                  IBUF (Prop_ibuf_I_O)         0.177     0.177 f  rst_ni_IBUF_inst/O
                         net (fo=56, routed)          0.914     1.091    ID/rst_ni_IBUF
    SLICE_X12Y93         LUT1 (Prop_lut1_I0_O)        0.045     1.136 r  ID/mem_reg_i_2/O
                         net (fo=181, routed)         0.246     1.382    ID/SS[0]
    SLICE_X12Y95         FDRE                                         r  ID/rdataA_o_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1187, routed)        0.833     1.961    ID/CLK
    SLICE_X12Y95         FDRE                                         r  ID/rdataA_o_reg[26]/C

Slack:                    inf
  Source:                 rst_ni
                            (input port)
  Destination:            ID/rdataB_o_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.382ns  (logic 0.222ns (16.057%)  route 1.160ns (83.943%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.961ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  rst_ni (IN)
                         net (fo=0)                   0.000     0.000    rst_ni
    A18                  IBUF (Prop_ibuf_I_O)         0.177     0.177 f  rst_ni_IBUF_inst/O
                         net (fo=56, routed)          0.914     1.091    ID/rst_ni_IBUF
    SLICE_X12Y93         LUT1 (Prop_lut1_I0_O)        0.045     1.136 r  ID/mem_reg_i_2/O
                         net (fo=181, routed)         0.246     1.382    ID/SS[0]
    SLICE_X12Y95         FDRE                                         r  ID/rdataB_o_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1187, routed)        0.833     1.961    ID/CLK
    SLICE_X12Y95         FDRE                                         r  ID/rdataB_o_reg[21]/C

Slack:                    inf
  Source:                 rst_ni
                            (input port)
  Destination:            ID/rdataB_o_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.382ns  (logic 0.222ns (16.057%)  route 1.160ns (83.943%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.961ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  rst_ni (IN)
                         net (fo=0)                   0.000     0.000    rst_ni
    A18                  IBUF (Prop_ibuf_I_O)         0.177     0.177 f  rst_ni_IBUF_inst/O
                         net (fo=56, routed)          0.914     1.091    ID/rst_ni_IBUF
    SLICE_X12Y93         LUT1 (Prop_lut1_I0_O)        0.045     1.136 r  ID/mem_reg_i_2/O
                         net (fo=181, routed)         0.246     1.382    ID/SS[0]
    SLICE_X12Y95         FDRE                                         r  ID/rdataB_o_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1187, routed)        0.833     1.961    ID/CLK
    SLICE_X12Y95         FDRE                                         r  ID/rdataB_o_reg[26]/C

Slack:                    inf
  Source:                 rst_ni
                            (input port)
  Destination:            MEM/dmem/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.412ns  (logic 0.177ns (12.538%)  route 1.235ns (87.462%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.997ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  rst_ni (IN)
                         net (fo=0)                   0.000     0.000    rst_ni
    A18                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  rst_ni_IBUF_inst/O
                         net (fo=56, routed)          1.235     1.412    MEM/dmem/rst_ni_IBUF
    RAMB36_X0Y16         RAMB36E1                                     r  MEM/dmem/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1187, routed)        0.869     1.997    MEM/dmem/CLK
    RAMB36_X0Y16         RAMB36E1                                     r  MEM/dmem/mem_reg/CLKARDCLK

Slack:                    inf
  Source:                 rst_ni
                            (input port)
  Destination:            MEM/dmem/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.412ns  (logic 0.177ns (12.538%)  route 1.235ns (87.462%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.997ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  rst_ni (IN)
                         net (fo=0)                   0.000     0.000    rst_ni
    A18                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  rst_ni_IBUF_inst/O
                         net (fo=56, routed)          1.235     1.412    MEM/dmem/rst_ni_IBUF
    RAMB36_X0Y16         RAMB36E1                                     r  MEM/dmem/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1187, routed)        0.869     1.997    MEM/dmem/CLK
    RAMB36_X0Y16         RAMB36E1                                     r  MEM/dmem/mem_reg/CLKARDCLK

Slack:                    inf
  Source:                 rst_ni
                            (input port)
  Destination:            MEM/dmem/mem_reg/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.428ns  (logic 0.177ns (12.398%)  route 1.251ns (87.602%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.995ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  rst_ni (IN)
                         net (fo=0)                   0.000     0.000    rst_ni
    A18                  IBUF (Prop_ibuf_I_O)         0.177     0.177 f  rst_ni_IBUF_inst/O
                         net (fo=56, routed)          1.251     1.428    MEM/dmem/rst_ni_IBUF
    RAMB36_X0Y16         RAMB36E1                                     r  MEM/dmem/mem_reg/RSTRAMB  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1187, routed)        0.867     1.995    MEM/dmem/CLK
    RAMB36_X0Y16         RAMB36E1                                     r  MEM/dmem/mem_reg/CLKBWRCLK

Slack:                    inf
  Source:                 rst_ni
                            (input port)
  Destination:            MEM/dmem/mem_reg/WEA[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.496ns  (logic 0.177ns (11.831%)  route 1.319ns (88.169%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.997ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  rst_ni (IN)
                         net (fo=0)                   0.000     0.000    rst_ni
    A18                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  rst_ni_IBUF_inst/O
                         net (fo=56, routed)          1.319     1.496    MEM/dmem/rst_ni_IBUF
    RAMB36_X0Y16         RAMB36E1                                     r  MEM/dmem/mem_reg/WEA[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1187, routed)        0.869     1.997    MEM/dmem/CLK
    RAMB36_X0Y16         RAMB36E1                                     r  MEM/dmem/mem_reg/CLKARDCLK

Slack:                    inf
  Source:                 rst_ni
                            (input port)
  Destination:            ID/rdataA_o_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.497ns  (logic 0.222ns (14.827%)  route 1.275ns (85.173%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.960ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  rst_ni (IN)
                         net (fo=0)                   0.000     0.000    rst_ni
    A18                  IBUF (Prop_ibuf_I_O)         0.177     0.177 f  rst_ni_IBUF_inst/O
                         net (fo=56, routed)          0.914     1.091    ID/rst_ni_IBUF
    SLICE_X12Y93         LUT1 (Prop_lut1_I0_O)        0.045     1.136 r  ID/mem_reg_i_2/O
                         net (fo=181, routed)         0.361     1.497    ID/SS[0]
    SLICE_X8Y91          FDRE                                         r  ID/rdataA_o_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1187, routed)        0.832     1.960    ID/CLK
    SLICE_X8Y91          FDRE                                         r  ID/rdataA_o_reg[20]/C

Slack:                    inf
  Source:                 rst_ni
                            (input port)
  Destination:            ID/rdataA_o_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.497ns  (logic 0.222ns (14.827%)  route 1.275ns (85.173%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.960ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  rst_ni (IN)
                         net (fo=0)                   0.000     0.000    rst_ni
    A18                  IBUF (Prop_ibuf_I_O)         0.177     0.177 f  rst_ni_IBUF_inst/O
                         net (fo=56, routed)          0.914     1.091    ID/rst_ni_IBUF
    SLICE_X12Y93         LUT1 (Prop_lut1_I0_O)        0.045     1.136 r  ID/mem_reg_i_2/O
                         net (fo=181, routed)         0.361     1.497    ID/SS[0]
    SLICE_X8Y91          FDRE                                         r  ID/rdataA_o_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1187, routed)        0.832     1.960    ID/CLK
    SLICE_X8Y91          FDRE                                         r  ID/rdataA_o_reg[21]/C

Slack:                    inf
  Source:                 rst_ni
                            (input port)
  Destination:            ID/rdataB_o_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.497ns  (logic 0.222ns (14.827%)  route 1.275ns (85.173%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.960ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  rst_ni (IN)
                         net (fo=0)                   0.000     0.000    rst_ni
    A18                  IBUF (Prop_ibuf_I_O)         0.177     0.177 f  rst_ni_IBUF_inst/O
                         net (fo=56, routed)          0.914     1.091    ID/rst_ni_IBUF
    SLICE_X12Y93         LUT1 (Prop_lut1_I0_O)        0.045     1.136 r  ID/mem_reg_i_2/O
                         net (fo=181, routed)         0.361     1.497    ID/SS[0]
    SLICE_X8Y91          FDRE                                         r  ID/rdataB_o_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1187, routed)        0.832     1.960    ID/CLK
    SLICE_X8Y91          FDRE                                         r  ID/rdataB_o_reg[20]/C





