===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 33.3998 seconds

  ----User Time----  ----Wall Time----  ----Name----
    9.2983 ( 20.2%)    9.2983 ( 27.8%)  FIR Parser
   23.4671 ( 50.9%)   14.3102 ( 42.8%)  'firrtl.circuit' Pipeline
    0.8528 (  1.9%)    0.8528 (  2.6%)    CreateSiFiveMetadata
    2.9948 (  6.5%)    1.6799 (  5.0%)    'firrtl.module' Pipeline
    2.6838 (  5.8%)    1.5067 (  4.5%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.3109 (  0.7%)    0.1732 (  0.5%)      LowerCHIRRTL
    0.2631 (  0.6%)    0.2631 (  0.8%)    InferWidths
    1.2698 (  2.8%)    1.2698 (  3.8%)    InferResets
    0.0675 (  0.1%)    0.0675 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0762 (  0.2%)    0.0762 (  0.2%)    PrefixModules
    1.3774 (  3.0%)    1.3774 (  4.1%)    LowerFIRRTLTypes
   10.0629 ( 21.8%)    5.5737 ( 16.7%)    'firrtl.module' Pipeline
    3.4577 (  7.5%)    1.9025 (  5.7%)      ExpandWhens
    6.6051 ( 14.3%)    3.6711 ( 11.0%)      Canonicalizer
    0.3157 (  0.7%)    0.3157 (  0.9%)    Inliner
    0.9922 (  2.2%)    0.9922 (  3.0%)    IMConstProp
    0.0360 (  0.1%)    0.0360 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    3.3270 (  7.2%)    1.9034 (  5.7%)    'firrtl.module' Pipeline
    3.3269 (  7.2%)    1.9034 (  5.7%)      Canonicalizer
    1.9439 (  4.2%)    1.9439 (  5.8%)  LowerFIRRTLToHW
    1.2347 (  2.7%)    1.2347 (  3.7%)  HWMemSimImpl
    6.4488 ( 14.0%)    3.5219 ( 10.5%)  'hw.module' Pipeline
    0.1631 (  0.4%)    0.0862 (  0.3%)    HWCleanup
    2.0111 (  4.4%)    1.1292 (  3.4%)    CSE
    0.0071 (  0.0%)    0.0039 (  0.0%)      (A) DominanceInfo
    2.5926 (  5.6%)    1.3799 (  4.1%)    Canonicalizer
    0.0149 (  0.0%)    0.0075 (  0.0%)    HWLegalizeModules
    1.5976 (  3.5%)    0.8853 (  2.7%)    PrettifyVerilog
    3.0743 (  6.7%)    3.0743 (  9.2%)  ExportVerilog
    0.0025 (  0.0%)    0.0025 (  0.0%)  Rest
   46.0787 (100.0%)   33.3998 (100.0%)  Total

{
  totalTime: 33.438,
  maxMemory: 1042276352
}
