{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 16 20:51:15 2019 " "Info: Processing started: Thu May 16 20:51:15 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Proj_Hardware -c Proj_Hardware " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Proj_Hardware -c Proj_Hardware" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "Proj_Hardware EP2S15F484C3 " "Info: Automatically selected device EP2S15F484C3 for design Proj_Hardware" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Info: Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Mem\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a2 " "Info: Atom \"Memoria:Mem\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Mem\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a3 " "Info: Atom \"Memoria:Mem\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Mem\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a4 " "Info: Atom \"Memoria:Mem\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Mem\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a5 " "Info: Atom \"Memoria:Mem\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Mem\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a6 " "Info: Atom \"Memoria:Mem\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Mem\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a7 " "Info: Atom \"Memoria:Mem\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Mem\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a0 " "Info: Atom \"Memoria:Mem\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Mem\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a1 " "Info: Atom \"Memoria:Mem\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Mem\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a2 " "Info: Atom \"Memoria:Mem\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Mem\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a3 " "Info: Atom \"Memoria:Mem\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Mem\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a4 " "Info: Atom \"Memoria:Mem\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Mem\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a5 " "Info: Atom \"Memoria:Mem\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Mem\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a6 " "Info: Atom \"Memoria:Mem\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Mem\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a7 " "Info: Atom \"Memoria:Mem\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Mem\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a0 " "Info: Atom \"Memoria:Mem\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Mem\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a1 " "Info: Atom \"Memoria:Mem\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Mem\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a2 " "Info: Atom \"Memoria:Mem\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Mem\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a3 " "Info: Atom \"Memoria:Mem\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Mem\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a4 " "Info: Atom \"Memoria:Mem\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Mem\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a5 " "Info: Atom \"Memoria:Mem\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Mem\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a6 " "Info: Atom \"Memoria:Mem\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Mem\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a7 " "Info: Atom \"Memoria:Mem\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Mem\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a0 " "Info: Atom \"Memoria:Mem\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Mem\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a1 " "Info: Atom \"Memoria:Mem\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Mem\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a2 " "Info: Atom \"Memoria:Mem\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Mem\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a3 " "Info: Atom \"Memoria:Mem\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Mem\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a4 " "Info: Atom \"Memoria:Mem\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Mem\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a5 " "Info: Atom \"Memoria:Mem\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Mem\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a6 " "Info: Atom \"Memoria:Mem\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Mem\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a7 " "Info: Atom \"Memoria:Mem\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Mem\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a0 " "Info: Atom \"Memoria:Mem\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Mem\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a1 " "Info: Atom \"Memoria:Mem\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1}  } {  } 0 0 "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ E13 " "Info: Pin ~DATA0~ is reserved at location E13" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { ~DATA0~ } } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1203 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "137 137 " "Critical Warning: No exact pin location assignment(s) for 137 pins of 137 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPCode\[0\] " "Info: Pin OPCode\[0\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { OPCode[0] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 5 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPCode[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 209 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPCode\[1\] " "Info: Pin OPCode\[1\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { OPCode[1] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 5 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPCode[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 210 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPCode\[2\] " "Info: Pin OPCode\[2\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { OPCode[2] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 5 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPCode[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 211 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPCode\[3\] " "Info: Pin OPCode\[3\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { OPCode[3] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 5 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPCode[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 212 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPCode\[4\] " "Info: Pin OPCode\[4\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { OPCode[4] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 5 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPCode[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 213 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPCode\[5\] " "Info: Pin OPCode\[5\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { OPCode[5] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 5 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPCode[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 214 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[0\] " "Info: Pin PCOut\[0\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { PCOut[0] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 215 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[1\] " "Info: Pin PCOut\[1\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { PCOut[1] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 216 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[2\] " "Info: Pin PCOut\[2\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { PCOut[2] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 217 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[3\] " "Info: Pin PCOut\[3\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { PCOut[3] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 218 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[4\] " "Info: Pin PCOut\[4\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { PCOut[4] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 219 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[5\] " "Info: Pin PCOut\[5\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { PCOut[5] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 220 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[6\] " "Info: Pin PCOut\[6\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { PCOut[6] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 221 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[7\] " "Info: Pin PCOut\[7\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { PCOut[7] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 222 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[8\] " "Info: Pin PCOut\[8\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { PCOut[8] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 223 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[9\] " "Info: Pin PCOut\[9\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { PCOut[9] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 224 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[10\] " "Info: Pin PCOut\[10\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { PCOut[10] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 225 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[11\] " "Info: Pin PCOut\[11\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { PCOut[11] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 226 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[12\] " "Info: Pin PCOut\[12\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { PCOut[12] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 227 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[13\] " "Info: Pin PCOut\[13\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { PCOut[13] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 228 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[14\] " "Info: Pin PCOut\[14\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { PCOut[14] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 229 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[15\] " "Info: Pin PCOut\[15\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { PCOut[15] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 230 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[16\] " "Info: Pin PCOut\[16\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { PCOut[16] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 231 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[17\] " "Info: Pin PCOut\[17\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { PCOut[17] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 232 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[18\] " "Info: Pin PCOut\[18\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { PCOut[18] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 233 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[19\] " "Info: Pin PCOut\[19\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { PCOut[19] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 234 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[20\] " "Info: Pin PCOut\[20\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { PCOut[20] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 235 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[21\] " "Info: Pin PCOut\[21\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { PCOut[21] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 236 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[22\] " "Info: Pin PCOut\[22\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { PCOut[22] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 237 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[23\] " "Info: Pin PCOut\[23\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { PCOut[23] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 238 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[24\] " "Info: Pin PCOut\[24\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { PCOut[24] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 239 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[25\] " "Info: Pin PCOut\[25\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { PCOut[25] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 240 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[26\] " "Info: Pin PCOut\[26\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { PCOut[26] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 241 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[27\] " "Info: Pin PCOut\[27\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { PCOut[27] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 242 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[28\] " "Info: Pin PCOut\[28\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { PCOut[28] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 243 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[29\] " "Info: Pin PCOut\[29\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { PCOut[29] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 244 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[30\] " "Info: Pin PCOut\[30\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { PCOut[30] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 245 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[31\] " "Info: Pin PCOut\[31\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { PCOut[31] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 246 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EPCOut\[0\] " "Info: Pin EPCOut\[0\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { EPCOut[0] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { EPCOut[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 247 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EPCOut\[1\] " "Info: Pin EPCOut\[1\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { EPCOut[1] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { EPCOut[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 248 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EPCOut\[2\] " "Info: Pin EPCOut\[2\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { EPCOut[2] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { EPCOut[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 249 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EPCOut\[3\] " "Info: Pin EPCOut\[3\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { EPCOut[3] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { EPCOut[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 250 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EPCOut\[4\] " "Info: Pin EPCOut\[4\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { EPCOut[4] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { EPCOut[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 251 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EPCOut\[5\] " "Info: Pin EPCOut\[5\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { EPCOut[5] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { EPCOut[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 252 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EPCOut\[6\] " "Info: Pin EPCOut\[6\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { EPCOut[6] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { EPCOut[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 253 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EPCOut\[7\] " "Info: Pin EPCOut\[7\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { EPCOut[7] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { EPCOut[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 254 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EPCOut\[8\] " "Info: Pin EPCOut\[8\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { EPCOut[8] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { EPCOut[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 255 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EPCOut\[9\] " "Info: Pin EPCOut\[9\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { EPCOut[9] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { EPCOut[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 256 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EPCOut\[10\] " "Info: Pin EPCOut\[10\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { EPCOut[10] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { EPCOut[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 257 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EPCOut\[11\] " "Info: Pin EPCOut\[11\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { EPCOut[11] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { EPCOut[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 258 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EPCOut\[12\] " "Info: Pin EPCOut\[12\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { EPCOut[12] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { EPCOut[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 259 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EPCOut\[13\] " "Info: Pin EPCOut\[13\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { EPCOut[13] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { EPCOut[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 260 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EPCOut\[14\] " "Info: Pin EPCOut\[14\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { EPCOut[14] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { EPCOut[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 261 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EPCOut\[15\] " "Info: Pin EPCOut\[15\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { EPCOut[15] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { EPCOut[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 262 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EPCOut\[16\] " "Info: Pin EPCOut\[16\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { EPCOut[16] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { EPCOut[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 263 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EPCOut\[17\] " "Info: Pin EPCOut\[17\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { EPCOut[17] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { EPCOut[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 264 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EPCOut\[18\] " "Info: Pin EPCOut\[18\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { EPCOut[18] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { EPCOut[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 265 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EPCOut\[19\] " "Info: Pin EPCOut\[19\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { EPCOut[19] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { EPCOut[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 266 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EPCOut\[20\] " "Info: Pin EPCOut\[20\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { EPCOut[20] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { EPCOut[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 267 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EPCOut\[21\] " "Info: Pin EPCOut\[21\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { EPCOut[21] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { EPCOut[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 268 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EPCOut\[22\] " "Info: Pin EPCOut\[22\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { EPCOut[22] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { EPCOut[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 269 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EPCOut\[23\] " "Info: Pin EPCOut\[23\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { EPCOut[23] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { EPCOut[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 270 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EPCOut\[24\] " "Info: Pin EPCOut\[24\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { EPCOut[24] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { EPCOut[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 271 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EPCOut\[25\] " "Info: Pin EPCOut\[25\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { EPCOut[25] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { EPCOut[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 272 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EPCOut\[26\] " "Info: Pin EPCOut\[26\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { EPCOut[26] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { EPCOut[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 273 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EPCOut\[27\] " "Info: Pin EPCOut\[27\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { EPCOut[27] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { EPCOut[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 274 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EPCOut\[28\] " "Info: Pin EPCOut\[28\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { EPCOut[28] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { EPCOut[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 275 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EPCOut\[29\] " "Info: Pin EPCOut\[29\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { EPCOut[29] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { EPCOut[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 276 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EPCOut\[30\] " "Info: Pin EPCOut\[30\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { EPCOut[30] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { EPCOut[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 277 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EPCOut\[31\] " "Info: Pin EPCOut\[31\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { EPCOut[31] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { EPCOut[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 278 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDROut\[0\] " "Info: Pin MDROut\[0\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { MDROut[0] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { MDROut[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 279 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDROut\[1\] " "Info: Pin MDROut\[1\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { MDROut[1] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { MDROut[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 280 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDROut\[2\] " "Info: Pin MDROut\[2\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { MDROut[2] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { MDROut[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 281 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDROut\[3\] " "Info: Pin MDROut\[3\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { MDROut[3] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { MDROut[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 282 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDROut\[4\] " "Info: Pin MDROut\[4\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { MDROut[4] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { MDROut[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 283 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDROut\[5\] " "Info: Pin MDROut\[5\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { MDROut[5] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { MDROut[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 284 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDROut\[6\] " "Info: Pin MDROut\[6\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { MDROut[6] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { MDROut[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 285 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDROut\[7\] " "Info: Pin MDROut\[7\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { MDROut[7] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { MDROut[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 286 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDROut\[8\] " "Info: Pin MDROut\[8\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { MDROut[8] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { MDROut[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 287 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDROut\[9\] " "Info: Pin MDROut\[9\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { MDROut[9] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { MDROut[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 288 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDROut\[10\] " "Info: Pin MDROut\[10\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { MDROut[10] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { MDROut[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 289 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDROut\[11\] " "Info: Pin MDROut\[11\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { MDROut[11] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { MDROut[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 290 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDROut\[12\] " "Info: Pin MDROut\[12\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { MDROut[12] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { MDROut[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 291 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDROut\[13\] " "Info: Pin MDROut\[13\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { MDROut[13] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { MDROut[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 292 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDROut\[14\] " "Info: Pin MDROut\[14\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { MDROut[14] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { MDROut[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 293 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDROut\[15\] " "Info: Pin MDROut\[15\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { MDROut[15] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { MDROut[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 294 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDROut\[16\] " "Info: Pin MDROut\[16\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { MDROut[16] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { MDROut[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 295 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDROut\[17\] " "Info: Pin MDROut\[17\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { MDROut[17] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { MDROut[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 296 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDROut\[18\] " "Info: Pin MDROut\[18\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { MDROut[18] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { MDROut[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 297 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDROut\[19\] " "Info: Pin MDROut\[19\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { MDROut[19] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { MDROut[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 298 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDROut\[20\] " "Info: Pin MDROut\[20\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { MDROut[20] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { MDROut[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 299 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDROut\[21\] " "Info: Pin MDROut\[21\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { MDROut[21] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { MDROut[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 300 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDROut\[22\] " "Info: Pin MDROut\[22\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { MDROut[22] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { MDROut[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 301 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDROut\[23\] " "Info: Pin MDROut\[23\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { MDROut[23] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { MDROut[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 302 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDROut\[24\] " "Info: Pin MDROut\[24\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { MDROut[24] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { MDROut[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 303 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDROut\[25\] " "Info: Pin MDROut\[25\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { MDROut[25] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { MDROut[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 304 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDROut\[26\] " "Info: Pin MDROut\[26\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { MDROut[26] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { MDROut[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 305 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDROut\[27\] " "Info: Pin MDROut\[27\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { MDROut[27] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { MDROut[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 306 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDROut\[28\] " "Info: Pin MDROut\[28\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { MDROut[28] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { MDROut[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 307 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDROut\[29\] " "Info: Pin MDROut\[29\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { MDROut[29] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { MDROut[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 308 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDROut\[30\] " "Info: Pin MDROut\[30\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { MDROut[30] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { MDROut[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 309 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDROut\[31\] " "Info: Pin MDROut\[31\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { MDROut[31] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { MDROut[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 310 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rs\[0\] " "Info: Pin rs\[0\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { rs[0] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 11 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { rs[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 311 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rs\[1\] " "Info: Pin rs\[1\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { rs[1] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 11 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { rs[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 312 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rs\[2\] " "Info: Pin rs\[2\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { rs[2] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 11 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { rs[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 313 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rs\[3\] " "Info: Pin rs\[3\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { rs[3] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 11 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { rs[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 314 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rs\[4\] " "Info: Pin rs\[4\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { rs[4] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 11 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { rs[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 315 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rt\[0\] " "Info: Pin rt\[0\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { rt[0] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 12 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { rt[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 316 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rt\[1\] " "Info: Pin rt\[1\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { rt[1] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 12 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { rt[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 317 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rt\[2\] " "Info: Pin rt\[2\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { rt[2] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 12 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { rt[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 318 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rt\[3\] " "Info: Pin rt\[3\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { rt[3] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 12 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { rt[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 319 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rt\[4\] " "Info: Pin rt\[4\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { rt[4] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 12 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { rt[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 320 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inst15_0\[0\] " "Info: Pin inst15_0\[0\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { inst15_0[0] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 14 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst15_0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 321 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inst15_0\[1\] " "Info: Pin inst15_0\[1\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { inst15_0[1] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 14 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst15_0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 322 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inst15_0\[2\] " "Info: Pin inst15_0\[2\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { inst15_0[2] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 14 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst15_0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 323 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inst15_0\[3\] " "Info: Pin inst15_0\[3\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { inst15_0[3] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 14 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst15_0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 324 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inst15_0\[4\] " "Info: Pin inst15_0\[4\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { inst15_0[4] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 14 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst15_0[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 325 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inst15_0\[5\] " "Info: Pin inst15_0\[5\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { inst15_0[5] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 14 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst15_0[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 326 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inst15_0\[6\] " "Info: Pin inst15_0\[6\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { inst15_0[6] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 14 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst15_0[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 327 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inst15_0\[7\] " "Info: Pin inst15_0\[7\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { inst15_0[7] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 14 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst15_0[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 328 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inst15_0\[8\] " "Info: Pin inst15_0\[8\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { inst15_0[8] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 14 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst15_0[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 329 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inst15_0\[9\] " "Info: Pin inst15_0\[9\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { inst15_0[9] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 14 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst15_0[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 330 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inst15_0\[10\] " "Info: Pin inst15_0\[10\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { inst15_0[10] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 14 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst15_0[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 331 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inst15_0\[11\] " "Info: Pin inst15_0\[11\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { inst15_0[11] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 14 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst15_0[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 332 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inst15_0\[12\] " "Info: Pin inst15_0\[12\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { inst15_0[12] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 14 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst15_0[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 333 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inst15_0\[13\] " "Info: Pin inst15_0\[13\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { inst15_0[13] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 14 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst15_0[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 334 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inst15_0\[14\] " "Info: Pin inst15_0\[14\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { inst15_0[14] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 14 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst15_0[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 335 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inst15_0\[15\] " "Info: Pin inst15_0\[15\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { inst15_0[15] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 14 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst15_0[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 336 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CurState\[0\] " "Info: Pin CurState\[0\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { CurState[0] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 17 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { CurState[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 337 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CurState\[1\] " "Info: Pin CurState\[1\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { CurState[1] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 17 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { CurState[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 338 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CurState\[2\] " "Info: Pin CurState\[2\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { CurState[2] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 17 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { CurState[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 339 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CurState\[3\] " "Info: Pin CurState\[3\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { CurState[3] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 17 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { CurState[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 340 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CurState\[4\] " "Info: Pin CurState\[4\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { CurState[4] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 17 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { CurState[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 341 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CurState\[5\] " "Info: Pin CurState\[5\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { CurState[5] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 17 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { CurState[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 342 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CurState\[6\] " "Info: Pin CurState\[6\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { CurState[6] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 17 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { CurState[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 343 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock " "Info: Pin clock not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { clock } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 2 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 344 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Info: Pin reset not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { reset } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 3 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 345 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock (placed in PIN N20 (CLK3p, Input)) " "Info: Automatically promoted node clock (placed in PIN N20 (CLK3p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { clock } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 2 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 344 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset (placed in PIN M21 (CLK1p, Input)) " "Info: Automatically promoted node reset (placed in PIN M21 (CLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UnidadeControle:CtrlUnit\|state\[5\] " "Info: Destination node UnidadeControle:CtrlUnit\|state\[5\]" {  } { { "UnidadeControle.v" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 139 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { UnidadeControle:CtrlUnit|state[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 200 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UnidadeControle:CtrlUnit\|state\[1\] " "Info: Destination node UnidadeControle:CtrlUnit\|state\[1\]" {  } { { "UnidadeControle.v" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 139 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { UnidadeControle:CtrlUnit|state[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 196 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UnidadeControle:CtrlUnit\|state\[2\] " "Info: Destination node UnidadeControle:CtrlUnit\|state\[2\]" {  } { { "UnidadeControle.v" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 139 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { UnidadeControle:CtrlUnit|state[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 197 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UnidadeControle:CtrlUnit\|state\[0\]~11 " "Info: Destination node UnidadeControle:CtrlUnit\|state\[0\]~11" {  } { { "UnidadeControle.v" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 139 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { UnidadeControle:CtrlUnit|state[0]~11 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 465 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UnidadeControle:CtrlUnit\|state\[0\]~29 " "Info: Destination node UnidadeControle:CtrlUnit\|state\[0\]~29" {  } { { "UnidadeControle.v" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 139 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { UnidadeControle:CtrlUnit|state[0]~29 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 483 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UnidadeControle:CtrlUnit\|state\[3\]~32 " "Info: Destination node UnidadeControle:CtrlUnit\|state\[3\]~32" {  } { { "UnidadeControle.v" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 139 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { UnidadeControle:CtrlUnit|state[3]~32 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 486 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UnidadeControle:CtrlUnit\|state\[4\]~39 " "Info: Destination node UnidadeControle:CtrlUnit\|state\[4\]~39" {  } { { "UnidadeControle.v" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 139 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { UnidadeControle:CtrlUnit|state[4]~39 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 493 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { reset } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 3 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 345 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "135 unused 3.3V 0 135 0 " "Info: Number of I/O pins in group: 135 (unused VREF, 3.3V VCCIO, 0 input, 135 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 39 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 43 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 49 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  49 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 35 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 44 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 40 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 34 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 0 6 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use undetermined 0 6 " "Info: I/O bank number 10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "7.553 ns register register " "Info: Estimated most critical path is register to register delay of 7.553 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Instr_Reg:IR\|Instr15_0\[5\] 1 REG LAB_X18_Y9 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X18_Y9; Fanout = 10; REG Node = 'Instr_Reg:IR\|Instr15_0\[5\]'" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { Instr_Reg:IR|Instr15_0[5] } "NODE_NAME" } } { "Instr_Reg.vhd" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/Instr_Reg.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.350 ns) + CELL(0.357 ns) 0.707 ns Ula32:ALU\|carry_temp\[5\]~18 2 COMB LAB_X18_Y9 1 " "Info: 2: + IC(0.350 ns) + CELL(0.357 ns) = 0.707 ns; Loc. = LAB_X18_Y9; Fanout = 1; COMB Node = 'Ula32:ALU\|carry_temp\[5\]~18'" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.707 ns" { Instr_Reg:IR|Instr15_0[5] Ula32:ALU|carry_temp[5]~18 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.348 ns) + CELL(0.053 ns) 1.108 ns Ula32:ALU\|carry_temp\[5\]~4 3 COMB LAB_X18_Y9 3 " "Info: 3: + IC(0.348 ns) + CELL(0.053 ns) = 1.108 ns; Loc. = LAB_X18_Y9; Fanout = 3; COMB Node = 'Ula32:ALU\|carry_temp\[5\]~4'" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { Ula32:ALU|carry_temp[5]~18 Ula32:ALU|carry_temp[5]~4 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.129 ns) + CELL(0.272 ns) 1.509 ns Ula32:ALU\|carry_temp\[7\]~5 4 COMB LAB_X18_Y9 3 " "Info: 4: + IC(0.129 ns) + CELL(0.272 ns) = 1.509 ns; Loc. = LAB_X18_Y9; Fanout = 3; COMB Node = 'Ula32:ALU\|carry_temp\[7\]~5'" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { Ula32:ALU|carry_temp[5]~4 Ula32:ALU|carry_temp[7]~5 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.513 ns) + CELL(0.272 ns) 3.294 ns Ula32:ALU\|carry_temp\[9\]~6 5 COMB LAB_X18_Y25 3 " "Info: 5: + IC(1.513 ns) + CELL(0.272 ns) = 3.294 ns; Loc. = LAB_X18_Y25; Fanout = 3; COMB Node = 'Ula32:ALU\|carry_temp\[9\]~6'" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "1.785 ns" { Ula32:ALU|carry_temp[7]~5 Ula32:ALU|carry_temp[9]~6 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.129 ns) + CELL(0.272 ns) 3.695 ns Ula32:ALU\|carry_temp\[11\]~7 6 COMB LAB_X18_Y25 3 " "Info: 6: + IC(0.129 ns) + CELL(0.272 ns) = 3.695 ns; Loc. = LAB_X18_Y25; Fanout = 3; COMB Node = 'Ula32:ALU\|carry_temp\[11\]~7'" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { Ula32:ALU|carry_temp[9]~6 Ula32:ALU|carry_temp[11]~7 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.129 ns) + CELL(0.272 ns) 4.096 ns Ula32:ALU\|carry_temp\[13\]~8 7 COMB LAB_X18_Y25 3 " "Info: 7: + IC(0.129 ns) + CELL(0.272 ns) = 4.096 ns; Loc. = LAB_X18_Y25; Fanout = 3; COMB Node = 'Ula32:ALU\|carry_temp\[13\]~8'" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { Ula32:ALU|carry_temp[11]~7 Ula32:ALU|carry_temp[13]~8 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.129 ns) + CELL(0.272 ns) 4.497 ns Ula32:ALU\|carry_temp\[15\]~9 8 COMB LAB_X18_Y25 4 " "Info: 8: + IC(0.129 ns) + CELL(0.272 ns) = 4.497 ns; Loc. = LAB_X18_Y25; Fanout = 4; COMB Node = 'Ula32:ALU\|carry_temp\[15\]~9'" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { Ula32:ALU|carry_temp[13]~8 Ula32:ALU|carry_temp[15]~9 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.129 ns) + CELL(0.272 ns) 4.898 ns Ula32:ALU\|carry_temp\[19\]~11 9 COMB LAB_X18_Y25 3 " "Info: 9: + IC(0.129 ns) + CELL(0.272 ns) = 4.898 ns; Loc. = LAB_X18_Y25; Fanout = 3; COMB Node = 'Ula32:ALU\|carry_temp\[19\]~11'" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { Ula32:ALU|carry_temp[15]~9 Ula32:ALU|carry_temp[19]~11 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.023 ns) + CELL(0.378 ns) 5.299 ns Ula32:ALU\|carry_temp\[21\]~12 10 COMB LAB_X18_Y25 3 " "Info: 10: + IC(0.023 ns) + CELL(0.378 ns) = 5.299 ns; Loc. = LAB_X18_Y25; Fanout = 3; COMB Node = 'Ula32:ALU\|carry_temp\[21\]~12'" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { Ula32:ALU|carry_temp[19]~11 Ula32:ALU|carry_temp[21]~12 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.023 ns) + CELL(0.378 ns) 5.700 ns Ula32:ALU\|carry_temp\[23\]~13 11 COMB LAB_X18_Y25 3 " "Info: 11: + IC(0.023 ns) + CELL(0.378 ns) = 5.700 ns; Loc. = LAB_X18_Y25; Fanout = 3; COMB Node = 'Ula32:ALU\|carry_temp\[23\]~13'" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { Ula32:ALU|carry_temp[21]~12 Ula32:ALU|carry_temp[23]~13 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.023 ns) + CELL(0.378 ns) 6.101 ns Ula32:ALU\|carry_temp\[25\]~14 12 COMB LAB_X18_Y25 3 " "Info: 12: + IC(0.023 ns) + CELL(0.378 ns) = 6.101 ns; Loc. = LAB_X18_Y25; Fanout = 3; COMB Node = 'Ula32:ALU\|carry_temp\[25\]~14'" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { Ula32:ALU|carry_temp[23]~13 Ula32:ALU|carry_temp[25]~14 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.023 ns) + CELL(0.378 ns) 6.502 ns Ula32:ALU\|carry_temp\[27\]~15 13 COMB LAB_X18_Y25 3 " "Info: 13: + IC(0.023 ns) + CELL(0.378 ns) = 6.502 ns; Loc. = LAB_X18_Y25; Fanout = 3; COMB Node = 'Ula32:ALU\|carry_temp\[27\]~15'" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { Ula32:ALU|carry_temp[25]~14 Ula32:ALU|carry_temp[27]~15 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.023 ns) + CELL(0.378 ns) 6.903 ns Ula32:ALU\|carry_temp\[29\]~16 14 COMB LAB_X18_Y25 2 " "Info: 14: + IC(0.023 ns) + CELL(0.378 ns) = 6.903 ns; Loc. = LAB_X18_Y25; Fanout = 2; COMB Node = 'Ula32:ALU\|carry_temp\[29\]~16'" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { Ula32:ALU|carry_temp[27]~15 Ula32:ALU|carry_temp[29]~16 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.223 ns) + CELL(0.272 ns) 7.398 ns Ula32:ALU\|soma_temp\[31\] 15 COMB LAB_X17_Y25 1 " "Info: 15: + IC(0.223 ns) + CELL(0.272 ns) = 7.398 ns; Loc. = LAB_X17_Y25; Fanout = 1; COMB Node = 'Ula32:ALU\|soma_temp\[31\]'" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.495 ns" { Ula32:ALU|carry_temp[29]~16 Ula32:ALU|soma_temp[31] } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 7.553 ns Registrador:PC\|Saida\[31\] 16 REG LAB_X17_Y25 2 " "Info: 16: + IC(0.000 ns) + CELL(0.155 ns) = 7.553 ns; Loc. = LAB_X17_Y25; Fanout = 2; REG Node = 'Registrador:PC\|Saida\[31\]'" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { Ula32:ALU|soma_temp[31] Registrador:PC|Saida[31] } "NODE_NAME" } } { "Registrador.vhd" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.359 ns ( 57.71 % ) " "Info: Total cell delay = 4.359 ns ( 57.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.194 ns ( 42.29 % ) " "Info: Total interconnect delay = 3.194 ns ( 42.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "7.553 ns" { Instr_Reg:IR|Instr15_0[5] Ula32:ALU|carry_temp[5]~18 Ula32:ALU|carry_temp[5]~4 Ula32:ALU|carry_temp[7]~5 Ula32:ALU|carry_temp[9]~6 Ula32:ALU|carry_temp[11]~7 Ula32:ALU|carry_temp[13]~8 Ula32:ALU|carry_temp[15]~9 Ula32:ALU|carry_temp[19]~11 Ula32:ALU|carry_temp[21]~12 Ula32:ALU|carry_temp[23]~13 Ula32:ALU|carry_temp[25]~14 Ula32:ALU|carry_temp[27]~15 Ula32:ALU|carry_temp[29]~16 Ula32:ALU|soma_temp[31] Registrador:PC|Saida[31] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X13_Y0 X26_Y13 " "Info: Peak interconnect usage is 1% of the available device resources in the region that extends from location X13_Y0 to location X26_Y13" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "135 " "Warning: Found 135 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OPCode\[0\] 0 " "Info: Pin \"OPCode\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OPCode\[1\] 0 " "Info: Pin \"OPCode\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OPCode\[2\] 0 " "Info: Pin \"OPCode\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OPCode\[3\] 0 " "Info: Pin \"OPCode\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OPCode\[4\] 0 " "Info: Pin \"OPCode\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OPCode\[5\] 0 " "Info: Pin \"OPCode\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[0\] 0 " "Info: Pin \"PCOut\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[1\] 0 " "Info: Pin \"PCOut\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[2\] 0 " "Info: Pin \"PCOut\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[3\] 0 " "Info: Pin \"PCOut\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[4\] 0 " "Info: Pin \"PCOut\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[5\] 0 " "Info: Pin \"PCOut\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[6\] 0 " "Info: Pin \"PCOut\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[7\] 0 " "Info: Pin \"PCOut\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[8\] 0 " "Info: Pin \"PCOut\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[9\] 0 " "Info: Pin \"PCOut\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[10\] 0 " "Info: Pin \"PCOut\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[11\] 0 " "Info: Pin \"PCOut\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[12\] 0 " "Info: Pin \"PCOut\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[13\] 0 " "Info: Pin \"PCOut\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[14\] 0 " "Info: Pin \"PCOut\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[15\] 0 " "Info: Pin \"PCOut\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[16\] 0 " "Info: Pin \"PCOut\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[17\] 0 " "Info: Pin \"PCOut\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[18\] 0 " "Info: Pin \"PCOut\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[19\] 0 " "Info: Pin \"PCOut\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[20\] 0 " "Info: Pin \"PCOut\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[21\] 0 " "Info: Pin \"PCOut\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[22\] 0 " "Info: Pin \"PCOut\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[23\] 0 " "Info: Pin \"PCOut\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[24\] 0 " "Info: Pin \"PCOut\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[25\] 0 " "Info: Pin \"PCOut\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[26\] 0 " "Info: Pin \"PCOut\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[27\] 0 " "Info: Pin \"PCOut\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[28\] 0 " "Info: Pin \"PCOut\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[29\] 0 " "Info: Pin \"PCOut\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[30\] 0 " "Info: Pin \"PCOut\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[31\] 0 " "Info: Pin \"PCOut\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EPCOut\[0\] 0 " "Info: Pin \"EPCOut\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EPCOut\[1\] 0 " "Info: Pin \"EPCOut\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EPCOut\[2\] 0 " "Info: Pin \"EPCOut\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EPCOut\[3\] 0 " "Info: Pin \"EPCOut\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EPCOut\[4\] 0 " "Info: Pin \"EPCOut\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EPCOut\[5\] 0 " "Info: Pin \"EPCOut\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EPCOut\[6\] 0 " "Info: Pin \"EPCOut\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EPCOut\[7\] 0 " "Info: Pin \"EPCOut\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EPCOut\[8\] 0 " "Info: Pin \"EPCOut\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EPCOut\[9\] 0 " "Info: Pin \"EPCOut\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EPCOut\[10\] 0 " "Info: Pin \"EPCOut\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EPCOut\[11\] 0 " "Info: Pin \"EPCOut\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EPCOut\[12\] 0 " "Info: Pin \"EPCOut\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EPCOut\[13\] 0 " "Info: Pin \"EPCOut\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EPCOut\[14\] 0 " "Info: Pin \"EPCOut\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EPCOut\[15\] 0 " "Info: Pin \"EPCOut\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EPCOut\[16\] 0 " "Info: Pin \"EPCOut\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EPCOut\[17\] 0 " "Info: Pin \"EPCOut\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EPCOut\[18\] 0 " "Info: Pin \"EPCOut\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EPCOut\[19\] 0 " "Info: Pin \"EPCOut\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EPCOut\[20\] 0 " "Info: Pin \"EPCOut\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EPCOut\[21\] 0 " "Info: Pin \"EPCOut\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EPCOut\[22\] 0 " "Info: Pin \"EPCOut\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EPCOut\[23\] 0 " "Info: Pin \"EPCOut\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EPCOut\[24\] 0 " "Info: Pin \"EPCOut\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EPCOut\[25\] 0 " "Info: Pin \"EPCOut\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EPCOut\[26\] 0 " "Info: Pin \"EPCOut\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EPCOut\[27\] 0 " "Info: Pin \"EPCOut\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EPCOut\[28\] 0 " "Info: Pin \"EPCOut\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EPCOut\[29\] 0 " "Info: Pin \"EPCOut\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EPCOut\[30\] 0 " "Info: Pin \"EPCOut\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EPCOut\[31\] 0 " "Info: Pin \"EPCOut\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDROut\[0\] 0 " "Info: Pin \"MDROut\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDROut\[1\] 0 " "Info: Pin \"MDROut\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDROut\[2\] 0 " "Info: Pin \"MDROut\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDROut\[3\] 0 " "Info: Pin \"MDROut\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDROut\[4\] 0 " "Info: Pin \"MDROut\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDROut\[5\] 0 " "Info: Pin \"MDROut\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDROut\[6\] 0 " "Info: Pin \"MDROut\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDROut\[7\] 0 " "Info: Pin \"MDROut\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDROut\[8\] 0 " "Info: Pin \"MDROut\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDROut\[9\] 0 " "Info: Pin \"MDROut\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDROut\[10\] 0 " "Info: Pin \"MDROut\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDROut\[11\] 0 " "Info: Pin \"MDROut\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDROut\[12\] 0 " "Info: Pin \"MDROut\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDROut\[13\] 0 " "Info: Pin \"MDROut\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDROut\[14\] 0 " "Info: Pin \"MDROut\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDROut\[15\] 0 " "Info: Pin \"MDROut\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDROut\[16\] 0 " "Info: Pin \"MDROut\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDROut\[17\] 0 " "Info: Pin \"MDROut\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDROut\[18\] 0 " "Info: Pin \"MDROut\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDROut\[19\] 0 " "Info: Pin \"MDROut\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDROut\[20\] 0 " "Info: Pin \"MDROut\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDROut\[21\] 0 " "Info: Pin \"MDROut\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDROut\[22\] 0 " "Info: Pin \"MDROut\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDROut\[23\] 0 " "Info: Pin \"MDROut\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDROut\[24\] 0 " "Info: Pin \"MDROut\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDROut\[25\] 0 " "Info: Pin \"MDROut\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDROut\[26\] 0 " "Info: Pin \"MDROut\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDROut\[27\] 0 " "Info: Pin \"MDROut\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDROut\[28\] 0 " "Info: Pin \"MDROut\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDROut\[29\] 0 " "Info: Pin \"MDROut\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDROut\[30\] 0 " "Info: Pin \"MDROut\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDROut\[31\] 0 " "Info: Pin \"MDROut\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rs\[0\] 0 " "Info: Pin \"rs\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rs\[1\] 0 " "Info: Pin \"rs\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rs\[2\] 0 " "Info: Pin \"rs\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rs\[3\] 0 " "Info: Pin \"rs\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rs\[4\] 0 " "Info: Pin \"rs\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rt\[0\] 0 " "Info: Pin \"rt\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rt\[1\] 0 " "Info: Pin \"rt\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rt\[2\] 0 " "Info: Pin \"rt\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rt\[3\] 0 " "Info: Pin \"rt\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rt\[4\] 0 " "Info: Pin \"rt\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inst15_0\[0\] 0 " "Info: Pin \"inst15_0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inst15_0\[1\] 0 " "Info: Pin \"inst15_0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inst15_0\[2\] 0 " "Info: Pin \"inst15_0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inst15_0\[3\] 0 " "Info: Pin \"inst15_0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inst15_0\[4\] 0 " "Info: Pin \"inst15_0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inst15_0\[5\] 0 " "Info: Pin \"inst15_0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inst15_0\[6\] 0 " "Info: Pin \"inst15_0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inst15_0\[7\] 0 " "Info: Pin \"inst15_0\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inst15_0\[8\] 0 " "Info: Pin \"inst15_0\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inst15_0\[9\] 0 " "Info: Pin \"inst15_0\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inst15_0\[10\] 0 " "Info: Pin \"inst15_0\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inst15_0\[11\] 0 " "Info: Pin \"inst15_0\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inst15_0\[12\] 0 " "Info: Pin \"inst15_0\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inst15_0\[13\] 0 " "Info: Pin \"inst15_0\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inst15_0\[14\] 0 " "Info: Pin \"inst15_0\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inst15_0\[15\] 0 " "Info: Pin \"inst15_0\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CurState\[0\] 0 " "Info: Pin \"CurState\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CurState\[1\] 0 " "Info: Pin \"CurState\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CurState\[2\] 0 " "Info: Pin \"CurState\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CurState\[3\] 0 " "Info: Pin \"CurState\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CurState\[4\] 0 " "Info: Pin \"CurState\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CurState\[5\] 0 " "Info: Pin \"CurState\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CurState\[6\] 0 " "Info: Pin \"CurState\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "270 " "Info: Peak virtual memory: 270 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 16 20:51:19 2019 " "Info: Processing ended: Thu May 16 20:51:19 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
