
---------- Begin Simulation Statistics ----------
final_tick                               114073298000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 169588                       # Simulator instruction rate (inst/s)
host_mem_usage                                 685756                       # Number of bytes of host memory used
host_op_rate                                   185583                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   589.67                       # Real time elapsed on the host
host_tick_rate                              193454083                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     109431937                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.114073                       # Number of seconds simulated
sim_ticks                                114073298000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             87.597014                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 8748086                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              9986740                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                348                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            155024                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          16528289                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             300026                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          540255                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           240229                       # Number of indirect misses.
system.cpu.branchPred.lookups                20635716                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 1050690                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1210                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     109431937                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.140733                       # CPI: cycles per instruction
system.cpu.discardedOps                        732345                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           49964663                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          17199396                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         10036348                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         3256809                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.876629                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        114073298                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72955303     66.67%     66.67% # Class of committed instruction
system.cpu.op_class_0::IntMult                 568365      0.52%     67.19% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 241252      0.22%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 154720      0.14%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                 120626      0.11%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 44544      0.04%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           166465      0.15%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::MemRead               20646465     18.87%     86.72% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14534197     13.28%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109431937                       # Class of committed instruction
system.cpu.tickCycles                       110816489                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    86                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        26046                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         69023                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           17                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            4                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        50916                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          559                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       103361                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            563                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 114073298000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               4165                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        25966                       # Transaction distribution
system.membus.trans_dist::CleanEvict               80                       # Transaction distribution
system.membus.trans_dist::ReadExReq             38812                       # Transaction distribution
system.membus.trans_dist::ReadExResp            38812                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4165                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       112000                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 112000                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      4412352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 4412352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             42977                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   42977    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               42977                       # Request fanout histogram
system.membus.respLayer1.occupancy          231488000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           172887000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 114073298000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             13637                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        74864                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean            5                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            2639                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            38812                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           38812                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           518                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        13119                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1041                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       154769                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                155810                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        33472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      6453056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                6486528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           26596                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1661824                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            79045                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.007439                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.086515                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  78461     99.26%     99.26% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    580      0.73%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      4      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              79045                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          201167000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         155797995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1554999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 114073298000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                    6                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 9460                       # number of demand (read+write) hits
system.l2.demand_hits::total                     9466                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   6                       # number of overall hits
system.l2.overall_hits::.cpu.data                9460                       # number of overall hits
system.l2.overall_hits::total                    9466                       # number of overall hits
system.l2.demand_misses::.cpu.inst                512                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              42471                       # number of demand (read+write) misses
system.l2.demand_misses::total                  42983                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               512                       # number of overall misses
system.l2.overall_misses::.cpu.data             42471                       # number of overall misses
system.l2.overall_misses::total                 42983                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     49909000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   4752458000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4802367000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     49909000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   4752458000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4802367000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              518                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            51931                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                52449                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             518                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           51931                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               52449                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.988417                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.817835                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.819520                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.988417                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.817835                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.819520                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 97478.515625                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 111898.895717                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 111727.124677                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 97478.515625                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 111898.895717                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 111727.124677                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               25966                       # number of writebacks
system.l2.writebacks::total                     25966                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           511                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         42466                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             42977                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          511                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        42466                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            42977                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     39609000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   3902730000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3942339000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     39609000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   3902730000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3942339000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.986486                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.817739                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.819406                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.986486                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.817739                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.819406                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 77512.720157                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 91902.463147                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91731.367941                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 77512.720157                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 91902.463147                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91731.367941                       # average overall mshr miss latency
system.l2.replacements                          26596                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        48898                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            48898                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        48898                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        48898                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks            4                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total                4                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks            4                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total            4                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           13                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            13                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_misses::.cpu.data           38812                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               38812                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   4348776000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    4348776000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         38812                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             38812                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 112047.201896                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 112047.201896                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        38812                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          38812                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   3572536000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3572536000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 92047.201896                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 92047.201896                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              6                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  6                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          512                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              512                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     49909000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     49909000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          518                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            518                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.988417                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.988417                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 97478.515625                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 97478.515625                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          511                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          511                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     39609000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     39609000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.986486                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.986486                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 77512.720157                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77512.720157                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          9460                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              9460                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         3659                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            3659                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    403682000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    403682000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        13119                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         13119                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.278908                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.278908                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 110325.772069                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 110325.772069                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         3654                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         3654                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    330194000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    330194000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.278527                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.278527                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 90365.079365                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 90365.079365                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 114073298000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 15600.322133                       # Cycle average of tags in use
system.l2.tags.total_refs                      103325                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     42980                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.404025                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       1.556727                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        51.361821                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     15547.403585                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000095                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003135                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.948938                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.952168                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          222                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2460                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        13683                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    869732                       # Number of tag accesses
system.l2.tags.data_accesses                   869732                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 114073298000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          32704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2717824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2750528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        32704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         32704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1661824                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1661824                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             511                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           42466                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               42977                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        25966                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              25966                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            286693                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          23825243                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              24111935                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       286693                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           286693                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       14568037                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             14568037                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       14568037                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           286693                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         23825243                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             38679972                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     25966.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       511.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     42460.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003128336500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1446                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1446                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              140961                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              24535                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       42977                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      25966                       # Number of write requests accepted
system.mem_ctrls.readBursts                     42977                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    25966                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      6                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2665                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2541                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2533                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2797                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2902                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2654                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2661                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2679                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2672                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2691                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2671                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2702                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2715                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2667                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2737                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2684                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1561                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1487                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1493                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1684                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1843                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1629                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1637                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1627                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1625                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1612                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1610                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1615                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1636                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1622                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1637                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1625                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.40                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    928246500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  214855000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1733952750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     21601.70                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                40351.70                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    19527                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   19370                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 45.44                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                74.60                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 42977                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                25966                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   42035                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     930                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        30016                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    146.936034                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   110.151811                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   158.296021                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        14906     49.66%     49.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        10983     36.59%     86.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2120      7.06%     93.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          746      2.49%     95.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          339      1.13%     96.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          237      0.79%     97.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          185      0.62%     98.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          183      0.61%     98.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          317      1.06%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        30016                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1446                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      29.711618                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.525121                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    376.959391                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511          1444     99.86%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047            1      0.07%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::13824-14335            1      0.07%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1446                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1446                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.941217                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.933068                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.527450                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               82      5.67%      5.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1285     88.87%     94.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               79      5.46%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1446                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                2750144                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     384                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1660352                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2750528                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1661824                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        24.11                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        14.56                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     24.11                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     14.57                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.30                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.19                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.11                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  114072247000                       # Total gap between requests
system.mem_ctrls.avgGap                    1654587.80                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        32704                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      2717440                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      1660352                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 286692.859533174895                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 23821876.351817231625                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 14555132.788393652067                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          511                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        42466                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        25966                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     13384000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1720568750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2449972579750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26191.78                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     40516.38                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  94353099.43                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    56.42                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            107328480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             57046440                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           153788460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           67766040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     9004476000.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      25021134960                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      22733717280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        57145257660                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        500.952095                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  58851567750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3809000000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  51412730250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            106992900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             56864280                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           153024480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           67656420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     9004476000.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      24865267320                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      22864974240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        57119255640                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        500.724154                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  59198610000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3809000000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  51065688000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    114073298000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 114073298000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     28670623                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         28670623                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     28670623                       # number of overall hits
system.cpu.icache.overall_hits::total        28670623                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          518                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            518                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          518                       # number of overall misses
system.cpu.icache.overall_misses::total           518                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     52638000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     52638000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     52638000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     52638000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     28671141                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     28671141                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     28671141                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     28671141                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000018                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000018                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000018                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000018                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 101617.760618                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 101617.760618                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 101617.760618                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 101617.760618                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks            5                       # number of writebacks
system.cpu.icache.writebacks::total                 5                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          518                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          518                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          518                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          518                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     51602000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     51602000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     51602000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     51602000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000018                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000018                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000018                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000018                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 99617.760618                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 99617.760618                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 99617.760618                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 99617.760618                       # average overall mshr miss latency
system.cpu.icache.replacements                      5                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     28670623                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        28670623                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          518                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           518                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     52638000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     52638000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     28671141                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     28671141                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000018                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000018                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 101617.760618                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 101617.760618                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          518                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          518                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     51602000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     51602000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000018                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000018                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 99617.760618                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 99617.760618                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 114073298000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           512.161273                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            28671141                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               518                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          55349.693050                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   512.161273                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.500157                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.500157                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          513                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          513                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.500977                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         114685082                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        114685082                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 114073298000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 114073298000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 114073298000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     35667029                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         35667029                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     35670361                       # number of overall hits
system.cpu.dcache.overall_hits::total        35670361                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        70372                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          70372                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        70401                       # number of overall misses
system.cpu.dcache.overall_misses::total         70401                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6502152000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6502152000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6502152000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6502152000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     35737401                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     35737401                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     35740762                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     35740762                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001969                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001969                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001970                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001970                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 92396.862388                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 92396.862388                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 92358.801722                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 92358.801722                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        48898                       # number of writebacks
system.cpu.dcache.writebacks::total             48898                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        18465                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        18465                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        18465                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        18465                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        51907                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        51907                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        51931                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        51931                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   5104777000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   5104777000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   5106937000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   5106937000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001452                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001452                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001453                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001453                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 98344.674129                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 98344.674129                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 98340.817623                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 98340.817623                       # average overall mshr miss latency
system.cpu.dcache.replacements                  50907                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     21467611                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21467611                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        15039                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         15039                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    730589000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    730589000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     21482650                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21482650                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000700                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000700                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48579.626305                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48579.626305                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1944                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1944                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        13095                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        13095                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    639565000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    639565000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000610                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000610                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 48840.397098                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 48840.397098                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14199418                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14199418                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        55333                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        55333                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   5771563000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   5771563000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14254751                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14254751                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003882                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003882                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 104305.983771                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 104305.983771                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        16521                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        16521                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        38812                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        38812                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   4465212000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   4465212000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002723                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002723                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 115047.201896                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 115047.201896                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3332                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3332                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           29                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           29                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3361                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3361                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.008628                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.008628                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           24                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           24                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      2160000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      2160000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.007141                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.007141                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        90000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        90000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        89082                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        89082                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        89082                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        89082                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data        89082                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        89082                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        89082                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        89082                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 114073298000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1021.173191                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35900456                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             51931                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            691.310701                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            240000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1021.173191                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.997239                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997239                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          272                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          632                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           98                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         143727635                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        143727635                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 114073298000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 114073298000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
