Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4 (lin64) Build 1071353 Tue Nov 18 16:47:07 MST 2014
| Date              : Thu Mar 19 19:04:06 2015
| Host              : CRS running 64-bit Ubuntu 14.04.2 LTS
| Command           : report_timing_summary -warn_on_violation -max_paths 10 -file TAIGA_System_wrapper_timing_summary_routed.rpt -rpx TAIGA_System_wrapper_timing_summary_routed.rpx
| Design            : TAIGA_System_wrapper
| Device            : 7z010-clg400
| Speed File        : -1  PRODUCTION 1.11 2014-09-11
| Temperature Grade : C
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.906    -3540.375                   5515                24671        0.019        0.000                      0                24671        1.250        0.000                       0                  9436  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                            ------------         ----------      --------------
TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK    {0.000 16.666}       33.333          30.000          
TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {0.000 16.666}       33.333          30.000          
clk_fpga_0                                       {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK         11.154        0.000                      0                  325        0.122        0.000                      0                  325       15.686        0.000                       0                   376  
TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE        8.227        0.000                      0                   60        0.274        0.000                      0                   60       16.167        0.000                       0                    53  
clk_fpga_0                                            -1.906    -3540.375                   5515                23680        0.019        0.000                      0                23680        1.250        0.000                       0                  9007  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                       From Clock                                       To Clock                                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                       ----------                                       --------                                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE       30.271        0.000                      0                    1        0.776        0.000                      0                    1  
**async_default**                                clk_fpga_0                                       clk_fpga_0                                             0.778        0.000                      0                  605        0.144        0.000                      0                  605  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  To Clock:  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       11.154ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.686ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.154ns  (required time - arrival time)
  Source:                 TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C
                            (falling edge-triggered cell FDRE clocked by TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@33.333ns - TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        5.053ns  (logic 0.735ns (14.547%)  route 4.318ns (85.453%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.236ns = ( 36.569 - 33.333 ) 
    Source Clock Delay      (SCD):    3.653ns = ( 20.320 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.876    18.543    TAIGA_System_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    18.644 f  TAIGA_System_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=375, routed)         1.676    20.320    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/I1
    SLICE_X7Y36                                                       r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE (Prop_fdre_C_Q)         0.459    20.779 r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Q
                         net (fo=1, routed)           0.498    21.277    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sync
    SLICE_X7Y36          LUT6 (Prop_lut6_I2_O)        0.124    21.401 r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_31_INST_0/O
                         net (fo=20, routed)          3.181    24.582    TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X2Y94          LUT3 (Prop_lut3_I2_O)        0.152    24.734 r  TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count[1]_i_1/O
                         net (fo=1, routed)           0.638    25.372    TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/n_1989_shift_count[1]_i_1
    SLICE_X3Y94          FDCE                                         r  TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.604    34.937    TAIGA_System_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.028 r  TAIGA_System_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=375, routed)         1.541    36.569    TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X3Y94                                                       r  TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[1]/C
                         clock pessimism              0.282    36.851    
                         clock uncertainty           -0.035    36.816    
    SLICE_X3Y94          FDCE (Setup_fdce_C_D)       -0.289    36.527    TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[1]
  -------------------------------------------------------------------
                         required time                         36.527    
                         arrival time                         -25.372    
  -------------------------------------------------------------------
                         slack                                 11.154    

Slack (MET) :             12.005ns  (required time - arrival time)
  Source:                 TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C
                            (falling edge-triggered cell FDRE clocked by TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@33.333ns - TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        4.520ns  (logic 0.707ns (15.642%)  route 3.813ns (84.358%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.236ns = ( 36.569 - 33.333 ) 
    Source Clock Delay      (SCD):    3.653ns = ( 20.320 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.876    18.543    TAIGA_System_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    18.644 f  TAIGA_System_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=375, routed)         1.676    20.320    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/I1
    SLICE_X7Y36                                                       r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE (Prop_fdre_C_Q)         0.459    20.779 r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Q
                         net (fo=1, routed)           0.498    21.277    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sync
    SLICE_X7Y36          LUT6 (Prop_lut6_I2_O)        0.124    21.401 r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_31_INST_0/O
                         net (fo=20, routed)          3.315    24.716    TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X3Y93          LUT4 (Prop_lut4_I0_O)        0.124    24.840 r  TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count[2]_i_1/O
                         net (fo=1, routed)           0.000    24.840    TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[2]
    SLICE_X3Y93          FDCE                                         r  TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.604    34.937    TAIGA_System_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.028 r  TAIGA_System_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=375, routed)         1.541    36.569    TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X3Y93                                                       r  TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[2]/C
                         clock pessimism              0.282    36.851    
                         clock uncertainty           -0.035    36.816    
    SLICE_X3Y93          FDCE (Setup_fdce_C_D)        0.029    36.845    TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[2]
  -------------------------------------------------------------------
                         required time                         36.845    
                         arrival time                         -24.840    
  -------------------------------------------------------------------
                         slack                                 12.005    

Slack (MET) :             12.023ns  (required time - arrival time)
  Source:                 TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C
                            (falling edge-triggered cell FDRE clocked by TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@33.333ns - TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        4.548ns  (logic 0.735ns (16.161%)  route 3.813ns (83.839%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.236ns = ( 36.569 - 33.333 ) 
    Source Clock Delay      (SCD):    3.653ns = ( 20.320 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.876    18.543    TAIGA_System_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    18.644 f  TAIGA_System_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=375, routed)         1.676    20.320    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/I1
    SLICE_X7Y36                                                       r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE (Prop_fdre_C_Q)         0.459    20.779 r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Q
                         net (fo=1, routed)           0.498    21.277    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sync
    SLICE_X7Y36          LUT6 (Prop_lut6_I2_O)        0.124    21.401 r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_31_INST_0/O
                         net (fo=20, routed)          3.315    24.716    TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X3Y93          LUT5 (Prop_lut5_I0_O)        0.152    24.868 r  TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count[3]_i_1/O
                         net (fo=1, routed)           0.000    24.868    TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[3]
    SLICE_X3Y93          FDCE                                         r  TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.604    34.937    TAIGA_System_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.028 r  TAIGA_System_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=375, routed)         1.541    36.569    TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X3Y93                                                       r  TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[3]/C
                         clock pessimism              0.282    36.851    
                         clock uncertainty           -0.035    36.816    
    SLICE_X3Y93          FDCE (Setup_fdce_C_D)        0.075    36.891    TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[3]
  -------------------------------------------------------------------
                         required time                         36.891    
                         arrival time                         -24.868    
  -------------------------------------------------------------------
                         slack                                 12.023    

Slack (MET) :             12.129ns  (required time - arrival time)
  Source:                 TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C
                            (falling edge-triggered cell FDRE clocked by TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@33.333ns - TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        4.399ns  (logic 0.707ns (16.073%)  route 3.692ns (83.927%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.236ns = ( 36.569 - 33.333 ) 
    Source Clock Delay      (SCD):    3.653ns = ( 20.320 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.876    18.543    TAIGA_System_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    18.644 f  TAIGA_System_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=375, routed)         1.676    20.320    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/I1
    SLICE_X7Y36                                                       r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE (Prop_fdre_C_Q)         0.459    20.779 r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Q
                         net (fo=1, routed)           0.498    21.277    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sync
    SLICE_X7Y36          LUT6 (Prop_lut6_I2_O)        0.124    21.401 r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_31_INST_0/O
                         net (fo=20, routed)          3.194    24.594    TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X3Y94          LUT4 (Prop_lut4_I3_O)        0.124    24.718 r  TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count[6]_i_1/O
                         net (fo=1, routed)           0.000    24.718    TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/n_1989_shift_count[6]_i_1
    SLICE_X3Y94          FDCE                                         r  TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.604    34.937    TAIGA_System_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.028 r  TAIGA_System_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=375, routed)         1.541    36.569    TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X3Y94                                                       r  TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[6]/C
                         clock pessimism              0.282    36.851    
                         clock uncertainty           -0.035    36.816    
    SLICE_X3Y94          FDCE (Setup_fdce_C_D)        0.032    36.848    TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[6]
  -------------------------------------------------------------------
                         required time                         36.848    
                         arrival time                         -24.718    
  -------------------------------------------------------------------
                         slack                                 12.129    

Slack (MET) :             12.133ns  (required time - arrival time)
  Source:                 TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C
                            (falling edge-triggered cell FDRE clocked by TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@33.333ns - TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        4.394ns  (logic 0.707ns (16.091%)  route 3.687ns (83.909%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.236ns = ( 36.569 - 33.333 ) 
    Source Clock Delay      (SCD):    3.653ns = ( 20.320 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.876    18.543    TAIGA_System_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    18.644 f  TAIGA_System_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=375, routed)         1.676    20.320    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/I1
    SLICE_X7Y36                                                       r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE (Prop_fdre_C_Q)         0.459    20.779 r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Q
                         net (fo=1, routed)           0.498    21.277    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sync
    SLICE_X7Y36          LUT6 (Prop_lut6_I2_O)        0.124    21.401 r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_31_INST_0/O
                         net (fo=20, routed)          3.189    24.589    TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X3Y94          LUT3 (Prop_lut3_I0_O)        0.124    24.713 r  TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count[5]_i_1/O
                         net (fo=1, routed)           0.000    24.713    TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[5]
    SLICE_X3Y94          FDCE                                         r  TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.604    34.937    TAIGA_System_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.028 r  TAIGA_System_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=375, routed)         1.541    36.569    TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X3Y94                                                       r  TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[5]/C
                         clock pessimism              0.282    36.851    
                         clock uncertainty           -0.035    36.816    
    SLICE_X3Y94          FDCE (Setup_fdce_C_D)        0.031    36.847    TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[5]
  -------------------------------------------------------------------
                         required time                         36.847    
                         arrival time                         -24.713    
  -------------------------------------------------------------------
                         slack                                 12.133    

Slack (MET) :             12.147ns  (required time - arrival time)
  Source:                 TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C
                            (falling edge-triggered cell FDRE clocked by TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@33.333ns - TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        4.424ns  (logic 0.732ns (16.547%)  route 3.692ns (83.453%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.236ns = ( 36.569 - 33.333 ) 
    Source Clock Delay      (SCD):    3.653ns = ( 20.320 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.876    18.543    TAIGA_System_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    18.644 f  TAIGA_System_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=375, routed)         1.676    20.320    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/I1
    SLICE_X7Y36                                                       r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE (Prop_fdre_C_Q)         0.459    20.779 r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Q
                         net (fo=1, routed)           0.498    21.277    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sync
    SLICE_X7Y36          LUT6 (Prop_lut6_I2_O)        0.124    21.401 r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_31_INST_0/O
                         net (fo=20, routed)          3.194    24.594    TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X3Y94          LUT5 (Prop_lut5_I0_O)        0.149    24.743 r  TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count[7]_i_1/O
                         net (fo=1, routed)           0.000    24.743    TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[7]
    SLICE_X3Y94          FDCE                                         r  TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.604    34.937    TAIGA_System_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.028 r  TAIGA_System_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=375, routed)         1.541    36.569    TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X3Y94                                                       r  TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[7]/C
                         clock pessimism              0.282    36.851    
                         clock uncertainty           -0.035    36.816    
    SLICE_X3Y94          FDCE (Setup_fdce_C_D)        0.075    36.891    TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[7]
  -------------------------------------------------------------------
                         required time                         36.891    
                         arrival time                         -24.743    
  -------------------------------------------------------------------
                         slack                                 12.147    

Slack (MET) :             12.392ns  (required time - arrival time)
  Source:                 TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C
                            (falling edge-triggered cell FDRE clocked by TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@33.333ns - TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        4.135ns  (logic 0.707ns (17.098%)  route 3.428ns (82.902%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.236ns = ( 36.569 - 33.333 ) 
    Source Clock Delay      (SCD):    3.653ns = ( 20.320 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.876    18.543    TAIGA_System_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    18.644 f  TAIGA_System_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=375, routed)         1.676    20.320    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/I1
    SLICE_X7Y36                                                       r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE (Prop_fdre_C_Q)         0.459    20.779 r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Q
                         net (fo=1, routed)           0.498    21.277    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sync
    SLICE_X7Y36          LUT6 (Prop_lut6_I2_O)        0.124    21.401 r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_31_INST_0/O
                         net (fo=20, routed)          2.930    24.331    TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X5Y94          LUT6 (Prop_lut6_I0_O)        0.124    24.455 r  TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count[4]_i_1/O
                         net (fo=1, routed)           0.000    24.455    TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[4]
    SLICE_X5Y94          FDCE                                         r  TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.604    34.937    TAIGA_System_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.028 r  TAIGA_System_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=375, routed)         1.541    36.569    TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X5Y94                                                       r  TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[4]/C
                         clock pessimism              0.282    36.851    
                         clock uncertainty           -0.035    36.816    
    SLICE_X5Y94          FDCE (Setup_fdce_C_D)        0.031    36.847    TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[4]
  -------------------------------------------------------------------
                         required time                         36.847    
                         arrival time                         -24.455    
  -------------------------------------------------------------------
                         slack                                 12.392    

Slack (MET) :             12.677ns  (required time - arrival time)
  Source:                 TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C
                            (falling edge-triggered cell FDRE clocked by TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@33.333ns - TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.864ns  (logic 0.733ns (18.971%)  route 3.131ns (81.029%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.234ns = ( 36.567 - 33.333 ) 
    Source Clock Delay      (SCD):    3.653ns = ( 20.320 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.876    18.543    TAIGA_System_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    18.644 f  TAIGA_System_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=375, routed)         1.676    20.320    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/I1
    SLICE_X7Y36                                                       r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE (Prop_fdre_C_Q)         0.459    20.779 r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Q
                         net (fo=1, routed)           0.498    21.277    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sync
    SLICE_X7Y36          LUT6 (Prop_lut6_I2_O)        0.124    21.401 r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_31_INST_0/O
                         net (fo=20, routed)          2.633    24.034    TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X3Y90          LUT2 (Prop_lut2_I0_O)        0.150    24.184 r  TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count[0]_i_1/O
                         net (fo=1, routed)           0.000    24.184    TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[0]
    SLICE_X3Y90          FDCE                                         r  TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.604    34.937    TAIGA_System_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.028 r  TAIGA_System_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=375, routed)         1.539    36.567    TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X3Y90                                                       r  TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[0]/C
                         clock pessimism              0.282    36.849    
                         clock uncertainty           -0.035    36.814    
    SLICE_X3Y90          FDCE (Setup_fdce_C_D)        0.047    36.861    TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[0]
  -------------------------------------------------------------------
                         required time                         36.861    
                         arrival time                         -24.184    
  -------------------------------------------------------------------
                         slack                                 12.677    

Slack (MET) :             12.985ns  (required time - arrival time)
  Source:                 TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/CE
                            (falling edge-triggered cell FDRE clocked by TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns - TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        3.387ns  (logic 0.842ns (24.860%)  route 2.545ns (75.140%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.197ns = ( 19.863 - 16.667 ) 
    Source Clock Delay      (SCD):    3.650ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.876     1.876    TAIGA_System_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.977 r  TAIGA_System_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=375, routed)         1.673     3.650    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/I1
    SLICE_X13Y33                                                      r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y33         FDCE (Prop_fdce_C_Q)         0.419     4.069 r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[7]/Q
                         net (fo=3, routed)           0.893     4.963    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter[7]
    SLICE_X12Y33         LUT6 (Prop_lut6_I2_O)        0.299     5.262 r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE_i_2/O
                         net (fo=1, routed)           0.995     6.256    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/n_1989_SYNC_FDRE_i_2
    SLICE_X10Y33         LUT5 (Prop_lut5_I2_O)        0.124     6.380 r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE_i_1/O
                         net (fo=1, routed)           0.657     7.037    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CE
    SLICE_X7Y36          FDRE                                         r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/CE
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.604    18.271    TAIGA_System_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    18.362 f  TAIGA_System_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=375, routed)         1.501    19.863    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/I1
    SLICE_X7Y36                                                       r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
                         clock pessimism              0.397    20.260    
                         clock uncertainty           -0.035    20.224    
    SLICE_X7Y36          FDRE (Setup_fdre_C_CE)      -0.202    20.022    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE
  -------------------------------------------------------------------
                         required time                         20.022    
                         arrival time                          -7.037    
  -------------------------------------------------------------------
                         slack                                 12.985    

Slack (MET) :             13.307ns  (required time - arrival time)
  Source:                 TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C
                            (falling edge-triggered cell FDRE clocked by TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@33.333ns - TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.036ns  (logic 0.701ns (23.086%)  route 2.335ns (76.914%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.232ns = ( 36.565 - 33.333 ) 
    Source Clock Delay      (SCD):    3.653ns = ( 20.320 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.876    18.543    TAIGA_System_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    18.644 f  TAIGA_System_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=375, routed)         1.676    20.320    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/I1
    SLICE_X7Y36                                                       r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE (Prop_fdre_C_Q)         0.459    20.779 r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Q
                         net (fo=1, routed)           0.498    21.277    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sync
    SLICE_X7Y36          LUT6 (Prop_lut6_I2_O)        0.124    21.401 r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_31_INST_0/O
                         net (fo=20, routed)          1.503    22.904    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X1Y28          LUT2 (Prop_lut2_I0_O)        0.118    23.022 r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count[0]_i_1/O
                         net (fo=1, routed)           0.335    23.356    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[0]
    SLICE_X1Y29          FDCE                                         r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.604    34.937    TAIGA_System_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.028 r  TAIGA_System_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=375, routed)         1.536    36.565    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X1Y29                                                       r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[0]/C
                         clock pessimism              0.397    36.961    
                         clock uncertainty           -0.035    36.926    
    SLICE_X1Y29          FDCE (Setup_fdce_C_D)       -0.263    36.663    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[0]
  -------------------------------------------------------------------
                         required time                         36.663    
                         arrival time                         -23.356    
  -------------------------------------------------------------------
                         slack                                 13.307    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 TAIGA_System_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_System_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[25]/D
                            (rising edge-triggered cell FDPE clocked by TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.744ns
    Source Clock Delay      (SCD):    1.358ns
    Clock Pessimism Removal (CPR):    0.386ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.753     0.753    TAIGA_System_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.779 r  TAIGA_System_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=375, routed)         0.579     1.358    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/I1
    SLICE_X3Y32                                                       r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDCE (Prop_fdce_C_Q)         0.141     1.499 r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[26]/Q
                         net (fo=1, routed)           0.056     1.555    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/n_1989_Config_Reg_reg[26]
    SLICE_X3Y32          FDPE                                         r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.870     0.870    TAIGA_System_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.899 r  TAIGA_System_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=375, routed)         0.845     1.744    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/I1
    SLICE_X3Y32                                                       r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[25]/C
                         clock pessimism             -0.386     1.358    
    SLICE_X3Y32          FDPE (Hold_fdpe_C_D)         0.075     1.433    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.433    
                         arrival time                           1.555    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 TAIGA_System_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg_c_3/C
                            (rising edge-triggered cell FDCE clocked by TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_System_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg_c_4/D
                            (rising edge-triggered cell FDCE clocked by TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.141ns (67.275%)  route 0.069ns (32.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.744ns
    Source Clock Delay      (SCD):    1.358ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.753     0.753    TAIGA_System_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.779 r  TAIGA_System_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=375, routed)         0.579     1.358    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/I1
    SLICE_X3Y32                                                       r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg_c_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDCE (Prop_fdce_C_Q)         0.141     1.499 r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg_c_3/Q
                         net (fo=2, routed)           0.069     1.567    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/n_1989_Config_Reg_reg_c_3
    SLICE_X2Y32          FDCE                                         r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg_c_4/D
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.870     0.870    TAIGA_System_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.899 r  TAIGA_System_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=375, routed)         0.845     1.744    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/I1
    SLICE_X2Y32                                                       r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg_c_4/C
                         clock pessimism             -0.373     1.371    
    SLICE_X2Y32          FDCE (Hold_fdce_C_D)         0.047     1.418    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg_c_4
  -------------------------------------------------------------------
                         required time                         -1.418    
                         arrival time                           1.567    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 TAIGA_System_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg_c_3/C
                            (rising edge-triggered cell FDCE clocked by TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_System_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.186ns (72.773%)  route 0.070ns (27.227%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.744ns
    Source Clock Delay      (SCD):    1.358ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.753     0.753    TAIGA_System_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.779 r  TAIGA_System_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=375, routed)         0.579     1.358    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/I1
    SLICE_X3Y32                                                       r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg_c_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDCE (Prop_fdce_C_Q)         0.141     1.499 r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg_c_3/Q
                         net (fo=2, routed)           0.070     1.568    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/n_1989_Config_Reg_reg_c_3
    SLICE_X2Y32          LUT2 (Prop_lut2_I1_O)        0.045     1.613 r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg_gate__1/O
                         net (fo=1, routed)           0.000     1.613    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/n_1989_Config_Reg_reg_gate__1
    SLICE_X2Y32          FDCE                                         r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.870     0.870    TAIGA_System_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.899 r  TAIGA_System_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=375, routed)         0.845     1.744    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/I1
    SLICE_X2Y32                                                       r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[3]/C
                         clock pessimism             -0.373     1.371    
    SLICE_X2Y32          FDCE (Hold_fdce_C_D)         0.091     1.462    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.462    
                         arrival time                           1.613    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.246%)  route 0.129ns (47.754%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.750ns
    Source Clock Delay      (SCD):    1.359ns
    Clock Pessimism Removal (CPR):    0.354ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.753     0.753    TAIGA_System_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.779 r  TAIGA_System_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=375, routed)         0.580     1.359    TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X1Y91                                                       r  TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDCE (Prop_fdce_C_Q)         0.141     1.500 r  TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[10]/Q
                         net (fo=2, routed)           0.129     1.629    TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/n_1989_shift_datain_reg[10]
    SLICE_X2Y91          FDCE                                         r  TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.870     0.870    TAIGA_System_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.899 r  TAIGA_System_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=375, routed)         0.851     1.750    TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X2Y91                                                       r  TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[9]/C
                         clock pessimism             -0.354     1.396    
    SLICE_X2Y91          FDCE (Hold_fdce_C_D)         0.071     1.467    TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.467    
                         arrival time                           1.629    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/mb_instr_overrun_reg/C
                            (rising edge-triggered cell FDCE clocked by TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sample_1_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.561%)  route 0.111ns (37.439%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.727ns
    Source Clock Delay      (SCD):    1.341ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.753     0.753    TAIGA_System_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.779 r  TAIGA_System_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=375, routed)         0.562     1.341    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/I1
    SLICE_X7Y34                                                       r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/mb_instr_overrun_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y34          FDCE (Prop_fdce_C_Q)         0.141     1.482 r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/mb_instr_overrun_reg/Q
                         net (fo=3, routed)           0.111     1.593    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/mb_instr_overrun
    SLICE_X6Y34          LUT4 (Prop_lut4_I0_O)        0.045     1.638 r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sample_1[10]_i_1/O
                         net (fo=1, routed)           0.000     1.638    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/n_1989_sample_1[10]_i_1
    SLICE_X6Y34          FDCE                                         r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sample_1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.870     0.870    TAIGA_System_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.899 r  TAIGA_System_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=375, routed)         0.828     1.727    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/I1
    SLICE_X6Y34                                                       r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sample_1_reg[10]/C
                         clock pessimism             -0.373     1.354    
    SLICE_X6Y34          FDCE (Hold_fdce_C_D)         0.121     1.475    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sample_1_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.475    
                         arrival time                           1.638    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 TAIGA_System_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_System_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.953%)  route 0.116ns (45.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.745ns
    Source Clock Delay      (SCD):    1.358ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.753     0.753    TAIGA_System_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.779 r  TAIGA_System_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=375, routed)         0.579     1.358    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/I1
    SLICE_X2Y32                                                       r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDCE (Prop_fdce_C_Q)         0.141     1.499 r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[3]/Q
                         net (fo=1, routed)           0.116     1.614    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/n_1989_Config_Reg_reg[3]
    SLICE_X3Y33          FDPE                                         r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.870     0.870    TAIGA_System_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.899 r  TAIGA_System_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=375, routed)         0.846     1.745    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/I1
    SLICE_X3Y33                                                       r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[2]/C
                         clock pessimism             -0.372     1.373    
    SLICE_X3Y33          FDPE (Hold_fdpe_C_D)         0.070     1.443    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.443    
                         arrival time                           1.614    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 TAIGA_System_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_System_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[5]_srl4_MDM_Core_I1_Config_Reg_reg_c_2/D
                            (rising edge-triggered cell SRL16E clocked by TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.854%)  route 0.173ns (55.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.742ns
    Source Clock Delay      (SCD):    1.359ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.753     0.753    TAIGA_System_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.779 r  TAIGA_System_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=375, routed)         0.580     1.359    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/I1
    SLICE_X3Y33                                                       r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDPE (Prop_fdpe_C_Q)         0.141     1.500 r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[9]/Q
                         net (fo=1, routed)           0.173     1.673    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/n_1989_Config_Reg_reg[9]
    SLICE_X0Y32          SRL16E                                       r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[5]_srl4_MDM_Core_I1_Config_Reg_reg_c_2/D
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.870     0.870    TAIGA_System_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.899 r  TAIGA_System_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=375, routed)         0.843     1.742    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/I1
    SLICE_X0Y32                                                       r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[5]_srl4_MDM_Core_I1_Config_Reg_reg_c_2/CLK
                         clock pessimism             -0.353     1.389    
    SLICE_X0Y32          SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.498    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[5]_srl4_MDM_Core_I1_Config_Reg_reg_c_2
  -------------------------------------------------------------------
                         required time                         -1.498    
                         arrival time                           1.673    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_running_clock/Single_Synchronize.use_async_reset.sync_reg/C
                            (rising edge-triggered cell FDCE clocked by TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/status_reg_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.426%)  route 0.118ns (45.574%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.750ns
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.753     0.753    TAIGA_System_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.779 r  TAIGA_System_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=375, routed)         0.581     1.360    TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_running_clock/Dbg_Clk
    SLICE_X2Y88                                                       r  TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_running_clock/Single_Synchronize.use_async_reset.sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDCE (Prop_fdce_C_Q)         0.141     1.501 r  TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_running_clock/Single_Synchronize.use_async_reset.sync_reg/Q
                         net (fo=1, routed)           0.118     1.619    TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/n_1989_sync_running_clock
    SLICE_X2Y90          FDCE                                         r  TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/status_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.870     0.870    TAIGA_System_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.899 r  TAIGA_System_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=375, routed)         0.851     1.750    TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X2Y90                                                       r  TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/status_reg_reg[24]/C
                         clock pessimism             -0.373     1.377    
    SLICE_X2Y90          FDCE (Hold_fdce_C_D)         0.066     1.443    TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/status_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.443    
                         arrival time                           1.619    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.721ns
    Source Clock Delay      (SCD):    1.334ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.753     0.753    TAIGA_System_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.779 r  TAIGA_System_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=375, routed)         0.555     1.334    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X15Y30                                                      r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y30         FDCE (Prop_fdce_C_Q)         0.141     1.475 r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[7]/Q
                         net (fo=2, routed)           0.121     1.596    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/n_1989_shift_datain_reg[7]
    SLICE_X15Y31         FDCE                                         r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.870     0.870    TAIGA_System_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.899 r  TAIGA_System_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=375, routed)         0.822     1.721    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X15Y31                                                      r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[6]/C
                         clock pessimism             -0.372     1.349    
    SLICE_X15Y31         FDCE (Hold_fdce_C_D)         0.070     1.419    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.419    
                         arrival time                           1.596    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.990%)  route 0.125ns (47.010%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns
    Source Clock Delay      (SCD):    1.344ns
    Clock Pessimism Removal (CPR):    0.354ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.753     0.753    TAIGA_System_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.779 r  TAIGA_System_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=375, routed)         0.565     1.344    TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X7Y99                                                       r  TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDCE (Prop_fdce_C_Q)         0.141     1.485 r  TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[6]/Q
                         net (fo=2, routed)           0.125     1.610    TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/n_1989_shift_datain_reg[6]
    SLICE_X8Y99          FDCE                                         r  TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.870     0.870    TAIGA_System_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.899 r  TAIGA_System_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=375, routed)         0.834     1.733    TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X8Y99                                                       r  TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[5]/C
                         clock pessimism             -0.354     1.379    
    SLICE_X8Y99          FDCE (Hold_fdce_C_D)         0.053     1.432    TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.432    
                         arrival time                           1.610    
  -------------------------------------------------------------------
                         slack                                  0.178    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
Waveform:           { 0 16.6665 }
Period:             33.333
Sources:            { TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin      Reference Pin  Required  Actual  Slack   Location       Pin                                                                                                                                                                                                                
Min Period        n/a     BUFG/I       n/a            2.155     33.333  31.178  BUFGCTRL_X0Y1  TAIGA_System_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/I                                                                                                                                                              
Min Period        n/a     FDCE/C       n/a            1.000     33.333  32.333  SLICE_X1Y29    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Instr_Insert_Reg_En_1_reg/C                                                                            
Min Period        n/a     FDCE/C       n/a            1.000     33.333  32.333  SLICE_X2Y13    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr2_TCK_reg/C                                                                               
Min Period        n/a     FDCE/C       n/a            1.000     33.333  32.333  SLICE_X0Y28    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK_reg/C                                                                                
Min Period        n/a     FDCE/C       n/a            1.000     33.333  32.333  SLICE_X11Y21   TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[0]/C                                                                             
Min Period        n/a     FDCE/C       n/a            1.000     33.333  32.333  SLICE_X19Y24   TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[10]/C                                                                            
Min Period        n/a     FDCE/C       n/a            1.000     33.333  32.333  SLICE_X5Y23    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[11]/C                                                                            
Min Period        n/a     FDCE/C       n/a            1.000     33.333  32.333  SLICE_X5Y23    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[12]/C                                                                            
Min Period        n/a     FDCE/C       n/a            1.000     33.333  32.333  SLICE_X11Y20   TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[13]/C                                                                            
Min Period        n/a     FDCE/C       n/a            1.000     33.333  32.333  SLICE_X5Y23    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[14]/C                                                                            
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980     16.666  15.686  SLICE_X12Y86   TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK  
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980     16.666  15.686  SLICE_X12Y86   TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK  
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980     16.666  15.686  SLICE_X12Y85   TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK  
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980     16.666  15.686  SLICE_X12Y19   TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK    
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980     16.666  15.686  SLICE_X10Y19   TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK    
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980     16.666  15.686  SLICE_X10Y21   TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK    
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980     16.666  15.686  SLICE_X10Y22   TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK    
Low Pulse Width   Slow    SRLC16E/CLK  n/a            0.980     16.666  15.686  SLICE_X10Y23   TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/Compare[6].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK    
Low Pulse Width   Slow    SRLC16E/CLK  n/a            0.980     16.666  15.686  SLICE_X10Y24   TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/Compare[7].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK    
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980     16.666  15.686  SLICE_X4Y94    TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/SRL16E_7/Use_unisim.MB_SRL16E_I1/CLK                                                                 
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980     16.666  15.686  SLICE_X0Y27    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK                                                                   
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980     16.666  15.686  SLICE_X0Y27    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK                                                                   
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980     16.666  15.686  SLICE_X0Y27    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK                                                                   
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980     16.666  15.686  SLICE_X0Y27    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/SRL16E_4/Use_unisim.MB_SRL16E_I1/CLK                                                                   
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980     16.666  15.686  SLICE_X0Y29    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/The_Cache_Addresses[1].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK                                      
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980     16.666  15.686  SLICE_X0Y29    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/The_Cache_Addresses[2].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK                                      
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980     16.666  15.686  SLICE_X0Y29    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/The_Cache_Addresses[3].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK                                      
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980     16.666  15.686  SLICE_X0Y29    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/The_Cache_Addresses[4].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK                                      
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980     16.666  15.686  SLICE_X0Y29    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/The_Cache_Addresses[5].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK                                      
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980     16.666  15.686  SLICE_X0Y29    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/The_Cache_Addresses[6].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK                                      



---------------------------------------------------------------------------------------------------
From Clock:  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  To Clock:  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack        8.227ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.274ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.227ns  (required time - arrival time)
  Source:                 TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C
                            (falling edge-triggered cell FDCE clocked by TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        8.065ns  (logic 1.378ns (17.087%)  route 6.687ns (82.913%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.274ns = ( 36.607 - 33.333 ) 
    Source Clock Delay      (SCD):    3.698ns = ( 20.365 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.921    18.588    TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    18.689 f  TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          1.676    20.365    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X8Y36                                                       r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y36          FDCE (Prop_fdce_C_Q)         0.524    20.889 f  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q
                         net (fo=34, routed)          1.201    22.090    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_noblock
    SLICE_X10Y36         LUT4 (Prop_lut4_I2_O)        0.152    22.242 f  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_1[3]_INST_0/O
                         net (fo=4, routed)           0.835    23.077    TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X10Y37         LUT2 (Prop_lut2_I0_O)        0.374    23.451 f  TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_TClk_i_3/O
                         net (fo=2, routed)           0.484    23.935    TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/n_1989_continue_from_brk_TClk_i_3
    SLICE_X10Y37         LUT6 (Prop_lut6_I5_O)        0.328    24.263 r  TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_TClk_i_1/O
                         net (fo=9, routed)           4.167    28.429    TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X5Y98          FDCE                                         r  TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.641    34.974    TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.065 r  TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          1.542    36.607    TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X5Y98                                                       r  TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_TClk_reg/C
                         clock pessimism              0.290    36.897    
                         clock uncertainty           -0.035    36.861    
    SLICE_X5Y98          FDCE (Setup_fdce_C_CE)      -0.205    36.656    TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.656    
                         arrival time                         -28.429    
  -------------------------------------------------------------------
                         slack                                  8.227    

Slack (MET) :             8.547ns  (required time - arrival time)
  Source:                 TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C
                            (falling edge-triggered cell FDCE clocked by TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        7.744ns  (logic 1.378ns (17.793%)  route 6.366ns (82.207%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.274ns = ( 36.607 - 33.333 ) 
    Source Clock Delay      (SCD):    3.698ns = ( 20.365 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.921    18.588    TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    18.689 f  TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          1.676    20.365    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X8Y36                                                       r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y36          FDCE (Prop_fdce_C_Q)         0.524    20.889 f  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q
                         net (fo=34, routed)          1.201    22.090    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_noblock
    SLICE_X10Y36         LUT4 (Prop_lut4_I2_O)        0.152    22.242 f  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_1[3]_INST_0/O
                         net (fo=4, routed)           0.835    23.077    TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X10Y37         LUT2 (Prop_lut2_I0_O)        0.374    23.451 f  TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_TClk_i_3/O
                         net (fo=2, routed)           0.484    23.935    TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/n_1989_continue_from_brk_TClk_i_3
    SLICE_X10Y37         LUT6 (Prop_lut6_I5_O)        0.328    24.263 r  TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_TClk_i_1/O
                         net (fo=9, routed)           3.846    28.109    TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X3Y98          FDCE                                         r  TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.641    34.974    TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.065 r  TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          1.542    36.607    TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X3Y98                                                       r  TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_TClk_reg/C
                         clock pessimism              0.290    36.897    
                         clock uncertainty           -0.035    36.861    
    SLICE_X3Y98          FDCE (Setup_fdce_C_CE)      -0.205    36.656    TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.656    
                         arrival time                         -28.109    
  -------------------------------------------------------------------
                         slack                                  8.547    

Slack (MET) :             8.585ns  (required time - arrival time)
  Source:                 TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C
                            (falling edge-triggered cell FDCE clocked by TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        7.699ns  (logic 1.378ns (17.898%)  route 6.321ns (82.102%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.230ns = ( 36.563 - 33.333 ) 
    Source Clock Delay      (SCD):    3.698ns = ( 20.365 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.921    18.588    TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    18.689 f  TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          1.676    20.365    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X8Y36                                                       r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y36          FDCE (Prop_fdce_C_Q)         0.524    20.889 f  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q
                         net (fo=34, routed)          1.201    22.090    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_noblock
    SLICE_X10Y36         LUT4 (Prop_lut4_I2_O)        0.152    22.242 f  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_1[3]_INST_0/O
                         net (fo=4, routed)           0.835    23.077    TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X10Y37         LUT2 (Prop_lut2_I0_O)        0.374    23.451 f  TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_TClk_i_3/O
                         net (fo=2, routed)           0.484    23.935    TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/n_1989_continue_from_brk_TClk_i_3
    SLICE_X10Y37         LUT6 (Prop_lut6_I5_O)        0.328    24.263 r  TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_TClk_i_1/O
                         net (fo=9, routed)           3.801    28.064    TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X8Y98          FDCE                                         r  TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.641    34.974    TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.065 r  TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          1.498    36.563    TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X8Y98                                                       r  TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[0]/C
                         clock pessimism              0.290    36.853    
                         clock uncertainty           -0.035    36.817    
    SLICE_X8Y98          FDCE (Setup_fdce_C_CE)      -0.169    36.648    TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.648    
                         arrival time                         -28.064    
  -------------------------------------------------------------------
                         slack                                  8.585    

Slack (MET) :             8.585ns  (required time - arrival time)
  Source:                 TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C
                            (falling edge-triggered cell FDCE clocked by TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        7.699ns  (logic 1.378ns (17.898%)  route 6.321ns (82.102%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.230ns = ( 36.563 - 33.333 ) 
    Source Clock Delay      (SCD):    3.698ns = ( 20.365 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.921    18.588    TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    18.689 f  TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          1.676    20.365    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X8Y36                                                       r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y36          FDCE (Prop_fdce_C_Q)         0.524    20.889 f  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q
                         net (fo=34, routed)          1.201    22.090    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_noblock
    SLICE_X10Y36         LUT4 (Prop_lut4_I2_O)        0.152    22.242 f  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_1[3]_INST_0/O
                         net (fo=4, routed)           0.835    23.077    TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X10Y37         LUT2 (Prop_lut2_I0_O)        0.374    23.451 f  TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_TClk_i_3/O
                         net (fo=2, routed)           0.484    23.935    TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/n_1989_continue_from_brk_TClk_i_3
    SLICE_X10Y37         LUT6 (Prop_lut6_I5_O)        0.328    24.263 r  TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_TClk_i_1/O
                         net (fo=9, routed)           3.801    28.064    TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X8Y98          FDCE                                         r  TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.641    34.974    TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.065 r  TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          1.498    36.563    TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X8Y98                                                       r  TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[3]/C
                         clock pessimism              0.290    36.853    
                         clock uncertainty           -0.035    36.817    
    SLICE_X8Y98          FDCE (Setup_fdce_C_CE)      -0.169    36.648    TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         36.648    
                         arrival time                         -28.064    
  -------------------------------------------------------------------
                         slack                                  8.585    

Slack (MET) :             8.585ns  (required time - arrival time)
  Source:                 TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C
                            (falling edge-triggered cell FDCE clocked by TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        7.699ns  (logic 1.378ns (17.898%)  route 6.321ns (82.102%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.230ns = ( 36.563 - 33.333 ) 
    Source Clock Delay      (SCD):    3.698ns = ( 20.365 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.921    18.588    TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    18.689 f  TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          1.676    20.365    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X8Y36                                                       r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y36          FDCE (Prop_fdce_C_Q)         0.524    20.889 f  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q
                         net (fo=34, routed)          1.201    22.090    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_noblock
    SLICE_X10Y36         LUT4 (Prop_lut4_I2_O)        0.152    22.242 f  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_1[3]_INST_0/O
                         net (fo=4, routed)           0.835    23.077    TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X10Y37         LUT2 (Prop_lut2_I0_O)        0.374    23.451 f  TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_TClk_i_3/O
                         net (fo=2, routed)           0.484    23.935    TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/n_1989_continue_from_brk_TClk_i_3
    SLICE_X10Y37         LUT6 (Prop_lut6_I5_O)        0.328    24.263 r  TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_TClk_i_1/O
                         net (fo=9, routed)           3.801    28.064    TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X8Y98          FDCE                                         r  TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.641    34.974    TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.065 r  TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          1.498    36.563    TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X8Y98                                                       r  TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[5]/C
                         clock pessimism              0.290    36.853    
                         clock uncertainty           -0.035    36.817    
    SLICE_X8Y98          FDCE (Setup_fdce_C_CE)      -0.169    36.648    TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         36.648    
                         arrival time                         -28.064    
  -------------------------------------------------------------------
                         slack                                  8.585    

Slack (MET) :             8.729ns  (required time - arrival time)
  Source:                 TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C
                            (falling edge-triggered cell FDCE clocked by TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        7.554ns  (logic 1.378ns (18.241%)  route 6.176ns (81.759%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.229ns = ( 36.562 - 33.333 ) 
    Source Clock Delay      (SCD):    3.698ns = ( 20.365 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.921    18.588    TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    18.689 f  TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          1.676    20.365    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X8Y36                                                       r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y36          FDCE (Prop_fdce_C_Q)         0.524    20.889 f  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q
                         net (fo=34, routed)          1.201    22.090    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_noblock
    SLICE_X10Y36         LUT4 (Prop_lut4_I2_O)        0.152    22.242 f  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_1[3]_INST_0/O
                         net (fo=4, routed)           0.835    23.077    TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X10Y37         LUT2 (Prop_lut2_I0_O)        0.374    23.451 f  TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_TClk_i_3/O
                         net (fo=2, routed)           0.484    23.935    TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/n_1989_continue_from_brk_TClk_i_3
    SLICE_X10Y37         LUT6 (Prop_lut6_I5_O)        0.328    24.263 r  TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_TClk_i_1/O
                         net (fo=9, routed)           3.656    27.919    TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X6Y98          FDCE                                         r  TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.641    34.974    TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.065 r  TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          1.497    36.562    TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X6Y98                                                       r  TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[4]/C
                         clock pessimism              0.290    36.852    
                         clock uncertainty           -0.035    36.816    
    SLICE_X6Y98          FDCE (Setup_fdce_C_CE)      -0.169    36.647    TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         36.647    
                         arrival time                         -27.919    
  -------------------------------------------------------------------
                         slack                                  8.729    

Slack (MET) :             9.042ns  (required time - arrival time)
  Source:                 TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C
                            (falling edge-triggered cell FDCE clocked by TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        7.204ns  (logic 1.378ns (19.129%)  route 5.826ns (80.871%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.228ns = ( 36.561 - 33.333 ) 
    Source Clock Delay      (SCD):    3.698ns = ( 20.365 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.921    18.588    TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    18.689 f  TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          1.676    20.365    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X8Y36                                                       r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y36          FDCE (Prop_fdce_C_Q)         0.524    20.889 f  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q
                         net (fo=34, routed)          1.201    22.090    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_noblock
    SLICE_X10Y36         LUT4 (Prop_lut4_I2_O)        0.152    22.242 f  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_1[3]_INST_0/O
                         net (fo=4, routed)           0.835    23.077    TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X10Y37         LUT2 (Prop_lut2_I0_O)        0.374    23.451 f  TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_TClk_i_3/O
                         net (fo=2, routed)           0.484    23.935    TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/n_1989_continue_from_brk_TClk_i_3
    SLICE_X10Y37         LUT6 (Prop_lut6_I5_O)        0.328    24.263 r  TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_TClk_i_1/O
                         net (fo=9, routed)           3.306    27.568    TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X7Y96          FDCE                                         r  TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.641    34.974    TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.065 r  TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          1.496    36.561    TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X7Y96                                                       r  TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_Step_TClk_reg/C
                         clock pessimism              0.290    36.851    
                         clock uncertainty           -0.035    36.815    
    SLICE_X7Y96          FDCE (Setup_fdce_C_CE)      -0.205    36.610    TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_Step_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.610    
                         arrival time                         -27.568    
  -------------------------------------------------------------------
                         slack                                  9.042    

Slack (MET) :             9.366ns  (required time - arrival time)
  Source:                 TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C
                            (falling edge-triggered cell FDCE clocked by TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        6.961ns  (logic 1.378ns (19.796%)  route 5.583ns (80.204%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.273ns = ( 36.606 - 33.333 ) 
    Source Clock Delay      (SCD):    3.698ns = ( 20.365 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.921    18.588    TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    18.689 f  TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          1.676    20.365    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X8Y36                                                       r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y36          FDCE (Prop_fdce_C_Q)         0.524    20.889 f  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q
                         net (fo=34, routed)          1.201    22.090    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_noblock
    SLICE_X10Y36         LUT4 (Prop_lut4_I2_O)        0.152    22.242 f  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_1[3]_INST_0/O
                         net (fo=4, routed)           0.835    23.077    TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X10Y37         LUT2 (Prop_lut2_I0_O)        0.374    23.451 f  TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_TClk_i_3/O
                         net (fo=2, routed)           0.484    23.935    TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/n_1989_continue_from_brk_TClk_i_3
    SLICE_X10Y37         LUT6 (Prop_lut6_I5_O)        0.328    24.263 r  TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_TClk_i_1/O
                         net (fo=9, routed)           3.063    27.326    TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X4Y96          FDCE                                         r  TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.641    34.974    TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.065 r  TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          1.541    36.606    TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X4Y96                                                       r  TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_reg/C
                         clock pessimism              0.290    36.896    
                         clock uncertainty           -0.035    36.860    
    SLICE_X4Y96          FDCE (Setup_fdce_C_CE)      -0.169    36.691    TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.691    
                         arrival time                         -27.326    
  -------------------------------------------------------------------
                         slack                                  9.366    

Slack (MET) :             9.607ns  (required time - arrival time)
  Source:                 TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C
                            (falling edge-triggered cell FDCE clocked by TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        6.684ns  (logic 1.148ns (17.175%)  route 5.536ns (82.825%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.273ns = ( 36.606 - 33.333 ) 
    Source Clock Delay      (SCD):    3.698ns = ( 20.365 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.921    18.588    TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    18.689 f  TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          1.676    20.365    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X8Y36                                                       r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y36          FDCE (Prop_fdce_C_Q)         0.524    20.889 f  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q
                         net (fo=34, routed)          1.201    22.090    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_noblock
    SLICE_X10Y36         LUT4 (Prop_lut4_I2_O)        0.152    22.242 f  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_1[3]_INST_0/O
                         net (fo=4, routed)           0.835    23.077    TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X10Y37         LUT3 (Prop_lut3_I2_O)        0.348    23.425 r  TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg[0]_i_3/O
                         net (fo=1, routed)           0.670    24.095    TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/n_1989_command_reg[0]_i_3
    SLICE_X10Y37         LUT6 (Prop_lut6_I0_O)        0.124    24.219 r  TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg[0]_i_1/O
                         net (fo=2, routed)           2.829    27.049    TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X3Y96          FDCE                                         r  TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.641    34.974    TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.065 r  TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          1.541    36.606    TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X3Y96                                                       r  TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_reg[0]/C
                         clock pessimism              0.290    36.896    
                         clock uncertainty           -0.035    36.860    
    SLICE_X3Y96          FDCE (Setup_fdce_C_CE)      -0.205    36.655    TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.655    
                         arrival time                         -27.049    
  -------------------------------------------------------------------
                         slack                                  9.607    

Slack (MET) :             9.607ns  (required time - arrival time)
  Source:                 TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C
                            (falling edge-triggered cell FDCE clocked by TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        6.684ns  (logic 1.148ns (17.175%)  route 5.536ns (82.825%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.273ns = ( 36.606 - 33.333 ) 
    Source Clock Delay      (SCD):    3.698ns = ( 20.365 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.921    18.588    TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    18.689 f  TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          1.676    20.365    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X8Y36                                                       r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y36          FDCE (Prop_fdce_C_Q)         0.524    20.889 f  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q
                         net (fo=34, routed)          1.201    22.090    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_noblock
    SLICE_X10Y36         LUT4 (Prop_lut4_I2_O)        0.152    22.242 f  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_1[3]_INST_0/O
                         net (fo=4, routed)           0.835    23.077    TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X10Y37         LUT3 (Prop_lut3_I2_O)        0.348    23.425 r  TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg[0]_i_3/O
                         net (fo=1, routed)           0.670    24.095    TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/n_1989_command_reg[0]_i_3
    SLICE_X10Y37         LUT6 (Prop_lut6_I0_O)        0.124    24.219 r  TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg[0]_i_1/O
                         net (fo=2, routed)           2.829    27.049    TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X3Y96          FDCE                                         r  TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.641    34.974    TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.065 r  TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          1.541    36.606    TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X3Y96                                                       r  TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_reg[1]/C
                         clock pessimism              0.290    36.896    
                         clock uncertainty           -0.035    36.860    
    SLICE_X3Y96          FDCE (Setup_fdce_C_CE)      -0.205    36.655    TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         36.655    
                         arrival time                         -27.049    
  -------------------------------------------------------------------
                         slack                                  9.607    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDCE clocked by TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
                            (rising edge-triggered cell FDCE clocked by TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.902%)  route 0.179ns (49.098%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.734ns
    Source Clock Delay      (SCD):    1.347ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.759     0.759    TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.785 r  TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          0.562     1.347    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X11Y34                                                      r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y34         FDCE (Prop_fdce_C_Q)         0.141     1.488 r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=3, routed)           0.179     1.667    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst
    SLICE_X11Y34         LUT3 (Prop_lut3_I2_O)        0.045     1.712 r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.712    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/n_1989_Debug_Rst_i_i_1
    SLICE_X11Y34         FDCE                                         r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.877     0.877    TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.906 r  TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          0.828     1.734    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X11Y34                                                      r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                         clock pessimism             -0.387     1.347    
    SLICE_X11Y34         FDCE (Hold_fdce_C_D)         0.091     1.438    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.438    
                         arrival time                           1.712    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Which_MB_Reg_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Which_MB_Reg_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.418ns  (logic 0.252ns (60.268%)  route 0.166ns (39.732%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns = ( 18.400 - 16.667 ) 
    Source Clock Delay      (SCD):    1.346ns = ( 18.012 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.759    17.426    TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.452 f  TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          0.561    18.012    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X10Y33                                                      r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Which_MB_Reg_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y33         FDCE (Prop_fdce_C_Q)         0.151    18.163 r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Which_MB_Reg_reg[1]/Q
                         net (fo=10, routed)          0.166    18.329    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/n_1989_More_Than_One_MB.Which_MB_Reg_reg[1]
    SLICE_X10Y33         LUT3 (Prop_lut3_I2_O)        0.101    18.430 r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Which_MB_Reg[1]_i_1/O
                         net (fo=1, routed)           0.000    18.430    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/n_1989_More_Than_One_MB.Which_MB_Reg[1]_i_1
    SLICE_X10Y33         FDCE                                         r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Which_MB_Reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.877    17.544    TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.573 f  TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          0.827    18.400    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X10Y33                                                      r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Which_MB_Reg_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.387    18.012    
    SLICE_X10Y33         FDCE (Hold_fdce_C_D)         0.135    18.147    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Which_MB_Reg_reg[1]
  -------------------------------------------------------------------
                         required time                        -18.147    
                         arrival time                          18.430    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Which_MB_Reg_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Which_MB_Reg_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.438ns  (logic 0.212ns (48.396%)  route 0.226ns (51.604%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns = ( 18.400 - 16.667 ) 
    Source Clock Delay      (SCD):    1.346ns = ( 18.012 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.759    17.426    TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.452 f  TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          0.561    18.012    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X10Y33                                                      r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Which_MB_Reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y33         FDCE (Prop_fdce_C_Q)         0.167    18.179 r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Which_MB_Reg_reg[0]/Q
                         net (fo=10, routed)          0.226    18.405    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/n_1989_More_Than_One_MB.Which_MB_Reg_reg[0]
    SLICE_X10Y33         LUT3 (Prop_lut3_I2_O)        0.045    18.450 r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Which_MB_Reg[0]_i_1/O
                         net (fo=1, routed)           0.000    18.450    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/n_1989_More_Than_One_MB.Which_MB_Reg[0]_i_1
    SLICE_X10Y33         FDCE                                         r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Which_MB_Reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.877    17.544    TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.573 f  TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          0.827    18.400    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X10Y33                                                      r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Which_MB_Reg_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.387    18.012    
    SLICE_X10Y33         FDCE (Hold_fdce_C_D)         0.124    18.136    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Which_MB_Reg_reg[0]
  -------------------------------------------------------------------
                         required time                        -18.136    
                         arrival time                          18.450    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDCE clocked by TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
                            (rising edge-triggered cell FDCE clocked by TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.186ns (44.711%)  route 0.230ns (55.289%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.734ns
    Source Clock Delay      (SCD):    1.347ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.759     0.759    TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.785 r  TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          0.562     1.347    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X11Y34                                                      r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y34         FDCE (Prop_fdce_C_Q)         0.141     1.488 r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=2, routed)           0.230     1.718    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst
    SLICE_X11Y34         LUT3 (Prop_lut3_I2_O)        0.045     1.763 r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.763    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/n_1989_Debug_SYS_Rst_i_i_1
    SLICE_X11Y34         FDCE                                         r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.877     0.877    TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.906 r  TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          0.828     1.734    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X11Y34                                                      r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                         clock pessimism             -0.387     1.347    
    SLICE_X11Y34         FDCE (Hold_fdce_C_D)         0.092     1.439    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.439    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.226ns (43.093%)  route 0.298ns (56.907%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.734ns
    Source Clock Delay      (SCD):    1.347ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.759     0.759    TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.785 r  TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          0.562     1.347    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X11Y34                                                      r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y34         FDCE (Prop_fdce_C_Q)         0.128     1.475 r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.298     1.773    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl
    SLICE_X11Y34         LUT3 (Prop_lut3_I2_O)        0.098     1.871 r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.000     1.871    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/n_1989_completion_ctrl[0]_i_1
    SLICE_X11Y34         FDCE                                         r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.877     0.877    TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.906 r  TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          0.828     1.734    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X11Y34                                                      r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -0.387     1.347    
    SLICE_X11Y34         FDCE (Hold_fdce_C_D)         0.107     1.454    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.454    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.605ns  (arrival time - required time)
  Source:                 TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C
                            (falling edge-triggered cell FDCE clocked by TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/D
                            (falling edge-triggered cell FDCE clocked by TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.668ns  (logic 0.212ns (31.742%)  route 0.456ns (68.258%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.735ns = ( 18.402 - 16.667 ) 
    Source Clock Delay      (SCD):    1.347ns = ( 18.013 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.759    17.426    TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.452 f  TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          0.562    18.013    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X8Y36                                                       r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y36          FDCE (Prop_fdce_C_Q)         0.167    18.180 f  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q
                         net (fo=34, routed)          0.272    18.452    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_noblock
    SLICE_X7Y36          LUT1 (Prop_lut1_I0_O)        0.045    18.497 r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I_i_1/O
                         net (fo=2, routed)           0.184    18.681    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/D
    SLICE_X8Y36          FDCE                                         r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/D
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.877    17.544    TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.573 f  TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          0.829    18.402    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X8Y36                                                       r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C  (IS_INVERTED)
                         clock pessimism             -0.388    18.013    
    SLICE_X8Y36          FDCE (Hold_fdce_C_D)         0.063    18.076    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I
  -------------------------------------------------------------------
                         required time                        -18.076    
                         arrival time                          18.681    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.729ns  (arrival time - required time)
  Source:                 TAIGA_System_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/CE
                            (falling edge-triggered cell FDCE clocked by TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.731ns  (logic 0.191ns (26.140%)  route 0.540ns (73.860%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.734ns = ( 18.401 - 16.667 ) 
    Source Clock Delay      (SCD):    1.366ns = ( 18.032 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.354ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.759    17.426    TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.452 f  TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          0.581    18.032    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X2Y34                                                       r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          FDCE (Prop_fdce_C_Q)         0.146    18.178 r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[0]/Q
                         net (fo=7, routed)           0.352    18.530    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X9Y33          LUT5 (Prop_lut5_I0_O)        0.045    18.575 r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=9, routed)           0.188    18.763    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/n_1989_command[0]_i_1
    SLICE_X12Y34         FDCE                                         r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.877    17.544    TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.573 f  TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          0.828    18.401    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X12Y34                                                      r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.354    18.046    
    SLICE_X12Y34         FDCE (Hold_fdce_C_CE)       -0.012    18.034    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]
  -------------------------------------------------------------------
                         required time                        -18.034    
                         arrival time                          18.763    
  -------------------------------------------------------------------
                         slack                                  0.729    

Slack (MET) :             0.729ns  (arrival time - required time)
  Source:                 TAIGA_System_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/CE
                            (falling edge-triggered cell FDCE clocked by TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.731ns  (logic 0.191ns (26.140%)  route 0.540ns (73.860%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.734ns = ( 18.401 - 16.667 ) 
    Source Clock Delay      (SCD):    1.366ns = ( 18.032 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.354ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.759    17.426    TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.452 f  TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          0.581    18.032    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X2Y34                                                       r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          FDCE (Prop_fdce_C_Q)         0.146    18.178 r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[0]/Q
                         net (fo=7, routed)           0.352    18.530    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X9Y33          LUT5 (Prop_lut5_I0_O)        0.045    18.575 r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=9, routed)           0.188    18.763    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/n_1989_command[0]_i_1
    SLICE_X12Y34         FDCE                                         r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.877    17.544    TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.573 f  TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          0.828    18.401    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X12Y34                                                      r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.354    18.046    
    SLICE_X12Y34         FDCE (Hold_fdce_C_CE)       -0.012    18.034    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]
  -------------------------------------------------------------------
                         required time                        -18.034    
                         arrival time                          18.763    
  -------------------------------------------------------------------
                         slack                                  0.729    

Slack (MET) :             0.729ns  (arrival time - required time)
  Source:                 TAIGA_System_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/CE
                            (falling edge-triggered cell FDCE clocked by TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.731ns  (logic 0.191ns (26.140%)  route 0.540ns (73.860%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.734ns = ( 18.401 - 16.667 ) 
    Source Clock Delay      (SCD):    1.366ns = ( 18.032 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.354ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.759    17.426    TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.452 f  TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          0.581    18.032    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X2Y34                                                       r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          FDCE (Prop_fdce_C_Q)         0.146    18.178 r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[0]/Q
                         net (fo=7, routed)           0.352    18.530    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X9Y33          LUT5 (Prop_lut5_I0_O)        0.045    18.575 r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=9, routed)           0.188    18.763    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/n_1989_command[0]_i_1
    SLICE_X12Y34         FDCE                                         r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.877    17.544    TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.573 f  TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          0.828    18.401    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X12Y34                                                      r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.354    18.046    
    SLICE_X12Y34         FDCE (Hold_fdce_C_CE)       -0.012    18.034    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]
  -------------------------------------------------------------------
                         required time                        -18.034    
                         arrival time                          18.763    
  -------------------------------------------------------------------
                         slack                                  0.729    

Slack (MET) :             0.729ns  (arrival time - required time)
  Source:                 TAIGA_System_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/CE
                            (falling edge-triggered cell FDCE clocked by TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.731ns  (logic 0.191ns (26.140%)  route 0.540ns (73.860%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.734ns = ( 18.401 - 16.667 ) 
    Source Clock Delay      (SCD):    1.366ns = ( 18.032 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.354ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.759    17.426    TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.452 f  TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          0.581    18.032    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X2Y34                                                       r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          FDCE (Prop_fdce_C_Q)         0.146    18.178 r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[0]/Q
                         net (fo=7, routed)           0.352    18.530    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X9Y33          LUT5 (Prop_lut5_I0_O)        0.045    18.575 r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=9, routed)           0.188    18.763    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/n_1989_command[0]_i_1
    SLICE_X12Y34         FDCE                                         r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.877    17.544    TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.573 f  TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          0.828    18.401    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X12Y34                                                      r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.354    18.046    
    SLICE_X12Y34         FDCE (Hold_fdce_C_CE)       -0.012    18.034    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]
  -------------------------------------------------------------------
                         required time                        -18.034    
                         arrival time                          18.763    
  -------------------------------------------------------------------
                         slack                                  0.729    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
Waveform:           { 0 16.6665 }
Period:             33.333
Sources:            { TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required  Actual  Slack   Location       Pin                                                                                                                                       
Min Period        n/a     BUFG/I   n/a            2.155     33.333  31.178  BUFGCTRL_X0Y2  TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/I                                                                                       
Min Period        n/a     FDCE/C   n/a            1.000     33.333  32.333  SLICE_X1Y30    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_reg[0]/C          
Min Period        n/a     FDCE/C   n/a            1.000     33.333  32.333  SLICE_X1Y30    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_reg[1]/C          
Min Period        n/a     FDCE/C   n/a            1.000     33.333  32.333  SLICE_X4Y27    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_TClk_reg/C  
Min Period        n/a     FDCE/C   n/a            1.000     33.333  32.333  SLICE_X5Y25    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[0]/C          
Min Period        n/a     FDCE/C   n/a            1.000     33.333  32.333  SLICE_X6Y27    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[3]/C          
Min Period        n/a     FDCE/C   n/a            1.000     33.333  32.333  SLICE_X6Y27    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[4]/C          
Min Period        n/a     FDCE/C   n/a            1.000     33.333  32.333  SLICE_X7Y26    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[5]/C          
Min Period        n/a     FDCE/C   n/a            1.000     33.333  32.333  SLICE_X2Y22    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[8]/C          
Min Period        n/a     FDCE/C   n/a            1.000     33.333  32.333  SLICE_X4Y25    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_TClk_reg/C         
Low Pulse Width   Fast    FDCE/C   n/a            0.500     16.666  16.166  SLICE_X1Y30    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_reg[0]/C          
Low Pulse Width   Fast    FDCE/C   n/a            0.500     16.666  16.166  SLICE_X1Y30    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_reg[1]/C          
Low Pulse Width   Fast    FDCE/C   n/a            0.500     16.666  16.166  SLICE_X4Y27    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_TClk_reg/C  
Low Pulse Width   Fast    FDCE/C   n/a            0.500     16.666  16.166  SLICE_X6Y27    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[3]/C          
Low Pulse Width   Fast    FDCE/C   n/a            0.500     16.666  16.166  SLICE_X6Y27    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[4]/C          
Low Pulse Width   Slow    FDCE/C   n/a            0.500     16.666  16.166  SLICE_X7Y26    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[5]/C          
Low Pulse Width   Fast    FDCE/C   n/a            0.500     16.666  16.166  SLICE_X7Y26    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[5]/C          
Low Pulse Width   Fast    FDCE/C   n/a            0.500     16.666  16.166  SLICE_X2Y22    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[8]/C          
Low Pulse Width   Fast    FDCE/C   n/a            0.500     16.666  16.166  SLICE_X3Y26    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_reg/C        
Low Pulse Width   Fast    FDCE/C   n/a            0.500     16.666  16.166  SLICE_X2Y27    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_Step_TClk_reg/C        
High Pulse Width  Fast    FDCE/C   n/a            0.500     16.666  16.166  SLICE_X8Y36    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C                                                                                
High Pulse Width  Fast    FDCE/C   n/a            0.500     16.666  16.166  SLICE_X12Y34   TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/C                                                                       
High Pulse Width  Fast    FDCE/C   n/a            0.500     16.666  16.166  SLICE_X12Y34   TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/C                                                                       
High Pulse Width  Fast    FDCE/C   n/a            0.500     16.666  16.166  SLICE_X12Y34   TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/C                                                                       
High Pulse Width  Fast    FDCE/C   n/a            0.500     16.666  16.166  SLICE_X12Y34   TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C                                                                       
High Pulse Width  Fast    FDCE/C   n/a            0.500     16.666  16.166  SLICE_X12Y34   TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C                                                                       
High Pulse Width  Fast    FDCE/C   n/a            0.500     16.666  16.166  SLICE_X12Y34   TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/C                                                                       
High Pulse Width  Fast    FDCE/C   n/a            0.500     16.666  16.166  SLICE_X12Y34   TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[6]/C                                                                       
High Pulse Width  Fast    FDCE/C   n/a            0.500     16.666  16.166  SLICE_X12Y34   TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[7]/C                                                                       
High Pulse Width  Fast    FDCE/C   n/a            0.500     16.666  16.166  SLICE_X2Y34    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[0]/C                                                                                



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :         5515  Failing Endpoints,  Worst Slack       -1.906ns,  Total Violation    -3540.375ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.906ns  (required time - arrival time)
  Source:                 TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/Q_Reg_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.238ns  (logic 2.374ns (38.056%)  route 3.864ns (61.944%))
  Logic Levels:           7  (CARRY4=3 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 7.681 - 5.000 ) 
    Source Clock Delay      (SCD):    2.966ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_System_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    TAIGA_System_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  TAIGA_System_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9009, routed)        1.658     2.966    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X14Y23                                                      r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y23         FDRE (Prop_fdre_C_Q)         0.456     3.422 f  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[5]/Q
                         net (fo=1, routed)           1.099     4.521    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[5]
    SLICE_X17Y22         LUT6 (Prop_lut6_I3_O)        0.124     4.645 r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Using_FPGA.Native_i_1__3/O
                         net (fo=1, routed)           0.000     4.645    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/lopt_3
    SLICE_X17Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.043 r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.043    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/CI
    SLICE_X17Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.200 f  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=1, routed)           0.736     5.936    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/EX_Jump_Wanted
    SLICE_X15Y19         LUT4 (Prop_lut4_I0_O)        0.329     6.265 r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/Using_FPGA.Native_i_1__209/O
                         net (fo=1, routed)           0.000     6.265    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_14
    SLICE_X15Y19         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     6.722 r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/CARRY4/CO[1]
                         net (fo=291, routed)         0.857     7.579    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/I14[0]
    SLICE_X20Y17         LUT6 (Prop_lut6_I0_O)        0.329     7.908 r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/exponent_res[0]_i_1/O
                         net (fo=10, routed)          0.463     8.370    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/I78[0]
    SLICE_X23Y16         LUT4 (Prop_lut4_I3_O)        0.124     8.494 r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/R_Reg[0]_i_1/O
                         net (fo=50, routed)          0.710     9.204    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/I19[0]
    SLICE_X22Y16         FDRE                                         r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/Q_Reg_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  TAIGA_System_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    TAIGA_System_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  TAIGA_System_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9009, routed)        1.488     7.681    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/Clk
    SLICE_X22Y16                                                      r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/Q_Reg_reg[20]/C
                         clock pessimism              0.130     7.810    
                         clock uncertainty           -0.083     7.727    
    SLICE_X22Y16         FDRE (Setup_fdre_C_R)       -0.429     7.298    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/Q_Reg_reg[20]
  -------------------------------------------------------------------
                         required time                          7.298    
                         arrival time                          -9.204    
  -------------------------------------------------------------------
                         slack                                 -1.906    

Slack (VIOLATED) :        -1.906ns  (required time - arrival time)
  Source:                 TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/Q_Reg_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.238ns  (logic 2.374ns (38.056%)  route 3.864ns (61.944%))
  Logic Levels:           7  (CARRY4=3 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 7.681 - 5.000 ) 
    Source Clock Delay      (SCD):    2.966ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_System_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    TAIGA_System_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  TAIGA_System_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9009, routed)        1.658     2.966    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X14Y23                                                      r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y23         FDRE (Prop_fdre_C_Q)         0.456     3.422 f  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[5]/Q
                         net (fo=1, routed)           1.099     4.521    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[5]
    SLICE_X17Y22         LUT6 (Prop_lut6_I3_O)        0.124     4.645 r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Using_FPGA.Native_i_1__3/O
                         net (fo=1, routed)           0.000     4.645    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/lopt_3
    SLICE_X17Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.043 r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.043    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/CI
    SLICE_X17Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.200 f  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=1, routed)           0.736     5.936    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/EX_Jump_Wanted
    SLICE_X15Y19         LUT4 (Prop_lut4_I0_O)        0.329     6.265 r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/Using_FPGA.Native_i_1__209/O
                         net (fo=1, routed)           0.000     6.265    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_14
    SLICE_X15Y19         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     6.722 r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/CARRY4/CO[1]
                         net (fo=291, routed)         0.857     7.579    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/I14[0]
    SLICE_X20Y17         LUT6 (Prop_lut6_I0_O)        0.329     7.908 r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/exponent_res[0]_i_1/O
                         net (fo=10, routed)          0.463     8.370    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/I78[0]
    SLICE_X23Y16         LUT4 (Prop_lut4_I3_O)        0.124     8.494 r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/R_Reg[0]_i_1/O
                         net (fo=50, routed)          0.710     9.204    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/I19[0]
    SLICE_X22Y16         FDRE                                         r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/Q_Reg_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  TAIGA_System_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    TAIGA_System_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  TAIGA_System_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9009, routed)        1.488     7.681    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/Clk
    SLICE_X22Y16                                                      r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/Q_Reg_reg[21]/C
                         clock pessimism              0.130     7.810    
                         clock uncertainty           -0.083     7.727    
    SLICE_X22Y16         FDRE (Setup_fdre_C_R)       -0.429     7.298    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/Q_Reg_reg[21]
  -------------------------------------------------------------------
                         required time                          7.298    
                         arrival time                          -9.204    
  -------------------------------------------------------------------
                         slack                                 -1.906    

Slack (VIOLATED) :        -1.906ns  (required time - arrival time)
  Source:                 TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/Q_Reg_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.238ns  (logic 2.374ns (38.056%)  route 3.864ns (61.944%))
  Logic Levels:           7  (CARRY4=3 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 7.681 - 5.000 ) 
    Source Clock Delay      (SCD):    2.966ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_System_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    TAIGA_System_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  TAIGA_System_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9009, routed)        1.658     2.966    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X14Y23                                                      r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y23         FDRE (Prop_fdre_C_Q)         0.456     3.422 f  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[5]/Q
                         net (fo=1, routed)           1.099     4.521    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[5]
    SLICE_X17Y22         LUT6 (Prop_lut6_I3_O)        0.124     4.645 r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Using_FPGA.Native_i_1__3/O
                         net (fo=1, routed)           0.000     4.645    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/lopt_3
    SLICE_X17Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.043 r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.043    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/CI
    SLICE_X17Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.200 f  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=1, routed)           0.736     5.936    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/EX_Jump_Wanted
    SLICE_X15Y19         LUT4 (Prop_lut4_I0_O)        0.329     6.265 r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/Using_FPGA.Native_i_1__209/O
                         net (fo=1, routed)           0.000     6.265    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_14
    SLICE_X15Y19         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     6.722 r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/CARRY4/CO[1]
                         net (fo=291, routed)         0.857     7.579    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/I14[0]
    SLICE_X20Y17         LUT6 (Prop_lut6_I0_O)        0.329     7.908 r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/exponent_res[0]_i_1/O
                         net (fo=10, routed)          0.463     8.370    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/I78[0]
    SLICE_X23Y16         LUT4 (Prop_lut4_I3_O)        0.124     8.494 r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/R_Reg[0]_i_1/O
                         net (fo=50, routed)          0.710     9.204    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/I19[0]
    SLICE_X22Y16         FDRE                                         r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/Q_Reg_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  TAIGA_System_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    TAIGA_System_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  TAIGA_System_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9009, routed)        1.488     7.681    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/Clk
    SLICE_X22Y16                                                      r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/Q_Reg_reg[22]/C
                         clock pessimism              0.130     7.810    
                         clock uncertainty           -0.083     7.727    
    SLICE_X22Y16         FDRE (Setup_fdre_C_R)       -0.429     7.298    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/Q_Reg_reg[22]
  -------------------------------------------------------------------
                         required time                          7.298    
                         arrival time                          -9.204    
  -------------------------------------------------------------------
                         slack                                 -1.906    

Slack (VIOLATED) :        -1.906ns  (required time - arrival time)
  Source:                 TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/Q_Reg_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.238ns  (logic 2.374ns (38.056%)  route 3.864ns (61.944%))
  Logic Levels:           7  (CARRY4=3 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 7.681 - 5.000 ) 
    Source Clock Delay      (SCD):    2.966ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_System_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    TAIGA_System_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  TAIGA_System_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9009, routed)        1.658     2.966    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X14Y23                                                      r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y23         FDRE (Prop_fdre_C_Q)         0.456     3.422 f  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[5]/Q
                         net (fo=1, routed)           1.099     4.521    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[5]
    SLICE_X17Y22         LUT6 (Prop_lut6_I3_O)        0.124     4.645 r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Using_FPGA.Native_i_1__3/O
                         net (fo=1, routed)           0.000     4.645    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/lopt_3
    SLICE_X17Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.043 r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.043    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/CI
    SLICE_X17Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.200 f  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=1, routed)           0.736     5.936    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/EX_Jump_Wanted
    SLICE_X15Y19         LUT4 (Prop_lut4_I0_O)        0.329     6.265 r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/Using_FPGA.Native_i_1__209/O
                         net (fo=1, routed)           0.000     6.265    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_14
    SLICE_X15Y19         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     6.722 r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/CARRY4/CO[1]
                         net (fo=291, routed)         0.857     7.579    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/I14[0]
    SLICE_X20Y17         LUT6 (Prop_lut6_I0_O)        0.329     7.908 r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/exponent_res[0]_i_1/O
                         net (fo=10, routed)          0.463     8.370    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/I78[0]
    SLICE_X23Y16         LUT4 (Prop_lut4_I3_O)        0.124     8.494 r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/R_Reg[0]_i_1/O
                         net (fo=50, routed)          0.710     9.204    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/I19[0]
    SLICE_X22Y16         FDRE                                         r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/Q_Reg_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  TAIGA_System_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    TAIGA_System_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  TAIGA_System_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9009, routed)        1.488     7.681    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/Clk
    SLICE_X22Y16                                                      r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/Q_Reg_reg[23]/C
                         clock pessimism              0.130     7.810    
                         clock uncertainty           -0.083     7.727    
    SLICE_X22Y16         FDRE (Setup_fdre_C_R)       -0.429     7.298    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/Q_Reg_reg[23]
  -------------------------------------------------------------------
                         required time                          7.298    
                         arrival time                          -9.204    
  -------------------------------------------------------------------
                         slack                                 -1.906    

Slack (VIOLATED) :        -1.906ns  (required time - arrival time)
  Source:                 TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/R_Reg_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.238ns  (logic 2.374ns (38.056%)  route 3.864ns (61.944%))
  Logic Levels:           7  (CARRY4=3 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 7.681 - 5.000 ) 
    Source Clock Delay      (SCD):    2.966ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_System_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    TAIGA_System_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  TAIGA_System_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9009, routed)        1.658     2.966    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X14Y23                                                      r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y23         FDRE (Prop_fdre_C_Q)         0.456     3.422 f  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[5]/Q
                         net (fo=1, routed)           1.099     4.521    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[5]
    SLICE_X17Y22         LUT6 (Prop_lut6_I3_O)        0.124     4.645 r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Using_FPGA.Native_i_1__3/O
                         net (fo=1, routed)           0.000     4.645    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/lopt_3
    SLICE_X17Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.043 r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.043    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/CI
    SLICE_X17Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.200 f  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=1, routed)           0.736     5.936    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/EX_Jump_Wanted
    SLICE_X15Y19         LUT4 (Prop_lut4_I0_O)        0.329     6.265 r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/Using_FPGA.Native_i_1__209/O
                         net (fo=1, routed)           0.000     6.265    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_14
    SLICE_X15Y19         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     6.722 r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/CARRY4/CO[1]
                         net (fo=291, routed)         0.857     7.579    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/I14[0]
    SLICE_X20Y17         LUT6 (Prop_lut6_I0_O)        0.329     7.908 r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/exponent_res[0]_i_1/O
                         net (fo=10, routed)          0.463     8.370    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/I78[0]
    SLICE_X23Y16         LUT4 (Prop_lut4_I3_O)        0.124     8.494 r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/R_Reg[0]_i_1/O
                         net (fo=50, routed)          0.710     9.204    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/I19[0]
    SLICE_X22Y16         FDRE                                         r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/R_Reg_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  TAIGA_System_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    TAIGA_System_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  TAIGA_System_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9009, routed)        1.488     7.681    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/Clk
    SLICE_X22Y16                                                      r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/R_Reg_reg[11]/C
                         clock pessimism              0.130     7.810    
                         clock uncertainty           -0.083     7.727    
    SLICE_X22Y16         FDRE (Setup_fdre_C_R)       -0.429     7.298    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/R_Reg_reg[11]
  -------------------------------------------------------------------
                         required time                          7.298    
                         arrival time                          -9.204    
  -------------------------------------------------------------------
                         slack                                 -1.906    

Slack (VIOLATED) :        -1.906ns  (required time - arrival time)
  Source:                 TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/R_Reg_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.238ns  (logic 2.374ns (38.056%)  route 3.864ns (61.944%))
  Logic Levels:           7  (CARRY4=3 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 7.681 - 5.000 ) 
    Source Clock Delay      (SCD):    2.966ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_System_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    TAIGA_System_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  TAIGA_System_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9009, routed)        1.658     2.966    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X14Y23                                                      r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y23         FDRE (Prop_fdre_C_Q)         0.456     3.422 f  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[5]/Q
                         net (fo=1, routed)           1.099     4.521    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[5]
    SLICE_X17Y22         LUT6 (Prop_lut6_I3_O)        0.124     4.645 r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Using_FPGA.Native_i_1__3/O
                         net (fo=1, routed)           0.000     4.645    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/lopt_3
    SLICE_X17Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.043 r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.043    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/CI
    SLICE_X17Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.200 f  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=1, routed)           0.736     5.936    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/EX_Jump_Wanted
    SLICE_X15Y19         LUT4 (Prop_lut4_I0_O)        0.329     6.265 r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/Using_FPGA.Native_i_1__209/O
                         net (fo=1, routed)           0.000     6.265    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_14
    SLICE_X15Y19         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     6.722 r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/CARRY4/CO[1]
                         net (fo=291, routed)         0.857     7.579    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/I14[0]
    SLICE_X20Y17         LUT6 (Prop_lut6_I0_O)        0.329     7.908 r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/exponent_res[0]_i_1/O
                         net (fo=10, routed)          0.463     8.370    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/I78[0]
    SLICE_X23Y16         LUT4 (Prop_lut4_I3_O)        0.124     8.494 r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/R_Reg[0]_i_1/O
                         net (fo=50, routed)          0.710     9.204    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/I19[0]
    SLICE_X22Y16         FDRE                                         r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/R_Reg_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  TAIGA_System_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    TAIGA_System_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  TAIGA_System_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9009, routed)        1.488     7.681    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/Clk
    SLICE_X22Y16                                                      r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/R_Reg_reg[12]/C
                         clock pessimism              0.130     7.810    
                         clock uncertainty           -0.083     7.727    
    SLICE_X22Y16         FDRE (Setup_fdre_C_R)       -0.429     7.298    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/R_Reg_reg[12]
  -------------------------------------------------------------------
                         required time                          7.298    
                         arrival time                          -9.204    
  -------------------------------------------------------------------
                         slack                                 -1.906    

Slack (VIOLATED) :        -1.906ns  (required time - arrival time)
  Source:                 TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/R_Reg_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.238ns  (logic 2.374ns (38.056%)  route 3.864ns (61.944%))
  Logic Levels:           7  (CARRY4=3 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 7.681 - 5.000 ) 
    Source Clock Delay      (SCD):    2.966ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_System_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    TAIGA_System_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  TAIGA_System_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9009, routed)        1.658     2.966    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X14Y23                                                      r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y23         FDRE (Prop_fdre_C_Q)         0.456     3.422 f  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[5]/Q
                         net (fo=1, routed)           1.099     4.521    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[5]
    SLICE_X17Y22         LUT6 (Prop_lut6_I3_O)        0.124     4.645 r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Using_FPGA.Native_i_1__3/O
                         net (fo=1, routed)           0.000     4.645    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/lopt_3
    SLICE_X17Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.043 r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.043    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/CI
    SLICE_X17Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.200 f  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=1, routed)           0.736     5.936    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/EX_Jump_Wanted
    SLICE_X15Y19         LUT4 (Prop_lut4_I0_O)        0.329     6.265 r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/Using_FPGA.Native_i_1__209/O
                         net (fo=1, routed)           0.000     6.265    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_14
    SLICE_X15Y19         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     6.722 r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/CARRY4/CO[1]
                         net (fo=291, routed)         0.857     7.579    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/I14[0]
    SLICE_X20Y17         LUT6 (Prop_lut6_I0_O)        0.329     7.908 r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/exponent_res[0]_i_1/O
                         net (fo=10, routed)          0.463     8.370    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/I78[0]
    SLICE_X23Y16         LUT4 (Prop_lut4_I3_O)        0.124     8.494 r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/R_Reg[0]_i_1/O
                         net (fo=50, routed)          0.710     9.204    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/I19[0]
    SLICE_X22Y16         FDRE                                         r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/R_Reg_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  TAIGA_System_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    TAIGA_System_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  TAIGA_System_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9009, routed)        1.488     7.681    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/Clk
    SLICE_X22Y16                                                      r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/R_Reg_reg[13]/C
                         clock pessimism              0.130     7.810    
                         clock uncertainty           -0.083     7.727    
    SLICE_X22Y16         FDRE (Setup_fdre_C_R)       -0.429     7.298    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/R_Reg_reg[13]
  -------------------------------------------------------------------
                         required time                          7.298    
                         arrival time                          -9.204    
  -------------------------------------------------------------------
                         slack                                 -1.906    

Slack (VIOLATED) :        -1.906ns  (required time - arrival time)
  Source:                 TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/R_Reg_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.238ns  (logic 2.374ns (38.056%)  route 3.864ns (61.944%))
  Logic Levels:           7  (CARRY4=3 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 7.681 - 5.000 ) 
    Source Clock Delay      (SCD):    2.966ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_System_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    TAIGA_System_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  TAIGA_System_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9009, routed)        1.658     2.966    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X14Y23                                                      r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y23         FDRE (Prop_fdre_C_Q)         0.456     3.422 f  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[5]/Q
                         net (fo=1, routed)           1.099     4.521    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[5]
    SLICE_X17Y22         LUT6 (Prop_lut6_I3_O)        0.124     4.645 r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Using_FPGA.Native_i_1__3/O
                         net (fo=1, routed)           0.000     4.645    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/lopt_3
    SLICE_X17Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.043 r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.043    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/CI
    SLICE_X17Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.200 f  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=1, routed)           0.736     5.936    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/EX_Jump_Wanted
    SLICE_X15Y19         LUT4 (Prop_lut4_I0_O)        0.329     6.265 r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/Using_FPGA.Native_i_1__209/O
                         net (fo=1, routed)           0.000     6.265    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_14
    SLICE_X15Y19         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     6.722 r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/CARRY4/CO[1]
                         net (fo=291, routed)         0.857     7.579    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/I14[0]
    SLICE_X20Y17         LUT6 (Prop_lut6_I0_O)        0.329     7.908 r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/exponent_res[0]_i_1/O
                         net (fo=10, routed)          0.463     8.370    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/I78[0]
    SLICE_X23Y16         LUT4 (Prop_lut4_I3_O)        0.124     8.494 r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/R_Reg[0]_i_1/O
                         net (fo=50, routed)          0.710     9.204    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/I19[0]
    SLICE_X22Y16         FDRE                                         r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/R_Reg_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  TAIGA_System_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    TAIGA_System_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  TAIGA_System_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9009, routed)        1.488     7.681    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/Clk
    SLICE_X22Y16                                                      r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/R_Reg_reg[14]/C
                         clock pessimism              0.130     7.810    
                         clock uncertainty           -0.083     7.727    
    SLICE_X22Y16         FDRE (Setup_fdre_C_R)       -0.429     7.298    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/R_Reg_reg[14]
  -------------------------------------------------------------------
                         required time                          7.298    
                         arrival time                          -9.204    
  -------------------------------------------------------------------
                         slack                                 -1.906    

Slack (VIOLATED) :        -1.901ns  (required time - arrival time)
  Source:                 TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/Q_Reg_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.234ns  (logic 2.374ns (38.082%)  route 3.860ns (61.917%))
  Logic Levels:           7  (CARRY4=3 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 7.681 - 5.000 ) 
    Source Clock Delay      (SCD):    2.966ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_System_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    TAIGA_System_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  TAIGA_System_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9009, routed)        1.658     2.966    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X14Y23                                                      r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y23         FDRE (Prop_fdre_C_Q)         0.456     3.422 f  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[5]/Q
                         net (fo=1, routed)           1.099     4.521    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[5]
    SLICE_X17Y22         LUT6 (Prop_lut6_I3_O)        0.124     4.645 r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Using_FPGA.Native_i_1__3/O
                         net (fo=1, routed)           0.000     4.645    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/lopt_3
    SLICE_X17Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.043 r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.043    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/CI
    SLICE_X17Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.200 f  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=1, routed)           0.736     5.936    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/EX_Jump_Wanted
    SLICE_X15Y19         LUT4 (Prop_lut4_I0_O)        0.329     6.265 r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/Using_FPGA.Native_i_1__209/O
                         net (fo=1, routed)           0.000     6.265    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_14
    SLICE_X15Y19         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     6.722 r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/CARRY4/CO[1]
                         net (fo=291, routed)         0.857     7.579    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/I14[0]
    SLICE_X20Y17         LUT6 (Prop_lut6_I0_O)        0.329     7.908 r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/exponent_res[0]_i_1/O
                         net (fo=10, routed)          0.463     8.370    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/I78[0]
    SLICE_X23Y16         LUT4 (Prop_lut4_I3_O)        0.124     8.494 r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/R_Reg[0]_i_1/O
                         net (fo=50, routed)          0.705     9.200    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/I19[0]
    SLICE_X23Y16         FDRE                                         r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/Q_Reg_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  TAIGA_System_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    TAIGA_System_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  TAIGA_System_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9009, routed)        1.488     7.681    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/Clk
    SLICE_X23Y16                                                      r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/Q_Reg_reg[16]/C
                         clock pessimism              0.130     7.810    
                         clock uncertainty           -0.083     7.727    
    SLICE_X23Y16         FDRE (Setup_fdre_C_R)       -0.429     7.298    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/Q_Reg_reg[16]
  -------------------------------------------------------------------
                         required time                          7.298    
                         arrival time                          -9.200    
  -------------------------------------------------------------------
                         slack                                 -1.901    

Slack (VIOLATED) :        -1.901ns  (required time - arrival time)
  Source:                 TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/Q_Reg_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.234ns  (logic 2.374ns (38.082%)  route 3.860ns (61.917%))
  Logic Levels:           7  (CARRY4=3 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 7.681 - 5.000 ) 
    Source Clock Delay      (SCD):    2.966ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_System_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    TAIGA_System_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  TAIGA_System_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9009, routed)        1.658     2.966    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X14Y23                                                      r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y23         FDRE (Prop_fdre_C_Q)         0.456     3.422 f  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[5]/Q
                         net (fo=1, routed)           1.099     4.521    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[5]
    SLICE_X17Y22         LUT6 (Prop_lut6_I3_O)        0.124     4.645 r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Using_FPGA.Native_i_1__3/O
                         net (fo=1, routed)           0.000     4.645    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/lopt_3
    SLICE_X17Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.043 r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.043    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/CI
    SLICE_X17Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.200 f  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=1, routed)           0.736     5.936    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/EX_Jump_Wanted
    SLICE_X15Y19         LUT4 (Prop_lut4_I0_O)        0.329     6.265 r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/Using_FPGA.Native_i_1__209/O
                         net (fo=1, routed)           0.000     6.265    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_14
    SLICE_X15Y19         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     6.722 r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/CARRY4/CO[1]
                         net (fo=291, routed)         0.857     7.579    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/I14[0]
    SLICE_X20Y17         LUT6 (Prop_lut6_I0_O)        0.329     7.908 r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/exponent_res[0]_i_1/O
                         net (fo=10, routed)          0.463     8.370    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/I78[0]
    SLICE_X23Y16         LUT4 (Prop_lut4_I3_O)        0.124     8.494 r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/R_Reg[0]_i_1/O
                         net (fo=50, routed)          0.705     9.200    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/I19[0]
    SLICE_X23Y16         FDRE                                         r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/Q_Reg_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  TAIGA_System_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    TAIGA_System_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  TAIGA_System_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9009, routed)        1.488     7.681    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/Clk
    SLICE_X23Y16                                                      r  TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/Q_Reg_reg[17]/C
                         clock pessimism              0.130     7.810    
                         clock uncertainty           -0.083     7.727    
    SLICE_X23Y16         FDRE (Setup_fdre_C_R)       -0.429     7.298    TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/Q_Reg_reg[17]
  -------------------------------------------------------------------
                         required time                          7.298    
                         arrival time                          -9.200    
  -------------------------------------------------------------------
                         slack                                 -1.901    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 TAIGA_System_i/axi_fifo_production_dequeue/U0/COMP_IPIC2AXI_S/sig_ip2bus_data_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TAIGA_System_i/axi_fifo_production_dequeue/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.239%)  route 0.218ns (60.761%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_System_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    TAIGA_System_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  TAIGA_System_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9009, routed)        0.559     0.900    TAIGA_System_i/axi_fifo_production_dequeue/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X21Y52                                                      r  TAIGA_System_i/axi_fifo_production_dequeue/U0/COMP_IPIC2AXI_S/sig_ip2bus_data_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y52         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  TAIGA_System_i/axi_fifo_production_dequeue/U0/COMP_IPIC2AXI_S/sig_ip2bus_data_reg[13]/Q
                         net (fo=1, routed)           0.218     1.259    TAIGA_System_i/axi_fifo_production_dequeue/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I22[18]
    SLICE_X22Y48         FDRE                                         r  TAIGA_System_i/axi_fifo_production_dequeue/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_System_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    TAIGA_System_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  TAIGA_System_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9009, routed)        0.829     1.199    TAIGA_System_i/axi_fifo_production_dequeue/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X22Y48                                                      r  TAIGA_System_i/axi_fifo_production_dequeue/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[18]/C
                         clock pessimism             -0.029     1.170    
    SLICE_X22Y48         FDRE (Hold_fdre_C_D)         0.070     1.240    TAIGA_System_i/axi_fifo_production_dequeue/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.240    
                         arrival time                           1.259    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 TAIGA_System_i/axi_fifo_production_dequeue/U0/COMP_IPIC2AXI_S/sig_ip2bus_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TAIGA_System_i/axi_fifo_production_dequeue/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.863%)  route 0.222ns (61.137%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_System_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    TAIGA_System_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  TAIGA_System_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9009, routed)        0.562     0.903    TAIGA_System_i/axi_fifo_production_dequeue/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X19Y51                                                      r  TAIGA_System_i/axi_fifo_production_dequeue/U0/COMP_IPIC2AXI_S/sig_ip2bus_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y51         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  TAIGA_System_i/axi_fifo_production_dequeue/U0/COMP_IPIC2AXI_S/sig_ip2bus_data_reg[3]/Q
                         net (fo=1, routed)           0.222     1.265    TAIGA_System_i/axi_fifo_production_dequeue/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I22[28]
    SLICE_X15Y49         FDRE                                         r  TAIGA_System_i/axi_fifo_production_dequeue/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_System_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    TAIGA_System_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  TAIGA_System_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9009, routed)        0.832     1.202    TAIGA_System_i/axi_fifo_production_dequeue/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X15Y49                                                      r  TAIGA_System_i/axi_fifo_production_dequeue/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[28]/C
                         clock pessimism             -0.029     1.173    
    SLICE_X15Y49         FDRE (Hold_fdre_C_D)         0.066     1.239    TAIGA_System_i/axi_fifo_production_dequeue/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.239    
                         arrival time                           1.265    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 TAIGA_System_i/axi_fifo_production_dequeue/U0/COMP_IPIC2AXI_S/sig_ip2bus_data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TAIGA_System_i/axi_fifo_production_dequeue/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.628%)  route 0.234ns (62.372%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_System_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    TAIGA_System_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  TAIGA_System_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9009, routed)        0.562     0.903    TAIGA_System_i/axi_fifo_production_dequeue/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X17Y51                                                      r  TAIGA_System_i/axi_fifo_production_dequeue/U0/COMP_IPIC2AXI_S/sig_ip2bus_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y51         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  TAIGA_System_i/axi_fifo_production_dequeue/U0/COMP_IPIC2AXI_S/sig_ip2bus_data_reg[12]/Q
                         net (fo=1, routed)           0.234     1.277    TAIGA_System_i/axi_fifo_production_dequeue/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I22[19]
    SLICE_X15Y49         FDRE                                         r  TAIGA_System_i/axi_fifo_production_dequeue/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_System_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    TAIGA_System_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  TAIGA_System_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9009, routed)        0.832     1.202    TAIGA_System_i/axi_fifo_production_dequeue/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X15Y49                                                      r  TAIGA_System_i/axi_fifo_production_dequeue/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[19]/C
                         clock pessimism             -0.029     1.173    
    SLICE_X15Y49         FDRE (Hold_fdre_C_D)         0.070     1.243    TAIGA_System_i/axi_fifo_production_dequeue/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.243    
                         arrival time                           1.277    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 TAIGA_System_i/axi_fifo_production_enqueue/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TAIGA_System_i/axi_fifo_production_enqueue/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.842%)  route 0.107ns (43.158%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_System_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    TAIGA_System_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  TAIGA_System_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9009, routed)        0.562     0.903    TAIGA_System_i/axi_fifo_production_enqueue/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/s_axi_aclk
    SLICE_X35Y50                                                      r  TAIGA_System_i/axi_fifo_production_enqueue/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  TAIGA_System_i/axi_fifo_production_enqueue/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[19]/Q
                         net (fo=1, routed)           0.107     1.151    TAIGA_System_i/axi_fifo_production_enqueue/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/I1[19]
    RAMB36_X2Y10         RAMB36E1                                     r  TAIGA_System_i/axi_fifo_production_enqueue/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_System_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    TAIGA_System_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  TAIGA_System_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9009, routed)        0.874     1.244    TAIGA_System_i/axi_fifo_production_enqueue/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_axi_aclk
    RAMB36_X2Y10                                                      r  TAIGA_System_i/axi_fifo_production_enqueue/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.283     0.961    
    RAMB36_X2Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[10])
                                                      0.155     1.116    TAIGA_System_i/axi_fifo_production_enqueue/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -1.116    
                         arrival time                           1.151    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 TAIGA_System_i/axi_periph_production_controller/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TAIGA_System_i/production_controller/inst/PS7_i/MAXIGP0BID[5]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.474%)  route 0.216ns (60.526%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_System_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    TAIGA_System_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  TAIGA_System_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9009, routed)        0.584     0.925    TAIGA_System_i/axi_periph_production_controller/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X3Y52                                                       r  TAIGA_System_i/axi_periph_production_controller/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y52          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  TAIGA_System_i/axi_periph_production_controller/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[7]/Q
                         net (fo=1, routed)           0.216     1.282    TAIGA_System_i/production_controller/inst/M_AXI_GP0_BID[5]
    PS7_X0Y0             PS7                                          r  TAIGA_System_i/production_controller/inst/PS7_i/MAXIGP0BID[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_System_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    TAIGA_System_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  TAIGA_System_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9009, routed)        0.893     1.263    TAIGA_System_i/production_controller/inst/M_AXI_GP0_ACLK
    PS7_X0Y0                                                          r  TAIGA_System_i/production_controller/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[5])
                                                      0.000     1.234    TAIGA_System_i/production_controller/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 TAIGA_System_i/axi_fifo_production_enqueue/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TAIGA_System_i/axi_fifo_production_enqueue/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.128ns (38.330%)  route 0.206ns (61.670%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_System_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    TAIGA_System_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  TAIGA_System_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9009, routed)        0.567     0.907    TAIGA_System_i/axi_fifo_production_enqueue/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X11Y49                                                      r  TAIGA_System_i/axi_fifo_production_enqueue/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y49         FDRE (Prop_fdre_C_Q)         0.128     1.035 r  TAIGA_System_i/axi_fifo_production_enqueue/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[23]/Q
                         net (fo=1, routed)           0.206     1.241    TAIGA_System_i/axi_fifo_production_enqueue/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/I3[23]
    SLICE_X11Y52         FDRE                                         r  TAIGA_System_i/axi_fifo_production_enqueue/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_System_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    TAIGA_System_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  TAIGA_System_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9009, routed)        0.834     1.204    TAIGA_System_i/axi_fifo_production_enqueue/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/s_axi_aclk
    SLICE_X11Y52                                                      r  TAIGA_System_i/axi_fifo_production_enqueue/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[23]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X11Y52         FDRE (Hold_fdre_C_D)         0.017     1.192    TAIGA_System_i/axi_fifo_production_enqueue/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.192    
                         arrival time                           1.241    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_MantB_2_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/mem_MantA_3_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.226ns (55.861%)  route 0.179ns (44.139%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_System_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    TAIGA_System_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  TAIGA_System_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9009, routed)        0.548     0.889    TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Clk
    SLICE_X21Y78                                                      r  TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_MantB_2_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y78         FDRE (Prop_fdre_C_Q)         0.128     1.017 r  TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_MantB_2_reg[13]/Q
                         net (fo=3, routed)           0.179     1.195    TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/I32
    SLICE_X22Y77         LUT3 (Prop_lut3_I2_O)        0.098     1.293 r  TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/mem_MantA_3[13]_i_1/O
                         net (fo=1, routed)           0.000     1.293    TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/n_1989_mem_MantA_3[13]_i_1
    SLICE_X22Y77         FDRE                                         r  TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/mem_MantA_3_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_System_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    TAIGA_System_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  TAIGA_System_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9009, routed)        0.814     1.184    TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/Clk
    SLICE_X22Y77                                                      r  TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/mem_MantA_3_reg[13]/C
                         clock pessimism             -0.034     1.150    
    SLICE_X22Y77         FDRE (Hold_fdre_C_D)         0.092     1.242    TAIGA_System_i/backup_controller/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/mem_MantA_3_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.293    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 TAIGA_System_i/axi_fifo_production_dequeue/U0/COMP_IPIC2AXI_S/sig_ip2bus_data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TAIGA_System_i/axi_fifo_production_dequeue/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.941%)  route 0.251ns (64.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_System_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    TAIGA_System_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  TAIGA_System_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9009, routed)        0.562     0.903    TAIGA_System_i/axi_fifo_production_dequeue/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X19Y51                                                      r  TAIGA_System_i/axi_fifo_production_dequeue/U0/COMP_IPIC2AXI_S/sig_ip2bus_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y51         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  TAIGA_System_i/axi_fifo_production_dequeue/U0/COMP_IPIC2AXI_S/sig_ip2bus_data_reg[9]/Q
                         net (fo=1, routed)           0.251     1.295    TAIGA_System_i/axi_fifo_production_dequeue/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I22[22]
    SLICE_X18Y47         FDRE                                         r  TAIGA_System_i/axi_fifo_production_dequeue/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_System_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    TAIGA_System_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  TAIGA_System_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9009, routed)        0.832     1.202    TAIGA_System_i/axi_fifo_production_dequeue/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X18Y47                                                      r  TAIGA_System_i/axi_fifo_production_dequeue/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[22]/C
                         clock pessimism             -0.029     1.173    
    SLICE_X18Y47         FDRE (Hold_fdre_C_D)         0.070     1.243    TAIGA_System_i/axi_fifo_production_dequeue/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.243    
                         arrival time                           1.295    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 TAIGA_System_i/axi_fifo_backup_dequeue/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TAIGA_System_i/axi_fifo_backup_dequeue/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gpe.rdpe/greg.gpcry_sym.diff_pntr_pad_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.251ns (59.151%)  route 0.173ns (40.849%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_System_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    TAIGA_System_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  TAIGA_System_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9009, routed)        0.557     0.898    TAIGA_System_i/axi_fifo_backup_dequeue/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_axi_aclk
    SLICE_X22Y58                                                      r  TAIGA_System_i/axi_fifo_backup_dequeue/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y58         FDCE (Prop_fdce_C_Q)         0.141     1.039 r  TAIGA_System_i/axi_fifo_backup_dequeue/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/Q
                         net (fo=6, routed)           0.173     1.212    TAIGA_System_i/axi_fifo_backup_dequeue/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/O5[0]
    SLICE_X21Y58         LUT2 (Prop_lut2_I1_O)        0.045     1.257 r  TAIGA_System_i/axi_fifo_backup_dequeue/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/greg.gpcry_sym.diff_pntr_pad[3]_i_5/O
                         net (fo=1, routed)           0.000     1.257    TAIGA_System_i/axi_fifo_backup_dequeue/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gpe.rdpe/S[0]
    SLICE_X21Y58         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.322 r  TAIGA_System_i/axi_fifo_backup_dequeue/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gpe.rdpe/greg.gpcry_sym.diff_pntr_pad_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.322    TAIGA_System_i/axi_fifo_backup_dequeue/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gpe.rdpe/plusOp[1]
    SLICE_X21Y58         FDCE                                         r  TAIGA_System_i/axi_fifo_backup_dequeue/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gpe.rdpe/greg.gpcry_sym.diff_pntr_pad_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_System_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    TAIGA_System_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  TAIGA_System_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9009, routed)        0.828     1.198    TAIGA_System_i/axi_fifo_backup_dequeue/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gpe.rdpe/s_axi_aclk
    SLICE_X21Y58                                                      r  TAIGA_System_i/axi_fifo_backup_dequeue/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gpe.rdpe/greg.gpcry_sym.diff_pntr_pad_reg[1]/C
                         clock pessimism             -0.034     1.164    
    SLICE_X21Y58         FDCE (Hold_fdce_C_D)         0.105     1.269    TAIGA_System_i/axi_fifo_backup_dequeue/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gpe.rdpe/greg.gpcry_sym.diff_pntr_pad_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 TAIGA_System_i/axi_periph_production_controller/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TAIGA_System_i/axi_periph_production_controller/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_System_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    TAIGA_System_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  TAIGA_System_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9009, routed)        0.563     0.903    TAIGA_System_i/axi_periph_production_controller/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X17Y46                                                      r  TAIGA_System_i/axi_periph_production_controller/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y46         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  TAIGA_System_i/axi_periph_production_controller/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[29]/Q
                         net (fo=1, routed)           0.116     1.161    TAIGA_System_i/axi_periph_production_controller/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[26]
    SLICE_X16Y45         SRLC32E                                      r  TAIGA_System_i/axi_periph_production_controller/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_System_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    TAIGA_System_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  TAIGA_System_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9009, routed)        0.831     1.201    TAIGA_System_i/axi_periph_production_controller/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X16Y45                                                      r  TAIGA_System_i/axi_periph_production_controller/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
                         clock pessimism             -0.281     0.919    
    SLICE_X16Y45         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.102    TAIGA_System_i/axi_periph_production_controller/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32
  -------------------------------------------------------------------
                         required time                         -1.102    
                         arrival time                           1.161    
  -------------------------------------------------------------------
                         slack                                  0.058    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform:           { 0 2.5 }
Period:             5.000
Sources:            { TAIGA_System_i/production_controller/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack  Location      Pin                                                                                                                                                                                                                                                                                                                                                                           
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944     5.000   2.056  RAMB36_X2Y8   TAIGA_System_i/axi_fifo_IOI_dequeue/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK         
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944     5.000   2.056  RAMB36_X2Y8   TAIGA_System_i/axi_fifo_IOI_dequeue/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK         
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944     5.000   2.056  RAMB36_X1Y12  TAIGA_System_i/axi_fifo_IOI_enqueue/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK        
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944     5.000   2.056  RAMB36_X1Y12  TAIGA_System_i/axi_fifo_IOI_enqueue/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK        
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944     5.000   2.056  RAMB36_X1Y14  TAIGA_System_i/axi_fifo_backup_dequeue/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK      
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944     5.000   2.056  RAMB36_X1Y14  TAIGA_System_i/axi_fifo_backup_dequeue/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK      
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944     5.000   2.056  RAMB36_X2Y14  TAIGA_System_i/axi_fifo_backup_enqueue/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK     
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944     5.000   2.056  RAMB36_X2Y14  TAIGA_System_i/axi_fifo_backup_enqueue/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK     
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944     5.000   2.056  RAMB36_X2Y13  TAIGA_System_i/axi_fifo_production_dequeue/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK  
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944     5.000   2.056  RAMB36_X2Y13  TAIGA_System_i/axi_fifo_production_dequeue/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK  
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     2.500   1.250  SLICE_X4Y16   TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/RAMA/CLK                                                                                                                                                                                                                 
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     2.500   1.250  SLICE_X4Y16   TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK                                                                                                                                                                                                              
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     2.500   1.250  SLICE_X4Y16   TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/RAMB/CLK                                                                                                                                                                                                                 
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     2.500   1.250  SLICE_X4Y16   TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK                                                                                                                                                                                                              
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     2.500   1.250  SLICE_X4Y16   TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/RAMC/CLK                                                                                                                                                                                                                 
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     2.500   1.250  SLICE_X4Y16   TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK                                                                                                                                                                                                              
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250     2.500   1.250  SLICE_X4Y16   TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/RAMD/CLK                                                                                                                                                                                                                 
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250     2.500   1.250  SLICE_X4Y16   TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK                                                                                                                                                                                                              
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     2.500   1.250  SLICE_X4Y17   TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i/Using_FPGA.Native/RAMA/CLK                                                                                                                                                                                                                 
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     2.500   1.250  SLICE_X4Y17   TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK                                                                                                                                                                                                              
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     2.500   1.250  SLICE_X4Y18   TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK                                                                                                                                                                                                                 
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250     2.500   1.250  SLICE_X4Y18   TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK                                                                                                                                                                                                                 
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     2.500   1.250  SLICE_X4Y18   TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK                                                                                                                                                                                                              
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250     2.500   1.250  SLICE_X4Y18   TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK                                                                                                                                                                                                              
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     2.500   1.250  SLICE_X4Y18   TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/CLK                                                                                                                                                                                                                 
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250     2.500   1.250  SLICE_X4Y18   TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/CLK                                                                                                                                                                                                                 
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     2.500   1.250  SLICE_X4Y18   TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK                                                                                                                                                                                                              
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250     2.500   1.250  SLICE_X4Y18   TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK                                                                                                                                                                                                              
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     2.500   1.250  SLICE_X4Y18   TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC/CLK                                                                                                                                                                                                                 
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250     2.500   1.250  SLICE_X4Y18   TAIGA_System_i/IO_Intermediary/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC/CLK                                                                                                                                                                                                                 



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  To Clock:  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       30.271ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.776ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.271ns  (required time - arrival time)
  Source:                 TAIGA_System_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/CLR
                            (recovery check against rising-edge clock TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@50.000ns - TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        2.608ns  (logic 0.583ns (22.352%)  route 2.025ns (77.648%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.234ns = ( 53.234 - 50.000 ) 
    Source Clock Delay      (SCD):    3.743ns = ( 20.410 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.921    18.588    TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    18.689 f  TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          1.721    20.410    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X2Y34                                                       r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          FDCE (Prop_fdce_C_Q)         0.459    20.869 f  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           1.545    22.414    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X8Y34          LUT5 (Prop_lut5_I3_O)        0.124    22.538 f  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[0].LUT_Delay_i_1/O
                         net (fo=1, routed)           0.480    23.018    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/n_1989_Insert_Delays[0].LUT_Delay_i_1
    SLICE_X8Y36          FDCE                                         f  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/CLR
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     50.000    50.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000    50.000 f  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.641    51.641    TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    51.732 f  TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          1.502    53.234    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X8Y36                                                       r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C  (IS_INVERTED)
                         clock pessimism              0.405    53.639    
                         clock uncertainty           -0.035    53.603    
    SLICE_X8Y36          FDCE (Recov_fdce_C_CLR)     -0.314    53.289    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I
  -------------------------------------------------------------------
                         required time                         53.289    
                         arrival time                         -23.018    
  -------------------------------------------------------------------
                         slack                                 30.271    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.776ns  (arrival time - required time)
  Source:                 TAIGA_System_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/CLR
                            (removal check against rising-edge clock TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.728ns  (logic 0.191ns (26.243%)  route 0.537ns (73.756%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.735ns = ( 18.402 - 16.667 ) 
    Source Clock Delay      (SCD):    1.366ns = ( 18.032 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.354ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.759    17.426    TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.452 f  TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          0.581    18.032    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X2Y34                                                       r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          FDCE (Prop_fdce_C_Q)         0.146    18.178 f  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[3]/Q
                         net (fo=7, routed)           0.366    18.544    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[3]
    SLICE_X8Y34          LUT5 (Prop_lut5_I1_O)        0.045    18.589 f  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[0].LUT_Delay_i_1/O
                         net (fo=1, routed)           0.171    18.760    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/n_1989_Insert_Delays[0].LUT_Delay_i_1
    SLICE_X8Y36          FDCE                                         f  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/CLR
  -------------------------------------------------------------------    -------------------

                         (clock TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  TAIGA_System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.877    17.544    TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.573 f  TAIGA_System_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=52, routed)          0.829    18.402    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X8Y36                                                       r  TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C  (IS_INVERTED)
                         clock pessimism             -0.354    18.047    
    SLICE_X8Y36          FDCE (Remov_fdce_C_CLR)     -0.063    17.984    TAIGA_System_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I
  -------------------------------------------------------------------
                         required time                        -17.984    
                         arrival time                          18.760    
  -------------------------------------------------------------------
                         slack                                  0.776    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.778ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.778ns  (required time - arrival time)
  Source:                 TAIGA_System_i/rst_production_controller_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TAIGA_System_i/axi_fifo_production_enqueue/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[8]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.574ns  (logic 0.580ns (16.226%)  route 2.994ns (83.774%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 7.689 - 5.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_System_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    TAIGA_System_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  TAIGA_System_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9009, routed)        1.670     2.978    TAIGA_System_i/rst_production_controller_100M/U0/slowest_sync_clk
    SLICE_X19Y37                                                      r  TAIGA_System_i/rst_production_controller_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y37         FDRE (Prop_fdre_C_Q)         0.456     3.434 r  TAIGA_System_i/rst_production_controller_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=143, routed)         1.007     4.441    TAIGA_System_i/axi_fifo_production_enqueue/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_axi_aresetn
    SLICE_X9Y46          LUT3 (Prop_lut3_I0_O)        0.124     4.565 f  TAIGA_System_i/axi_fifo_production_enqueue/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gfifo_gen.gmm2s.vacancy_i[9]_i_1/O
                         net (fo=71, routed)          1.987     6.552    TAIGA_System_i/axi_fifo_production_enqueue/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/AR[0]
    SLICE_X23Y49         FDCE                                         f  TAIGA_System_i/axi_fifo_production_enqueue/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  TAIGA_System_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    TAIGA_System_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  TAIGA_System_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9009, routed)        1.496     7.688    TAIGA_System_i/axi_fifo_production_enqueue/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/s_axi_aclk
    SLICE_X23Y49                                                      r  TAIGA_System_i/axi_fifo_production_enqueue/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[8]/C
                         clock pessimism              0.130     7.818    
                         clock uncertainty           -0.083     7.735    
    SLICE_X23Y49         FDCE (Recov_fdce_C_CLR)     -0.405     7.330    TAIGA_System_i/axi_fifo_production_enqueue/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          7.330    
                         arrival time                          -6.552    
  -------------------------------------------------------------------
                         slack                                  0.778    

Slack (MET) :             0.778ns  (required time - arrival time)
  Source:                 TAIGA_System_i/rst_production_controller_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TAIGA_System_i/axi_fifo_production_enqueue/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[9]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.574ns  (logic 0.580ns (16.226%)  route 2.994ns (83.774%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 7.689 - 5.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_System_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    TAIGA_System_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  TAIGA_System_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9009, routed)        1.670     2.978    TAIGA_System_i/rst_production_controller_100M/U0/slowest_sync_clk
    SLICE_X19Y37                                                      r  TAIGA_System_i/rst_production_controller_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y37         FDRE (Prop_fdre_C_Q)         0.456     3.434 r  TAIGA_System_i/rst_production_controller_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=143, routed)         1.007     4.441    TAIGA_System_i/axi_fifo_production_enqueue/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_axi_aresetn
    SLICE_X9Y46          LUT3 (Prop_lut3_I0_O)        0.124     4.565 f  TAIGA_System_i/axi_fifo_production_enqueue/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gfifo_gen.gmm2s.vacancy_i[9]_i_1/O
                         net (fo=71, routed)          1.987     6.552    TAIGA_System_i/axi_fifo_production_enqueue/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/AR[0]
    SLICE_X23Y49         FDCE                                         f  TAIGA_System_i/axi_fifo_production_enqueue/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  TAIGA_System_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    TAIGA_System_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  TAIGA_System_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9009, routed)        1.496     7.688    TAIGA_System_i/axi_fifo_production_enqueue/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/s_axi_aclk
    SLICE_X23Y49                                                      r  TAIGA_System_i/axi_fifo_production_enqueue/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[9]/C
                         clock pessimism              0.130     7.818    
                         clock uncertainty           -0.083     7.735    
    SLICE_X23Y49         FDCE (Recov_fdce_C_CLR)     -0.405     7.330    TAIGA_System_i/axi_fifo_production_enqueue/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          7.330    
                         arrival time                          -6.552    
  -------------------------------------------------------------------
                         slack                                  0.778    

Slack (MET) :             0.959ns  (required time - arrival time)
  Source:                 TAIGA_System_i/axi_fifo_IOI_enqueue/U0/COMP_IPIC2AXI_S/sig_tx_channel_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TAIGA_System_i/axi_fifo_IOI_enqueue/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.529ns  (logic 0.580ns (16.436%)  route 2.949ns (83.564%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 7.684 - 5.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_System_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    TAIGA_System_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  TAIGA_System_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9009, routed)        1.664     2.972    TAIGA_System_i/axi_fifo_IOI_enqueue/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X22Y35                                                      r  TAIGA_System_i/axi_fifo_IOI_enqueue/U0/COMP_IPIC2AXI_S/sig_tx_channel_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y35         FDRE (Prop_fdre_C_Q)         0.456     3.428 f  TAIGA_System_i/axi_fifo_IOI_enqueue/U0/COMP_IPIC2AXI_S/sig_tx_channel_reset_reg/Q
                         net (fo=9, routed)           1.338     4.766    TAIGA_System_i/axi_fifo_IOI_enqueue/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/I11
    SLICE_X25Y36         LUT3 (Prop_lut3_I2_O)        0.124     4.890 f  TAIGA_System_i/axi_fifo_IOI_enqueue/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gfifo_gen.gmm2s.vacancy_i[9]_i_1/O
                         net (fo=71, routed)          1.611     6.501    TAIGA_System_i/axi_fifo_IOI_enqueue/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/AR[0]
    SLICE_X23Y37         FDCE                                         f  TAIGA_System_i/axi_fifo_IOI_enqueue/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  TAIGA_System_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    TAIGA_System_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  TAIGA_System_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9009, routed)        1.491     7.684    TAIGA_System_i/axi_fifo_IOI_enqueue/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/s_axi_aclk
    SLICE_X23Y37                                                      r  TAIGA_System_i/axi_fifo_IOI_enqueue/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[0]/C
                         clock pessimism              0.265     7.948    
                         clock uncertainty           -0.083     7.865    
    SLICE_X23Y37         FDCE (Recov_fdce_C_CLR)     -0.405     7.460    TAIGA_System_i/axi_fifo_IOI_enqueue/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          7.460    
                         arrival time                          -6.501    
  -------------------------------------------------------------------
                         slack                                  0.959    

Slack (MET) :             0.959ns  (required time - arrival time)
  Source:                 TAIGA_System_i/axi_fifo_IOI_enqueue/U0/COMP_IPIC2AXI_S/sig_tx_channel_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TAIGA_System_i/axi_fifo_IOI_enqueue/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.529ns  (logic 0.580ns (16.436%)  route 2.949ns (83.564%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 7.684 - 5.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_System_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    TAIGA_System_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  TAIGA_System_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9009, routed)        1.664     2.972    TAIGA_System_i/axi_fifo_IOI_enqueue/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X22Y35                                                      r  TAIGA_System_i/axi_fifo_IOI_enqueue/U0/COMP_IPIC2AXI_S/sig_tx_channel_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y35         FDRE (Prop_fdre_C_Q)         0.456     3.428 f  TAIGA_System_i/axi_fifo_IOI_enqueue/U0/COMP_IPIC2AXI_S/sig_tx_channel_reset_reg/Q
                         net (fo=9, routed)           1.338     4.766    TAIGA_System_i/axi_fifo_IOI_enqueue/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/I11
    SLICE_X25Y36         LUT3 (Prop_lut3_I2_O)        0.124     4.890 f  TAIGA_System_i/axi_fifo_IOI_enqueue/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gfifo_gen.gmm2s.vacancy_i[9]_i_1/O
                         net (fo=71, routed)          1.611     6.501    TAIGA_System_i/axi_fifo_IOI_enqueue/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/AR[0]
    SLICE_X23Y37         FDCE                                         f  TAIGA_System_i/axi_fifo_IOI_enqueue/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  TAIGA_System_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    TAIGA_System_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  TAIGA_System_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9009, routed)        1.491     7.684    TAIGA_System_i/axi_fifo_IOI_enqueue/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/s_axi_aclk
    SLICE_X23Y37                                                      r  TAIGA_System_i/axi_fifo_IOI_enqueue/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[1]/C
                         clock pessimism              0.265     7.948    
                         clock uncertainty           -0.083     7.865    
    SLICE_X23Y37         FDCE (Recov_fdce_C_CLR)     -0.405     7.460    TAIGA_System_i/axi_fifo_IOI_enqueue/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          7.460    
                         arrival time                          -6.501    
  -------------------------------------------------------------------
                         slack                                  0.959    

Slack (MET) :             0.959ns  (required time - arrival time)
  Source:                 TAIGA_System_i/axi_fifo_IOI_enqueue/U0/COMP_IPIC2AXI_S/sig_tx_channel_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TAIGA_System_i/axi_fifo_IOI_enqueue/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.529ns  (logic 0.580ns (16.436%)  route 2.949ns (83.564%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 7.684 - 5.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_System_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    TAIGA_System_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  TAIGA_System_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9009, routed)        1.664     2.972    TAIGA_System_i/axi_fifo_IOI_enqueue/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X22Y35                                                      r  TAIGA_System_i/axi_fifo_IOI_enqueue/U0/COMP_IPIC2AXI_S/sig_tx_channel_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y35         FDRE (Prop_fdre_C_Q)         0.456     3.428 f  TAIGA_System_i/axi_fifo_IOI_enqueue/U0/COMP_IPIC2AXI_S/sig_tx_channel_reset_reg/Q
                         net (fo=9, routed)           1.338     4.766    TAIGA_System_i/axi_fifo_IOI_enqueue/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/I11
    SLICE_X25Y36         LUT3 (Prop_lut3_I2_O)        0.124     4.890 f  TAIGA_System_i/axi_fifo_IOI_enqueue/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gfifo_gen.gmm2s.vacancy_i[9]_i_1/O
                         net (fo=71, routed)          1.611     6.501    TAIGA_System_i/axi_fifo_IOI_enqueue/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/AR[0]
    SLICE_X23Y37         FDCE                                         f  TAIGA_System_i/axi_fifo_IOI_enqueue/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  TAIGA_System_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    TAIGA_System_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  TAIGA_System_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9009, routed)        1.491     7.684    TAIGA_System_i/axi_fifo_IOI_enqueue/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/s_axi_aclk
    SLICE_X23Y37                                                      r  TAIGA_System_i/axi_fifo_IOI_enqueue/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[2]/C
                         clock pessimism              0.265     7.948    
                         clock uncertainty           -0.083     7.865    
    SLICE_X23Y37         FDCE (Recov_fdce_C_CLR)     -0.405     7.460    TAIGA_System_i/axi_fifo_IOI_enqueue/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          7.460    
                         arrival time                          -6.501    
  -------------------------------------------------------------------
                         slack                                  0.959    

Slack (MET) :             0.959ns  (required time - arrival time)
  Source:                 TAIGA_System_i/axi_fifo_IOI_enqueue/U0/COMP_IPIC2AXI_S/sig_tx_channel_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TAIGA_System_i/axi_fifo_IOI_enqueue/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.529ns  (logic 0.580ns (16.436%)  route 2.949ns (83.564%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 7.684 - 5.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_System_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    TAIGA_System_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  TAIGA_System_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9009, routed)        1.664     2.972    TAIGA_System_i/axi_fifo_IOI_enqueue/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X22Y35                                                      r  TAIGA_System_i/axi_fifo_IOI_enqueue/U0/COMP_IPIC2AXI_S/sig_tx_channel_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y35         FDRE (Prop_fdre_C_Q)         0.456     3.428 f  TAIGA_System_i/axi_fifo_IOI_enqueue/U0/COMP_IPIC2AXI_S/sig_tx_channel_reset_reg/Q
                         net (fo=9, routed)           1.338     4.766    TAIGA_System_i/axi_fifo_IOI_enqueue/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/I11
    SLICE_X25Y36         LUT3 (Prop_lut3_I2_O)        0.124     4.890 f  TAIGA_System_i/axi_fifo_IOI_enqueue/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gfifo_gen.gmm2s.vacancy_i[9]_i_1/O
                         net (fo=71, routed)          1.611     6.501    TAIGA_System_i/axi_fifo_IOI_enqueue/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/AR[0]
    SLICE_X23Y37         FDCE                                         f  TAIGA_System_i/axi_fifo_IOI_enqueue/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  TAIGA_System_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    TAIGA_System_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  TAIGA_System_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9009, routed)        1.491     7.684    TAIGA_System_i/axi_fifo_IOI_enqueue/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/s_axi_aclk
    SLICE_X23Y37                                                      r  TAIGA_System_i/axi_fifo_IOI_enqueue/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[3]/C
                         clock pessimism              0.265     7.948    
                         clock uncertainty           -0.083     7.865    
    SLICE_X23Y37         FDCE (Recov_fdce_C_CLR)     -0.405     7.460    TAIGA_System_i/axi_fifo_IOI_enqueue/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          7.460    
                         arrival time                          -6.501    
  -------------------------------------------------------------------
                         slack                                  0.959    

Slack (MET) :             1.023ns  (required time - arrival time)
  Source:                 TAIGA_System_i/rst_production_controller_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TAIGA_System_i/axi_fifo_production_enqueue/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.329ns  (logic 0.580ns (17.422%)  route 2.749ns (82.578%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 7.689 - 5.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_System_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    TAIGA_System_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  TAIGA_System_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9009, routed)        1.670     2.978    TAIGA_System_i/rst_production_controller_100M/U0/slowest_sync_clk
    SLICE_X19Y37                                                      r  TAIGA_System_i/rst_production_controller_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y37         FDRE (Prop_fdre_C_Q)         0.456     3.434 r  TAIGA_System_i/rst_production_controller_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=143, routed)         1.007     4.441    TAIGA_System_i/axi_fifo_production_enqueue/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_axi_aresetn
    SLICE_X9Y46          LUT3 (Prop_lut3_I0_O)        0.124     4.565 f  TAIGA_System_i/axi_fifo_production_enqueue/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gfifo_gen.gmm2s.vacancy_i[9]_i_1/O
                         net (fo=71, routed)          1.742     6.307    TAIGA_System_i/axi_fifo_production_enqueue/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/AR[0]
    SLICE_X23Y48         FDCE                                         f  TAIGA_System_i/axi_fifo_production_enqueue/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  TAIGA_System_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    TAIGA_System_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  TAIGA_System_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9009, routed)        1.496     7.688    TAIGA_System_i/axi_fifo_production_enqueue/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/s_axi_aclk
    SLICE_X23Y48                                                      r  TAIGA_System_i/axi_fifo_production_enqueue/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[4]/C
                         clock pessimism              0.130     7.818    
                         clock uncertainty           -0.083     7.735    
    SLICE_X23Y48         FDCE (Recov_fdce_C_CLR)     -0.405     7.330    TAIGA_System_i/axi_fifo_production_enqueue/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          7.330    
                         arrival time                          -6.307    
  -------------------------------------------------------------------
                         slack                                  1.023    

Slack (MET) :             1.023ns  (required time - arrival time)
  Source:                 TAIGA_System_i/rst_production_controller_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TAIGA_System_i/axi_fifo_production_enqueue/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.329ns  (logic 0.580ns (17.422%)  route 2.749ns (82.578%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 7.689 - 5.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_System_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    TAIGA_System_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  TAIGA_System_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9009, routed)        1.670     2.978    TAIGA_System_i/rst_production_controller_100M/U0/slowest_sync_clk
    SLICE_X19Y37                                                      r  TAIGA_System_i/rst_production_controller_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y37         FDRE (Prop_fdre_C_Q)         0.456     3.434 r  TAIGA_System_i/rst_production_controller_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=143, routed)         1.007     4.441    TAIGA_System_i/axi_fifo_production_enqueue/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_axi_aresetn
    SLICE_X9Y46          LUT3 (Prop_lut3_I0_O)        0.124     4.565 f  TAIGA_System_i/axi_fifo_production_enqueue/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gfifo_gen.gmm2s.vacancy_i[9]_i_1/O
                         net (fo=71, routed)          1.742     6.307    TAIGA_System_i/axi_fifo_production_enqueue/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/AR[0]
    SLICE_X23Y48         FDCE                                         f  TAIGA_System_i/axi_fifo_production_enqueue/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  TAIGA_System_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    TAIGA_System_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  TAIGA_System_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9009, routed)        1.496     7.688    TAIGA_System_i/axi_fifo_production_enqueue/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/s_axi_aclk
    SLICE_X23Y48                                                      r  TAIGA_System_i/axi_fifo_production_enqueue/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[5]/C
                         clock pessimism              0.130     7.818    
                         clock uncertainty           -0.083     7.735    
    SLICE_X23Y48         FDCE (Recov_fdce_C_CLR)     -0.405     7.330    TAIGA_System_i/axi_fifo_production_enqueue/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          7.330    
                         arrival time                          -6.307    
  -------------------------------------------------------------------
                         slack                                  1.023    

Slack (MET) :             1.023ns  (required time - arrival time)
  Source:                 TAIGA_System_i/rst_production_controller_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TAIGA_System_i/axi_fifo_production_enqueue/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.329ns  (logic 0.580ns (17.422%)  route 2.749ns (82.578%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 7.689 - 5.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_System_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    TAIGA_System_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  TAIGA_System_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9009, routed)        1.670     2.978    TAIGA_System_i/rst_production_controller_100M/U0/slowest_sync_clk
    SLICE_X19Y37                                                      r  TAIGA_System_i/rst_production_controller_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y37         FDRE (Prop_fdre_C_Q)         0.456     3.434 r  TAIGA_System_i/rst_production_controller_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=143, routed)         1.007     4.441    TAIGA_System_i/axi_fifo_production_enqueue/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_axi_aresetn
    SLICE_X9Y46          LUT3 (Prop_lut3_I0_O)        0.124     4.565 f  TAIGA_System_i/axi_fifo_production_enqueue/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gfifo_gen.gmm2s.vacancy_i[9]_i_1/O
                         net (fo=71, routed)          1.742     6.307    TAIGA_System_i/axi_fifo_production_enqueue/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/AR[0]
    SLICE_X23Y48         FDCE                                         f  TAIGA_System_i/axi_fifo_production_enqueue/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  TAIGA_System_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    TAIGA_System_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  TAIGA_System_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9009, routed)        1.496     7.688    TAIGA_System_i/axi_fifo_production_enqueue/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/s_axi_aclk
    SLICE_X23Y48                                                      r  TAIGA_System_i/axi_fifo_production_enqueue/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[6]/C
                         clock pessimism              0.130     7.818    
                         clock uncertainty           -0.083     7.735    
    SLICE_X23Y48         FDCE (Recov_fdce_C_CLR)     -0.405     7.330    TAIGA_System_i/axi_fifo_production_enqueue/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          7.330    
                         arrival time                          -6.307    
  -------------------------------------------------------------------
                         slack                                  1.023    

Slack (MET) :             1.023ns  (required time - arrival time)
  Source:                 TAIGA_System_i/rst_production_controller_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TAIGA_System_i/axi_fifo_production_enqueue/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.329ns  (logic 0.580ns (17.422%)  route 2.749ns (82.578%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 7.689 - 5.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_System_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    TAIGA_System_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  TAIGA_System_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9009, routed)        1.670     2.978    TAIGA_System_i/rst_production_controller_100M/U0/slowest_sync_clk
    SLICE_X19Y37                                                      r  TAIGA_System_i/rst_production_controller_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y37         FDRE (Prop_fdre_C_Q)         0.456     3.434 r  TAIGA_System_i/rst_production_controller_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=143, routed)         1.007     4.441    TAIGA_System_i/axi_fifo_production_enqueue/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_axi_aresetn
    SLICE_X9Y46          LUT3 (Prop_lut3_I0_O)        0.124     4.565 f  TAIGA_System_i/axi_fifo_production_enqueue/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gfifo_gen.gmm2s.vacancy_i[9]_i_1/O
                         net (fo=71, routed)          1.742     6.307    TAIGA_System_i/axi_fifo_production_enqueue/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/AR[0]
    SLICE_X23Y48         FDCE                                         f  TAIGA_System_i/axi_fifo_production_enqueue/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  TAIGA_System_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    TAIGA_System_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  TAIGA_System_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9009, routed)        1.496     7.688    TAIGA_System_i/axi_fifo_production_enqueue/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/s_axi_aclk
    SLICE_X23Y48                                                      r  TAIGA_System_i/axi_fifo_production_enqueue/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[7]/C
                         clock pessimism              0.130     7.818    
                         clock uncertainty           -0.083     7.735    
    SLICE_X23Y48         FDCE (Recov_fdce_C_CLR)     -0.405     7.330    TAIGA_System_i/axi_fifo_production_enqueue/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          7.330    
                         arrival time                          -6.307    
  -------------------------------------------------------------------
                         slack                                  1.023    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 TAIGA_System_i/axi_fifo_production_dequeue/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TAIGA_System_i/axi_fifo_production_dequeue/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.654%)  route 0.175ns (55.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_System_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    TAIGA_System_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  TAIGA_System_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9009, routed)        0.558     0.899    TAIGA_System_i/axi_fifo_production_dequeue/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_axi_aclk
    SLICE_X22Y56                                                      r  TAIGA_System_i/axi_fifo_production_dequeue/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y56         FDPE (Prop_fdpe_C_Q)         0.141     1.040 f  TAIGA_System_i/axi_fifo_production_dequeue/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=4, routed)           0.175     1.214    TAIGA_System_i/axi_fifo_production_dequeue/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/rst_d2
    SLICE_X21Y56         FDPE                                         f  TAIGA_System_i/axi_fifo_production_dequeue/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_System_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    TAIGA_System_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  TAIGA_System_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9009, routed)        0.829     1.199    TAIGA_System_i/axi_fifo_production_dequeue/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_axi_aclk
    SLICE_X21Y56                                                      r  TAIGA_System_i/axi_fifo_production_dequeue/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.034     1.165    
    SLICE_X21Y56         FDPE (Remov_fdpe_C_PRE)     -0.095     1.070    TAIGA_System_i/axi_fifo_production_dequeue/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.070    
                         arrival time                           1.214    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 TAIGA_System_i/axi_fifo_production_dequeue/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TAIGA_System_i/axi_fifo_production_dequeue/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.654%)  route 0.175ns (55.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_System_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    TAIGA_System_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  TAIGA_System_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9009, routed)        0.558     0.899    TAIGA_System_i/axi_fifo_production_dequeue/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_axi_aclk
    SLICE_X22Y56                                                      r  TAIGA_System_i/axi_fifo_production_dequeue/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y56         FDPE (Prop_fdpe_C_Q)         0.141     1.040 f  TAIGA_System_i/axi_fifo_production_dequeue/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=4, routed)           0.175     1.214    TAIGA_System_i/axi_fifo_production_dequeue/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/rst_d2
    SLICE_X21Y56         FDPE                                         f  TAIGA_System_i/axi_fifo_production_dequeue/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_System_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    TAIGA_System_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  TAIGA_System_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9009, routed)        0.829     1.199    TAIGA_System_i/axi_fifo_production_dequeue/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_axi_aclk
    SLICE_X21Y56                                                      r  TAIGA_System_i/axi_fifo_production_dequeue/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism             -0.034     1.165    
    SLICE_X21Y56         FDPE (Remov_fdpe_C_PRE)     -0.095     1.070    TAIGA_System_i/axi_fifo_production_dequeue/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.070    
                         arrival time                           1.214    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 TAIGA_System_i/axi_fifo_production_dequeue/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TAIGA_System_i/axi_fifo_production_dequeue/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.819%)  route 0.222ns (61.181%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_System_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    TAIGA_System_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  TAIGA_System_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9009, routed)        0.557     0.898    TAIGA_System_i/axi_fifo_production_dequeue/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_axi_aclk
    SLICE_X22Y57                                                      r  TAIGA_System_i/axi_fifo_production_dequeue/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y57         FDPE (Prop_fdpe_C_Q)         0.141     1.039 f  TAIGA_System_i/axi_fifo_production_dequeue/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=46, routed)          0.222     1.261    TAIGA_System_i/axi_fifo_production_dequeue/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Q[1]
    SLICE_X20Y58         FDCE                                         f  TAIGA_System_i/axi_fifo_production_dequeue/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_System_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    TAIGA_System_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  TAIGA_System_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9009, routed)        0.828     1.198    TAIGA_System_i/axi_fifo_production_dequeue/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/s_axi_aclk
    SLICE_X20Y58                                                      r  TAIGA_System_i/axi_fifo_production_dequeue/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.034     1.164    
    SLICE_X20Y58         FDCE (Remov_fdce_C_CLR)     -0.067     1.097    TAIGA_System_i/axi_fifo_production_dequeue/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.097    
                         arrival time                           1.261    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 TAIGA_System_i/axi_fifo_production_dequeue/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TAIGA_System_i/axi_fifo_production_dequeue/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.819%)  route 0.222ns (61.181%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_System_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    TAIGA_System_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  TAIGA_System_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9009, routed)        0.557     0.898    TAIGA_System_i/axi_fifo_production_dequeue/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_axi_aclk
    SLICE_X22Y57                                                      r  TAIGA_System_i/axi_fifo_production_dequeue/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y57         FDPE (Prop_fdpe_C_Q)         0.141     1.039 f  TAIGA_System_i/axi_fifo_production_dequeue/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=46, routed)          0.222     1.261    TAIGA_System_i/axi_fifo_production_dequeue/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Q[1]
    SLICE_X20Y58         FDCE                                         f  TAIGA_System_i/axi_fifo_production_dequeue/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_System_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    TAIGA_System_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  TAIGA_System_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9009, routed)        0.828     1.198    TAIGA_System_i/axi_fifo_production_dequeue/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/s_axi_aclk
    SLICE_X20Y58                                                      r  TAIGA_System_i/axi_fifo_production_dequeue/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.034     1.164    
    SLICE_X20Y58         FDCE (Remov_fdce_C_CLR)     -0.067     1.097    TAIGA_System_i/axi_fifo_production_dequeue/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.097    
                         arrival time                           1.261    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 TAIGA_System_i/axi_fifo_production_dequeue/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TAIGA_System_i/axi_fifo_production_dequeue/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.819%)  route 0.222ns (61.181%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_System_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    TAIGA_System_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  TAIGA_System_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9009, routed)        0.557     0.898    TAIGA_System_i/axi_fifo_production_dequeue/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_axi_aclk
    SLICE_X22Y57                                                      r  TAIGA_System_i/axi_fifo_production_dequeue/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y57         FDPE (Prop_fdpe_C_Q)         0.141     1.039 f  TAIGA_System_i/axi_fifo_production_dequeue/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=46, routed)          0.222     1.261    TAIGA_System_i/axi_fifo_production_dequeue/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Q[1]
    SLICE_X20Y58         FDPE                                         f  TAIGA_System_i/axi_fifo_production_dequeue/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_System_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    TAIGA_System_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  TAIGA_System_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9009, routed)        0.828     1.198    TAIGA_System_i/axi_fifo_production_dequeue/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/s_axi_aclk
    SLICE_X20Y58                                                      r  TAIGA_System_i/axi_fifo_production_dequeue/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb_reg/C
                         clock pessimism             -0.034     1.164    
    SLICE_X20Y58         FDPE (Remov_fdpe_C_PRE)     -0.071     1.093    TAIGA_System_i/axi_fifo_production_dequeue/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb_reg
  -------------------------------------------------------------------
                         required time                         -1.093    
                         arrival time                           1.261    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 TAIGA_System_i/axi_fifo_production_dequeue/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TAIGA_System_i/axi_fifo_production_dequeue/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.819%)  route 0.222ns (61.181%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_System_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    TAIGA_System_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  TAIGA_System_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9009, routed)        0.557     0.898    TAIGA_System_i/axi_fifo_production_dequeue/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_axi_aclk
    SLICE_X22Y57                                                      r  TAIGA_System_i/axi_fifo_production_dequeue/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y57         FDPE (Prop_fdpe_C_Q)         0.141     1.039 f  TAIGA_System_i/axi_fifo_production_dequeue/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=46, routed)          0.222     1.261    TAIGA_System_i/axi_fifo_production_dequeue/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Q[1]
    SLICE_X20Y58         FDPE                                         f  TAIGA_System_i/axi_fifo_production_dequeue/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_System_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    TAIGA_System_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  TAIGA_System_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9009, routed)        0.828     1.198    TAIGA_System_i/axi_fifo_production_dequeue/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/s_axi_aclk
    SLICE_X20Y58                                                      r  TAIGA_System_i/axi_fifo_production_dequeue/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.034     1.164    
    SLICE_X20Y58         FDPE (Remov_fdpe_C_PRE)     -0.071     1.093    TAIGA_System_i/axi_fifo_production_dequeue/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.093    
                         arrival time                           1.261    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 TAIGA_System_i/axi_fifo_production_dequeue/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TAIGA_System_i/axi_fifo_production_dequeue/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.907%)  route 0.204ns (59.093%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_System_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    TAIGA_System_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  TAIGA_System_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9009, routed)        0.557     0.898    TAIGA_System_i/axi_fifo_production_dequeue/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_axi_aclk
    SLICE_X22Y57                                                      r  TAIGA_System_i/axi_fifo_production_dequeue/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y57         FDPE (Prop_fdpe_C_Q)         0.141     1.039 f  TAIGA_System_i/axi_fifo_production_dequeue/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=46, routed)          0.204     1.242    TAIGA_System_i/axi_fifo_production_dequeue/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/I1[0]
    SLICE_X21Y53         FDCE                                         f  TAIGA_System_i/axi_fifo_production_dequeue/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_System_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    TAIGA_System_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  TAIGA_System_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9009, routed)        0.829     1.199    TAIGA_System_i/axi_fifo_production_dequeue/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/s_axi_aclk
    SLICE_X21Y53                                                      r  TAIGA_System_i/axi_fifo_production_dequeue/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_reg[0]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X21Y53         FDCE (Remov_fdce_C_CLR)     -0.092     1.073    TAIGA_System_i/axi_fifo_production_dequeue/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.073    
                         arrival time                           1.242    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 TAIGA_System_i/axi_fifo_production_dequeue/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TAIGA_System_i/axi_fifo_production_dequeue/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.907%)  route 0.204ns (59.093%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_System_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    TAIGA_System_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  TAIGA_System_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9009, routed)        0.557     0.898    TAIGA_System_i/axi_fifo_production_dequeue/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_axi_aclk
    SLICE_X22Y57                                                      r  TAIGA_System_i/axi_fifo_production_dequeue/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y57         FDPE (Prop_fdpe_C_Q)         0.141     1.039 f  TAIGA_System_i/axi_fifo_production_dequeue/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=46, routed)          0.204     1.242    TAIGA_System_i/axi_fifo_production_dequeue/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/I1[0]
    SLICE_X21Y53         FDCE                                         f  TAIGA_System_i/axi_fifo_production_dequeue/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_System_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    TAIGA_System_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  TAIGA_System_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9009, routed)        0.829     1.199    TAIGA_System_i/axi_fifo_production_dequeue/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/s_axi_aclk
    SLICE_X21Y53                                                      r  TAIGA_System_i/axi_fifo_production_dequeue/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_reg[1]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X21Y53         FDCE (Remov_fdce_C_CLR)     -0.092     1.073    TAIGA_System_i/axi_fifo_production_dequeue/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.073    
                         arrival time                           1.242    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 TAIGA_System_i/axi_fifo_production_dequeue/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TAIGA_System_i/axi_fifo_production_dequeue/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.907%)  route 0.204ns (59.093%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_System_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    TAIGA_System_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  TAIGA_System_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9009, routed)        0.557     0.898    TAIGA_System_i/axi_fifo_production_dequeue/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_axi_aclk
    SLICE_X22Y57                                                      r  TAIGA_System_i/axi_fifo_production_dequeue/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y57         FDPE (Prop_fdpe_C_Q)         0.141     1.039 f  TAIGA_System_i/axi_fifo_production_dequeue/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=46, routed)          0.204     1.242    TAIGA_System_i/axi_fifo_production_dequeue/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/I1[0]
    SLICE_X21Y53         FDCE                                         f  TAIGA_System_i/axi_fifo_production_dequeue/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_System_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    TAIGA_System_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  TAIGA_System_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9009, routed)        0.829     1.199    TAIGA_System_i/axi_fifo_production_dequeue/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/s_axi_aclk
    SLICE_X21Y53                                                      r  TAIGA_System_i/axi_fifo_production_dequeue/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_reg[2]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X21Y53         FDCE (Remov_fdce_C_CLR)     -0.092     1.073    TAIGA_System_i/axi_fifo_production_dequeue/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.073    
                         arrival time                           1.242    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 TAIGA_System_i/axi_fifo_production_dequeue/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TAIGA_System_i/axi_fifo_production_dequeue/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.907%)  route 0.204ns (59.093%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_System_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    TAIGA_System_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  TAIGA_System_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9009, routed)        0.557     0.898    TAIGA_System_i/axi_fifo_production_dequeue/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_axi_aclk
    SLICE_X22Y57                                                      r  TAIGA_System_i/axi_fifo_production_dequeue/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y57         FDPE (Prop_fdpe_C_Q)         0.141     1.039 f  TAIGA_System_i/axi_fifo_production_dequeue/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=46, routed)          0.204     1.242    TAIGA_System_i/axi_fifo_production_dequeue/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/I1[0]
    SLICE_X21Y53         FDCE                                         f  TAIGA_System_i/axi_fifo_production_dequeue/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TAIGA_System_i/production_controller/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    TAIGA_System_i/production_controller/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  TAIGA_System_i/production_controller/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9009, routed)        0.829     1.199    TAIGA_System_i/axi_fifo_production_dequeue/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/s_axi_aclk
    SLICE_X21Y53                                                      r  TAIGA_System_i/axi_fifo_production_dequeue/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_reg[3]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X21Y53         FDCE (Remov_fdce_C_CLR)     -0.092     1.073    TAIGA_System_i/axi_fifo_production_dequeue/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.073    
                         arrival time                           1.242    
  -------------------------------------------------------------------
                         slack                                  0.169    





