#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar_trm.inc

/* ADC_cy_psoc4_sar_1 */
ADC_cy_psoc4_sar_1__SAR_ANA_TRIM EQU CYREG_SAR_ANA_TRIM
ADC_cy_psoc4_sar_1__SAR_CHAN_CONFIG00 EQU CYREG_SAR_CHAN_CONFIG0
ADC_cy_psoc4_sar_1__SAR_CHAN_CONFIG01 EQU CYREG_SAR_CHAN_CONFIG1
ADC_cy_psoc4_sar_1__SAR_CHAN_CONFIG02 EQU CYREG_SAR_CHAN_CONFIG2
ADC_cy_psoc4_sar_1__SAR_CHAN_CONFIG03 EQU CYREG_SAR_CHAN_CONFIG3
ADC_cy_psoc4_sar_1__SAR_CHAN_CONFIG04 EQU CYREG_SAR_CHAN_CONFIG4
ADC_cy_psoc4_sar_1__SAR_CHAN_CONFIG05 EQU CYREG_SAR_CHAN_CONFIG5
ADC_cy_psoc4_sar_1__SAR_CHAN_CONFIG06 EQU CYREG_SAR_CHAN_CONFIG6
ADC_cy_psoc4_sar_1__SAR_CHAN_CONFIG07 EQU CYREG_SAR_CHAN_CONFIG7
ADC_cy_psoc4_sar_1__SAR_CHAN_CONFIG08 EQU CYREG_SAR_CHAN_CONFIG8
ADC_cy_psoc4_sar_1__SAR_CHAN_CONFIG09 EQU CYREG_SAR_CHAN_CONFIG9
ADC_cy_psoc4_sar_1__SAR_CHAN_CONFIG10 EQU CYREG_SAR_CHAN_CONFIG10
ADC_cy_psoc4_sar_1__SAR_CHAN_CONFIG11 EQU CYREG_SAR_CHAN_CONFIG11
ADC_cy_psoc4_sar_1__SAR_CHAN_CONFIG12 EQU CYREG_SAR_CHAN_CONFIG12
ADC_cy_psoc4_sar_1__SAR_CHAN_CONFIG13 EQU CYREG_SAR_CHAN_CONFIG13
ADC_cy_psoc4_sar_1__SAR_CHAN_CONFIG14 EQU CYREG_SAR_CHAN_CONFIG14
ADC_cy_psoc4_sar_1__SAR_CHAN_CONFIG15 EQU CYREG_SAR_CHAN_CONFIG15
ADC_cy_psoc4_sar_1__SAR_CHAN_EN EQU CYREG_SAR_CHAN_EN
ADC_cy_psoc4_sar_1__SAR_CHAN_RESULT_NEWVALUE EQU CYREG_SAR_CHAN_RESULT_NEWVALUE
ADC_cy_psoc4_sar_1__SAR_CHAN_RESULT_UPDATED EQU CYREG_SAR_CHAN_RESULT_UPDATED
ADC_cy_psoc4_sar_1__SAR_CHAN_RESULT00 EQU CYREG_SAR_CHAN_RESULT0
ADC_cy_psoc4_sar_1__SAR_CHAN_RESULT01 EQU CYREG_SAR_CHAN_RESULT1
ADC_cy_psoc4_sar_1__SAR_CHAN_RESULT02 EQU CYREG_SAR_CHAN_RESULT2
ADC_cy_psoc4_sar_1__SAR_CHAN_RESULT03 EQU CYREG_SAR_CHAN_RESULT3
ADC_cy_psoc4_sar_1__SAR_CHAN_RESULT04 EQU CYREG_SAR_CHAN_RESULT4
ADC_cy_psoc4_sar_1__SAR_CHAN_RESULT05 EQU CYREG_SAR_CHAN_RESULT5
ADC_cy_psoc4_sar_1__SAR_CHAN_RESULT06 EQU CYREG_SAR_CHAN_RESULT6
ADC_cy_psoc4_sar_1__SAR_CHAN_RESULT07 EQU CYREG_SAR_CHAN_RESULT7
ADC_cy_psoc4_sar_1__SAR_CHAN_RESULT08 EQU CYREG_SAR_CHAN_RESULT8
ADC_cy_psoc4_sar_1__SAR_CHAN_RESULT09 EQU CYREG_SAR_CHAN_RESULT9
ADC_cy_psoc4_sar_1__SAR_CHAN_RESULT10 EQU CYREG_SAR_CHAN_RESULT10
ADC_cy_psoc4_sar_1__SAR_CHAN_RESULT11 EQU CYREG_SAR_CHAN_RESULT11
ADC_cy_psoc4_sar_1__SAR_CHAN_RESULT12 EQU CYREG_SAR_CHAN_RESULT12
ADC_cy_psoc4_sar_1__SAR_CHAN_RESULT13 EQU CYREG_SAR_CHAN_RESULT13
ADC_cy_psoc4_sar_1__SAR_CHAN_RESULT14 EQU CYREG_SAR_CHAN_RESULT14
ADC_cy_psoc4_sar_1__SAR_CHAN_RESULT15 EQU CYREG_SAR_CHAN_RESULT15
ADC_cy_psoc4_sar_1__SAR_CHAN_WORK_NEWVALUE EQU CYREG_SAR_CHAN_WORK_NEWVALUE
ADC_cy_psoc4_sar_1__SAR_CHAN_WORK_UPDATED EQU CYREG_SAR_CHAN_WORK_UPDATED
ADC_cy_psoc4_sar_1__SAR_CHAN_WORK00 EQU CYREG_SAR_CHAN_WORK0
ADC_cy_psoc4_sar_1__SAR_CHAN_WORK01 EQU CYREG_SAR_CHAN_WORK1
ADC_cy_psoc4_sar_1__SAR_CHAN_WORK02 EQU CYREG_SAR_CHAN_WORK2
ADC_cy_psoc4_sar_1__SAR_CHAN_WORK03 EQU CYREG_SAR_CHAN_WORK3
ADC_cy_psoc4_sar_1__SAR_CHAN_WORK04 EQU CYREG_SAR_CHAN_WORK4
ADC_cy_psoc4_sar_1__SAR_CHAN_WORK05 EQU CYREG_SAR_CHAN_WORK5
ADC_cy_psoc4_sar_1__SAR_CHAN_WORK06 EQU CYREG_SAR_CHAN_WORK6
ADC_cy_psoc4_sar_1__SAR_CHAN_WORK07 EQU CYREG_SAR_CHAN_WORK7
ADC_cy_psoc4_sar_1__SAR_CHAN_WORK08 EQU CYREG_SAR_CHAN_WORK8
ADC_cy_psoc4_sar_1__SAR_CHAN_WORK09 EQU CYREG_SAR_CHAN_WORK9
ADC_cy_psoc4_sar_1__SAR_CHAN_WORK10 EQU CYREG_SAR_CHAN_WORK10
ADC_cy_psoc4_sar_1__SAR_CHAN_WORK11 EQU CYREG_SAR_CHAN_WORK11
ADC_cy_psoc4_sar_1__SAR_CHAN_WORK12 EQU CYREG_SAR_CHAN_WORK12
ADC_cy_psoc4_sar_1__SAR_CHAN_WORK13 EQU CYREG_SAR_CHAN_WORK13
ADC_cy_psoc4_sar_1__SAR_CHAN_WORK14 EQU CYREG_SAR_CHAN_WORK14
ADC_cy_psoc4_sar_1__SAR_CHAN_WORK15 EQU CYREG_SAR_CHAN_WORK15
ADC_cy_psoc4_sar_1__SAR_CTRL EQU CYREG_SAR_CTRL
ADC_cy_psoc4_sar_1__SAR_DFT_CTRL EQU CYREG_SAR_DFT_CTRL
ADC_cy_psoc4_sar_1__SAR_INTR EQU CYREG_SAR_INTR
ADC_cy_psoc4_sar_1__SAR_INTR_CAUSE EQU CYREG_SAR_INTR_CAUSE
ADC_cy_psoc4_sar_1__SAR_INTR_MASK EQU CYREG_SAR_INTR_MASK
ADC_cy_psoc4_sar_1__SAR_INTR_MASKED EQU CYREG_SAR_INTR_MASKED
ADC_cy_psoc4_sar_1__SAR_INTR_SET EQU CYREG_SAR_INTR_SET
ADC_cy_psoc4_sar_1__SAR_MUX_SWITCH_HW_CTRL EQU CYREG_SAR_MUX_SWITCH_HW_CTRL
ADC_cy_psoc4_sar_1__SAR_MUX_SWITCH0 EQU CYREG_SAR_MUX_SWITCH0
ADC_cy_psoc4_sar_1__SAR_NUMBER EQU 0
ADC_cy_psoc4_sar_1__SAR_PUMP_CTRL EQU CYREG_SAR_PUMP_CTRL
ADC_cy_psoc4_sar_1__SAR_RANGE_COND EQU CYREG_SAR_RANGE_COND
ADC_cy_psoc4_sar_1__SAR_RANGE_INTR EQU CYREG_SAR_RANGE_INTR
ADC_cy_psoc4_sar_1__SAR_RANGE_INTR_MASK EQU CYREG_SAR_RANGE_INTR_MASK
ADC_cy_psoc4_sar_1__SAR_RANGE_INTR_MASKED EQU CYREG_SAR_RANGE_INTR_MASKED
ADC_cy_psoc4_sar_1__SAR_RANGE_INTR_SET EQU CYREG_SAR_RANGE_INTR_SET
ADC_cy_psoc4_sar_1__SAR_RANGE_THRES EQU CYREG_SAR_RANGE_THRES
ADC_cy_psoc4_sar_1__SAR_SAMPLE_CTRL EQU CYREG_SAR_SAMPLE_CTRL
ADC_cy_psoc4_sar_1__SAR_SAMPLE_TIME01 EQU CYREG_SAR_SAMPLE_TIME01
ADC_cy_psoc4_sar_1__SAR_SAMPLE_TIME23 EQU CYREG_SAR_SAMPLE_TIME23
ADC_cy_psoc4_sar_1__SAR_SATURATE_INTR EQU CYREG_SAR_SATURATE_INTR
ADC_cy_psoc4_sar_1__SAR_SATURATE_INTR_MASK EQU CYREG_SAR_SATURATE_INTR_MASK
ADC_cy_psoc4_sar_1__SAR_SATURATE_INTR_MASKED EQU CYREG_SAR_SATURATE_INTR_MASKED
ADC_cy_psoc4_sar_1__SAR_SATURATE_INTR_SET EQU CYREG_SAR_SATURATE_INTR_SET
ADC_cy_psoc4_sar_1__SAR_START_CTRL EQU CYREG_SAR_START_CTRL
ADC_cy_psoc4_sar_1__SAR_STATUS EQU CYREG_SAR_STATUS
ADC_cy_psoc4_sar_1__SAR_WOUNDING EQU CYREG_SAR_WOUNDING

/* ADC_cy_psoc4_sarmux_1 */
ADC_cy_psoc4_sarmux_1__CH_0_PIN EQU 7
ADC_cy_psoc4_sarmux_1__CH_0_PORT EQU 0
ADC_cy_psoc4_sarmux_1__CH_1_PIN EQU 5
ADC_cy_psoc4_sarmux_1__CH_1_PORT EQU 0
ADC_cy_psoc4_sarmux_1__CH_2_PIN EQU 6
ADC_cy_psoc4_sarmux_1__CH_2_PORT EQU 0
ADC_cy_psoc4_sarmux_1__CH_3_MINUS_PIN EQU 1
ADC_cy_psoc4_sarmux_1__CH_3_MINUS_PORT EQU 0
ADC_cy_psoc4_sarmux_1__CH_3_PIN EQU 1
ADC_cy_psoc4_sarmux_1__CH_3_PORT EQU 6
ADC_cy_psoc4_sarmux_1__CH_4_MINUS_PIN EQU 1
ADC_cy_psoc4_sarmux_1__CH_4_MINUS_PORT EQU 6
ADC_cy_psoc4_sarmux_1__CH_4_PIN EQU 5
ADC_cy_psoc4_sarmux_1__CH_4_PORT EQU 1
ADC_cy_psoc4_sarmux_1__CH_5_PIN EQU 0
ADC_cy_psoc4_sarmux_1__CH_5_PORT EQU 6
ADC_cy_psoc4_sarmux_1__CH_6_PIN EQU 2
ADC_cy_psoc4_sarmux_1__CH_6_PORT EQU 6
ADC_cy_psoc4_sarmux_1__SAR_CHAN_CONFIG00 EQU CYREG_SAR_CHAN_CONFIG0
ADC_cy_psoc4_sarmux_1__SAR_CHAN_CONFIG01 EQU CYREG_SAR_CHAN_CONFIG1
ADC_cy_psoc4_sarmux_1__SAR_CHAN_CONFIG02 EQU CYREG_SAR_CHAN_CONFIG2
ADC_cy_psoc4_sarmux_1__SAR_CHAN_CONFIG03 EQU CYREG_SAR_CHAN_CONFIG3
ADC_cy_psoc4_sarmux_1__SAR_CHAN_CONFIG04 EQU CYREG_SAR_CHAN_CONFIG4
ADC_cy_psoc4_sarmux_1__SAR_CHAN_CONFIG05 EQU CYREG_SAR_CHAN_CONFIG5
ADC_cy_psoc4_sarmux_1__SAR_CHAN_CONFIG06 EQU CYREG_SAR_CHAN_CONFIG6
ADC_cy_psoc4_sarmux_1__SAR_CHAN_CONFIG07 EQU CYREG_SAR_CHAN_CONFIG7
ADC_cy_psoc4_sarmux_1__SAR_CHAN_CONFIG08 EQU CYREG_SAR_CHAN_CONFIG8
ADC_cy_psoc4_sarmux_1__SAR_CHAN_CONFIG09 EQU CYREG_SAR_CHAN_CONFIG9
ADC_cy_psoc4_sarmux_1__SAR_CHAN_CONFIG10 EQU CYREG_SAR_CHAN_CONFIG10
ADC_cy_psoc4_sarmux_1__SAR_CHAN_CONFIG11 EQU CYREG_SAR_CHAN_CONFIG11
ADC_cy_psoc4_sarmux_1__SAR_CHAN_CONFIG12 EQU CYREG_SAR_CHAN_CONFIG12
ADC_cy_psoc4_sarmux_1__SAR_CHAN_CONFIG13 EQU CYREG_SAR_CHAN_CONFIG13
ADC_cy_psoc4_sarmux_1__SAR_CHAN_CONFIG14 EQU CYREG_SAR_CHAN_CONFIG14
ADC_cy_psoc4_sarmux_1__SAR_CHAN_CONFIG15 EQU CYREG_SAR_CHAN_CONFIG15
ADC_cy_psoc4_sarmux_1__SAR_CHAN_EN EQU CYREG_SAR_CHAN_EN
ADC_cy_psoc4_sarmux_1__SAR_CHAN_RESULT_NEWVALUE EQU CYREG_SAR_CHAN_RESULT_NEWVALUE
ADC_cy_psoc4_sarmux_1__SAR_CHAN_RESULT_UPDATED EQU CYREG_SAR_CHAN_RESULT_UPDATED
ADC_cy_psoc4_sarmux_1__SAR_CHAN_RESULT00 EQU CYREG_SAR_CHAN_RESULT0
ADC_cy_psoc4_sarmux_1__SAR_CHAN_RESULT01 EQU CYREG_SAR_CHAN_RESULT1
ADC_cy_psoc4_sarmux_1__SAR_CHAN_RESULT02 EQU CYREG_SAR_CHAN_RESULT2
ADC_cy_psoc4_sarmux_1__SAR_CHAN_RESULT03 EQU CYREG_SAR_CHAN_RESULT3
ADC_cy_psoc4_sarmux_1__SAR_CHAN_RESULT04 EQU CYREG_SAR_CHAN_RESULT4
ADC_cy_psoc4_sarmux_1__SAR_CHAN_RESULT05 EQU CYREG_SAR_CHAN_RESULT5
ADC_cy_psoc4_sarmux_1__SAR_CHAN_RESULT06 EQU CYREG_SAR_CHAN_RESULT6
ADC_cy_psoc4_sarmux_1__SAR_CHAN_RESULT07 EQU CYREG_SAR_CHAN_RESULT7
ADC_cy_psoc4_sarmux_1__SAR_CHAN_RESULT08 EQU CYREG_SAR_CHAN_RESULT8
ADC_cy_psoc4_sarmux_1__SAR_CHAN_RESULT09 EQU CYREG_SAR_CHAN_RESULT9
ADC_cy_psoc4_sarmux_1__SAR_CHAN_RESULT10 EQU CYREG_SAR_CHAN_RESULT10
ADC_cy_psoc4_sarmux_1__SAR_CHAN_RESULT11 EQU CYREG_SAR_CHAN_RESULT11
ADC_cy_psoc4_sarmux_1__SAR_CHAN_RESULT12 EQU CYREG_SAR_CHAN_RESULT12
ADC_cy_psoc4_sarmux_1__SAR_CHAN_RESULT13 EQU CYREG_SAR_CHAN_RESULT13
ADC_cy_psoc4_sarmux_1__SAR_CHAN_RESULT14 EQU CYREG_SAR_CHAN_RESULT14
ADC_cy_psoc4_sarmux_1__SAR_CHAN_RESULT15 EQU CYREG_SAR_CHAN_RESULT15
ADC_cy_psoc4_sarmux_1__SAR_CHAN_WORK_NEWVALUE EQU CYREG_SAR_CHAN_WORK_NEWVALUE
ADC_cy_psoc4_sarmux_1__SAR_CHAN_WORK_UPDATED EQU CYREG_SAR_CHAN_WORK_UPDATED
ADC_cy_psoc4_sarmux_1__SAR_CHAN_WORK00 EQU CYREG_SAR_CHAN_WORK0
ADC_cy_psoc4_sarmux_1__SAR_CHAN_WORK01 EQU CYREG_SAR_CHAN_WORK1
ADC_cy_psoc4_sarmux_1__SAR_CHAN_WORK02 EQU CYREG_SAR_CHAN_WORK2
ADC_cy_psoc4_sarmux_1__SAR_CHAN_WORK03 EQU CYREG_SAR_CHAN_WORK3
ADC_cy_psoc4_sarmux_1__SAR_CHAN_WORK04 EQU CYREG_SAR_CHAN_WORK4
ADC_cy_psoc4_sarmux_1__SAR_CHAN_WORK05 EQU CYREG_SAR_CHAN_WORK5
ADC_cy_psoc4_sarmux_1__SAR_CHAN_WORK06 EQU CYREG_SAR_CHAN_WORK6
ADC_cy_psoc4_sarmux_1__SAR_CHAN_WORK07 EQU CYREG_SAR_CHAN_WORK7
ADC_cy_psoc4_sarmux_1__SAR_CHAN_WORK08 EQU CYREG_SAR_CHAN_WORK8
ADC_cy_psoc4_sarmux_1__SAR_CHAN_WORK09 EQU CYREG_SAR_CHAN_WORK9
ADC_cy_psoc4_sarmux_1__SAR_CHAN_WORK10 EQU CYREG_SAR_CHAN_WORK10
ADC_cy_psoc4_sarmux_1__SAR_CHAN_WORK11 EQU CYREG_SAR_CHAN_WORK11
ADC_cy_psoc4_sarmux_1__SAR_CHAN_WORK12 EQU CYREG_SAR_CHAN_WORK12
ADC_cy_psoc4_sarmux_1__SAR_CHAN_WORK13 EQU CYREG_SAR_CHAN_WORK13
ADC_cy_psoc4_sarmux_1__SAR_CHAN_WORK14 EQU CYREG_SAR_CHAN_WORK14
ADC_cy_psoc4_sarmux_1__SAR_CHAN_WORK15 EQU CYREG_SAR_CHAN_WORK15
ADC_cy_psoc4_sarmux_1__SAR_INJ_CHAN_CONFIG EQU CYREG_SAR_INJ_CHAN_CONFIG
ADC_cy_psoc4_sarmux_1__SAR_INJ_RESULT EQU CYREG_SAR_INJ_RESULT
ADC_cy_psoc4_sarmux_1__SAR_MUX_SWITCH_HW_CTRL EQU CYREG_SAR_MUX_SWITCH_HW_CTRL
ADC_cy_psoc4_sarmux_1__SAR_MUX_SWITCH0 EQU CYREG_SAR_MUX_SWITCH0
ADC_cy_psoc4_sarmux_1__SAR_START_CTRL EQU CYREG_SAR_START_CTRL
ADC_cy_psoc4_sarmux_1__VNEG0 EQU 0

/* ADC_intUabClock */
ADC_intUabClock__DIV_ID EQU 0x00000041
ADC_intUabClock__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL1
ADC_intUabClock__PA_DIV_ID EQU 0x000000FF

/* ADC_IRQ */
ADC_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0P_ICER
ADC_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0P_ICPR
ADC_IRQ__INTC_MASK EQU 0x8000
ADC_IRQ__INTC_NUMBER EQU 15
ADC_IRQ__INTC_PRIOR_MASK EQU 0xC0000000
ADC_IRQ__INTC_PRIOR_NUM EQU 3
ADC_IRQ__INTC_PRIOR_REG EQU CYREG_CM0P_IPR3
ADC_IRQ__INTC_SET_EN_REG EQU CYREG_CM0P_ISER
ADC_IRQ__INTC_SET_PD_REG EQU CYREG_CM0P_ISPR

/* CSD_Cmod */
CSD_Cmod__0__DR EQU CYREG_GPIO_PRT5_DR
CSD_Cmod__0__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
CSD_Cmod__0__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
CSD_Cmod__0__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
CSD_Cmod__0__HSIOM EQU CYREG_HSIOM_PORT_SEL5
CSD_Cmod__0__HSIOM_MASK EQU 0x00000F00
CSD_Cmod__0__HSIOM_SHIFT EQU 8
CSD_Cmod__0__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
CSD_Cmod__0__INTR EQU CYREG_GPIO_PRT5_INTR
CSD_Cmod__0__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
CSD_Cmod__0__INTSTAT EQU CYREG_GPIO_PRT5_INTR
CSD_Cmod__0__MASK EQU 0x04
CSD_Cmod__0__PC EQU CYREG_GPIO_PRT5_PC
CSD_Cmod__0__PC2 EQU CYREG_GPIO_PRT5_PC2
CSD_Cmod__0__PORT EQU 5
CSD_Cmod__0__PS EQU CYREG_GPIO_PRT5_PS
CSD_Cmod__0__SHIFT EQU 2
CSD_Cmod__Cmod__DR EQU CYREG_GPIO_PRT5_DR
CSD_Cmod__Cmod__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
CSD_Cmod__Cmod__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
CSD_Cmod__Cmod__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
CSD_Cmod__Cmod__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
CSD_Cmod__Cmod__INTR EQU CYREG_GPIO_PRT5_INTR
CSD_Cmod__Cmod__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
CSD_Cmod__Cmod__INTSTAT EQU CYREG_GPIO_PRT5_INTR
CSD_Cmod__Cmod__MASK EQU 0x04
CSD_Cmod__Cmod__PC EQU CYREG_GPIO_PRT5_PC
CSD_Cmod__Cmod__PC2 EQU CYREG_GPIO_PRT5_PC2
CSD_Cmod__Cmod__PORT EQU 5
CSD_Cmod__Cmod__PS EQU CYREG_GPIO_PRT5_PS
CSD_Cmod__Cmod__SHIFT EQU 2
CSD_Cmod__DR EQU CYREG_GPIO_PRT5_DR
CSD_Cmod__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
CSD_Cmod__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
CSD_Cmod__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
CSD_Cmod__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
CSD_Cmod__INTR EQU CYREG_GPIO_PRT5_INTR
CSD_Cmod__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
CSD_Cmod__INTSTAT EQU CYREG_GPIO_PRT5_INTR
CSD_Cmod__MASK EQU 0x04
CSD_Cmod__PC EQU CYREG_GPIO_PRT5_PC
CSD_Cmod__PC2 EQU CYREG_GPIO_PRT5_PC2
CSD_Cmod__PORT EQU 5
CSD_Cmod__PS EQU CYREG_GPIO_PRT5_PS
CSD_Cmod__SHIFT EQU 2

/* CSD_CSD */
CSD_CSD__ADC_CTL EQU CYREG_CSD_ADC_CTL
CSD_CSD__CMOD_PAD EQU 1
CSD_CSD__CSD_CONFIG EQU CYREG_CSD_CONFIG
CSD_CSD__CSD_INTR EQU CYREG_CSD_INTR
CSD_CSD__CSD_INTR_SET EQU CYREG_CSD_INTR_SET
CSD_CSD__CSD_NUMBER EQU 0
CSD_CSD__CSD_STATUS EQU CYREG_CSD_STATUS
CSD_CSD__CSDCMP EQU CYREG_CSD_CSDCMP
CSD_CSD__CSH_TANK_PAD EQU 2
CSD_CSD__CSHIELD_PAD EQU 4
CSD_CSD__DEDICATED_IO EQU CSD_CSD__CMOD_PAD
CSD_CSD__HSCMP EQU CYREG_CSD_HSCMP
CSD_CSD__INTR_MASK EQU CYREG_CSD_INTR_MASK
CSD_CSD__REFGEN EQU CYREG_CSD_REFGEN
CSD_CSD__RESULT_VAL1 EQU CYREG_CSD_RESULT_VAL1
CSD_CSD__RESULT_VAL2 EQU CYREG_CSD_RESULT_VAL2
CSD_CSD__SENSE_DUTY EQU CYREG_CSD_SENSE_DUTY
CSD_CSD__SENSE_PERIOD EQU CYREG_CSD_SENSE_PERIOD
CSD_CSD__SEQ_INIT_CNT EQU CYREG_CSD_SEQ_INIT_CNT
CSD_CSD__SEQ_NORM_CNT EQU CYREG_CSD_SEQ_NORM_CNT
CSD_CSD__SEQ_START EQU CYREG_CSD_SEQ_START
CSD_CSD__SEQ_TIME EQU CYREG_CSD_SEQ_TIME
CSD_CSD__SW_AMUXBUF_SEL EQU CYREG_CSD_SW_AMUXBUF_SEL
CSD_CSD__SW_BYP_SEL EQU CYREG_CSD_SW_BYP_SEL
CSD_CSD__SW_CMP_N_SEL EQU CYREG_CSD_SW_CMP_N_SEL
CSD_CSD__SW_CMP_P_SEL EQU CYREG_CSD_SW_CMP_P_SEL
CSD_CSD__SW_DSI_SEL EQU CYREG_CSD_SW_DSI_SEL
CSD_CSD__SW_FW_MOD_SEL EQU CYREG_CSD_SW_FW_MOD_SEL
CSD_CSD__SW_FW_TANK_SEL EQU CYREG_CSD_SW_FW_TANK_SEL
CSD_CSD__SW_HS_N_SEL EQU CYREG_CSD_SW_HS_N_SEL
CSD_CSD__SW_HS_P_SEL EQU CYREG_CSD_SW_HS_P_SEL
CSD_CSD__SW_REFGEN_SEL EQU CYREG_CSD_SW_REFGEN_SEL
CSD_CSD__SW_RES EQU CYREG_CSD_SW_RES
CSD_CSD__SW_SHIELD_SEL EQU CYREG_CSD_SW_SHIELD_SEL

/* CSD_IDACComp */
CSD_IDACComp__CONFIG EQU CYREG_CSD_CONFIG
CSD_IDACComp__IDAC EQU CYREG_CSD_IDACB
CSD_IDACComp__POSITION EQU 1

/* CSD_IDACMod */
CSD_IDACMod__CONFIG EQU CYREG_CSD_CONFIG
CSD_IDACMod__IDAC EQU CYREG_CSD_IDACA
CSD_IDACMod__POSITION EQU 0

/* CSD_ISR */
CSD_ISR__INTC_CLR_EN_REG EQU CYREG_CM0P_ICER
CSD_ISR__INTC_CLR_PD_REG EQU CYREG_CM0P_ICPR
CSD_ISR__INTC_MASK EQU 0x4000
CSD_ISR__INTC_NUMBER EQU 14
CSD_ISR__INTC_PRIOR_MASK EQU 0xC00000
CSD_ISR__INTC_PRIOR_NUM EQU 3
CSD_ISR__INTC_PRIOR_REG EQU CYREG_CM0P_IPR3
CSD_ISR__INTC_SET_EN_REG EQU CYREG_CM0P_ISER
CSD_ISR__INTC_SET_PD_REG EQU CYREG_CM0P_ISPR

/* CSD_ModClk */
CSD_ModClk__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL3
CSD_ModClk__DIV_ID EQU 0x00000040
CSD_ModClk__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL0
CSD_ModClk__PA_DIV_ID EQU 0x000000FF

/* CSD_Sns */
CSD_Sns__0__DR EQU CYREG_GPIO_PRT1_DR
CSD_Sns__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
CSD_Sns__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
CSD_Sns__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
CSD_Sns__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
CSD_Sns__0__HSIOM_MASK EQU 0x00F00000
CSD_Sns__0__HSIOM_SHIFT EQU 20
CSD_Sns__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
CSD_Sns__0__INTR EQU CYREG_GPIO_PRT1_INTR
CSD_Sns__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
CSD_Sns__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
CSD_Sns__0__MASK EQU 0x20
CSD_Sns__0__PC EQU CYREG_GPIO_PRT1_PC
CSD_Sns__0__PC2 EQU CYREG_GPIO_PRT1_PC2
CSD_Sns__0__PORT EQU 1
CSD_Sns__0__PS EQU CYREG_GPIO_PRT1_PS
CSD_Sns__0__SHIFT EQU 5
CSD_Sns__1__DR EQU CYREG_GPIO_PRT1_DR
CSD_Sns__1__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
CSD_Sns__1__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
CSD_Sns__1__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
CSD_Sns__1__HSIOM EQU CYREG_HSIOM_PORT_SEL1
CSD_Sns__1__HSIOM_MASK EQU 0xF0000000
CSD_Sns__1__HSIOM_SHIFT EQU 28
CSD_Sns__1__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
CSD_Sns__1__INTR EQU CYREG_GPIO_PRT1_INTR
CSD_Sns__1__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
CSD_Sns__1__INTSTAT EQU CYREG_GPIO_PRT1_INTR
CSD_Sns__1__MASK EQU 0x80
CSD_Sns__1__PC EQU CYREG_GPIO_PRT1_PC
CSD_Sns__1__PC2 EQU CYREG_GPIO_PRT1_PC2
CSD_Sns__1__PORT EQU 1
CSD_Sns__1__PS EQU CYREG_GPIO_PRT1_PS
CSD_Sns__1__SHIFT EQU 7
CSD_Sns__Button0_Sns0__DR EQU CYREG_GPIO_PRT1_DR
CSD_Sns__Button0_Sns0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
CSD_Sns__Button0_Sns0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
CSD_Sns__Button0_Sns0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
CSD_Sns__Button0_Sns0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
CSD_Sns__Button0_Sns0__INTR EQU CYREG_GPIO_PRT1_INTR
CSD_Sns__Button0_Sns0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
CSD_Sns__Button0_Sns0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
CSD_Sns__Button0_Sns0__MASK EQU 0x20
CSD_Sns__Button0_Sns0__PC EQU CYREG_GPIO_PRT1_PC
CSD_Sns__Button0_Sns0__PC2 EQU CYREG_GPIO_PRT1_PC2
CSD_Sns__Button0_Sns0__PORT EQU 1
CSD_Sns__Button0_Sns0__PS EQU CYREG_GPIO_PRT1_PS
CSD_Sns__Button0_Sns0__SHIFT EQU 5
CSD_Sns__Button0_Sns1__DR EQU CYREG_GPIO_PRT1_DR
CSD_Sns__Button0_Sns1__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
CSD_Sns__Button0_Sns1__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
CSD_Sns__Button0_Sns1__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
CSD_Sns__Button0_Sns1__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
CSD_Sns__Button0_Sns1__INTR EQU CYREG_GPIO_PRT1_INTR
CSD_Sns__Button0_Sns1__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
CSD_Sns__Button0_Sns1__INTSTAT EQU CYREG_GPIO_PRT1_INTR
CSD_Sns__Button0_Sns1__MASK EQU 0x80
CSD_Sns__Button0_Sns1__PC EQU CYREG_GPIO_PRT1_PC
CSD_Sns__Button0_Sns1__PC2 EQU CYREG_GPIO_PRT1_PC2
CSD_Sns__Button0_Sns1__PORT EQU 1
CSD_Sns__Button0_Sns1__PS EQU CYREG_GPIO_PRT1_PS
CSD_Sns__Button0_Sns1__SHIFT EQU 7
CSD_Sns__DR EQU CYREG_GPIO_PRT1_DR
CSD_Sns__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
CSD_Sns__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
CSD_Sns__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
CSD_Sns__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
CSD_Sns__INTR EQU CYREG_GPIO_PRT1_INTR
CSD_Sns__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
CSD_Sns__INTSTAT EQU CYREG_GPIO_PRT1_INTR
CSD_Sns__PC EQU CYREG_GPIO_PRT1_PC
CSD_Sns__PC2 EQU CYREG_GPIO_PRT1_PC2
CSD_Sns__PORT EQU 1
CSD_Sns__PS EQU CYREG_GPIO_PRT1_PS

/* Vhi */
Vhi__0__DR EQU CYREG_GPIO_PRT3_DR
Vhi__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Vhi__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Vhi__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Vhi__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Vhi__0__HSIOM_MASK EQU 0xF0000000
Vhi__0__HSIOM_SHIFT EQU 28
Vhi__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Vhi__0__INTR EQU CYREG_GPIO_PRT3_INTR
Vhi__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Vhi__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Vhi__0__MASK EQU 0x80
Vhi__0__PC EQU CYREG_GPIO_PRT3_PC
Vhi__0__PC2 EQU CYREG_GPIO_PRT3_PC2
Vhi__0__PORT EQU 3
Vhi__0__PS EQU CYREG_GPIO_PRT3_PS
Vhi__0__SHIFT EQU 7
Vhi__DR EQU CYREG_GPIO_PRT3_DR
Vhi__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Vhi__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Vhi__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Vhi__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Vhi__INTR EQU CYREG_GPIO_PRT3_INTR
Vhi__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Vhi__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Vhi__MASK EQU 0x80
Vhi__PC EQU CYREG_GPIO_PRT3_PC
Vhi__PC2 EQU CYREG_GPIO_PRT3_PC2
Vhi__PORT EQU 3
Vhi__PS EQU CYREG_GPIO_PRT3_PS
Vhi__SHIFT EQU 7

/* VREF */
VREF__0__DR EQU CYREG_GPIO_PRT1_DR
VREF__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
VREF__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
VREF__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
VREF__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
VREF__0__HSIOM_MASK EQU 0x0000F000
VREF__0__HSIOM_SHIFT EQU 12
VREF__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
VREF__0__INTR EQU CYREG_GPIO_PRT1_INTR
VREF__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
VREF__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
VREF__0__MASK EQU 0x08
VREF__0__PC EQU CYREG_GPIO_PRT1_PC
VREF__0__PC2 EQU CYREG_GPIO_PRT1_PC2
VREF__0__PORT EQU 1
VREF__0__PS EQU CYREG_GPIO_PRT1_PS
VREF__0__SHIFT EQU 3
VREF__DR EQU CYREG_GPIO_PRT1_DR
VREF__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
VREF__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
VREF__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
VREF__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
VREF__INTR EQU CYREG_GPIO_PRT1_INTR
VREF__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
VREF__INTSTAT EQU CYREG_GPIO_PRT1_INTR
VREF__MASK EQU 0x08
VREF__PC EQU CYREG_GPIO_PRT1_PC
VREF__PC2 EQU CYREG_GPIO_PRT1_PC2
VREF__PORT EQU 1
VREF__PS EQU CYREG_GPIO_PRT1_PS
VREF__SHIFT EQU 3

/* Vlow */
Vlow__0__DR EQU CYREG_GPIO_PRT3_DR
Vlow__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Vlow__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Vlow__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Vlow__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Vlow__0__HSIOM_MASK EQU 0x0F000000
Vlow__0__HSIOM_SHIFT EQU 24
Vlow__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Vlow__0__INTR EQU CYREG_GPIO_PRT3_INTR
Vlow__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Vlow__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Vlow__0__MASK EQU 0x40
Vlow__0__PC EQU CYREG_GPIO_PRT3_PC
Vlow__0__PC2 EQU CYREG_GPIO_PRT3_PC2
Vlow__0__PORT EQU 3
Vlow__0__PS EQU CYREG_GPIO_PRT3_PS
Vlow__0__SHIFT EQU 6
Vlow__DR EQU CYREG_GPIO_PRT3_DR
Vlow__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Vlow__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Vlow__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Vlow__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Vlow__INTR EQU CYREG_GPIO_PRT3_INTR
Vlow__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Vlow__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Vlow__MASK EQU 0x40
Vlow__PC EQU CYREG_GPIO_PRT3_PC
Vlow__PC2 EQU CYREG_GPIO_PRT3_PC2
Vlow__PORT EQU 3
Vlow__PS EQU CYREG_GPIO_PRT3_PS
Vlow__SHIFT EQU 6

/* EzI2C_rx */
EzI2C_rx__0__DR EQU CYREG_GPIO_PRT3_DR
EzI2C_rx__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
EzI2C_rx__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
EzI2C_rx__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
EzI2C_rx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
EzI2C_rx__0__HSIOM_GPIO EQU 0
EzI2C_rx__0__HSIOM_I2C EQU 14
EzI2C_rx__0__HSIOM_I2C_SCL EQU 14
EzI2C_rx__0__HSIOM_MASK EQU 0x0000000F
EzI2C_rx__0__HSIOM_SHIFT EQU 0
EzI2C_rx__0__HSIOM_SPI EQU 15
EzI2C_rx__0__HSIOM_SPI_MOSI EQU 15
EzI2C_rx__0__HSIOM_UART EQU 9
EzI2C_rx__0__HSIOM_UART_RX EQU 9
EzI2C_rx__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
EzI2C_rx__0__INTR EQU CYREG_GPIO_PRT3_INTR
EzI2C_rx__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
EzI2C_rx__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
EzI2C_rx__0__MASK EQU 0x01
EzI2C_rx__0__PC EQU CYREG_GPIO_PRT3_PC
EzI2C_rx__0__PC2 EQU CYREG_GPIO_PRT3_PC2
EzI2C_rx__0__PORT EQU 3
EzI2C_rx__0__PS EQU CYREG_GPIO_PRT3_PS
EzI2C_rx__0__SHIFT EQU 0
EzI2C_rx__DR EQU CYREG_GPIO_PRT3_DR
EzI2C_rx__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
EzI2C_rx__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
EzI2C_rx__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
EzI2C_rx__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
EzI2C_rx__INTR EQU CYREG_GPIO_PRT3_INTR
EzI2C_rx__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
EzI2C_rx__INTSTAT EQU CYREG_GPIO_PRT3_INTR
EzI2C_rx__MASK EQU 0x01
EzI2C_rx__PC EQU CYREG_GPIO_PRT3_PC
EzI2C_rx__PC2 EQU CYREG_GPIO_PRT3_PC2
EzI2C_rx__PORT EQU 3
EzI2C_rx__PS EQU CYREG_GPIO_PRT3_PS
EzI2C_rx__SHIFT EQU 0

/* EzI2C_SCB */
EzI2C_SCB__CTRL EQU CYREG_SCB0_CTRL
EzI2C_SCB__EZ_DATA0 EQU CYREG_SCB0_EZ_DATA0
EzI2C_SCB__EZ_DATA1 EQU CYREG_SCB0_EZ_DATA1
EzI2C_SCB__EZ_DATA10 EQU CYREG_SCB0_EZ_DATA10
EzI2C_SCB__EZ_DATA11 EQU CYREG_SCB0_EZ_DATA11
EzI2C_SCB__EZ_DATA12 EQU CYREG_SCB0_EZ_DATA12
EzI2C_SCB__EZ_DATA13 EQU CYREG_SCB0_EZ_DATA13
EzI2C_SCB__EZ_DATA14 EQU CYREG_SCB0_EZ_DATA14
EzI2C_SCB__EZ_DATA15 EQU CYREG_SCB0_EZ_DATA15
EzI2C_SCB__EZ_DATA16 EQU CYREG_SCB0_EZ_DATA16
EzI2C_SCB__EZ_DATA17 EQU CYREG_SCB0_EZ_DATA17
EzI2C_SCB__EZ_DATA18 EQU CYREG_SCB0_EZ_DATA18
EzI2C_SCB__EZ_DATA19 EQU CYREG_SCB0_EZ_DATA19
EzI2C_SCB__EZ_DATA2 EQU CYREG_SCB0_EZ_DATA2
EzI2C_SCB__EZ_DATA20 EQU CYREG_SCB0_EZ_DATA20
EzI2C_SCB__EZ_DATA21 EQU CYREG_SCB0_EZ_DATA21
EzI2C_SCB__EZ_DATA22 EQU CYREG_SCB0_EZ_DATA22
EzI2C_SCB__EZ_DATA23 EQU CYREG_SCB0_EZ_DATA23
EzI2C_SCB__EZ_DATA24 EQU CYREG_SCB0_EZ_DATA24
EzI2C_SCB__EZ_DATA25 EQU CYREG_SCB0_EZ_DATA25
EzI2C_SCB__EZ_DATA26 EQU CYREG_SCB0_EZ_DATA26
EzI2C_SCB__EZ_DATA27 EQU CYREG_SCB0_EZ_DATA27
EzI2C_SCB__EZ_DATA28 EQU CYREG_SCB0_EZ_DATA28
EzI2C_SCB__EZ_DATA29 EQU CYREG_SCB0_EZ_DATA29
EzI2C_SCB__EZ_DATA3 EQU CYREG_SCB0_EZ_DATA3
EzI2C_SCB__EZ_DATA30 EQU CYREG_SCB0_EZ_DATA30
EzI2C_SCB__EZ_DATA31 EQU CYREG_SCB0_EZ_DATA31
EzI2C_SCB__EZ_DATA4 EQU CYREG_SCB0_EZ_DATA4
EzI2C_SCB__EZ_DATA5 EQU CYREG_SCB0_EZ_DATA5
EzI2C_SCB__EZ_DATA6 EQU CYREG_SCB0_EZ_DATA6
EzI2C_SCB__EZ_DATA7 EQU CYREG_SCB0_EZ_DATA7
EzI2C_SCB__EZ_DATA8 EQU CYREG_SCB0_EZ_DATA8
EzI2C_SCB__EZ_DATA9 EQU CYREG_SCB0_EZ_DATA9
EzI2C_SCB__I2C_CFG EQU CYREG_SCB0_I2C_CFG
EzI2C_SCB__I2C_CTRL EQU CYREG_SCB0_I2C_CTRL
EzI2C_SCB__I2C_M_CMD EQU CYREG_SCB0_I2C_M_CMD
EzI2C_SCB__I2C_S_CMD EQU CYREG_SCB0_I2C_S_CMD
EzI2C_SCB__I2C_STATUS EQU CYREG_SCB0_I2C_STATUS
EzI2C_SCB__INTR_CAUSE EQU CYREG_SCB0_INTR_CAUSE
EzI2C_SCB__INTR_I2C_EC EQU CYREG_SCB0_INTR_I2C_EC
EzI2C_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB0_INTR_I2C_EC_MASK
EzI2C_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB0_INTR_I2C_EC_MASKED
EzI2C_SCB__INTR_M EQU CYREG_SCB0_INTR_M
EzI2C_SCB__INTR_M_MASK EQU CYREG_SCB0_INTR_M_MASK
EzI2C_SCB__INTR_M_MASKED EQU CYREG_SCB0_INTR_M_MASKED
EzI2C_SCB__INTR_M_SET EQU CYREG_SCB0_INTR_M_SET
EzI2C_SCB__INTR_RX EQU CYREG_SCB0_INTR_RX
EzI2C_SCB__INTR_RX_MASK EQU CYREG_SCB0_INTR_RX_MASK
EzI2C_SCB__INTR_RX_MASKED EQU CYREG_SCB0_INTR_RX_MASKED
EzI2C_SCB__INTR_RX_SET EQU CYREG_SCB0_INTR_RX_SET
EzI2C_SCB__INTR_S EQU CYREG_SCB0_INTR_S
EzI2C_SCB__INTR_S_MASK EQU CYREG_SCB0_INTR_S_MASK
EzI2C_SCB__INTR_S_MASKED EQU CYREG_SCB0_INTR_S_MASKED
EzI2C_SCB__INTR_S_SET EQU CYREG_SCB0_INTR_S_SET
EzI2C_SCB__INTR_SPI_EC EQU CYREG_SCB0_INTR_SPI_EC
EzI2C_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB0_INTR_SPI_EC_MASK
EzI2C_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB0_INTR_SPI_EC_MASKED
EzI2C_SCB__INTR_TX EQU CYREG_SCB0_INTR_TX
EzI2C_SCB__INTR_TX_MASK EQU CYREG_SCB0_INTR_TX_MASK
EzI2C_SCB__INTR_TX_MASKED EQU CYREG_SCB0_INTR_TX_MASKED
EzI2C_SCB__INTR_TX_SET EQU CYREG_SCB0_INTR_TX_SET
EzI2C_SCB__RX_CTRL EQU CYREG_SCB0_RX_CTRL
EzI2C_SCB__RX_FIFO_CTRL EQU CYREG_SCB0_RX_FIFO_CTRL
EzI2C_SCB__RX_FIFO_RD EQU CYREG_SCB0_RX_FIFO_RD
EzI2C_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB0_RX_FIFO_RD_SILENT
EzI2C_SCB__RX_FIFO_STATUS EQU CYREG_SCB0_RX_FIFO_STATUS
EzI2C_SCB__RX_MATCH EQU CYREG_SCB0_RX_MATCH
EzI2C_SCB__SPI_CTRL EQU CYREG_SCB0_SPI_CTRL
EzI2C_SCB__SPI_STATUS EQU CYREG_SCB0_SPI_STATUS
EzI2C_SCB__SS0_POSISTION EQU 0
EzI2C_SCB__SS1_POSISTION EQU 1
EzI2C_SCB__SS2_POSISTION EQU 2
EzI2C_SCB__SS3_POSISTION EQU 3
EzI2C_SCB__STATUS EQU CYREG_SCB0_STATUS
EzI2C_SCB__TX_CTRL EQU CYREG_SCB0_TX_CTRL
EzI2C_SCB__TX_FIFO_CTRL EQU CYREG_SCB0_TX_FIFO_CTRL
EzI2C_SCB__TX_FIFO_STATUS EQU CYREG_SCB0_TX_FIFO_STATUS
EzI2C_SCB__TX_FIFO_WR EQU CYREG_SCB0_TX_FIFO_WR
EzI2C_SCB__UART_CTRL EQU CYREG_SCB0_UART_CTRL
EzI2C_SCB__UART_FLOW_CTRL EQU CYREG_SCB0_UART_FLOW_CTRL
EzI2C_SCB__UART_RX_CTRL EQU CYREG_SCB0_UART_RX_CTRL
EzI2C_SCB__UART_RX_STATUS EQU CYREG_SCB0_UART_RX_STATUS
EzI2C_SCB__UART_TX_CTRL EQU CYREG_SCB0_UART_TX_CTRL

/* EzI2C_SCBCLK */
EzI2C_SCBCLK__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL0
EzI2C_SCBCLK__DIV_ID EQU 0x00000043
EzI2C_SCBCLK__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL3
EzI2C_SCBCLK__PA_DIV_ID EQU 0x000000FF

/* EzI2C_tx */
EzI2C_tx__0__DR EQU CYREG_GPIO_PRT5_DR
EzI2C_tx__0__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
EzI2C_tx__0__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
EzI2C_tx__0__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
EzI2C_tx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL5
EzI2C_tx__0__HSIOM_GPIO EQU 0
EzI2C_tx__0__HSIOM_I2C EQU 14
EzI2C_tx__0__HSIOM_I2C_SDA EQU 14
EzI2C_tx__0__HSIOM_MASK EQU 0x000000F0
EzI2C_tx__0__HSIOM_SHIFT EQU 4
EzI2C_tx__0__HSIOM_SPI EQU 15
EzI2C_tx__0__HSIOM_SPI_MISO EQU 15
EzI2C_tx__0__HSIOM_UART EQU 9
EzI2C_tx__0__HSIOM_UART_TX EQU 9
EzI2C_tx__0__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
EzI2C_tx__0__INTR EQU CYREG_GPIO_PRT5_INTR
EzI2C_tx__0__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
EzI2C_tx__0__INTSTAT EQU CYREG_GPIO_PRT5_INTR
EzI2C_tx__0__MASK EQU 0x02
EzI2C_tx__0__PC EQU CYREG_GPIO_PRT5_PC
EzI2C_tx__0__PC2 EQU CYREG_GPIO_PRT5_PC2
EzI2C_tx__0__PORT EQU 5
EzI2C_tx__0__PS EQU CYREG_GPIO_PRT5_PS
EzI2C_tx__0__SHIFT EQU 1
EzI2C_tx__DR EQU CYREG_GPIO_PRT5_DR
EzI2C_tx__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
EzI2C_tx__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
EzI2C_tx__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
EzI2C_tx__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
EzI2C_tx__INTR EQU CYREG_GPIO_PRT5_INTR
EzI2C_tx__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
EzI2C_tx__INTSTAT EQU CYREG_GPIO_PRT5_INTR
EzI2C_tx__MASK EQU 0x02
EzI2C_tx__PC EQU CYREG_GPIO_PRT5_PC
EzI2C_tx__PC2 EQU CYREG_GPIO_PRT5_PC2
EzI2C_tx__PORT EQU 5
EzI2C_tx__PS EQU CYREG_GPIO_PRT5_PS
EzI2C_tx__SHIFT EQU 1

/* PVref_cy_psoc4_pref */
PVref_cy_psoc4_pref_PRB_REF EQU CYREG_PASS_PRB_REF0

/* TIA_IN */
TIA_IN__0__DR EQU CYREG_GPIO_PRT2_DR
TIA_IN__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
TIA_IN__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
TIA_IN__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
TIA_IN__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
TIA_IN__0__HSIOM_MASK EQU 0x000F0000
TIA_IN__0__HSIOM_SHIFT EQU 16
TIA_IN__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
TIA_IN__0__INTR EQU CYREG_GPIO_PRT2_INTR
TIA_IN__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
TIA_IN__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
TIA_IN__0__MASK EQU 0x10
TIA_IN__0__PC EQU CYREG_GPIO_PRT2_PC
TIA_IN__0__PC2 EQU CYREG_GPIO_PRT2_PC2
TIA_IN__0__PORT EQU 2
TIA_IN__0__PS EQU CYREG_GPIO_PRT2_PS
TIA_IN__0__SHIFT EQU 4
TIA_IN__DR EQU CYREG_GPIO_PRT2_DR
TIA_IN__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
TIA_IN__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
TIA_IN__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
TIA_IN__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
TIA_IN__INTR EQU CYREG_GPIO_PRT2_INTR
TIA_IN__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
TIA_IN__INTSTAT EQU CYREG_GPIO_PRT2_INTR
TIA_IN__MASK EQU 0x10
TIA_IN__PC EQU CYREG_GPIO_PRT2_PC
TIA_IN__PC2 EQU CYREG_GPIO_PRT2_PC2
TIA_IN__PORT EQU 2
TIA_IN__PS EQU CYREG_GPIO_PRT2_PS
TIA_IN__SHIFT EQU 4

/* Vtherm */
Vtherm__0__DR EQU CYREG_GPIO_PRT3_DR
Vtherm__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Vtherm__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Vtherm__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Vtherm__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Vtherm__0__HSIOM_MASK EQU 0x00F00000
Vtherm__0__HSIOM_SHIFT EQU 20
Vtherm__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Vtherm__0__INTR EQU CYREG_GPIO_PRT3_INTR
Vtherm__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Vtherm__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Vtherm__0__MASK EQU 0x20
Vtherm__0__PC EQU CYREG_GPIO_PRT3_PC
Vtherm__0__PC2 EQU CYREG_GPIO_PRT3_PC2
Vtherm__0__PORT EQU 3
Vtherm__0__PS EQU CYREG_GPIO_PRT3_PS
Vtherm__0__SHIFT EQU 5
Vtherm__DR EQU CYREG_GPIO_PRT3_DR
Vtherm__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Vtherm__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Vtherm__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Vtherm__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Vtherm__INTR EQU CYREG_GPIO_PRT3_INTR
Vtherm__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Vtherm__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Vtherm__MASK EQU 0x20
Vtherm__PC EQU CYREG_GPIO_PRT3_PC
Vtherm__PC2 EQU CYREG_GPIO_PRT3_PC2
Vtherm__PORT EQU 3
Vtherm__PS EQU CYREG_GPIO_PRT3_PS
Vtherm__SHIFT EQU 5

/* Clock_1 */
Clock_1__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL9
Clock_1__DIV_ID EQU 0x00000080
Clock_1__DIV_REGISTER EQU CYREG_PERI_DIV_16_5_CTL0
Clock_1__FRAC_MASK EQU 0x000000F8
Clock_1__PA_DIV_ID EQU 0x000000FF

/* Clock_2 */
Clock_2__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL14
Clock_2__DIV_ID EQU 0x00000081
Clock_2__DIV_REGISTER EQU CYREG_PERI_DIV_16_5_CTL1
Clock_2__FRAC_MASK EQU 0x000000F8
Clock_2__PA_DIV_ID EQU 0x000000FF

/* Clock_3 */
Clock_3__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL13
Clock_3__DIV_ID EQU 0x00000042
Clock_3__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL2
Clock_3__PA_DIV_ID EQU 0x000000FF

/* LED_Red */
LED_Red__0__DR EQU CYREG_GPIO_PRT1_DR
LED_Red__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
LED_Red__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
LED_Red__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
LED_Red__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
LED_Red__0__HSIOM_MASK EQU 0x000F0000
LED_Red__0__HSIOM_SHIFT EQU 16
LED_Red__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
LED_Red__0__INTR EQU CYREG_GPIO_PRT1_INTR
LED_Red__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
LED_Red__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
LED_Red__0__MASK EQU 0x10
LED_Red__0__PC EQU CYREG_GPIO_PRT1_PC
LED_Red__0__PC2 EQU CYREG_GPIO_PRT1_PC2
LED_Red__0__PORT EQU 1
LED_Red__0__PS EQU CYREG_GPIO_PRT1_PS
LED_Red__0__SHIFT EQU 4
LED_Red__DR EQU CYREG_GPIO_PRT1_DR
LED_Red__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
LED_Red__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
LED_Red__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
LED_Red__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
LED_Red__INTR EQU CYREG_GPIO_PRT1_INTR
LED_Red__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
LED_Red__INTSTAT EQU CYREG_GPIO_PRT1_INTR
LED_Red__MASK EQU 0x10
LED_Red__PC EQU CYREG_GPIO_PRT1_PC
LED_Red__PC2 EQU CYREG_GPIO_PRT1_PC2
LED_Red__PORT EQU 1
LED_Red__PS EQU CYREG_GPIO_PRT1_PS
LED_Red__SHIFT EQU 4

/* Pin_PIR */
Pin_PIR__0__DR EQU CYREG_GPIO_PRT2_DR
Pin_PIR__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Pin_PIR__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Pin_PIR__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Pin_PIR__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Pin_PIR__0__HSIOM_MASK EQU 0x0000000F
Pin_PIR__0__HSIOM_SHIFT EQU 0
Pin_PIR__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pin_PIR__0__INTR EQU CYREG_GPIO_PRT2_INTR
Pin_PIR__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pin_PIR__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Pin_PIR__0__MASK EQU 0x01
Pin_PIR__0__PC EQU CYREG_GPIO_PRT2_PC
Pin_PIR__0__PC2 EQU CYREG_GPIO_PRT2_PC2
Pin_PIR__0__PORT EQU 2
Pin_PIR__0__PS EQU CYREG_GPIO_PRT2_PS
Pin_PIR__0__SHIFT EQU 0
Pin_PIR__DR EQU CYREG_GPIO_PRT2_DR
Pin_PIR__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Pin_PIR__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Pin_PIR__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Pin_PIR__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pin_PIR__INTR EQU CYREG_GPIO_PRT2_INTR
Pin_PIR__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pin_PIR__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Pin_PIR__MASK EQU 0x01
Pin_PIR__PC EQU CYREG_GPIO_PRT2_PC
Pin_PIR__PC2 EQU CYREG_GPIO_PRT2_PC2
Pin_PIR__PORT EQU 2
Pin_PIR__PS EQU CYREG_GPIO_PRT2_PS
Pin_PIR__SHIFT EQU 0

/* TIA_OUT */
TIA_OUT__0__DR EQU CYREG_GPIO_PRT2_DR
TIA_OUT__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
TIA_OUT__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
TIA_OUT__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
TIA_OUT__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
TIA_OUT__0__HSIOM_MASK EQU 0x0000F000
TIA_OUT__0__HSIOM_SHIFT EQU 12
TIA_OUT__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
TIA_OUT__0__INTR EQU CYREG_GPIO_PRT2_INTR
TIA_OUT__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
TIA_OUT__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
TIA_OUT__0__MASK EQU 0x08
TIA_OUT__0__PC EQU CYREG_GPIO_PRT2_PC
TIA_OUT__0__PC2 EQU CYREG_GPIO_PRT2_PC2
TIA_OUT__0__PORT EQU 2
TIA_OUT__0__PS EQU CYREG_GPIO_PRT2_PS
TIA_OUT__0__SHIFT EQU 3
TIA_OUT__DR EQU CYREG_GPIO_PRT2_DR
TIA_OUT__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
TIA_OUT__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
TIA_OUT__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
TIA_OUT__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
TIA_OUT__INTR EQU CYREG_GPIO_PRT2_INTR
TIA_OUT__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
TIA_OUT__INTSTAT EQU CYREG_GPIO_PRT2_INTR
TIA_OUT__MASK EQU 0x08
TIA_OUT__PC EQU CYREG_GPIO_PRT2_PC
TIA_OUT__PC2 EQU CYREG_GPIO_PRT2_PC2
TIA_OUT__PORT EQU 2
TIA_OUT__PS EQU CYREG_GPIO_PRT2_PS
TIA_OUT__SHIFT EQU 3

/* TIA_REF */
TIA_REF__0__DR EQU CYREG_GPIO_PRT2_DR
TIA_REF__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
TIA_REF__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
TIA_REF__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
TIA_REF__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
TIA_REF__0__HSIOM_MASK EQU 0x00F00000
TIA_REF__0__HSIOM_SHIFT EQU 20
TIA_REF__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
TIA_REF__0__INTR EQU CYREG_GPIO_PRT2_INTR
TIA_REF__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
TIA_REF__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
TIA_REF__0__MASK EQU 0x20
TIA_REF__0__PC EQU CYREG_GPIO_PRT2_PC
TIA_REF__0__PC2 EQU CYREG_GPIO_PRT2_PC2
TIA_REF__0__PORT EQU 2
TIA_REF__0__PS EQU CYREG_GPIO_PRT2_PS
TIA_REF__0__SHIFT EQU 5
TIA_REF__DR EQU CYREG_GPIO_PRT2_DR
TIA_REF__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
TIA_REF__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
TIA_REF__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
TIA_REF__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
TIA_REF__INTR EQU CYREG_GPIO_PRT2_INTR
TIA_REF__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
TIA_REF__INTSTAT EQU CYREG_GPIO_PRT2_INTR
TIA_REF__MASK EQU 0x20
TIA_REF__PC EQU CYREG_GPIO_PRT2_PC
TIA_REF__PC2 EQU CYREG_GPIO_PRT2_PC2
TIA_REF__PORT EQU 2
TIA_REF__PS EQU CYREG_GPIO_PRT2_PS
TIA_REF__SHIFT EQU 5

/* Clk_1kHz */
Clk_1kHz__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL4
Clk_1kHz__DIV_ID EQU 0x00000044
Clk_1kHz__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL4
Clk_1kHz__PA_DIV_ID EQU 0x000000FF

/* LED_Blue */
LED_Blue__0__DR EQU CYREG_GPIO_PRT1_DR
LED_Blue__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
LED_Blue__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
LED_Blue__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
LED_Blue__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
LED_Blue__0__HSIOM_MASK EQU 0x0F000000
LED_Blue__0__HSIOM_SHIFT EQU 24
LED_Blue__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
LED_Blue__0__INTR EQU CYREG_GPIO_PRT1_INTR
LED_Blue__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
LED_Blue__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
LED_Blue__0__MASK EQU 0x40
LED_Blue__0__PC EQU CYREG_GPIO_PRT1_PC
LED_Blue__0__PC2 EQU CYREG_GPIO_PRT1_PC2
LED_Blue__0__PORT EQU 1
LED_Blue__0__PS EQU CYREG_GPIO_PRT1_PS
LED_Blue__0__SHIFT EQU 6
LED_Blue__DR EQU CYREG_GPIO_PRT1_DR
LED_Blue__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
LED_Blue__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
LED_Blue__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
LED_Blue__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
LED_Blue__INTR EQU CYREG_GPIO_PRT1_INTR
LED_Blue__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
LED_Blue__INTSTAT EQU CYREG_GPIO_PRT1_INTR
LED_Blue__MASK EQU 0x40
LED_Blue__PC EQU CYREG_GPIO_PRT1_PC
LED_Blue__PC2 EQU CYREG_GPIO_PRT1_PC2
LED_Blue__PORT EQU 1
LED_Blue__PS EQU CYREG_GPIO_PRT1_PS
LED_Blue__SHIFT EQU 6

/* DownMixer_UABH_A_halfuab */
DownMixer_UABH_A_halfuab__AGND_TIED EQU CYREG_UAB0_OA0_CTRL
DownMixer_UABH_A_halfuab__AGND_TIED_SHIFT EQU 24
DownMixer_UABH_A_halfuab__CAP_AB_VAL_NXT EQU CYREG_UAB0_CAP_AB1_VAL_NXT
DownMixer_UABH_A_halfuab__CAP_ABCF_VAL EQU CYREG_UAB0_CAP_ABCF1_VAL
DownMixer_UABH_A_halfuab__CAP_CF_VAL_NXT EQU CYREG_UAB0_CAP_CF1_VAL_NXT
DownMixer_UABH_A_halfuab__CAP_CTRL EQU CYREG_UAB0_CAP_CTRL1
DownMixer_UABH_A_halfuab__HALF_UAB_NUMBER EQU 1
DownMixer_UABH_A_halfuab__INTR EQU CYREG_UAB0_INTR
DownMixer_UABH_A_halfuab__INTR_COMP_MASK_SHIFT EQU 16
DownMixer_UABH_A_halfuab__INTR_COMP_MASKED_SHIFT EQU 16
DownMixer_UABH_A_halfuab__INTR_COMP_SET_SHIFT EQU 16
DownMixer_UABH_A_halfuab__INTR_COMP_SHIFT EQU 16
DownMixer_UABH_A_halfuab__INTR_MASK EQU CYREG_UAB0_INTR_MASK
DownMixer_UABH_A_halfuab__INTR_MASKED EQU CYREG_UAB0_INTR_MASKED
DownMixer_UABH_A_halfuab__INTR_SET EQU CYREG_UAB0_INTR_SET
DownMixer_UABH_A_halfuab__INTR_VDAC_EMPTY_MASK_SHIFT EQU 17
DownMixer_UABH_A_halfuab__INTR_VDAC_EMPTY_MASKED_SHIFT EQU 17
DownMixer_UABH_A_halfuab__INTR_VDAC_EMPTY_SET_SHIFT EQU 17
DownMixer_UABH_A_halfuab__INTR_VDAC_EMPTY_SHIFT EQU 17
DownMixer_UABH_A_halfuab__ISPAIRED EQU 0
DownMixer_UABH_A_halfuab__MODBIT0_SEL EQU -1
DownMixer_UABH_A_halfuab__MODBIT1_SEL EQU -1
DownMixer_UABH_A_halfuab__OA_CTRL EQU CYREG_UAB0_OA1_CTRL
DownMixer_UABH_A_halfuab__POSITION EQU 1
DownMixer_UABH_A_halfuab__REF_TIED EQU CYREG_UAB0_OA1_CTRL
DownMixer_UABH_A_halfuab__REF_TIED_SHIFT EQU 24
DownMixer_UABH_A_halfuab__SRAM_CTRL EQU CYREG_UAB0_SRAM1_CTRL
DownMixer_UABH_A_halfuab__SRAM0 EQU CYREG_UAB0_SRAM10
DownMixer_UABH_A_halfuab__SRAM1 EQU CYREG_UAB0_SRAM11
DownMixer_UABH_A_halfuab__SRAM10 EQU CYREG_UAB0_SRAM110
DownMixer_UABH_A_halfuab__SRAM11 EQU CYREG_UAB0_SRAM111
DownMixer_UABH_A_halfuab__SRAM12 EQU CYREG_UAB0_SRAM112
DownMixer_UABH_A_halfuab__SRAM13 EQU CYREG_UAB0_SRAM113
DownMixer_UABH_A_halfuab__SRAM14 EQU CYREG_UAB0_SRAM114
DownMixer_UABH_A_halfuab__SRAM15 EQU CYREG_UAB0_SRAM115
DownMixer_UABH_A_halfuab__SRAM2 EQU CYREG_UAB0_SRAM12
DownMixer_UABH_A_halfuab__SRAM3 EQU CYREG_UAB0_SRAM13
DownMixer_UABH_A_halfuab__SRAM4 EQU CYREG_UAB0_SRAM14
DownMixer_UABH_A_halfuab__SRAM5 EQU CYREG_UAB0_SRAM15
DownMixer_UABH_A_halfuab__SRAM6 EQU CYREG_UAB0_SRAM16
DownMixer_UABH_A_halfuab__SRAM7 EQU CYREG_UAB0_SRAM17
DownMixer_UABH_A_halfuab__SRAM8 EQU CYREG_UAB0_SRAM18
DownMixer_UABH_A_halfuab__SRAM9 EQU CYREG_UAB0_SRAM19
DownMixer_UABH_A_halfuab__SRC_AGNDBUF EQU 5
DownMixer_UABH_A_halfuab__SRC_REFBUF EQU 4
DownMixer_UABH_A_halfuab__SRC_VIN0 EQU 0
DownMixer_UABH_A_halfuab__SRC_VIN1 EQU 1
DownMixer_UABH_A_halfuab__SRC_VIN2 EQU 2
DownMixer_UABH_A_halfuab__SRC_VIN3 EQU 3
DownMixer_UABH_A_halfuab__STARTUP_DELAY EQU CYREG_UAB0_STARTUP_DELAY1
DownMixer_UABH_A_halfuab__STAT EQU CYREG_UAB0_STAT1
DownMixer_UABH_A_halfuab__STRB_RST_SEL EQU -1
DownMixer_UABH_A_halfuab__SUBSAMPLE_CTRL EQU CYREG_UAB0_SUBSAMPLE_CTRL1
DownMixer_UABH_A_halfuab__SW_AA EQU CYREG_UAB0_SW_CA0_IN1
DownMixer_UABH_A_halfuab__SW_AA_SHIFT EQU 0
DownMixer_UABH_A_halfuab__SW_BB EQU CYREG_UAB0_SW_CB0_IN1
DownMixer_UABH_A_halfuab__SW_BB_SHIFT EQU 0
DownMixer_UABH_A_halfuab__SW_BOOST_CTRL EQU CYREG_UAB0_SW_BOOST_CTRL1
DownMixer_UABH_A_halfuab__SW_CA_IN0 EQU CYREG_UAB0_SW_CA1_IN0
DownMixer_UABH_A_halfuab__SW_CA_IN1 EQU CYREG_UAB0_SW_CA1_IN1
DownMixer_UABH_A_halfuab__SW_CA_TOP EQU CYREG_UAB0_SW_CA1_TOP
DownMixer_UABH_A_halfuab__SW_CB_IN0 EQU CYREG_UAB0_SW_CB1_IN0
DownMixer_UABH_A_halfuab__SW_CB_IN1 EQU CYREG_UAB0_SW_CB1_IN1
DownMixer_UABH_A_halfuab__SW_CB_TOP EQU CYREG_UAB0_SW_CB1_TOP
DownMixer_UABH_A_halfuab__SW_CC EQU CYREG_UAB0_SW_CC0_IN1
DownMixer_UABH_A_halfuab__SW_CC_IN0 EQU CYREG_UAB0_SW_CC1_IN0
DownMixer_UABH_A_halfuab__SW_CC_IN1 EQU CYREG_UAB0_SW_CC1_IN1
DownMixer_UABH_A_halfuab__SW_CC_SHIFT EQU 0
DownMixer_UABH_A_halfuab__SW_CC_TOP EQU CYREG_UAB0_SW_CC1_TOP
DownMixer_UABH_A_halfuab__SW_CF_BOT EQU CYREG_UAB0_SW_CF1_BOT
DownMixer_UABH_A_halfuab__SW_MODBIT_SRC EQU CYREG_UAB0_SW_MODBIT_SRC1
DownMixer_UABH_A_halfuab__SW_OTHER EQU CYREG_UAB0_SW_OTHER1
DownMixer_UABH_A_halfuab__SW_STATIC EQU CYREG_UAB0_SW_STATIC1
DownMixer_UABH_A_halfuab__TRIG_SEL EQU -1
DownMixer_UABH_A_halfuab__UAB_CTRL EQU CYREG_UAB0_UAB_CTRL
DownMixer_UABH_A_halfuab__UAB_NUMBER EQU 0
DownMixer_UABH_A_halfuab__VAGND_SRC EQU DownMixer_UABH_A_halfuab__SRC_AGNDBUF
DownMixer_UABH_A_halfuab__VREF_SRC EQU DownMixer_UABH_A_halfuab__SRC_REFBUF
DownMixer_UABH_A_halfuab__X0 EQU DownMixer_UABH_A_halfuab__SRC_VIN2
DownMixer_UABH_A_halfuab__X1 EQU -1
DownMixer_UABH_A_halfuab__X2 EQU -1
DownMixer_UABH_A_halfuab__X3 EQU -1

/* LED_Green */
LED_Green__0__DR EQU CYREG_GPIO_PRT2_DR
LED_Green__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
LED_Green__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
LED_Green__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
LED_Green__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
LED_Green__0__HSIOM_MASK EQU 0x0F000000
LED_Green__0__HSIOM_SHIFT EQU 24
LED_Green__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
LED_Green__0__INTR EQU CYREG_GPIO_PRT2_INTR
LED_Green__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
LED_Green__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
LED_Green__0__MASK EQU 0x40
LED_Green__0__PC EQU CYREG_GPIO_PRT2_PC
LED_Green__0__PC2 EQU CYREG_GPIO_PRT2_PC2
LED_Green__0__PORT EQU 2
LED_Green__0__PS EQU CYREG_GPIO_PRT2_PS
LED_Green__0__SHIFT EQU 6
LED_Green__DR EQU CYREG_GPIO_PRT2_DR
LED_Green__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
LED_Green__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
LED_Green__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
LED_Green__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
LED_Green__INTR EQU CYREG_GPIO_PRT2_INTR
LED_Green__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
LED_Green__INTSTAT EQU CYREG_GPIO_PRT2_INTR
LED_Green__MASK EQU 0x40
LED_Green__PC EQU CYREG_GPIO_PRT2_PC
LED_Green__PC2 EQU CYREG_GPIO_PRT2_PC2
LED_Green__PORT EQU 2
LED_Green__PS EQU CYREG_GPIO_PRT2_PS
LED_Green__SHIFT EQU 6

/* Opamp_TIA_cy_psoc4_abuf */
Opamp_TIA_cy_psoc4_abuf__COMP_STAT EQU CYREG_CTB0_COMP_STAT
Opamp_TIA_cy_psoc4_abuf__COMP_STAT_SHIFT EQU 16
Opamp_TIA_cy_psoc4_abuf__CTB_CTB_CTRL EQU CYREG_CTB0_CTB_CTRL
Opamp_TIA_cy_psoc4_abuf__INTR EQU CYREG_CTB0_INTR
Opamp_TIA_cy_psoc4_abuf__INTR_MASK EQU CYREG_CTB0_INTR_MASK
Opamp_TIA_cy_psoc4_abuf__INTR_MASK_SHIFT EQU 1
Opamp_TIA_cy_psoc4_abuf__INTR_MASKED EQU CYREG_CTB0_INTR_MASKED
Opamp_TIA_cy_psoc4_abuf__INTR_MASKED_SHIFT EQU 1
Opamp_TIA_cy_psoc4_abuf__INTR_SET EQU CYREG_CTB0_INTR_SET
Opamp_TIA_cy_psoc4_abuf__INTR_SET_SHIFT EQU 1
Opamp_TIA_cy_psoc4_abuf__INTR_SHIFT EQU 1
Opamp_TIA_cy_psoc4_abuf__OA_COMP_TRIM EQU CYREG_CTB0_OA1_COMP_TRIM
Opamp_TIA_cy_psoc4_abuf__OA_NUMBER EQU 1
Opamp_TIA_cy_psoc4_abuf__OA_OFFSET_TRIM EQU CYREG_CTB0_OA1_OFFSET_TRIM
Opamp_TIA_cy_psoc4_abuf__OA_RES_CTRL EQU CYREG_CTB0_OA_RES1_CTRL
Opamp_TIA_cy_psoc4_abuf__OA_SLOPE_OFFSET_TRIM EQU CYREG_CTB0_OA1_SLOPE_OFFSET_TRIM
Opamp_TIA_cy_psoc4_abuf__OA_SW EQU CYREG_CTB0_OA1_SW
Opamp_TIA_cy_psoc4_abuf__OA_SW_CLEAR EQU CYREG_CTB0_OA1_SW_CLEAR

/* Rectifier_UABH_B_halfuab */
Rectifier_UABH_B_halfuab__AGND_TIED EQU CYREG_UAB0_OA0_CTRL
Rectifier_UABH_B_halfuab__AGND_TIED_SHIFT EQU 24
Rectifier_UABH_B_halfuab__CAP_AB_VAL_NXT EQU CYREG_UAB0_CAP_AB0_VAL_NXT
Rectifier_UABH_B_halfuab__CAP_ABCF_VAL EQU CYREG_UAB0_CAP_ABCF0_VAL
Rectifier_UABH_B_halfuab__CAP_CF_VAL_NXT EQU CYREG_UAB0_CAP_CF0_VAL_NXT
Rectifier_UABH_B_halfuab__CAP_CTRL EQU CYREG_UAB0_CAP_CTRL0
Rectifier_UABH_B_halfuab__HALF_UAB_NUMBER EQU 0
Rectifier_UABH_B_halfuab__INTR EQU CYREG_UAB0_INTR
Rectifier_UABH_B_halfuab__INTR_COMP_MASK_SHIFT EQU 0
Rectifier_UABH_B_halfuab__INTR_COMP_MASKED_SHIFT EQU 0
Rectifier_UABH_B_halfuab__INTR_COMP_SET_SHIFT EQU 0
Rectifier_UABH_B_halfuab__INTR_COMP_SHIFT EQU 0
Rectifier_UABH_B_halfuab__INTR_MASK EQU CYREG_UAB0_INTR_MASK
Rectifier_UABH_B_halfuab__INTR_MASKED EQU CYREG_UAB0_INTR_MASKED
Rectifier_UABH_B_halfuab__INTR_SET EQU CYREG_UAB0_INTR_SET
Rectifier_UABH_B_halfuab__INTR_VDAC_EMPTY_MASK_SHIFT EQU 1
Rectifier_UABH_B_halfuab__INTR_VDAC_EMPTY_MASKED_SHIFT EQU 1
Rectifier_UABH_B_halfuab__INTR_VDAC_EMPTY_SET_SHIFT EQU 1
Rectifier_UABH_B_halfuab__INTR_VDAC_EMPTY_SHIFT EQU 1
Rectifier_UABH_B_halfuab__ISPAIRED EQU 0
Rectifier_UABH_B_halfuab__MODBIT0_SEL EQU 1
Rectifier_UABH_B_halfuab__MODBIT1_SEL EQU -1
Rectifier_UABH_B_halfuab__OA_CTRL EQU CYREG_UAB0_OA0_CTRL
Rectifier_UABH_B_halfuab__POSITION EQU 0
Rectifier_UABH_B_halfuab__REF_TIED EQU CYREG_UAB0_OA1_CTRL
Rectifier_UABH_B_halfuab__REF_TIED_SHIFT EQU 24
Rectifier_UABH_B_halfuab__SRAM_CTRL EQU CYREG_UAB0_SRAM0_CTRL
Rectifier_UABH_B_halfuab__SRAM0 EQU CYREG_UAB0_SRAM00
Rectifier_UABH_B_halfuab__SRAM1 EQU CYREG_UAB0_SRAM01
Rectifier_UABH_B_halfuab__SRAM10 EQU CYREG_UAB0_SRAM010
Rectifier_UABH_B_halfuab__SRAM11 EQU CYREG_UAB0_SRAM011
Rectifier_UABH_B_halfuab__SRAM12 EQU CYREG_UAB0_SRAM012
Rectifier_UABH_B_halfuab__SRAM13 EQU CYREG_UAB0_SRAM013
Rectifier_UABH_B_halfuab__SRAM14 EQU CYREG_UAB0_SRAM014
Rectifier_UABH_B_halfuab__SRAM15 EQU CYREG_UAB0_SRAM015
Rectifier_UABH_B_halfuab__SRAM2 EQU CYREG_UAB0_SRAM02
Rectifier_UABH_B_halfuab__SRAM3 EQU CYREG_UAB0_SRAM03
Rectifier_UABH_B_halfuab__SRAM4 EQU CYREG_UAB0_SRAM04
Rectifier_UABH_B_halfuab__SRAM5 EQU CYREG_UAB0_SRAM05
Rectifier_UABH_B_halfuab__SRAM6 EQU CYREG_UAB0_SRAM06
Rectifier_UABH_B_halfuab__SRAM7 EQU CYREG_UAB0_SRAM07
Rectifier_UABH_B_halfuab__SRAM8 EQU CYREG_UAB0_SRAM08
Rectifier_UABH_B_halfuab__SRAM9 EQU CYREG_UAB0_SRAM09
Rectifier_UABH_B_halfuab__SRC_AGNDBUF EQU 5
Rectifier_UABH_B_halfuab__SRC_REFBUF EQU 4
Rectifier_UABH_B_halfuab__SRC_VIN0 EQU 0
Rectifier_UABH_B_halfuab__SRC_VIN1 EQU 1
Rectifier_UABH_B_halfuab__SRC_VIN2 EQU 2
Rectifier_UABH_B_halfuab__SRC_VIN3 EQU 3
Rectifier_UABH_B_halfuab__STARTUP_DELAY EQU CYREG_UAB0_STARTUP_DELAY0
Rectifier_UABH_B_halfuab__STAT EQU CYREG_UAB0_STAT0
Rectifier_UABH_B_halfuab__STRB_RST_SEL EQU -1
Rectifier_UABH_B_halfuab__SUBSAMPLE_CTRL EQU CYREG_UAB0_SUBSAMPLE_CTRL0
Rectifier_UABH_B_halfuab__SW_AA EQU CYREG_UAB0_SW_CA0_IN1
Rectifier_UABH_B_halfuab__SW_AA_SHIFT EQU 0
Rectifier_UABH_B_halfuab__SW_BB EQU CYREG_UAB0_SW_CB0_IN1
Rectifier_UABH_B_halfuab__SW_BB_SHIFT EQU 0
Rectifier_UABH_B_halfuab__SW_BOOST_CTRL EQU CYREG_UAB0_SW_BOOST_CTRL0
Rectifier_UABH_B_halfuab__SW_CA_IN0 EQU CYREG_UAB0_SW_CA0_IN0
Rectifier_UABH_B_halfuab__SW_CA_IN1 EQU CYREG_UAB0_SW_CA0_IN1
Rectifier_UABH_B_halfuab__SW_CA_TOP EQU CYREG_UAB0_SW_CA0_TOP
Rectifier_UABH_B_halfuab__SW_CB_IN0 EQU CYREG_UAB0_SW_CB0_IN0
Rectifier_UABH_B_halfuab__SW_CB_IN1 EQU CYREG_UAB0_SW_CB0_IN1
Rectifier_UABH_B_halfuab__SW_CB_TOP EQU CYREG_UAB0_SW_CB0_TOP
Rectifier_UABH_B_halfuab__SW_CC EQU CYREG_UAB0_SW_CC0_IN1
Rectifier_UABH_B_halfuab__SW_CC_IN0 EQU CYREG_UAB0_SW_CC0_IN0
Rectifier_UABH_B_halfuab__SW_CC_IN1 EQU CYREG_UAB0_SW_CC0_IN1
Rectifier_UABH_B_halfuab__SW_CC_SHIFT EQU 0
Rectifier_UABH_B_halfuab__SW_CC_TOP EQU CYREG_UAB0_SW_CC0_TOP
Rectifier_UABH_B_halfuab__SW_CF_BOT EQU CYREG_UAB0_SW_CF0_BOT
Rectifier_UABH_B_halfuab__SW_MODBIT_SRC EQU CYREG_UAB0_SW_MODBIT_SRC0
Rectifier_UABH_B_halfuab__SW_OTHER EQU CYREG_UAB0_SW_OTHER0
Rectifier_UABH_B_halfuab__SW_STATIC EQU CYREG_UAB0_SW_STATIC0
Rectifier_UABH_B_halfuab__TRIG_SEL EQU -1
Rectifier_UABH_B_halfuab__UAB_CTRL EQU CYREG_UAB0_UAB_CTRL
Rectifier_UABH_B_halfuab__UAB_NUMBER EQU 0
Rectifier_UABH_B_halfuab__VAGND_SRC EQU Rectifier_UABH_B_halfuab__SRC_AGNDBUF
Rectifier_UABH_B_halfuab__VREF_SRC EQU Rectifier_UABH_B_halfuab__SRC_REFBUF
Rectifier_UABH_B_halfuab__X0 EQU -1
Rectifier_UABH_B_halfuab__X1 EQU -1
Rectifier_UABH_B_halfuab__X2 EQU Rectifier_UABH_B_halfuab__SRC_VIN2
Rectifier_UABH_B_halfuab__X3 EQU -1

/* EXCITATION */
EXCITATION__0__DR EQU CYREG_GPIO_PRT0_DR
EXCITATION__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
EXCITATION__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
EXCITATION__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
EXCITATION__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
EXCITATION__0__HSIOM_MASK EQU 0x00000F00
EXCITATION__0__HSIOM_SHIFT EQU 8
EXCITATION__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
EXCITATION__0__INTR EQU CYREG_GPIO_PRT0_INTR
EXCITATION__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
EXCITATION__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
EXCITATION__0__MASK EQU 0x04
EXCITATION__0__PC EQU CYREG_GPIO_PRT0_PC
EXCITATION__0__PC2 EQU CYREG_GPIO_PRT0_PC2
EXCITATION__0__PORT EQU 0
EXCITATION__0__PS EQU CYREG_GPIO_PRT0_PS
EXCITATION__0__SHIFT EQU 2
EXCITATION__DR EQU CYREG_GPIO_PRT0_DR
EXCITATION__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
EXCITATION__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
EXCITATION__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
EXCITATION__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
EXCITATION__INTR EQU CYREG_GPIO_PRT0_INTR
EXCITATION__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
EXCITATION__INTSTAT EQU CYREG_GPIO_PRT0_INTR
EXCITATION__MASK EQU 0x04
EXCITATION__PC EQU CYREG_GPIO_PRT0_PC
EXCITATION__PC2 EQU CYREG_GPIO_PRT0_PC2
EXCITATION__PORT EQU 0
EXCITATION__PS EQU CYREG_GPIO_PRT0_PS
EXCITATION__SHIFT EQU 2

/* Pin_PIRRef */
Pin_PIRRef__0__DR EQU CYREG_GPIO_PRT2_DR
Pin_PIRRef__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Pin_PIRRef__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Pin_PIRRef__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Pin_PIRRef__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Pin_PIRRef__0__HSIOM_MASK EQU 0x000000F0
Pin_PIRRef__0__HSIOM_SHIFT EQU 4
Pin_PIRRef__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pin_PIRRef__0__INTR EQU CYREG_GPIO_PRT2_INTR
Pin_PIRRef__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pin_PIRRef__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Pin_PIRRef__0__MASK EQU 0x02
Pin_PIRRef__0__PC EQU CYREG_GPIO_PRT2_PC
Pin_PIRRef__0__PC2 EQU CYREG_GPIO_PRT2_PC2
Pin_PIRRef__0__PORT EQU 2
Pin_PIRRef__0__PS EQU CYREG_GPIO_PRT2_PS
Pin_PIRRef__0__SHIFT EQU 1
Pin_PIRRef__DR EQU CYREG_GPIO_PRT2_DR
Pin_PIRRef__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Pin_PIRRef__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Pin_PIRRef__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Pin_PIRRef__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pin_PIRRef__INTR EQU CYREG_GPIO_PRT2_INTR
Pin_PIRRef__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pin_PIRRef__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Pin_PIRRef__MASK EQU 0x02
Pin_PIRRef__PC EQU CYREG_GPIO_PRT2_PC
Pin_PIRRef__PC2 EQU CYREG_GPIO_PRT2_PC2
Pin_PIRRef__PORT EQU 2
Pin_PIRRef__PS EQU CYREG_GPIO_PRT2_PS
Pin_PIRRef__SHIFT EQU 1

/* Timebase5s_cy_m0s8_tcpwm_1 */
Timebase5s_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT0_CC
Timebase5s_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT0_CC_BUFF
Timebase5s_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT0_COUNTER
Timebase5s_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT0_CTRL
Timebase5s_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT0_INTR
Timebase5s_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT0_INTR_MASK
Timebase5s_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT0_INTR_MASKED
Timebase5s_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT0_INTR_SET
Timebase5s_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT0_PERIOD
Timebase5s_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT0_PERIOD_BUFF
Timebase5s_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT0_STATUS
Timebase5s_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
Timebase5s_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x01
Timebase5s_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 0
Timebase5s_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x100
Timebase5s_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 8
Timebase5s_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x1000000
Timebase5s_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 24
Timebase5s_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x10000
Timebase5s_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 16
Timebase5s_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
Timebase5s_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x01
Timebase5s_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 0
Timebase5s_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
Timebase5s_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x01
Timebase5s_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 0
Timebase5s_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 0
Timebase5s_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT0_TR_CTRL0
Timebase5s_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT0_TR_CTRL1
Timebase5s_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT0_TR_CTRL2

/* VrefBuffer_cy_psoc4_abuf */
VrefBuffer_cy_psoc4_abuf__COMP_STAT EQU CYREG_CTB1_COMP_STAT
VrefBuffer_cy_psoc4_abuf__COMP_STAT_SHIFT EQU 16
VrefBuffer_cy_psoc4_abuf__CTB_CTB_CTRL EQU CYREG_CTB1_CTB_CTRL
VrefBuffer_cy_psoc4_abuf__INTR EQU CYREG_CTB1_INTR
VrefBuffer_cy_psoc4_abuf__INTR_MASK EQU CYREG_CTB1_INTR_MASK
VrefBuffer_cy_psoc4_abuf__INTR_MASK_SHIFT EQU 1
VrefBuffer_cy_psoc4_abuf__INTR_MASKED EQU CYREG_CTB1_INTR_MASKED
VrefBuffer_cy_psoc4_abuf__INTR_MASKED_SHIFT EQU 1
VrefBuffer_cy_psoc4_abuf__INTR_SET EQU CYREG_CTB1_INTR_SET
VrefBuffer_cy_psoc4_abuf__INTR_SET_SHIFT EQU 1
VrefBuffer_cy_psoc4_abuf__INTR_SHIFT EQU 1
VrefBuffer_cy_psoc4_abuf__OA_COMP_TRIM EQU CYREG_CTB1_OA1_COMP_TRIM
VrefBuffer_cy_psoc4_abuf__OA_NUMBER EQU 1
VrefBuffer_cy_psoc4_abuf__OA_OFFSET_TRIM EQU CYREG_CTB1_OA1_OFFSET_TRIM
VrefBuffer_cy_psoc4_abuf__OA_RES_CTRL EQU CYREG_CTB1_OA_RES1_CTRL
VrefBuffer_cy_psoc4_abuf__OA_SLOPE_OFFSET_TRIM EQU CYREG_CTB1_OA1_SLOPE_OFFSET_TRIM
VrefBuffer_cy_psoc4_abuf__OA_SW EQU CYREG_CTB1_OA1_SW
VrefBuffer_cy_psoc4_abuf__OA_SW_CLEAR EQU CYREG_CTB1_OA1_SW_CLEAR

/* ExcitationPWM_cy_m0s8_tcpwm_1 */
ExcitationPWM_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT5_CC
ExcitationPWM_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT5_CC_BUFF
ExcitationPWM_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT5_COUNTER
ExcitationPWM_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT5_CTRL
ExcitationPWM_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT5_INTR
ExcitationPWM_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT5_INTR_MASK
ExcitationPWM_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT5_INTR_MASKED
ExcitationPWM_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT5_INTR_SET
ExcitationPWM_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT5_PERIOD
ExcitationPWM_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT5_PERIOD_BUFF
ExcitationPWM_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT5_STATUS
ExcitationPWM_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
ExcitationPWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x20
ExcitationPWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 5
ExcitationPWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x2000
ExcitationPWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 13
ExcitationPWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x20000000
ExcitationPWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 29
ExcitationPWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x200000
ExcitationPWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 21
ExcitationPWM_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
ExcitationPWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x20
ExcitationPWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 5
ExcitationPWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
ExcitationPWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x20
ExcitationPWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 5
ExcitationPWM_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 5
ExcitationPWM_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT5_TR_CTRL0
ExcitationPWM_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT5_TR_CTRL1
ExcitationPWM_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT5_TR_CTRL2

/* Pin_PIRAmpOut */
Pin_PIRAmpOut__0__DR EQU CYREG_GPIO_PRT2_DR
Pin_PIRAmpOut__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Pin_PIRAmpOut__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Pin_PIRAmpOut__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Pin_PIRAmpOut__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Pin_PIRAmpOut__0__HSIOM_MASK EQU 0x00000F00
Pin_PIRAmpOut__0__HSIOM_SHIFT EQU 8
Pin_PIRAmpOut__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pin_PIRAmpOut__0__INTR EQU CYREG_GPIO_PRT2_INTR
Pin_PIRAmpOut__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pin_PIRAmpOut__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Pin_PIRAmpOut__0__MASK EQU 0x04
Pin_PIRAmpOut__0__PC EQU CYREG_GPIO_PRT2_PC
Pin_PIRAmpOut__0__PC2 EQU CYREG_GPIO_PRT2_PC2
Pin_PIRAmpOut__0__PORT EQU 2
Pin_PIRAmpOut__0__PS EQU CYREG_GPIO_PRT2_PS
Pin_PIRAmpOut__0__SHIFT EQU 2
Pin_PIRAmpOut__DR EQU CYREG_GPIO_PRT2_DR
Pin_PIRAmpOut__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Pin_PIRAmpOut__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Pin_PIRAmpOut__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Pin_PIRAmpOut__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pin_PIRAmpOut__INTR EQU CYREG_GPIO_PRT2_INTR
Pin_PIRAmpOut__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pin_PIRAmpOut__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Pin_PIRAmpOut__MASK EQU 0x04
Pin_PIRAmpOut__PC EQU CYREG_GPIO_PRT2_PC
Pin_PIRAmpOut__PC2 EQU CYREG_GPIO_PRT2_PC2
Pin_PIRAmpOut__PORT EQU 2
Pin_PIRAmpOut__PS EQU CYREG_GPIO_PRT2_PS
Pin_PIRAmpOut__SHIFT EQU 2

/* Sensor_Signal */
Sensor_Signal__0__DR EQU CYREG_GPIO_PRT1_DR
Sensor_Signal__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Sensor_Signal__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Sensor_Signal__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Sensor_Signal__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Sensor_Signal__0__HSIOM_MASK EQU 0x000000F0
Sensor_Signal__0__HSIOM_SHIFT EQU 4
Sensor_Signal__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Sensor_Signal__0__INTR EQU CYREG_GPIO_PRT1_INTR
Sensor_Signal__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Sensor_Signal__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Sensor_Signal__0__MASK EQU 0x02
Sensor_Signal__0__PC EQU CYREG_GPIO_PRT1_PC
Sensor_Signal__0__PC2 EQU CYREG_GPIO_PRT1_PC2
Sensor_Signal__0__PORT EQU 1
Sensor_Signal__0__PS EQU CYREG_GPIO_PRT1_PS
Sensor_Signal__0__SHIFT EQU 1
Sensor_Signal__DR EQU CYREG_GPIO_PRT1_DR
Sensor_Signal__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Sensor_Signal__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Sensor_Signal__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Sensor_Signal__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Sensor_Signal__INTR EQU CYREG_GPIO_PRT1_INTR
Sensor_Signal__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Sensor_Signal__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Sensor_Signal__MASK EQU 0x02
Sensor_Signal__PC EQU CYREG_GPIO_PRT1_PC
Sensor_Signal__PC2 EQU CYREG_GPIO_PRT1_PC2
Sensor_Signal__PORT EQU 1
Sensor_Signal__PS EQU CYREG_GPIO_PRT1_PS
Sensor_Signal__SHIFT EQU 1

/* isr_Timebase5s */
isr_Timebase5s__INTC_CLR_EN_REG EQU CYREG_CM0P_ICER
isr_Timebase5s__INTC_CLR_PD_REG EQU CYREG_CM0P_ICPR
isr_Timebase5s__INTC_MASK EQU 0x20000
isr_Timebase5s__INTC_NUMBER EQU 17
isr_Timebase5s__INTC_PRIOR_MASK EQU 0xC000
isr_Timebase5s__INTC_PRIOR_NUM EQU 3
isr_Timebase5s__INTC_PRIOR_REG EQU CYREG_CM0P_IPR4
isr_Timebase5s__INTC_SET_EN_REG EQU CYREG_CM0P_ISER
isr_Timebase5s__INTC_SET_PD_REG EQU CYREG_CM0P_ISPR

/* PIRAmplifierStage1_cy_psoc4_abuf */
PIRAmplifierStage1_cy_psoc4_abuf__COMP_STAT EQU CYREG_CTB0_COMP_STAT
PIRAmplifierStage1_cy_psoc4_abuf__COMP_STAT_SHIFT EQU 0
PIRAmplifierStage1_cy_psoc4_abuf__CTB_CTB_CTRL EQU CYREG_CTB0_CTB_CTRL
PIRAmplifierStage1_cy_psoc4_abuf__INTR EQU CYREG_CTB0_INTR
PIRAmplifierStage1_cy_psoc4_abuf__INTR_MASK EQU CYREG_CTB0_INTR_MASK
PIRAmplifierStage1_cy_psoc4_abuf__INTR_MASK_SHIFT EQU 0
PIRAmplifierStage1_cy_psoc4_abuf__INTR_MASKED EQU CYREG_CTB0_INTR_MASKED
PIRAmplifierStage1_cy_psoc4_abuf__INTR_MASKED_SHIFT EQU 0
PIRAmplifierStage1_cy_psoc4_abuf__INTR_SET EQU CYREG_CTB0_INTR_SET
PIRAmplifierStage1_cy_psoc4_abuf__INTR_SET_SHIFT EQU 0
PIRAmplifierStage1_cy_psoc4_abuf__INTR_SHIFT EQU 0
PIRAmplifierStage1_cy_psoc4_abuf__OA_COMP_TRIM EQU CYREG_CTB0_OA0_COMP_TRIM
PIRAmplifierStage1_cy_psoc4_abuf__OA_NUMBER EQU 0
PIRAmplifierStage1_cy_psoc4_abuf__OA_OFFSET_TRIM EQU CYREG_CTB0_OA0_OFFSET_TRIM
PIRAmplifierStage1_cy_psoc4_abuf__OA_RES_CTRL EQU CYREG_CTB0_OA_RES0_CTRL
PIRAmplifierStage1_cy_psoc4_abuf__OA_SLOPE_OFFSET_TRIM EQU CYREG_CTB0_OA0_SLOPE_OFFSET_TRIM
PIRAmplifierStage1_cy_psoc4_abuf__OA_SW EQU CYREG_CTB0_OA0_SW
PIRAmplifierStage1_cy_psoc4_abuf__OA_SW_CLEAR EQU CYREG_CTB0_OA0_SW_CLEAR

/* Miscellaneous */
CyDesignWideVoltageReference_PRB_REF EQU CYREG_PASS_PRB_REF1
CYDEV_BANDGAP_REF_GAIN EQU 1
CYDEV_BCLK__HFCLK__HZ EQU 48000000
CYDEV_BCLK__HFCLK__KHZ EQU 48000
CYDEV_BCLK__HFCLK__MHZ EQU 48
CYDEV_BCLK__SYSCLK__HZ EQU 48000000
CYDEV_BCLK__SYSCLK__KHZ EQU 48000
CYDEV_BCLK__SYSCLK__MHZ EQU 48
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 19
CYDEV_CHIP_DIE_PSOC4A EQU 11
CYDEV_CHIP_DIE_PSOC5LP EQU 18
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x1C0011AC
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 11
CYDEV_CHIP_MEMBER_4C EQU 16
CYDEV_CHIP_MEMBER_4D EQU 7
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 12
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 10
CYDEV_CHIP_MEMBER_4I EQU 15
CYDEV_CHIP_MEMBER_4J EQU 8
CYDEV_CHIP_MEMBER_4K EQU 9
CYDEV_CHIP_MEMBER_4L EQU 14
CYDEV_CHIP_MEMBER_4M EQU 13
CYDEV_CHIP_MEMBER_4N EQU 6
CYDEV_CHIP_MEMBER_4O EQU 5
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 18
CYDEV_CHIP_MEMBER_5B EQU 17
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4I
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4I_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 8
CYDEV_DFT_SELECT_CLK1 EQU 9
CYDEV_DMA_CHANNELS_AVAILABLE EQU 8
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_INTR_NUMBER_DMA EQU 12
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PRB_VDDA_SLEEP EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_SYSTEM_PRB_SOURCE EQU 0
CYDEV_SYSTEM_PRB_VALUE EQU 15
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 0
CYIPBLOCK_m0s8cpussv3_VERSION EQU 1
CYIPBLOCK_m0s8csdv2_VERSION EQU 1
CYIPBLOCK_m0s8ioss_VERSION EQU 1
CYIPBLOCK_m0s8lcd_VERSION EQU 2
CYIPBLOCK_m0s8lpcomp_VERSION EQU 2
CYIPBLOCK_m0s8pass4b_VERSION EQU 1
CYIPBLOCK_m0s8peri_VERSION EQU 1
CYIPBLOCK_m0s8scb_VERSION EQU 2
CYIPBLOCK_m0s8tcpwm_VERSION EQU 2
CYIPBLOCK_m0s8wco_VERSION EQU 1
CYIPBLOCK_s8srsslt_VERSION EQU 1
DMA_CHANNELS_USED__MASK EQU 0
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
