
---------- Begin Simulation Statistics ----------
simSeconds                                  10.236692                       # Number of seconds simulated (Second)
simTicks                                 10236691676310                       # Number of ticks simulated (Tick)
finalTick                                10236691676310                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    571.03                       # Real time elapsed on the host (Second)
hostTickRate                              17926661513                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8679620                       # Number of bytes of host memory used (Byte)
simInsts                                    339320560                       # Number of instructions simulated (Count)
simOps                                      647914342                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   594224                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    1134638                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                         13333                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                        767771070                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               2.262627                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.441964                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.commitStats0.numInsts            339327343                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps              647921307                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP              0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP                0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  2.262627                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.441964                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs                  0                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts          130308711                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts         551447888                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts        105924912                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts        34199714                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass      2639026      0.41%      0.41% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu    427071262     65.91%     66.32% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult       241214      0.04%     66.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv      1994122      0.31%     66.67% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd     28568572      4.41%     71.08% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     71.08% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt         1632      0.00%     71.08% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     71.08% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     71.08% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     71.08% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     71.08% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     71.08% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd         6810      0.00%     71.08% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     71.08% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu      2789764      0.43%     71.51% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp           18      0.00%     71.51% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt       112606      0.02%     71.52% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc       321675      0.05%     71.57% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     71.57% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     71.57% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     71.57% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift         2207      0.00%     71.57% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     71.57% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     71.57% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     71.57% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd     21281781      3.28%     74.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     74.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp       393195      0.06%     74.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt     11137592      1.72%     76.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv        50187      0.01%     76.65% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     76.65% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult     10249707      1.58%     78.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     78.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     78.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt       935311      0.14%     78.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     78.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     78.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     78.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     78.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     78.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     78.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     78.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     78.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     78.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     78.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     78.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     78.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     78.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     78.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     78.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     78.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     78.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead     68736389     10.61%     88.98% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite     28302742      4.37%     93.35% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead     37188523      5.74%     99.09% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite      5896972      0.91%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total    647921307                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl     72863740                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl     70980811                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl      1882576                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl     61738543                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl     11124844                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall      1587935                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn      1587930                       # Class of control type instructions committed (Count)
system.cpu.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu.exec_context.thread_0.numCallsReturns      3175865                       # Number of times a function call or return occured (Count)
system.cpu.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu.exec_context.thread_0.numBusyCycles    767771070                       # Number of busy cycles (Cycle)
system.cpu.exec_context.thread_0.notIdleFraction            1                       # Percentage of non-idle cycles (Ratio)
system.cpu.exec_context.thread_0.idleFraction            0                       # Percentage of idle cycles (Ratio)
system.cpu.executeStats0.numInsts                   0                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches                0                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts               0                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts      140124626                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate                   0                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numFpAluAccesses    130308711                       # Number of float alu accesses (Count)
system.cpu.executeStats0.numFpRegReads      155035761                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites     113269633                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntAluAccesses    551447888                       # Number of integer alu accesses (Count)
system.cpu.executeStats0.numIntRegReads     644895702                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites    371610641                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs         140124626                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads    274582828                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites          918                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetchStats0.numInsts             339327343                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps               647921307                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             0.441964                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches           72863740                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.094903                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.interrupts.clk_domain.clock         213328                       # Clock period in ticks (Tick)
system.cpu.l1d.demandHits::cpu.data         130929003                       # number of demand (read+write) hits (Count)
system.cpu.l1d.demandHits::total            130929003                       # number of demand (read+write) hits (Count)
system.cpu.l1d.overallHits::cpu.data        130929003                       # number of overall hits (Count)
system.cpu.l1d.overallHits::total           130929003                       # number of overall hits (Count)
system.cpu.l1d.demandMisses::cpu.data         9053681                       # number of demand (read+write) misses (Count)
system.cpu.l1d.demandMisses::total            9053681                       # number of demand (read+write) misses (Count)
system.cpu.l1d.overallMisses::cpu.data        9053681                       # number of overall misses (Count)
system.cpu.l1d.overallMisses::total           9053681                       # number of overall misses (Count)
system.cpu.l1d.demandMissLatency::cpu.data 1886343866891                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1d.demandMissLatency::total  1886343866891                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1d.overallMissLatency::cpu.data 1886343866891                       # number of overall miss ticks (Tick)
system.cpu.l1d.overallMissLatency::total 1886343866891                       # number of overall miss ticks (Tick)
system.cpu.l1d.demandAccesses::cpu.data     139982684                       # number of demand (read+write) accesses (Count)
system.cpu.l1d.demandAccesses::total        139982684                       # number of demand (read+write) accesses (Count)
system.cpu.l1d.overallAccesses::cpu.data    139982684                       # number of overall (read+write) accesses (Count)
system.cpu.l1d.overallAccesses::total       139982684                       # number of overall (read+write) accesses (Count)
system.cpu.l1d.demandMissRate::cpu.data      0.064677                       # miss rate for demand accesses (Ratio)
system.cpu.l1d.demandMissRate::total         0.064677                       # miss rate for demand accesses (Ratio)
system.cpu.l1d.overallMissRate::cpu.data     0.064677                       # miss rate for overall accesses (Ratio)
system.cpu.l1d.overallMissRate::total        0.064677                       # miss rate for overall accesses (Ratio)
system.cpu.l1d.demandAvgMissLatency::cpu.data 208351.041625                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1d.demandAvgMissLatency::total 208351.041625                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1d.overallAvgMissLatency::cpu.data 208351.041625                       # average overall miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMissLatency::total 208351.041625                       # average overall miss latency ((Tick/Count))
system.cpu.l1d.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.cpu.l1d.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.l1d.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.cpu.l1d.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.l1d.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1d.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1d.writebacks::writebacks         3161305                       # number of writebacks (Count)
system.cpu.l1d.writebacks::total              3161305                       # number of writebacks (Count)
system.cpu.l1d.demandMshrHits::cpu.data        278704                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1d.demandMshrHits::total           278704                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1d.overallMshrHits::cpu.data       278704                       # number of overall MSHR hits (Count)
system.cpu.l1d.overallMshrHits::total          278704                       # number of overall MSHR hits (Count)
system.cpu.l1d.demandMshrMisses::cpu.data      8774977                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1d.demandMshrMisses::total        8774977                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1d.overallMshrMisses::cpu.data      8774977                       # number of overall MSHR misses (Count)
system.cpu.l1d.overallMshrMisses::cpu.l1d.prefetcher     16894143                       # number of overall MSHR misses (Count)
system.cpu.l1d.overallMshrMisses::total      25669120                       # number of overall MSHR misses (Count)
system.cpu.l1d.demandMshrMissLatency::cpu.data 1743177152815                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1d.demandMshrMissLatency::total 1743177152815                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1d.overallMshrMissLatency::cpu.data 1743177152815                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1d.overallMshrMissLatency::cpu.l1d.prefetcher 4438214795779                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1d.overallMshrMissLatency::total 6181391948594                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1d.demandMshrMissRate::cpu.data     0.062686                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1d.demandMshrMissRate::total     0.062686                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1d.overallMshrMissRate::cpu.data     0.062686                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1d.overallMshrMissRate::cpu.l1d.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1d.overallMshrMissRate::total     0.183374                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1d.demandAvgMshrMissLatency::cpu.data 198653.187674                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.demandAvgMshrMissLatency::total 198653.187674                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMshrMissLatency::cpu.data 198653.187674                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMshrMissLatency::cpu.l1d.prefetcher 262707.306063                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMshrMissLatency::total 240810.434818                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.replacements                  25669122                       # number of replacements (Count)
system.cpu.l1d.HardPFReq.mshrMisses::cpu.l1d.prefetcher     16894143                       # number of HardPFReq MSHR misses (Count)
system.cpu.l1d.HardPFReq.mshrMisses::total     16894143                       # number of HardPFReq MSHR misses (Count)
system.cpu.l1d.HardPFReq.mshrMissLatency::cpu.l1d.prefetcher 4438214795779                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.l1d.HardPFReq.mshrMissLatency::total 4438214795779                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.l1d.HardPFReq.mshrMissRate::cpu.l1d.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.l1d.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.l1d.HardPFReq.avgMshrMissLatency::cpu.l1d.prefetcher 262707.306063                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.l1d.HardPFReq.avgMshrMissLatency::total 262707.306063                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.hits::cpu.data        68611                       # number of LockedRMWReadReq hits (Count)
system.cpu.l1d.LockedRMWReadReq.hits::total        68611                       # number of LockedRMWReadReq hits (Count)
system.cpu.l1d.LockedRMWReadReq.misses::cpu.data           66                       # number of LockedRMWReadReq misses (Count)
system.cpu.l1d.LockedRMWReadReq.misses::total           66                       # number of LockedRMWReadReq misses (Count)
system.cpu.l1d.LockedRMWReadReq.missLatency::cpu.data     14652967                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.missLatency::total     14652967                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.accesses::cpu.data        68677                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWReadReq.accesses::total        68677                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWReadReq.missRate::cpu.data     0.000961                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.missRate::total     0.000961                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.avgMissLatency::cpu.data 222014.651515                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.avgMissLatency::total 222014.651515                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.mshrMisses::cpu.data           66                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.l1d.LockedRMWReadReq.mshrMisses::total           66                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.l1d.LockedRMWReadReq.mshrMissLatency::cpu.data    943216419                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.mshrMissLatency::total    943216419                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.mshrMissRate::cpu.data     0.000961                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.mshrMissRate::total     0.000961                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.avgMshrMissLatency::cpu.data 14291157.863636                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.avgMshrMissLatency::total 14291157.863636                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWWriteReq.hits::cpu.data        68677                       # number of LockedRMWWriteReq hits (Count)
system.cpu.l1d.LockedRMWWriteReq.hits::total        68677                       # number of LockedRMWWriteReq hits (Count)
system.cpu.l1d.LockedRMWWriteReq.accesses::cpu.data        68677                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWWriteReq.accesses::total        68677                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.hits::cpu.data        97972873                       # number of ReadReq hits (Count)
system.cpu.l1d.ReadReq.hits::total           97972873                       # number of ReadReq hits (Count)
system.cpu.l1d.ReadReq.misses::cpu.data       7883153                       # number of ReadReq misses (Count)
system.cpu.l1d.ReadReq.misses::total          7883153                       # number of ReadReq misses (Count)
system.cpu.l1d.ReadReq.missLatency::cpu.data 1660794305771                       # number of ReadReq miss ticks (Tick)
system.cpu.l1d.ReadReq.missLatency::total 1660794305771                       # number of ReadReq miss ticks (Tick)
system.cpu.l1d.ReadReq.accesses::cpu.data    105856026                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.accesses::total      105856026                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.missRate::cpu.data     0.074471                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.missRate::total       0.074471                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.avgMissLatency::cpu.data 210676.401406                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.avgMissLatency::total 210676.401406                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.mshrHits::cpu.data       258107                       # number of ReadReq MSHR hits (Count)
system.cpu.l1d.ReadReq.mshrHits::total         258107                       # number of ReadReq MSHR hits (Count)
system.cpu.l1d.ReadReq.mshrMisses::cpu.data      7625046                       # number of ReadReq MSHR misses (Count)
system.cpu.l1d.ReadReq.mshrMisses::total      7625046                       # number of ReadReq MSHR misses (Count)
system.cpu.l1d.ReadReq.mshrMissLatency::cpu.data 1534017888594                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1d.ReadReq.mshrMissLatency::total 1534017888594                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1d.ReadReq.mshrMissRate::cpu.data     0.072032                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.mshrMissRate::total     0.072032                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.avgMshrMissLatency::cpu.data 201181.460229                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.avgMshrMissLatency::total 201181.460229                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.hits::cpu.data       32956130                       # number of WriteReq hits (Count)
system.cpu.l1d.WriteReq.hits::total          32956130                       # number of WriteReq hits (Count)
system.cpu.l1d.WriteReq.misses::cpu.data      1170528                       # number of WriteReq misses (Count)
system.cpu.l1d.WriteReq.misses::total         1170528                       # number of WriteReq misses (Count)
system.cpu.l1d.WriteReq.missLatency::cpu.data 225549561120                       # number of WriteReq miss ticks (Tick)
system.cpu.l1d.WriteReq.missLatency::total 225549561120                       # number of WriteReq miss ticks (Tick)
system.cpu.l1d.WriteReq.accesses::cpu.data     34126658                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.l1d.WriteReq.accesses::total      34126658                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.l1d.WriteReq.missRate::cpu.data     0.034300                       # miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.missRate::total      0.034300                       # miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.avgMissLatency::cpu.data 192690.444927                       # average WriteReq miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.avgMissLatency::total 192690.444927                       # average WriteReq miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.mshrHits::cpu.data        20597                       # number of WriteReq MSHR hits (Count)
system.cpu.l1d.WriteReq.mshrHits::total         20597                       # number of WriteReq MSHR hits (Count)
system.cpu.l1d.WriteReq.mshrMisses::cpu.data      1149931                       # number of WriteReq MSHR misses (Count)
system.cpu.l1d.WriteReq.mshrMisses::total      1149931                       # number of WriteReq MSHR misses (Count)
system.cpu.l1d.WriteReq.mshrMissLatency::cpu.data 209159264221                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.l1d.WriteReq.mshrMissLatency::total 209159264221                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.l1d.WriteReq.mshrMissRate::cpu.data     0.033696                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.mshrMissRate::total     0.033696                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.avgMshrMissLatency::cpu.data 181888.534374                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.avgMshrMissLatency::total 181888.534374                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.l1d.power_state.pwrStateResidencyTicks::UNDEFINED 10236691676310                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1d.prefetcher.demandMshrMisses      8774977                       # demands not covered by prefetchs (Count)
system.cpu.l1d.prefetcher.pfIssued           25147879                       # number of hwpf issued (Count)
system.cpu.l1d.prefetcher.pfUnused           12825420                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu.l1d.prefetcher.pfUseful            3789989                       # number of useful prefetch (Count)
system.cpu.l1d.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu.l1d.prefetcher.accuracy           0.150708                       # accuracy of the prefetcher (Count)
system.cpu.l1d.prefetcher.coverage           0.301631                       # coverage brought by this prefetcher (Count)
system.cpu.l1d.prefetcher.pfHitInCache        7594756                       # number of prefetches hitting in cache (Count)
system.cpu.l1d.prefetcher.pfHitInMSHR          640749                       # number of prefetches hitting in a MSHR (Count)
system.cpu.l1d.prefetcher.pfHitInWB             18231                       # number of prefetches hit in the Write Buffer (Count)
system.cpu.l1d.prefetcher.pfLate              8253736                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.l1d.prefetcher.pfIdentified       25147997                       # number of prefetch candidates identified (Count)
system.cpu.l1d.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu.l1d.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu.l1d.prefetcher.pfRemovedDemand           37                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu.l1d.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu.l1d.prefetcher.pfSpanPage           539475                       # number of prefetches that crossed the page (Count)
system.cpu.l1d.prefetcher.pfUsefulSpanPage       201241                       # number of prefetches that is useful and crossed the page (Count)
system.cpu.l1d.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 10236691676310                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1d.tags.tagsInUse               63.999925                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l1d.tags.totalRefs               156734907                       # Total number of references to valid blocks. (Count)
system.cpu.l1d.tags.sampledRefs              25669122                       # Sample count of references to valid blocks. (Count)
system.cpu.l1d.tags.avgRefs                  6.105971                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l1d.tags.warmupTick                 479988                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l1d.tags.occupancies::cpu.data    23.946971                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1d.tags.occupancies::cpu.l1d.prefetcher    40.052955                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1d.tags.avgOccs::cpu.data        0.374171                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.avgOccs::cpu.l1d.prefetcher     0.625827                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.avgOccs::total           0.999999                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.occupanciesTaskId::1022           42                       # Occupied blocks per task id (Count)
system.cpu.l1d.tags.occupanciesTaskId::1024           22                       # Occupied blocks per task id (Count)
system.cpu.l1d.tags.ageTaskId_1022::0              19                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1022::1              23                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1024::0               8                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1024::1              12                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1024::2               2                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ratioOccsTaskId::1022     0.656250                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1d.tags.ratioOccsTaskId::1024     0.343750                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1d.tags.tagAccesses             305909262                       # Number of tag accesses (Count)
system.cpu.l1d.tags.dataAccesses            305909262                       # Number of data accesses (Count)
system.cpu.l1d.tags.power_state.pwrStateResidencyTicks::UNDEFINED 10236691676310                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.demandHits::cpu.inst         451742109                       # number of demand (read+write) hits (Count)
system.cpu.l1i.demandHits::total            451742109                       # number of demand (read+write) hits (Count)
system.cpu.l1i.overallHits::cpu.inst        451742109                       # number of overall hits (Count)
system.cpu.l1i.overallHits::total           451742109                       # number of overall hits (Count)
system.cpu.l1i.demandMisses::cpu.inst         1838684                       # number of demand (read+write) misses (Count)
system.cpu.l1i.demandMisses::total            1838684                       # number of demand (read+write) misses (Count)
system.cpu.l1i.overallMisses::cpu.inst        1838684                       # number of overall misses (Count)
system.cpu.l1i.overallMisses::total           1838684                       # number of overall misses (Count)
system.cpu.l1i.demandMissLatency::cpu.inst 361990563343                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1i.demandMissLatency::total  361990563343                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1i.overallMissLatency::cpu.inst 361990563343                       # number of overall miss ticks (Tick)
system.cpu.l1i.overallMissLatency::total 361990563343                       # number of overall miss ticks (Tick)
system.cpu.l1i.demandAccesses::cpu.inst     453580793                       # number of demand (read+write) accesses (Count)
system.cpu.l1i.demandAccesses::total        453580793                       # number of demand (read+write) accesses (Count)
system.cpu.l1i.overallAccesses::cpu.inst    453580793                       # number of overall (read+write) accesses (Count)
system.cpu.l1i.overallAccesses::total       453580793                       # number of overall (read+write) accesses (Count)
system.cpu.l1i.demandMissRate::cpu.inst      0.004054                       # miss rate for demand accesses (Ratio)
system.cpu.l1i.demandMissRate::total         0.004054                       # miss rate for demand accesses (Ratio)
system.cpu.l1i.overallMissRate::cpu.inst     0.004054                       # miss rate for overall accesses (Ratio)
system.cpu.l1i.overallMissRate::total        0.004054                       # miss rate for overall accesses (Ratio)
system.cpu.l1i.demandAvgMissLatency::cpu.inst 196874.810105                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1i.demandAvgMissLatency::total 196874.810105                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1i.overallAvgMissLatency::cpu.inst 196874.810105                       # average overall miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMissLatency::total 196874.810105                       # average overall miss latency ((Tick/Count))
system.cpu.l1i.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.cpu.l1i.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.l1i.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.cpu.l1i.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.l1i.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1i.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1i.demandMshrHits::cpu.inst        231525                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1i.demandMshrHits::total           231525                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1i.overallMshrHits::cpu.inst       231525                       # number of overall MSHR hits (Count)
system.cpu.l1i.overallMshrHits::total          231525                       # number of overall MSHR hits (Count)
system.cpu.l1i.demandMshrMisses::cpu.inst      1607159                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1i.demandMshrMisses::total        1607159                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1i.overallMshrMisses::cpu.inst      1607159                       # number of overall MSHR misses (Count)
system.cpu.l1i.overallMshrMisses::cpu.l1i.prefetcher      4494504                       # number of overall MSHR misses (Count)
system.cpu.l1i.overallMshrMisses::total       6101663                       # number of overall MSHR misses (Count)
system.cpu.l1i.demandMshrMissLatency::cpu.inst 324003073054                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1i.demandMshrMissLatency::total 324003073054                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1i.overallMshrMissLatency::cpu.inst 324003073054                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1i.overallMshrMissLatency::cpu.l1i.prefetcher 1123406707597                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1i.overallMshrMissLatency::total 1447409780651                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1i.demandMshrMissRate::cpu.inst     0.003543                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1i.demandMshrMissRate::total     0.003543                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1i.overallMshrMissRate::cpu.inst     0.003543                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1i.overallMshrMissRate::cpu.l1i.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1i.overallMshrMissRate::total     0.013452                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1i.demandAvgMshrMissLatency::cpu.inst 201599.887164                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.demandAvgMshrMissLatency::total 201599.887164                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMshrMissLatency::cpu.inst 201599.887164                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMshrMissLatency::cpu.l1i.prefetcher 249951.208765                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMshrMissLatency::total 237215.621487                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.replacements                   6101597                       # number of replacements (Count)
system.cpu.l1i.HardPFReq.mshrMisses::cpu.l1i.prefetcher      4494504                       # number of HardPFReq MSHR misses (Count)
system.cpu.l1i.HardPFReq.mshrMisses::total      4494504                       # number of HardPFReq MSHR misses (Count)
system.cpu.l1i.HardPFReq.mshrMissLatency::cpu.l1i.prefetcher 1123406707597                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.l1i.HardPFReq.mshrMissLatency::total 1123406707597                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.l1i.HardPFReq.mshrMissRate::cpu.l1i.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.l1i.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.l1i.HardPFReq.avgMshrMissLatency::cpu.l1i.prefetcher 249951.208765                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.l1i.HardPFReq.avgMshrMissLatency::total 249951.208765                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.hits::cpu.inst       451742109                       # number of ReadReq hits (Count)
system.cpu.l1i.ReadReq.hits::total          451742109                       # number of ReadReq hits (Count)
system.cpu.l1i.ReadReq.misses::cpu.inst       1838684                       # number of ReadReq misses (Count)
system.cpu.l1i.ReadReq.misses::total          1838684                       # number of ReadReq misses (Count)
system.cpu.l1i.ReadReq.missLatency::cpu.inst 361990563343                       # number of ReadReq miss ticks (Tick)
system.cpu.l1i.ReadReq.missLatency::total 361990563343                       # number of ReadReq miss ticks (Tick)
system.cpu.l1i.ReadReq.accesses::cpu.inst    453580793                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1i.ReadReq.accesses::total      453580793                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1i.ReadReq.missRate::cpu.inst     0.004054                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.missRate::total       0.004054                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.avgMissLatency::cpu.inst 196874.810105                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.avgMissLatency::total 196874.810105                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.mshrHits::cpu.inst       231525                       # number of ReadReq MSHR hits (Count)
system.cpu.l1i.ReadReq.mshrHits::total         231525                       # number of ReadReq MSHR hits (Count)
system.cpu.l1i.ReadReq.mshrMisses::cpu.inst      1607159                       # number of ReadReq MSHR misses (Count)
system.cpu.l1i.ReadReq.mshrMisses::total      1607159                       # number of ReadReq MSHR misses (Count)
system.cpu.l1i.ReadReq.mshrMissLatency::cpu.inst 324003073054                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1i.ReadReq.mshrMissLatency::total 324003073054                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1i.ReadReq.mshrMissRate::cpu.inst     0.003543                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.mshrMissRate::total     0.003543                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.avgMshrMissLatency::cpu.inst 201599.887164                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.avgMshrMissLatency::total 201599.887164                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1i.power_state.pwrStateResidencyTicks::UNDEFINED 10236691676310                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.prefetcher.demandMshrMisses      1607159                       # demands not covered by prefetchs (Count)
system.cpu.l1i.prefetcher.pfIssued            7158455                       # number of hwpf issued (Count)
system.cpu.l1i.prefetcher.pfUnused            2334409                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu.l1i.prefetcher.pfUseful            1928548                       # number of useful prefetch (Count)
system.cpu.l1i.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu.l1i.prefetcher.accuracy           0.269408                       # accuracy of the prefetcher (Count)
system.cpu.l1i.prefetcher.coverage           0.545449                       # coverage brought by this prefetcher (Count)
system.cpu.l1i.prefetcher.pfHitInCache        2299452                       # number of prefetches hitting in cache (Count)
system.cpu.l1i.prefetcher.pfHitInMSHR          364496                       # number of prefetches hitting in a MSHR (Count)
system.cpu.l1i.prefetcher.pfHitInWB                 3                       # number of prefetches hit in the Write Buffer (Count)
system.cpu.l1i.prefetcher.pfLate              2663951                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.l1i.prefetcher.pfIdentified        7158485                       # number of prefetch candidates identified (Count)
system.cpu.l1i.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu.l1i.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu.l1i.prefetcher.pfRemovedDemand            6                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu.l1i.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu.l1i.prefetcher.pfSpanPage           375979                       # number of prefetches that crossed the page (Count)
system.cpu.l1i.prefetcher.pfUsefulSpanPage       202303                       # number of prefetches that is useful and crossed the page (Count)
system.cpu.l1i.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 10236691676310                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.tags.tagsInUse               63.999756                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l1i.tags.totalRefs               439484568                       # Total number of references to valid blocks. (Count)
system.cpu.l1i.tags.sampledRefs               6101597                       # Sample count of references to valid blocks. (Count)
system.cpu.l1i.tags.avgRefs                 72.027793                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l1i.tags.warmupTick                 199995                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l1i.tags.occupancies::cpu.inst    18.252419                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1i.tags.occupancies::cpu.l1i.prefetcher    45.747337                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1i.tags.avgOccs::cpu.inst        0.285194                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1i.tags.avgOccs::cpu.l1i.prefetcher     0.714802                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1i.tags.avgOccs::total           0.999996                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1i.tags.occupanciesTaskId::1022           41                       # Occupied blocks per task id (Count)
system.cpu.l1i.tags.occupanciesTaskId::1024           23                       # Occupied blocks per task id (Count)
system.cpu.l1i.tags.ageTaskId_1022::0              17                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ageTaskId_1022::3               1                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ageTaskId_1022::4              23                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ageTaskId_1024::0               8                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ageTaskId_1024::1               2                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ageTaskId_1024::4              13                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ratioOccsTaskId::1022     0.640625                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1i.tags.ratioOccsTaskId::1024     0.359375                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1i.tags.tagAccesses             913263247                       # Number of tag accesses (Count)
system.cpu.l1i.tags.dataAccesses            913263247                       # Number of data accesses (Count)
system.cpu.l1i.tags.power_state.pwrStateResidencyTicks::UNDEFINED 10236691676310                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.dtb.rdAccesses               105924955                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                34200257                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                   3152310                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                    110984                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 10236691676310                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses               453580933                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       599                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 10236691676310                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 10236691676310                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                          0                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                  1793                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_writebacks::samples   1848227.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples   1607159.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples   7477232.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.l1d.prefetcher::samples  15953051.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.l1i.prefetcher::samples   4494504.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.028826138496                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds        103181                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds        103181                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState             64704569                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState             1748943                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                     31770849                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                     3161305                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                   31770849                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                   3161305                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                 2238903                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                1313078                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.95                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       25.61                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6               31770849                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6               3161305                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                 14438779                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                 10031393                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                  5038883                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                    20185                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                     2639                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                       65                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        2                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                   91631                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                   99323                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                  104581                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                  103926                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                  104086                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                  103782                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                  103654                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                  103686                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                  103439                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                  103466                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                  103538                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                  103237                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                  103230                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                  103210                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                  103193                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                  103195                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                  103192                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                  103189                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                     551                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                      98                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       5                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples       103181                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean      286.214836                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      77.782461                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev    1168.702253                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-2047        101382     98.26%     98.26% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2048-4095         1057      1.02%     99.28% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::4096-6143          115      0.11%     99.39% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::6144-8191           85      0.08%     99.47% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::8192-10239           79      0.08%     99.55% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::10240-12287           96      0.09%     99.64% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::12288-14335          116      0.11%     99.76% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::14336-16383           94      0.09%     99.85% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::16384-18431           88      0.09%     99.93% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::18432-20479           39      0.04%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::20480-22527           14      0.01%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::22528-24575            6      0.01%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::24576-26623            2      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::26624-28671            4      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::32768-34815            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::34816-36863            2      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::38912-40959            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total         103181                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples       103181                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       17.912309                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      17.899278                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.669849                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16              8299      8.04%      8.04% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17              2910      2.82%     10.86% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18             81740     79.22%     90.08% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19             10034      9.72%     99.81% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::20               172      0.17%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::21                22      0.02%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::22                 4      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total         103181                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                143289792                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys               2033334336                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys             202323520                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               198631979.96923083                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               19764541.74821168                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                   10236691502981                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                      293044.96                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst    102858176                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data    478542848                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.l1d.prefetcher   1020995264                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.l1i.prefetcher    287648256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks    118285440                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 10047990.039402756840                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 46747803.209454424679                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.l1d.prefetcher 99738792.207917317748                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.l1i.prefetcher 28099728.417695976794                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 11555045.686658613384                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst      1607159                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data      8775043                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.l1d.prefetcher     16894143                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.l1i.prefetcher      4494504                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks      3161305                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst  51596807345                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data 265749221871                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.l1d.prefetcher 457648471164                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.l1i.prefetcher 117303936151                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks 256500309451653                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     32104.36                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     30284.66                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.l1d.prefetcher     27089.18                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.l1i.prefetcher     26099.42                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks  81137476.28                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst    102858176                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data    561602752                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.l1d.prefetcher   1081225152                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.l1i.prefetcher    287648256                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total      2033334336                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst    102858176                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total    102858176                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks    202323520                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total    202323520                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst       1607159                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data       8775043                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.l1d.prefetcher     16894143                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.l1i.prefetcher      4494504                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total         31770849                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks      3161305                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total         3161305                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst        10047990                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data        54861743                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.l1d.prefetcher    105622518                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.l1i.prefetcher     28099728                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          198631980                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst     10047990                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total       10047990                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks     19764542                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total          19764542                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks     19764542                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst       10047990                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data       54861743                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.l1d.prefetcher    105622518                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.l1i.prefetcher     28099728                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         218396522                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts              29531946                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts              1848210                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0       1896066                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1       1198803                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2       1088784                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3       2609125                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4       1301266                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5       1229775                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6       1242469                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7       3296593                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8       2209022                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9       2594079                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10      2477268                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11      1976315                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12      2343047                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13      1399034                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14      1164072                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15      1506228                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0         45556                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1         74354                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2         26622                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3         32969                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4         14320                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5         82438                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6         12050                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7         11999                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8         12583                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9        215204                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10       364232                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11       350468                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12       279657                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13       210870                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14        63695                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15        51193                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat             338574449031                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat           147659730000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat        892298436531                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 11464.68                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            30214.68                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits             21992704                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits             1589732                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             74.47                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            86.01                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples      7797710                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   257.553588                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   209.810852                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   201.507011                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127       753809      9.67%      9.67% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255      4475441     57.39%     67.06% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383      1371541     17.59%     84.65% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511       427590      5.48%     90.13% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639       196196      2.52%     92.65% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767       152907      1.96%     94.61% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895        99887      1.28%     95.89% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023        77243      0.99%     96.88% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151       243096      3.12%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total      7797710                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead         1890044544                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten       118285440                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW               184.634314                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                11.555046                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     1.53                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 1.44                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.09                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                75.15                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 10236691676310                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy      26263990200                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy      13959615285                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy     98980970340                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy     1567607760                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 808075198320.000122                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy 3157803172620                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy 1271686932480                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy   5378337487005                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    525.398015                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE 3276309668206                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF 341825380000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT 6618556628104                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy      29411730600                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy      15632694165                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy    111877124100                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy     8080048440                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 808075198320.000122                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy 3404578138710                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy 1063876434720                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy   5441531369055                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    531.571287                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE 2734494276362                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF 341825380000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT 7160372019948                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 10236691676310                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp            30620850                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty       3161305                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict          28609414                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq            1149997                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp           1149997                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq       30620852                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu.l1d.mem_side_port::system.mem_ctrl.port     77007494                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1d.mem_side_port::total     77007494                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1i.mem_side_port::system.mem_ctrl.port     18304921                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1i.mem_side_port::total     18304921                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                95312415                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu.l1d.mem_side_port::system.mem_ctrl.port   1845151424                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1d.mem_side_port::total   1845151424                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1i.mem_side_port::system.mem_ctrl.port    390506304                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1i.mem_side_port::total    390506304                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total               2235657728                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples           31770849                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                 31770849    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total             31770849                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 10236691676310                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy        1056942502920                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy       1728226578994                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.2                       # Layer utilization (Ratio)
system.membus.respLayer3.occupancy       410700990790                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests       63541568                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests     31770719                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   7.414011                       # Number of seconds simulated (Second)
simTicks                                 7414011085089                       # Number of ticks simulated (Tick)
finalTick                                17650702761399                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    413.50                       # Real time elapsed on the host (Second)
hostTickRate                              17929826934                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8680644                       # Number of bytes of host memory used (Byte)
simInsts                                    575889718                       # Number of instructions simulated (Count)
simOps                                     1096693861                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                  1392714                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    2652212                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                         13333                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                        556064733                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               2.350521                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.425438                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.commitStats0.numInsts            236570817                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps              448781178                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP              0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP                0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  2.350521                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.425438                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs                  0                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts          128882527                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts         354732568                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts         82010776                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts        27291738                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass      1566127      0.35%      0.35% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu    262682884     58.53%     58.88% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult        79064      0.02%     58.90% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv       244699      0.05%     58.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd     28364440      6.32%     65.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     65.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt            0      0.00%     65.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     65.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     65.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     65.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     65.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     65.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd            0      0.00%     65.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     65.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu      2382636      0.53%     65.80% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            0      0.00%     65.80% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt           28      0.00%     65.80% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc       160177      0.04%     65.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     65.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     65.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     65.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift            0      0.00%     65.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     65.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     65.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     65.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd     21232626      4.73%     70.57% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     70.57% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp       393195      0.09%     70.66% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt     11137586      2.48%     73.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv        50184      0.01%     73.15% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     73.15% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult     10249707      2.28%     75.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     75.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     75.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt       935311      0.21%     75.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     75.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     75.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     75.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     75.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     75.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     75.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     75.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     75.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     75.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     75.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     75.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     75.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     75.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     75.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     75.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     75.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     75.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead     45135970     10.06%     85.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite     21557918      4.80%     90.51% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead     36874806      8.22%     98.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite      5733820      1.28%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total    448781178                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl     47654664                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl     46650476                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl      1004188                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl     40444659                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl      7210005                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall       999928                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn       999928                       # Class of control type instructions committed (Count)
system.cpu.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu.exec_context.thread_0.numCallsReturns      1999856                       # Number of times a function call or return occured (Count)
system.cpu.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu.exec_context.thread_0.numBusyCycles    556064733                       # Number of busy cycles (Cycle)
system.cpu.exec_context.thread_0.notIdleFraction            1                       # Percentage of non-idle cycles (Ratio)
system.cpu.exec_context.thread_0.idleFraction            0                       # Percentage of idle cycles (Ratio)
system.cpu.executeStats0.numInsts                   0                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches                0                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts               0                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts      109302514                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate                   0                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numFpAluAccesses    128882527                       # Number of float alu accesses (Count)
system.cpu.executeStats0.numFpRegReads      153376441                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites     112113982                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntAluAccesses    354732568                       # Number of integer alu accesses (Count)
system.cpu.executeStats0.numIntRegReads     400914524                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites    223993443                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs         109302514                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads    194582472                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetchStats0.numInsts             236570817                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps               448781178                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             0.425438                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches           47654664                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.085700                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.interrupts.clk_domain.clock         213328                       # Clock period in ticks (Tick)
system.cpu.l1d.demandHits::cpu.data         101398050                       # number of demand (read+write) hits (Count)
system.cpu.l1d.demandHits::total            101398050                       # number of demand (read+write) hits (Count)
system.cpu.l1d.overallHits::cpu.data        101398050                       # number of overall hits (Count)
system.cpu.l1d.overallHits::total           101398050                       # number of overall hits (Count)
system.cpu.l1d.demandMisses::cpu.data         7782216                       # number of demand (read+write) misses (Count)
system.cpu.l1d.demandMisses::total            7782216                       # number of demand (read+write) misses (Count)
system.cpu.l1d.overallMisses::cpu.data        7782216                       # number of overall misses (Count)
system.cpu.l1d.overallMisses::total           7782216                       # number of overall misses (Count)
system.cpu.l1d.demandMissLatency::cpu.data 1626232236511                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1d.demandMissLatency::total  1626232236511                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1d.overallMissLatency::cpu.data 1626232236511                       # number of overall miss ticks (Tick)
system.cpu.l1d.overallMissLatency::total 1626232236511                       # number of overall miss ticks (Tick)
system.cpu.l1d.demandAccesses::cpu.data     109180266                       # number of demand (read+write) accesses (Count)
system.cpu.l1d.demandAccesses::total        109180266                       # number of demand (read+write) accesses (Count)
system.cpu.l1d.overallAccesses::cpu.data    109180266                       # number of overall (read+write) accesses (Count)
system.cpu.l1d.overallAccesses::total       109180266                       # number of overall (read+write) accesses (Count)
system.cpu.l1d.demandMissRate::cpu.data      0.071279                       # miss rate for demand accesses (Ratio)
system.cpu.l1d.demandMissRate::total         0.071279                       # miss rate for demand accesses (Ratio)
system.cpu.l1d.overallMissRate::cpu.data     0.071279                       # miss rate for overall accesses (Ratio)
system.cpu.l1d.overallMissRate::total        0.071279                       # miss rate for overall accesses (Ratio)
system.cpu.l1d.demandAvgMissLatency::cpu.data 208967.758863                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1d.demandAvgMissLatency::total 208967.758863                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1d.overallAvgMissLatency::cpu.data 208967.758863                       # average overall miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMissLatency::total 208967.758863                       # average overall miss latency ((Tick/Count))
system.cpu.l1d.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.cpu.l1d.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.l1d.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.cpu.l1d.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.l1d.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1d.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1d.writebacks::writebacks         2804721                       # number of writebacks (Count)
system.cpu.l1d.writebacks::total              2804721                       # number of writebacks (Count)
system.cpu.l1d.demandMshrHits::cpu.data        269912                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1d.demandMshrHits::total           269912                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1d.overallMshrHits::cpu.data       269912                       # number of overall MSHR hits (Count)
system.cpu.l1d.overallMshrHits::total          269912                       # number of overall MSHR hits (Count)
system.cpu.l1d.demandMshrMisses::cpu.data      7512304                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1d.demandMshrMisses::total        7512304                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1d.overallMshrMisses::cpu.data      7512304                       # number of overall MSHR misses (Count)
system.cpu.l1d.overallMshrMisses::cpu.l1d.prefetcher     15503332                       # number of overall MSHR misses (Count)
system.cpu.l1d.overallMshrMisses::total      23015636                       # number of overall MSHR misses (Count)
system.cpu.l1d.demandMshrMissLatency::cpu.data 1498427618373                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1d.demandMshrMissLatency::total 1498427618373                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1d.overallMshrMissLatency::cpu.data 1498427618373                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1d.overallMshrMissLatency::cpu.l1d.prefetcher 4054925240029                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1d.overallMshrMissLatency::total 5553352858402                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1d.demandMshrMissRate::cpu.data     0.068806                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1d.demandMshrMissRate::total     0.068806                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1d.overallMshrMissRate::cpu.data     0.068806                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1d.overallMshrMissRate::cpu.l1d.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1d.overallMshrMissRate::total     0.210804                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1d.demandAvgMshrMissLatency::cpu.data 199463.123214                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.demandAvgMshrMissLatency::total 199463.123214                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMshrMissLatency::cpu.data 199463.123214                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMshrMissLatency::cpu.l1d.prefetcher 261551.854790                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMshrMissLatency::total 241286.091699                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.replacements                  23015641                       # number of replacements (Count)
system.cpu.l1d.HardPFReq.mshrMisses::cpu.l1d.prefetcher     15503332                       # number of HardPFReq MSHR misses (Count)
system.cpu.l1d.HardPFReq.mshrMisses::total     15503332                       # number of HardPFReq MSHR misses (Count)
system.cpu.l1d.HardPFReq.mshrMissLatency::cpu.l1d.prefetcher 4054925240029                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.l1d.HardPFReq.mshrMissLatency::total 4054925240029                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.l1d.HardPFReq.mshrMissRate::cpu.l1d.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.l1d.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.l1d.HardPFReq.avgMshrMissLatency::cpu.l1d.prefetcher 261551.854790                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.l1d.HardPFReq.avgMshrMissLatency::total 261551.854790                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.hits::cpu.data        61386                       # number of LockedRMWReadReq hits (Count)
system.cpu.l1d.LockedRMWReadReq.hits::total        61386                       # number of LockedRMWReadReq hits (Count)
system.cpu.l1d.LockedRMWReadReq.misses::cpu.data            5                       # number of LockedRMWReadReq misses (Count)
system.cpu.l1d.LockedRMWReadReq.misses::total            5                       # number of LockedRMWReadReq misses (Count)
system.cpu.l1d.LockedRMWReadReq.missLatency::cpu.data      1239969                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.missLatency::total      1239969                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.accesses::cpu.data        61391                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWReadReq.accesses::total        61391                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWReadReq.missRate::cpu.data     0.000081                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.missRate::total     0.000081                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.avgMissLatency::cpu.data 247993.800000                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.avgMissLatency::total 247993.800000                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.mshrMisses::cpu.data            5                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.l1d.LockedRMWReadReq.mshrMisses::total            5                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.l1d.LockedRMWReadReq.mshrMissLatency::cpu.data    820872811                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.mshrMissLatency::total    820872811                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.mshrMissRate::cpu.data     0.000081                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.mshrMissRate::total     0.000081                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.avgMshrMissLatency::cpu.data 164174562.200000                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.avgMshrMissLatency::total 164174562.200000                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWWriteReq.hits::cpu.data        61391                       # number of LockedRMWWriteReq hits (Count)
system.cpu.l1d.LockedRMWWriteReq.hits::total        61391                       # number of LockedRMWWriteReq hits (Count)
system.cpu.l1d.LockedRMWWriteReq.accesses::cpu.data        61391                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWWriteReq.accesses::total        61391                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.hits::cpu.data        75162674                       # number of ReadReq hits (Count)
system.cpu.l1d.ReadReq.hits::total           75162674                       # number of ReadReq hits (Count)
system.cpu.l1d.ReadReq.misses::cpu.data       6786715                       # number of ReadReq misses (Count)
system.cpu.l1d.ReadReq.misses::total          6786715                       # number of ReadReq misses (Count)
system.cpu.l1d.ReadReq.missLatency::cpu.data 1432683555349                       # number of ReadReq miss ticks (Tick)
system.cpu.l1d.ReadReq.missLatency::total 1432683555349                       # number of ReadReq miss ticks (Tick)
system.cpu.l1d.ReadReq.accesses::cpu.data     81949389                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.accesses::total       81949389                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.missRate::cpu.data     0.082816                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.missRate::total       0.082816                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.avgMissLatency::cpu.data 211101.181551                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.avgMissLatency::total 211101.181551                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.mshrHits::cpu.data       258192                       # number of ReadReq MSHR hits (Count)
system.cpu.l1d.ReadReq.mshrHits::total         258192                       # number of ReadReq MSHR hits (Count)
system.cpu.l1d.ReadReq.mshrMisses::cpu.data      6528523                       # number of ReadReq MSHR misses (Count)
system.cpu.l1d.ReadReq.mshrMisses::total      6528523                       # number of ReadReq MSHR misses (Count)
system.cpu.l1d.ReadReq.mshrMissLatency::cpu.data 1318545515538                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1d.ReadReq.mshrMissLatency::total 1318545515538                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1d.ReadReq.mshrMissRate::cpu.data     0.079665                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.mshrMissRate::total     0.079665                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.avgMshrMissLatency::cpu.data 201966.894432                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.avgMshrMissLatency::total 201966.894432                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.hits::cpu.data       26235376                       # number of WriteReq hits (Count)
system.cpu.l1d.WriteReq.hits::total          26235376                       # number of WriteReq hits (Count)
system.cpu.l1d.WriteReq.misses::cpu.data       995501                       # number of WriteReq misses (Count)
system.cpu.l1d.WriteReq.misses::total          995501                       # number of WriteReq misses (Count)
system.cpu.l1d.WriteReq.missLatency::cpu.data 193548681162                       # number of WriteReq miss ticks (Tick)
system.cpu.l1d.WriteReq.missLatency::total 193548681162                       # number of WriteReq miss ticks (Tick)
system.cpu.l1d.WriteReq.accesses::cpu.data     27230877                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.l1d.WriteReq.accesses::total      27230877                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.l1d.WriteReq.missRate::cpu.data     0.036558                       # miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.missRate::total      0.036558                       # miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.avgMissLatency::cpu.data 194423.392003                       # average WriteReq miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.avgMissLatency::total 194423.392003                       # average WriteReq miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.mshrHits::cpu.data        11720                       # number of WriteReq MSHR hits (Count)
system.cpu.l1d.WriteReq.mshrHits::total         11720                       # number of WriteReq MSHR hits (Count)
system.cpu.l1d.WriteReq.mshrMisses::cpu.data       983781                       # number of WriteReq MSHR misses (Count)
system.cpu.l1d.WriteReq.mshrMisses::total       983781                       # number of WriteReq MSHR misses (Count)
system.cpu.l1d.WriteReq.mshrMissLatency::cpu.data 179882102835                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.l1d.WriteReq.mshrMissLatency::total 179882102835                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.l1d.WriteReq.mshrMissRate::cpu.data     0.036127                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.mshrMissRate::total     0.036127                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.avgMshrMissLatency::cpu.data 182847.709841                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.avgMshrMissLatency::total 182847.709841                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.l1d.power_state.pwrStateResidencyTicks::UNDEFINED 7414011085089                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1d.prefetcher.demandMshrMisses      7512304                       # demands not covered by prefetchs (Count)
system.cpu.l1d.prefetcher.pfIssued           22587987                       # number of hwpf issued (Count)
system.cpu.l1d.prefetcher.pfUnused           11472140                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu.l1d.prefetcher.pfUseful            3761289                       # number of useful prefetch (Count)
system.cpu.l1d.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu.l1d.prefetcher.accuracy           0.166517                       # accuracy of the prefetcher (Count)
system.cpu.l1d.prefetcher.coverage           0.333637                       # coverage brought by this prefetcher (Count)
system.cpu.l1d.prefetcher.pfHitInCache        6388313                       # number of prefetches hitting in cache (Count)
system.cpu.l1d.prefetcher.pfHitInMSHR          679395                       # number of prefetches hitting in a MSHR (Count)
system.cpu.l1d.prefetcher.pfHitInWB             16947                       # number of prefetches hit in the Write Buffer (Count)
system.cpu.l1d.prefetcher.pfLate              7084655                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.l1d.prefetcher.pfIdentified       22588273                       # number of prefetch candidates identified (Count)
system.cpu.l1d.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu.l1d.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu.l1d.prefetcher.pfRemovedDemand           44                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu.l1d.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu.l1d.prefetcher.pfSpanPage           498747                       # number of prefetches that crossed the page (Count)
system.cpu.l1d.prefetcher.pfUsefulSpanPage       190136                       # number of prefetches that is useful and crossed the page (Count)
system.cpu.l1d.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 7414011085089                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1d.tags.tagsInUse                      64                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l1d.tags.totalRefs               124534575                       # Total number of references to valid blocks. (Count)
system.cpu.l1d.tags.sampledRefs              23015641                       # Sample count of references to valid blocks. (Count)
system.cpu.l1d.tags.avgRefs                  5.410867                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l1d.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l1d.tags.occupancies::cpu.data    23.617817                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1d.tags.occupancies::cpu.l1d.prefetcher    40.382183                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1d.tags.avgOccs::cpu.data        0.369028                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.avgOccs::cpu.l1d.prefetcher     0.630972                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.avgOccs::total                  1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.occupanciesTaskId::1022           36                       # Occupied blocks per task id (Count)
system.cpu.l1d.tags.occupanciesTaskId::1024           28                       # Occupied blocks per task id (Count)
system.cpu.l1d.tags.ageTaskId_1022::0              14                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1022::1              21                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1022::2               1                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1024::0               5                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1024::1              16                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1024::2               7                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ratioOccsTaskId::1022     0.562500                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1d.tags.ratioOccsTaskId::1024     0.437500                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1d.tags.tagAccesses             241621737                       # Number of tag accesses (Count)
system.cpu.l1d.tags.dataAccesses            241621737                       # Number of data accesses (Count)
system.cpu.l1d.tags.power_state.pwrStateResidencyTicks::UNDEFINED 7414011085089                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.demandHits::cpu.inst         321699436                       # number of demand (read+write) hits (Count)
system.cpu.l1i.demandHits::total            321699436                       # number of demand (read+write) hits (Count)
system.cpu.l1i.overallHits::cpu.inst        321699436                       # number of overall hits (Count)
system.cpu.l1i.overallHits::total           321699436                       # number of overall hits (Count)
system.cpu.l1i.demandMisses::cpu.inst           46263                       # number of demand (read+write) misses (Count)
system.cpu.l1i.demandMisses::total              46263                       # number of demand (read+write) misses (Count)
system.cpu.l1i.overallMisses::cpu.inst          46263                       # number of overall misses (Count)
system.cpu.l1i.overallMisses::total             46263                       # number of overall misses (Count)
system.cpu.l1i.demandMissLatency::cpu.inst  10371354043                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1i.demandMissLatency::total   10371354043                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1i.overallMissLatency::cpu.inst  10371354043                       # number of overall miss ticks (Tick)
system.cpu.l1i.overallMissLatency::total  10371354043                       # number of overall miss ticks (Tick)
system.cpu.l1i.demandAccesses::cpu.inst     321745699                       # number of demand (read+write) accesses (Count)
system.cpu.l1i.demandAccesses::total        321745699                       # number of demand (read+write) accesses (Count)
system.cpu.l1i.overallAccesses::cpu.inst    321745699                       # number of overall (read+write) accesses (Count)
system.cpu.l1i.overallAccesses::total       321745699                       # number of overall (read+write) accesses (Count)
system.cpu.l1i.demandMissRate::cpu.inst      0.000144                       # miss rate for demand accesses (Ratio)
system.cpu.l1i.demandMissRate::total         0.000144                       # miss rate for demand accesses (Ratio)
system.cpu.l1i.overallMissRate::cpu.inst     0.000144                       # miss rate for overall accesses (Ratio)
system.cpu.l1i.overallMissRate::total        0.000144                       # miss rate for overall accesses (Ratio)
system.cpu.l1i.demandAvgMissLatency::cpu.inst 224182.479368                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1i.demandAvgMissLatency::total 224182.479368                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1i.overallAvgMissLatency::cpu.inst 224182.479368                       # average overall miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMissLatency::total 224182.479368                       # average overall miss latency ((Tick/Count))
system.cpu.l1i.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.cpu.l1i.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.l1i.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.cpu.l1i.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.l1i.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1i.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1i.demandMshrHits::cpu.inst            31                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1i.demandMshrHits::total               31                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1i.overallMshrHits::cpu.inst           31                       # number of overall MSHR hits (Count)
system.cpu.l1i.overallMshrHits::total              31                       # number of overall MSHR hits (Count)
system.cpu.l1i.demandMshrMisses::cpu.inst        46232                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1i.demandMshrMisses::total          46232                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1i.overallMshrMisses::cpu.inst        46232                       # number of overall MSHR misses (Count)
system.cpu.l1i.overallMshrMisses::cpu.l1i.prefetcher       130473                       # number of overall MSHR misses (Count)
system.cpu.l1i.overallMshrMisses::total        176705                       # number of overall MSHR misses (Count)
system.cpu.l1i.demandMshrMissLatency::cpu.inst   9750742892                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1i.demandMshrMissLatency::total   9750742892                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1i.overallMshrMissLatency::cpu.inst   9750742892                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1i.overallMshrMissLatency::cpu.l1i.prefetcher  31708290233                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1i.overallMshrMissLatency::total  41459033125                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1i.demandMshrMissRate::cpu.inst     0.000144                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1i.demandMshrMissRate::total     0.000144                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1i.overallMshrMissRate::cpu.inst     0.000144                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1i.overallMshrMissRate::cpu.l1i.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1i.overallMshrMissRate::total     0.000549                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1i.demandAvgMshrMissLatency::cpu.inst 210908.956826                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.demandAvgMshrMissLatency::total 210908.956826                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMshrMissLatency::cpu.inst 210908.956826                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMshrMissLatency::cpu.l1i.prefetcher 243025.685261                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMshrMissLatency::total 234622.863671                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.replacements                    176705                       # number of replacements (Count)
system.cpu.l1i.HardPFReq.mshrMisses::cpu.l1i.prefetcher       130473                       # number of HardPFReq MSHR misses (Count)
system.cpu.l1i.HardPFReq.mshrMisses::total       130473                       # number of HardPFReq MSHR misses (Count)
system.cpu.l1i.HardPFReq.mshrMissLatency::cpu.l1i.prefetcher  31708290233                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.l1i.HardPFReq.mshrMissLatency::total  31708290233                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.l1i.HardPFReq.mshrMissRate::cpu.l1i.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.l1i.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.l1i.HardPFReq.avgMshrMissLatency::cpu.l1i.prefetcher 243025.685261                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.l1i.HardPFReq.avgMshrMissLatency::total 243025.685261                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.hits::cpu.inst       321699436                       # number of ReadReq hits (Count)
system.cpu.l1i.ReadReq.hits::total          321699436                       # number of ReadReq hits (Count)
system.cpu.l1i.ReadReq.misses::cpu.inst         46263                       # number of ReadReq misses (Count)
system.cpu.l1i.ReadReq.misses::total            46263                       # number of ReadReq misses (Count)
system.cpu.l1i.ReadReq.missLatency::cpu.inst  10371354043                       # number of ReadReq miss ticks (Tick)
system.cpu.l1i.ReadReq.missLatency::total  10371354043                       # number of ReadReq miss ticks (Tick)
system.cpu.l1i.ReadReq.accesses::cpu.inst    321745699                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1i.ReadReq.accesses::total      321745699                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1i.ReadReq.missRate::cpu.inst     0.000144                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.missRate::total       0.000144                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.avgMissLatency::cpu.inst 224182.479368                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.avgMissLatency::total 224182.479368                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.mshrHits::cpu.inst           31                       # number of ReadReq MSHR hits (Count)
system.cpu.l1i.ReadReq.mshrHits::total             31                       # number of ReadReq MSHR hits (Count)
system.cpu.l1i.ReadReq.mshrMisses::cpu.inst        46232                       # number of ReadReq MSHR misses (Count)
system.cpu.l1i.ReadReq.mshrMisses::total        46232                       # number of ReadReq MSHR misses (Count)
system.cpu.l1i.ReadReq.mshrMissLatency::cpu.inst   9750742892                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1i.ReadReq.mshrMissLatency::total   9750742892                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1i.ReadReq.mshrMissRate::cpu.inst     0.000144                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.mshrMissRate::total     0.000144                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.avgMshrMissLatency::cpu.inst 210908.956826                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.avgMshrMissLatency::total 210908.956826                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1i.power_state.pwrStateResidencyTicks::UNDEFINED 7414011085089                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.prefetcher.demandMshrMisses        46232                       # demands not covered by prefetchs (Count)
system.cpu.l1i.prefetcher.pfIssued             250938                       # number of hwpf issued (Count)
system.cpu.l1i.prefetcher.pfUnused              46137                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu.l1i.prefetcher.pfUseful              84308                       # number of useful prefetch (Count)
system.cpu.l1i.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu.l1i.prefetcher.accuracy           0.335971                       # accuracy of the prefetcher (Count)
system.cpu.l1i.prefetcher.coverage           0.645840                       # coverage brought by this prefetcher (Count)
system.cpu.l1i.prefetcher.pfHitInCache         118890                       # number of prefetches hitting in cache (Count)
system.cpu.l1i.prefetcher.pfHitInMSHR            1574                       # number of prefetches hitting in a MSHR (Count)
system.cpu.l1i.prefetcher.pfHitInWB                 1                       # number of prefetches hit in the Write Buffer (Count)
system.cpu.l1i.prefetcher.pfLate               120465                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.l1i.prefetcher.pfIdentified         250938                       # number of prefetch candidates identified (Count)
system.cpu.l1i.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu.l1i.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu.l1i.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu.l1i.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu.l1i.prefetcher.pfSpanPage            10204                       # number of prefetches that crossed the page (Count)
system.cpu.l1i.prefetcher.pfUsefulSpanPage         6284                       # number of prefetches that is useful and crossed the page (Count)
system.cpu.l1i.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 7414011085089                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.tags.tagsInUse                      64                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l1i.tags.totalRefs               321395587                       # Total number of references to valid blocks. (Count)
system.cpu.l1i.tags.sampledRefs                176705                       # Sample count of references to valid blocks. (Count)
system.cpu.l1i.tags.avgRefs               1818.825653                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l1i.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l1i.tags.occupancies::cpu.inst    18.721142                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1i.tags.occupancies::cpu.l1i.prefetcher    45.278858                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1i.tags.avgOccs::cpu.inst        0.292518                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1i.tags.avgOccs::cpu.l1i.prefetcher     0.707482                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1i.tags.avgOccs::total                  1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1i.tags.occupanciesTaskId::1022           39                       # Occupied blocks per task id (Count)
system.cpu.l1i.tags.occupanciesTaskId::1024           25                       # Occupied blocks per task id (Count)
system.cpu.l1i.tags.ageTaskId_1022::0               5                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ageTaskId_1022::3               1                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ageTaskId_1022::4              33                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ageTaskId_1024::0               3                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ageTaskId_1024::1               3                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ageTaskId_1024::4              19                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ratioOccsTaskId::1022     0.609375                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1i.tags.ratioOccsTaskId::1024     0.390625                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1i.tags.tagAccesses             643668103                       # Number of tag accesses (Count)
system.cpu.l1i.tags.dataAccesses            643668103                       # Number of data accesses (Count)
system.cpu.l1i.tags.power_state.pwrStateResidencyTicks::UNDEFINED 7414011085089                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.dtb.rdAccesses                82010780                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                27292269                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                   3155318                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                    101092                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 7414011085089                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses               321745699                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                         9                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 7414011085089                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 7414011085089                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                          0                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                  1658                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_writebacks::samples   1705427.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples     46232.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples   6399600.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.l1d.prefetcher::samples  14626399.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.l1i.prefetcher::samples    130473.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.027177539712                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds         95270                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds         95270                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState             46993556                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState             1613694                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                     23192346                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                     2804721                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                   23192346                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                   2804721                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                 1989642                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                1099294                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        2.10                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       25.89                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6               23192346                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6               2804721                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                 10287453                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                  6908940                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                  3992830                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                    11561                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                     1863                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                       56                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                   83855                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                   91142                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                   96441                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                   95966                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                   96054                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                   95888                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                   95787                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                   95779                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                   95599                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                   95568                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                   95648                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                   95322                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                   95299                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                   95298                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                   95286                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                   95282                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                   95281                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                   95275                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                     544                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                     112                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples        95270                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean      222.553049                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      78.752762                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev     614.335091                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-2047         94116     98.79%     98.79% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2048-4095          993      1.04%     99.83% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::4096-6143          104      0.11%     99.94% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::6144-8191           14      0.01%     99.95% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::8192-10239            4      0.00%     99.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::10240-12287            5      0.01%     99.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::12288-14335            8      0.01%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::14336-16383            4      0.00%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::16384-18431            3      0.00%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::18432-20479            2      0.00%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::20480-22527            2      0.00%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::22528-24575            1      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::24576-26623            5      0.01%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::26624-28671            4      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::28672-30719            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::32768-34815            3      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::43008-45055            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total          95270                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples        95270                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       17.900861                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      17.887042                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.689445                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16              8286      8.70%      8.70% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17              2789      2.93%     11.62% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18             74443     78.14%     89.76% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19              9605     10.08%     99.85% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::20               135      0.14%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::21                 7      0.01%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::22                 5      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total          95270                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                127337088                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys               1484310144                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys             179502144                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               200203388.82217652                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               24211205.23558608                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                   7414011098422                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                      285186.44                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst      2958848                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data    409574400                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.l1d.prefetcher    936089536                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.l1i.prefetcher      8350272                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks    109146560                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 399088.693831441866                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 55243294.796757556498                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.l1d.prefetcher 126259527.434839665890                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.l1i.prefetcher 1126282.642980396980                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 14721661.290676336735                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst        46232                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data      7512309                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.l1d.prefetcher     15503332                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.l1i.prefetcher       130473                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks      2804721                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst   1700696963                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data 231407899244                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.l1d.prefetcher 417636438624                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.l1i.prefetcher   3690100409                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks 187851699418806                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     36786.14                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     30803.83                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.l1d.prefetcher     26938.50                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.l1i.prefetcher     28282.48                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks  66976964.70                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst      2958848                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data    480787776                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.l1d.prefetcher    992213248                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.l1i.prefetcher      8350272                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total      1484310144                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst      2958848                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total      2958848                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks    179502144                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total    179502144                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst         46232                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data       7512309                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.l1d.prefetcher     15503332                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.l1i.prefetcher       130473                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total         23192346                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks      2804721                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total         2804721                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst          399089                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data        64848538                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.l1d.prefetcher    133829480                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.l1i.prefetcher      1126283                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          200203389                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst       399089                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total         399089                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks     24211205                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total          24211205                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks     24211205                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst         399089                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data       64848538                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.l1d.prefetcher    133829480                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.l1i.prefetcher      1126283                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         224414594                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts              21202704                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts              1705415                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0       1593764                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1       1287930                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2       1025763                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3       1993191                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4        910278                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5       1025868                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6        853515                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7        942613                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8       1045921                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9       1706090                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10      1863720                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11      1700900                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12      1535260                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13      1420427                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14      1098146                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15      1199318                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0         37947                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1         61371                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2         19645                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3         14600                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4          6835                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5         66375                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6          4906                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7          4798                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8          5275                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9        207898                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10       357518                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11       342476                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12       272598                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13       203544                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14        56365                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15        43264                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat             256884435240                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat           106013520000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat        654435135240                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 12115.65                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            30865.65                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits             15408432                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits             1462955                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             72.67                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            85.78                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples      6036737                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   242.866356                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   203.403517                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   179.034339                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127       564545      9.35%      9.35% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255      3605164     59.72%     69.07% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383      1101381     18.24%     87.32% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511       292648      4.85%     92.16% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639       139159      2.31%     94.47% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767        91741      1.52%     95.99% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895        67480      1.12%     97.11% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023        45208      0.75%     97.86% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151       129411      2.14%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total      6036737                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead         1356973056                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten       109146560                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW               183.028194                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                14.721661                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     1.54                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 1.43                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.12                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                73.65                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 7414011085089                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy      19871740980                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy      10562099790                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy     68779063080                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy     1130009940                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 585255905520.000122                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy 2370575553030                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy 850706106720                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy   3906880479060                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    526.959083                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE 2189117278553                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF 247570180000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT 4977323626536                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy      23230525500                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy      12347317125                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy     82608243480                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy     7772256360                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 585255905520.000122                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy 2606250860670                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy 652242689760                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy   3969707798415                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    535.433216                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE 1671438283475                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF 247570180000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT 5495002621614                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 7414011085089                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp            22208560                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty       2804721                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict          20387625                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq             983786                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp            983786                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq       22208560                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu.l1d.mem_side_port::system.mem_ctrl.port     69046923                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1d.mem_side_port::total     69046923                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1i.mem_side_port::system.mem_ctrl.port       530115                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1i.mem_side_port::total       530115                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                69577038                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu.l1d.mem_side_port::system.mem_ctrl.port   1652503168                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1d.mem_side_port::total   1652503168                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1i.mem_side_port::system.mem_ctrl.port     11309120                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1i.mem_side_port::total     11309120                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total               1663812288                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples           23192346                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                 23192346    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total             23192346                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 7414011085089                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy        790051862916                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy       1549288294556                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.2                       # Layer utilization (Ratio)
system.membus.respLayer3.occupancy        11917758324                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests       46384692                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests     23192346                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   5.309787                       # Number of seconds simulated (Second)
simTicks                                 5309787185335                       # Number of ticks simulated (Tick)
finalTick                                22960489946734                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    305.43                       # Real time elapsed on the host (Second)
hostTickRate                              17384499347                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8692932                       # Number of bytes of host memory used (Byte)
simInsts                                    753595637                       # Number of instructions simulated (Count)
simOps                                     1426186328                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                  2467308                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    4669401                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                         13333                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                        398243995                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               2.241012                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.446227                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.commitStats0.numInsts            177707210                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps              329494279                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP              0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP                0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  2.241012                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.446227                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs                  0                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts           16089610                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts         317605101                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts         43203877                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts        27679217                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass      3500932      1.06%      1.06% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu    245695820     74.57%     75.63% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult       887990      0.27%     75.90% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv          664      0.00%     75.90% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd      1475340      0.45%     76.35% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     76.35% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt          400      0.00%     76.35% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     76.35% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     76.35% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     76.35% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     76.35% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     76.35% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd          336      0.00%     76.35% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     76.35% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu      1638704      0.50%     76.85% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            0      0.00%     76.85% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt      1310928      0.40%     77.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc      4100052      1.24%     78.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     78.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     78.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     78.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift           14      0.00%     78.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     78.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     78.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     78.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            1      0.00%     78.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     78.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     78.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            3      0.00%     78.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            1      0.00%     78.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     78.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     78.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     78.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     78.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     78.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     78.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     78.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     78.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     78.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     78.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     78.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     78.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     78.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     78.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     78.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     78.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     78.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     78.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     78.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     78.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     78.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     78.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead     41892006     12.71%     91.20% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite     23066717      7.00%     98.20% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead      1311871      0.40%     98.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite      4612500      1.40%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total    329494279                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl     30344282                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl     27029730                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl      3314550                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl     23549230                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl      6795050                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall      2166553                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn      2166553                       # Class of control type instructions committed (Count)
system.cpu.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu.exec_context.thread_0.numCallsReturns      4333106                       # Number of times a function call or return occured (Count)
system.cpu.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu.exec_context.thread_0.numIdleCycles     0.000075                       # Number of idle cycles (Cycle)
system.cpu.exec_context.thread_0.numBusyCycles 398243994.999925                       # Number of busy cycles (Cycle)
system.cpu.exec_context.thread_0.notIdleFraction     1.000000                       # Percentage of non-idle cycles (Ratio)
system.cpu.exec_context.thread_0.idleFraction     0.000000                       # Percentage of idle cycles (Ratio)
system.cpu.executeStats0.numInsts                   0                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches                0                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts               0                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts       70883094                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate                   0                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numFpAluAccesses     16089610                       # Number of float alu accesses (Count)
system.cpu.executeStats0.numFpRegReads       21829052                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites      10821232                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntAluAccesses    317605101                       # Number of integer alu accesses (Count)
system.cpu.executeStats0.numIntRegReads     402925680                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites    231301013                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs          70883094                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads    132362245                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites          225                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetchStats0.numInsts             177707210                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps               329494279                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             0.446227                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches           30344282                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.076195                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.interrupts.clk_domain.clock         213328                       # Clock period in ticks (Tick)
system.cpu.l1d.demandHits::cpu.data          69163594                       # number of demand (read+write) hits (Count)
system.cpu.l1d.demandHits::total             69163594                       # number of demand (read+write) hits (Count)
system.cpu.l1d.overallHits::cpu.data         69163594                       # number of overall hits (Count)
system.cpu.l1d.overallHits::total            69163594                       # number of overall hits (Count)
system.cpu.l1d.demandMisses::cpu.data         1693924                       # number of demand (read+write) misses (Count)
system.cpu.l1d.demandMisses::total            1693924                       # number of demand (read+write) misses (Count)
system.cpu.l1d.overallMisses::cpu.data        1693924                       # number of overall misses (Count)
system.cpu.l1d.overallMisses::total           1693924                       # number of overall misses (Count)
system.cpu.l1d.demandMissLatency::cpu.data 355294824074                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1d.demandMissLatency::total  355294824074                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1d.overallMissLatency::cpu.data 355294824074                       # number of overall miss ticks (Tick)
system.cpu.l1d.overallMissLatency::total 355294824074                       # number of overall miss ticks (Tick)
system.cpu.l1d.demandAccesses::cpu.data      70857518                       # number of demand (read+write) accesses (Count)
system.cpu.l1d.demandAccesses::total         70857518                       # number of demand (read+write) accesses (Count)
system.cpu.l1d.overallAccesses::cpu.data     70857518                       # number of overall (read+write) accesses (Count)
system.cpu.l1d.overallAccesses::total        70857518                       # number of overall (read+write) accesses (Count)
system.cpu.l1d.demandMissRate::cpu.data      0.023906                       # miss rate for demand accesses (Ratio)
system.cpu.l1d.demandMissRate::total         0.023906                       # miss rate for demand accesses (Ratio)
system.cpu.l1d.overallMissRate::cpu.data     0.023906                       # miss rate for overall accesses (Ratio)
system.cpu.l1d.overallMissRate::total        0.023906                       # miss rate for overall accesses (Ratio)
system.cpu.l1d.demandAvgMissLatency::cpu.data 209746.614414                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1d.demandAvgMissLatency::total 209746.614414                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1d.overallAvgMissLatency::cpu.data 209746.614414                       # average overall miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMissLatency::total 209746.614414                       # average overall miss latency ((Tick/Count))
system.cpu.l1d.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.cpu.l1d.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.l1d.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.cpu.l1d.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.l1d.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1d.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1d.writebacks::writebacks          690487                       # number of writebacks (Count)
system.cpu.l1d.writebacks::total               690487                       # number of writebacks (Count)
system.cpu.l1d.demandMshrHits::cpu.data         13585                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1d.demandMshrHits::total            13585                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1d.overallMshrHits::cpu.data        13585                       # number of overall MSHR hits (Count)
system.cpu.l1d.overallMshrHits::total           13585                       # number of overall MSHR hits (Count)
system.cpu.l1d.demandMshrMisses::cpu.data      1680339                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1d.demandMshrMisses::total        1680339                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1d.overallMshrMisses::cpu.data      1680339                       # number of overall MSHR misses (Count)
system.cpu.l1d.overallMshrMisses::cpu.l1d.prefetcher      2309239                       # number of overall MSHR misses (Count)
system.cpu.l1d.overallMshrMisses::total       3989578                       # number of overall MSHR misses (Count)
system.cpu.l1d.demandMshrMissLatency::cpu.data 331561057433                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1d.demandMshrMissLatency::total 331561057433                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1d.overallMshrMissLatency::cpu.data 331561057433                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1d.overallMshrMissLatency::cpu.l1d.prefetcher 608115509995                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1d.overallMshrMissLatency::total 939676567428                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1d.demandMshrMissRate::cpu.data     0.023714                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1d.demandMshrMissRate::total     0.023714                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1d.overallMshrMissRate::cpu.data     0.023714                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1d.overallMshrMissRate::cpu.l1d.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1d.overallMshrMissRate::total     0.056304                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1d.demandAvgMshrMissLatency::cpu.data 197317.956337                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.demandAvgMshrMissLatency::total 197317.956337                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMshrMissLatency::cpu.data 197317.956337                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMshrMissLatency::cpu.l1d.prefetcher 263340.221603                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMshrMissLatency::total 235532.822626                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.replacements                   3989637                       # number of replacements (Count)
system.cpu.l1d.HardPFReq.mshrMisses::cpu.l1d.prefetcher      2309239                       # number of HardPFReq MSHR misses (Count)
system.cpu.l1d.HardPFReq.mshrMisses::total      2309239                       # number of HardPFReq MSHR misses (Count)
system.cpu.l1d.HardPFReq.mshrMissLatency::cpu.l1d.prefetcher 608115509995                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.l1d.HardPFReq.mshrMissLatency::total 608115509995                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.l1d.HardPFReq.mshrMissRate::cpu.l1d.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.l1d.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.l1d.HardPFReq.avgMshrMissLatency::cpu.l1d.prefetcher 263340.221603                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.l1d.HardPFReq.avgMshrMissLatency::total 263340.221603                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.hits::cpu.data        12216                       # number of LockedRMWReadReq hits (Count)
system.cpu.l1d.LockedRMWReadReq.hits::total        12216                       # number of LockedRMWReadReq hits (Count)
system.cpu.l1d.LockedRMWReadReq.misses::cpu.data           60                       # number of LockedRMWReadReq misses (Count)
system.cpu.l1d.LockedRMWReadReq.misses::total           60                       # number of LockedRMWReadReq misses (Count)
system.cpu.l1d.LockedRMWReadReq.missLatency::cpu.data     12679683                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.missLatency::total     12679683                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.accesses::cpu.data        12276                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWReadReq.accesses::total        12276                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWReadReq.missRate::cpu.data     0.004888                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.missRate::total     0.004888                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.avgMissLatency::cpu.data 211328.050000                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.avgMissLatency::total 211328.050000                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.mshrMisses::cpu.data           60                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.l1d.LockedRMWReadReq.mshrMisses::total           60                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.l1d.LockedRMWReadReq.mshrMissLatency::cpu.data    187435314                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.mshrMissLatency::total    187435314                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.mshrMissRate::cpu.data     0.004888                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.mshrMissRate::total     0.004888                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.avgMshrMissLatency::cpu.data 3123921.900000                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.avgMshrMissLatency::total 3123921.900000                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWWriteReq.hits::cpu.data        12276                       # number of LockedRMWWriteReq hits (Count)
system.cpu.l1d.LockedRMWWriteReq.hits::total        12276                       # number of LockedRMWWriteReq hits (Count)
system.cpu.l1d.LockedRMWWriteReq.accesses::cpu.data        12276                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWWriteReq.accesses::total        12276                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.hits::cpu.data        41751547                       # number of ReadReq hits (Count)
system.cpu.l1d.ReadReq.hits::total           41751547                       # number of ReadReq hits (Count)
system.cpu.l1d.ReadReq.misses::cpu.data       1440053                       # number of ReadReq misses (Count)
system.cpu.l1d.ReadReq.misses::total          1440053                       # number of ReadReq misses (Count)
system.cpu.l1d.ReadReq.missLatency::cpu.data 310018102687                       # number of ReadReq miss ticks (Tick)
system.cpu.l1d.ReadReq.missLatency::total 310018102687                       # number of ReadReq miss ticks (Tick)
system.cpu.l1d.ReadReq.accesses::cpu.data     43191600                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.accesses::total       43191600                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.missRate::cpu.data     0.033341                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.missRate::total       0.033341                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.avgMissLatency::cpu.data 215282.425499                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.avgMissLatency::total 215282.425499                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.mshrHits::cpu.data         6682                       # number of ReadReq MSHR hits (Count)
system.cpu.l1d.ReadReq.mshrHits::total           6682                       # number of ReadReq MSHR hits (Count)
system.cpu.l1d.ReadReq.mshrMisses::cpu.data      1433371                       # number of ReadReq MSHR misses (Count)
system.cpu.l1d.ReadReq.mshrMisses::total      1433371                       # number of ReadReq MSHR misses (Count)
system.cpu.l1d.ReadReq.mshrMissLatency::cpu.data 290227970786                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1d.ReadReq.mshrMissLatency::total 290227970786                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1d.ReadReq.mshrMissRate::cpu.data     0.033186                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.mshrMissRate::total     0.033186                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.avgMshrMissLatency::cpu.data 202479.309813                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.avgMshrMissLatency::total 202479.309813                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.hits::cpu.data       27412047                       # number of WriteReq hits (Count)
system.cpu.l1d.WriteReq.hits::total          27412047                       # number of WriteReq hits (Count)
system.cpu.l1d.WriteReq.misses::cpu.data       253871                       # number of WriteReq misses (Count)
system.cpu.l1d.WriteReq.misses::total          253871                       # number of WriteReq misses (Count)
system.cpu.l1d.WriteReq.missLatency::cpu.data  45276721387                       # number of WriteReq miss ticks (Tick)
system.cpu.l1d.WriteReq.missLatency::total  45276721387                       # number of WriteReq miss ticks (Tick)
system.cpu.l1d.WriteReq.accesses::cpu.data     27665918                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.l1d.WriteReq.accesses::total      27665918                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.l1d.WriteReq.missRate::cpu.data     0.009176                       # miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.missRate::total      0.009176                       # miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.avgMissLatency::cpu.data 178345.385597                       # average WriteReq miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.avgMissLatency::total 178345.385597                       # average WriteReq miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.mshrHits::cpu.data         6903                       # number of WriteReq MSHR hits (Count)
system.cpu.l1d.WriteReq.mshrHits::total          6903                       # number of WriteReq MSHR hits (Count)
system.cpu.l1d.WriteReq.mshrMisses::cpu.data       246968                       # number of WriteReq MSHR misses (Count)
system.cpu.l1d.WriteReq.mshrMisses::total       246968                       # number of WriteReq MSHR misses (Count)
system.cpu.l1d.WriteReq.mshrMissLatency::cpu.data  41333086647                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.l1d.WriteReq.mshrMissLatency::total  41333086647                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.l1d.WriteReq.mshrMissRate::cpu.data     0.008927                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.mshrMissRate::total     0.008927                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.avgMshrMissLatency::cpu.data 167362.114310                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.avgMshrMissLatency::total 167362.114310                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.l1d.power_state.pwrStateResidencyTicks::UNDEFINED 5309787185335                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1d.prefetcher.demandMshrMisses      1680339                       # demands not covered by prefetchs (Count)
system.cpu.l1d.prefetcher.pfIssued            4293999                       # number of hwpf issued (Count)
system.cpu.l1d.prefetcher.pfUnused            1826130                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu.l1d.prefetcher.pfUseful             469522                       # number of useful prefetch (Count)
system.cpu.l1d.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu.l1d.prefetcher.accuracy           0.109344                       # accuracy of the prefetcher (Count)
system.cpu.l1d.prefetcher.coverage           0.218396                       # coverage brought by this prefetcher (Count)
system.cpu.l1d.prefetcher.pfHitInCache        1963589                       # number of prefetches hitting in cache (Count)
system.cpu.l1d.prefetcher.pfHitInMSHR           19768                       # number of prefetches hitting in a MSHR (Count)
system.cpu.l1d.prefetcher.pfHitInWB              1403                       # number of prefetches hit in the Write Buffer (Count)
system.cpu.l1d.prefetcher.pfLate              1984760                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.l1d.prefetcher.pfIdentified        4294044                       # number of prefetch candidates identified (Count)
system.cpu.l1d.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu.l1d.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu.l1d.prefetcher.pfRemovedDemand            8                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu.l1d.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu.l1d.prefetcher.pfSpanPage            32968                       # number of prefetches that crossed the page (Count)
system.cpu.l1d.prefetcher.pfUsefulSpanPage        18491                       # number of prefetches that is useful and crossed the page (Count)
system.cpu.l1d.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 5309787185335                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1d.tags.tagsInUse                      64                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l1d.tags.totalRefs                73180186                       # Total number of references to valid blocks. (Count)
system.cpu.l1d.tags.sampledRefs               3989701                       # Sample count of references to valid blocks. (Count)
system.cpu.l1d.tags.avgRefs                 18.342273                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l1d.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l1d.tags.occupancies::cpu.data    29.653030                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1d.tags.occupancies::cpu.l1d.prefetcher    34.346970                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1d.tags.avgOccs::cpu.data        0.463329                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.avgOccs::cpu.l1d.prefetcher     0.536671                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.avgOccs::total                  1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.occupanciesTaskId::1022           37                       # Occupied blocks per task id (Count)
system.cpu.l1d.tags.occupanciesTaskId::1024           27                       # Occupied blocks per task id (Count)
system.cpu.l1d.tags.ageTaskId_1022::0               8                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1022::1              29                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1024::0               6                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1024::1              21                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ratioOccsTaskId::1022     0.578125                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1d.tags.ratioOccsTaskId::1024     0.421875                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1d.tags.tagAccesses             145753777                       # Number of tag accesses (Count)
system.cpu.l1d.tags.dataAccesses            145753777                       # Number of data accesses (Count)
system.cpu.l1d.tags.power_state.pwrStateResidencyTicks::UNDEFINED 5309787185335                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.demandHits::cpu.inst         229844515                       # number of demand (read+write) hits (Count)
system.cpu.l1i.demandHits::total            229844515                       # number of demand (read+write) hits (Count)
system.cpu.l1i.overallHits::cpu.inst        229844515                       # number of overall hits (Count)
system.cpu.l1i.overallHits::total           229844515                       # number of overall hits (Count)
system.cpu.l1i.demandMisses::cpu.inst         3928786                       # number of demand (read+write) misses (Count)
system.cpu.l1i.demandMisses::total            3928786                       # number of demand (read+write) misses (Count)
system.cpu.l1i.overallMisses::cpu.inst        3928786                       # number of overall misses (Count)
system.cpu.l1i.overallMisses::total           3928786                       # number of overall misses (Count)
system.cpu.l1i.demandMissLatency::cpu.inst 806275135951                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1i.demandMissLatency::total  806275135951                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1i.overallMissLatency::cpu.inst 806275135951                       # number of overall miss ticks (Tick)
system.cpu.l1i.overallMissLatency::total 806275135951                       # number of overall miss ticks (Tick)
system.cpu.l1i.demandAccesses::cpu.inst     233773301                       # number of demand (read+write) accesses (Count)
system.cpu.l1i.demandAccesses::total        233773301                       # number of demand (read+write) accesses (Count)
system.cpu.l1i.overallAccesses::cpu.inst    233773301                       # number of overall (read+write) accesses (Count)
system.cpu.l1i.overallAccesses::total       233773301                       # number of overall (read+write) accesses (Count)
system.cpu.l1i.demandMissRate::cpu.inst      0.016806                       # miss rate for demand accesses (Ratio)
system.cpu.l1i.demandMissRate::total         0.016806                       # miss rate for demand accesses (Ratio)
system.cpu.l1i.overallMissRate::cpu.inst     0.016806                       # miss rate for overall accesses (Ratio)
system.cpu.l1i.overallMissRate::total        0.016806                       # miss rate for overall accesses (Ratio)
system.cpu.l1i.demandAvgMissLatency::cpu.inst 205222.462092                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1i.demandAvgMissLatency::total 205222.462092                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1i.overallAvgMissLatency::cpu.inst 205222.462092                       # average overall miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMissLatency::total 205222.462092                       # average overall miss latency ((Tick/Count))
system.cpu.l1i.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.cpu.l1i.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.l1i.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.cpu.l1i.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.l1i.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1i.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1i.demandMshrHits::cpu.inst        481193                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1i.demandMshrHits::total           481193                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1i.overallMshrHits::cpu.inst       481193                       # number of overall MSHR hits (Count)
system.cpu.l1i.overallMshrHits::total          481193                       # number of overall MSHR hits (Count)
system.cpu.l1i.demandMshrMisses::cpu.inst      3447593                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1i.demandMshrMisses::total        3447593                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1i.overallMshrMisses::cpu.inst      3447593                       # number of overall MSHR misses (Count)
system.cpu.l1i.overallMshrMisses::cpu.l1i.prefetcher     10003357                       # number of overall MSHR misses (Count)
system.cpu.l1i.overallMshrMisses::total      13450950                       # number of overall MSHR misses (Count)
system.cpu.l1i.demandMshrMissLatency::cpu.inst 703225525589                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1i.demandMshrMissLatency::total 703225525589                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1i.overallMshrMissLatency::cpu.inst 703225525589                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1i.overallMshrMissLatency::cpu.l1i.prefetcher 2510204378035                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1i.overallMshrMissLatency::total 3213429903624                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1i.demandMshrMissRate::cpu.inst     0.014748                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1i.demandMshrMissRate::total     0.014748                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1i.overallMshrMissRate::cpu.inst     0.014748                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1i.overallMshrMissRate::cpu.l1i.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1i.overallMshrMissRate::total     0.057538                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1i.demandAvgMshrMissLatency::cpu.inst 203975.795748                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.demandAvgMshrMissLatency::total 203975.795748                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMshrMissLatency::cpu.inst 203975.795748                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMshrMissLatency::cpu.l1i.prefetcher 250936.198522                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMshrMissLatency::total 238899.847492                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.replacements                  13450952                       # number of replacements (Count)
system.cpu.l1i.HardPFReq.mshrMisses::cpu.l1i.prefetcher     10003357                       # number of HardPFReq MSHR misses (Count)
system.cpu.l1i.HardPFReq.mshrMisses::total     10003357                       # number of HardPFReq MSHR misses (Count)
system.cpu.l1i.HardPFReq.mshrMissLatency::cpu.l1i.prefetcher 2510204378035                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.l1i.HardPFReq.mshrMissLatency::total 2510204378035                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.l1i.HardPFReq.mshrMissRate::cpu.l1i.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.l1i.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.l1i.HardPFReq.avgMshrMissLatency::cpu.l1i.prefetcher 250936.198522                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.l1i.HardPFReq.avgMshrMissLatency::total 250936.198522                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.hits::cpu.inst       229844515                       # number of ReadReq hits (Count)
system.cpu.l1i.ReadReq.hits::total          229844515                       # number of ReadReq hits (Count)
system.cpu.l1i.ReadReq.misses::cpu.inst       3928786                       # number of ReadReq misses (Count)
system.cpu.l1i.ReadReq.misses::total          3928786                       # number of ReadReq misses (Count)
system.cpu.l1i.ReadReq.missLatency::cpu.inst 806275135951                       # number of ReadReq miss ticks (Tick)
system.cpu.l1i.ReadReq.missLatency::total 806275135951                       # number of ReadReq miss ticks (Tick)
system.cpu.l1i.ReadReq.accesses::cpu.inst    233773301                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1i.ReadReq.accesses::total      233773301                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1i.ReadReq.missRate::cpu.inst     0.016806                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.missRate::total       0.016806                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.avgMissLatency::cpu.inst 205222.462092                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.avgMissLatency::total 205222.462092                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.mshrHits::cpu.inst       481193                       # number of ReadReq MSHR hits (Count)
system.cpu.l1i.ReadReq.mshrHits::total         481193                       # number of ReadReq MSHR hits (Count)
system.cpu.l1i.ReadReq.mshrMisses::cpu.inst      3447593                       # number of ReadReq MSHR misses (Count)
system.cpu.l1i.ReadReq.mshrMisses::total      3447593                       # number of ReadReq MSHR misses (Count)
system.cpu.l1i.ReadReq.mshrMissLatency::cpu.inst 703225525589                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1i.ReadReq.mshrMissLatency::total 703225525589                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1i.ReadReq.mshrMissRate::cpu.inst     0.014748                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.mshrMissRate::total     0.014748                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.avgMshrMissLatency::cpu.inst 203975.795748                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.avgMshrMissLatency::total 203975.795748                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1i.power_state.pwrStateResidencyTicks::UNDEFINED 5309787185335                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.prefetcher.demandMshrMisses      3447593                       # demands not covered by prefetchs (Count)
system.cpu.l1i.prefetcher.pfIssued           17550274                       # number of hwpf issued (Count)
system.cpu.l1i.prefetcher.pfUnused            4265989                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu.l1i.prefetcher.pfUseful            5256170                       # number of useful prefetch (Count)
system.cpu.l1i.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu.l1i.prefetcher.accuracy           0.299492                       # accuracy of the prefetcher (Count)
system.cpu.l1i.prefetcher.coverage           0.603896                       # coverage brought by this prefetcher (Count)
system.cpu.l1i.prefetcher.pfHitInCache        6403795                       # number of prefetches hitting in cache (Count)
system.cpu.l1i.prefetcher.pfHitInMSHR         1142929                       # number of prefetches hitting in a MSHR (Count)
system.cpu.l1i.prefetcher.pfHitInWB               193                       # number of prefetches hit in the Write Buffer (Count)
system.cpu.l1i.prefetcher.pfLate              7546917                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.l1i.prefetcher.pfIdentified       17550284                       # number of prefetch candidates identified (Count)
system.cpu.l1i.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu.l1i.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu.l1i.prefetcher.pfRemovedDemand            3                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu.l1i.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu.l1i.prefetcher.pfSpanPage           819628                       # number of prefetches that crossed the page (Count)
system.cpu.l1i.prefetcher.pfUsefulSpanPage       491773                       # number of prefetches that is useful and crossed the page (Count)
system.cpu.l1i.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 5309787185335                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.tags.tagsInUse                      64                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l1i.tags.totalRefs               262135223                       # Total number of references to valid blocks. (Count)
system.cpu.l1i.tags.sampledRefs              13451016                       # Sample count of references to valid blocks. (Count)
system.cpu.l1i.tags.avgRefs                 19.488136                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l1i.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l1i.tags.occupancies::cpu.inst    20.467807                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1i.tags.occupancies::cpu.l1i.prefetcher    43.532193                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1i.tags.avgOccs::cpu.inst        0.319809                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1i.tags.avgOccs::cpu.l1i.prefetcher     0.680191                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1i.tags.avgOccs::total                  1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1i.tags.occupanciesTaskId::1022           44                       # Occupied blocks per task id (Count)
system.cpu.l1i.tags.occupanciesTaskId::1024           20                       # Occupied blocks per task id (Count)
system.cpu.l1i.tags.ageTaskId_1022::0              15                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ageTaskId_1022::1              29                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ageTaskId_1024::0               7                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ageTaskId_1024::1              13                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ratioOccsTaskId::1022     0.687500                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1i.tags.ratioOccsTaskId::1024     0.312500                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1i.tags.tagAccesses             480997554                       # Number of tag accesses (Count)
system.cpu.l1i.tags.dataAccesses            480997554                       # Number of data accesses (Count)
system.cpu.l1i.tags.power_state.pwrStateResidencyTicks::UNDEFINED 5309787185335                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.dtb.rdAccesses                43203879                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                27679961                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                    168367                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                      5232                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5309787185335                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses               233773334                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       589                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5309787185335                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 5309787185335                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                          0                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    47                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_writebacks::samples    268635.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples   3447593.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples   1281081.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.l1d.prefetcher::samples   2220549.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.l1i.prefetcher::samples  10003357.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.030561463864                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds         14967                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds         14967                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState             35902849                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState              254294                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                     17440588                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                      690487                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                   17440588                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                    690487                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                  488008                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                 421852                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.86                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       24.67                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6               17440588                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                690487                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                  8479860                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                  5921505                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                  2532491                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                    18327                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                      386                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                       10                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                   13925                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                   14749                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                   15021                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                   15040                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                   15079                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                   15000                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                   14998                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                   14998                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                   14988                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                   14979                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                   14998                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                   14969                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                   14969                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                   14967                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                   14972                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                   14967                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                   14967                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                   14968                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                      67                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                      14                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples        14967                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean     1132.663727                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean     107.677371                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev    2326.262708                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-511          11088     74.08%     74.08% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::512-1023          832      5.56%     79.64% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1024-1535          383      2.56%     82.20% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1536-2047           31      0.21%     82.41% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2048-2559           70      0.47%     82.88% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2560-3071           88      0.59%     83.46% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::3072-3583          142      0.95%     84.41% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::3584-4095          241      1.61%     86.02% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::4096-4607          291      1.94%     87.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::4608-5119          274      1.83%     89.80% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::5120-5631          248      1.66%     91.45% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::5632-6143          259      1.73%     93.19% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::6144-6655          233      1.56%     94.74% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::6656-7167          215      1.44%     96.18% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::7168-7679          139      0.93%     97.11% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::7680-8191          103      0.69%     97.80% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::8192-8703          104      0.69%     98.49% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::8704-9215           64      0.43%     98.92% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::9216-9727           41      0.27%     99.19% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::9728-10239           33      0.22%     99.41% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::10240-10751           26      0.17%     99.59% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::10752-11263           24      0.16%     99.75% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::11264-11775           16      0.11%     99.85% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::11776-12287           10      0.07%     99.92% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::12288-12799            8      0.05%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::12800-13311            2      0.01%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::13312-13823            1      0.01%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::14336-14847            1      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total          14967                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples        14967                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       17.948954                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      17.940964                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.524363                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16               722      4.82%      4.82% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17               261      1.74%      6.57% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18             13075     87.36%     93.93% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19               877      5.86%     99.79% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::20                32      0.21%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total          14967                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                 31232512                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys               1116197632                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys              44191168                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               210215135.37921160                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               8322587.41405884                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                   5309787078671                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                      292855.61                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst    220645952                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data     81989184                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.l1d.prefetcher    142115136                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.l1i.prefetcher    640214848                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks     17193088                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 41554575.409236334264                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 15441143.145330639556                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.l1d.prefetcher 26764751.776211500168                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.l1i.prefetcher 120572600.304621845484                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 3237999.452687155455                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst      3447593                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data      1680399                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.l1d.prefetcher      2309239                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.l1i.prefetcher     10003357                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks       690487                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst 115308028913                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data  49411852716                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.l1d.prefetcher  69478348248                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.l1i.prefetcher 271294014607                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks 127664096881000                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     33445.95                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     29404.83                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.l1d.prefetcher     30087.12                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.l1i.prefetcher     27120.30                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks 184889935.48                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst    220645952                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data    107545536                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.l1d.prefetcher    147791296                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.l1i.prefetcher    640214848                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total      1116197632                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst    220645952                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total    220645952                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks     44191168                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total     44191168                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst       3447593                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data       1680399                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.l1d.prefetcher      2309239                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.l1i.prefetcher     10003357                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total         17440588                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks       690487                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total          690487                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst        41554575                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data        20254208                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.l1d.prefetcher     27833751                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.l1i.prefetcher    120572600                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          210215135                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst     41554575                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total       41554575                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks      8322587                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total           8322587                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks      8322587                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst       41554575                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data       20254208                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.l1d.prefetcher     27833751                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.l1i.prefetcher    120572600                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         218537723                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts              16952580                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts               268642                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0        260846                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1        227751                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2        171704                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3       1591921                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4        123112                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5       2329190                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6       2416029                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7       1101146                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8        651680                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9        120770                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10       118528                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11       118267                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12      4046763                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13       319893                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14      2088432                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15      1266548                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0         13412                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1         22040                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2         13354                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3         15907                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4         13322                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5         56631                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6         13464                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7         13177                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8         13187                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9         13581                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10        13214                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11        13213                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12        13186                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13        13939                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14        13597                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15        13418                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat             187631369484                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat            84762900000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat        505492244484                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 11068.01                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            29818.01                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits             13043050                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits              242503                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             76.94                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            90.27                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples      3935668                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   280.043394                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   220.739988                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   198.185131                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127       568005     14.43%     14.43% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255      1695319     43.08%     57.51% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383       493937     12.55%     70.06% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511       690027     17.53%     87.59% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639       209286      5.32%     92.91% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767        70533      1.79%     94.70% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895       130491      3.32%     98.02% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023        44258      1.12%     99.14% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151        33812      0.86%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total      3935668                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead         1084965120                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten        17193088                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW               204.333071                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                 3.237999                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     1.62                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 1.60                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.03                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                77.15                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 5309787185335                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy      15231454980                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy       8095702725                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy     58702930860                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy      842022540                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 419150060160.000061                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy 1557503395290                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy 727376472480                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy   2786902039035                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    524.861344                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE 1875836767659                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF 177305440000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT 3256644977676                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy      12869221680                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy       6840157335                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy     62338490340                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy      560288700                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 419150060160.000061                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy 1635070062900                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy 662057173440                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy   2798885454555                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    527.118198                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE 1704952866597                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF 177305440000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT 3427528878738                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 5309787185335                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp            17193561                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        690487                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict          16750102                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq             247028                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp            247028                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq       17193560                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu.l1d.mem_side_port::system.mem_ctrl.port     11968912                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1d.mem_side_port::total     11968912                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1i.mem_side_port::system.mem_ctrl.port     40352854                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1i.mem_side_port::total     40352854                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                52321766                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu.l1d.mem_side_port::system.mem_ctrl.port    299527936                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1d.mem_side_port::total    299527936                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1i.mem_side_port::system.mem_ctrl.port    860860928                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1i.mem_side_port::total    860860928                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total               1160388864                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples           17440588                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                 17440588    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total             17440588                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 5309787185335                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy        535069294609                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy       269072595562                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (Ratio)
system.membus.respLayer3.occupancy       904927686868                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests       34881177                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests     17440589                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
