Reading C:/modeltech64_10.7/tcl/vsim/pref.tcl

# 10.7

# do {C:\Users\Ali\OneDrive\Desktop\AssertionsAnalyzer\AssertionFailureAnalyzer\Designs\run_logs\questa\20260227_010123\design_50\run.do}
# Model Technology ModelSim SE-64 vmap 10.7 Lib Mapping Utility 2017.12 Dec  7 2017
# vmap work C:/Users/Ali/OneDrive/Desktop/AssertionsAnalyzer/AssertionFailureAnalyzer/Designs/run_logs/questa/20260227_010123/design_50/work 
# Modifying C:/modeltech64_10.7/win64/../modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 01:04:49 on Feb 27,2026
# vlog -sv -vopt C:/Users/Ali/OneDrive/Desktop/AssertionsAnalyzer/AssertionFailureAnalyzer/Designs/design_50/src/design_50.sv 
# -- Compiling module design_50
# 
# Top level modules:
# 	design_50
# End time: 01:04:49 on Feb 27,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 01:04:49 on Feb 27,2026
# vlog -sv -vopt C:/Users/Ali/OneDrive/Desktop/AssertionsAnalyzer/AssertionFailureAnalyzer/Designs/design_50/tb/tb_design_50.sv 
# -- Compiling module tb_design_50
# 
# Top level modules:
# 	tb_design_50
# End time: 01:04:49 on Feb 27,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -c -onfinish exit tb_design_50 -do "run -all; quit -f" 
# Start time: 01:04:49 on Feb 27,2026
# ** Note: (vsim-3812) Design is being optimized...
# //  ModelSim SE-64 10.7 Dec  7 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.tb_design_50(fast)
# run -all
# ** Error: reset/valid protocol violation
#    Time: 5 ns Started: 5 ns  Scope: tb_design_50 File: C:/Users/Ali/OneDrive/Desktop/AssertionsAnalyzer/AssertionFailureAnalyzer/Designs/design_50/tb/tb_design_50.sv Line: 47
# ** Error: reset/valid protocol violation
#    Time: 15 ns Started: 15 ns  Scope: tb_design_50 File: C:/Users/Ali/OneDrive/Desktop/AssertionsAnalyzer/AssertionFailureAnalyzer/Designs/design_50/tb/tb_design_50.sv Line: 47
# ** Error: reset/valid protocol violation
#    Time: 25 ns Started: 25 ns  Scope: tb_design_50 File: C:/Users/Ali/OneDrive/Desktop/AssertionsAnalyzer/AssertionFailureAnalyzer/Designs/design_50/tb/tb_design_50.sv Line: 47
# ** Error: latency/valid bug
#    Time: 55 ns Started: 45 ns  Scope: tb_design_50 File: C:/Users/Ali/OneDrive/Desktop/AssertionsAnalyzer/AssertionFailureAnalyzer/Designs/design_50/tb/tb_design_50.sv Line: 52
# ** Error: latency/valid bug
#    Time: 95 ns Started: 85 ns  Scope: tb_design_50 File: C:/Users/Ali/OneDrive/Desktop/AssertionsAnalyzer/AssertionFailureAnalyzer/Designs/design_50/tb/tb_design_50.sv Line: 52
# ** Error: latency/valid bug
#    Time: 135 ns Started: 125 ns  Scope: tb_design_50 File: C:/Users/Ali/OneDrive/Desktop/AssertionsAnalyzer/AssertionFailureAnalyzer/Designs/design_50/tb/tb_design_50.sv Line: 52
# ** Error: latency/valid bug
#    Time: 175 ns Started: 165 ns  Scope: tb_design_50 File: C:/Users/Ali/OneDrive/Desktop/AssertionsAnalyzer/AssertionFailureAnalyzer/Designs/design_50/tb/tb_design_50.sv Line: 52
# ** Error: latency/valid bug
#    Time: 215 ns Started: 205 ns  Scope: tb_design_50 File: C:/Users/Ali/OneDrive/Desktop/AssertionsAnalyzer/AssertionFailureAnalyzer/Designs/design_50/tb/tb_design_50.sv Line: 52
# ** Error: latency/valid bug
#    Time: 255 ns Started: 245 ns  Scope: tb_design_50 File: C:/Users/Ali/OneDrive/Desktop/AssertionsAnalyzer/AssertionFailureAnalyzer/Designs/design_50/tb/tb_design_50.sv Line: 52
# ** Error: latency/valid bug
#    Time: 295 ns Started: 285 ns  Scope: tb_design_50 File: C:/Users/Ali/OneDrive/Desktop/AssertionsAnalyzer/AssertionFailureAnalyzer/Designs/design_50/tb/tb_design_50.sv Line: 52
# ** Error: latency/valid bug
#    Time: 335 ns Started: 325 ns  Scope: tb_design_50 File: C:/Users/Ali/OneDrive/Desktop/AssertionsAnalyzer/AssertionFailureAnalyzer/Designs/design_50/tb/tb_design_50.sv Line: 52
# ** Error: latency/valid bug
#    Time: 375 ns Started: 365 ns  Scope: tb_design_50 File: C:/Users/Ali/OneDrive/Desktop/AssertionsAnalyzer/AssertionFailureAnalyzer/Designs/design_50/tb/tb_design_50.sv Line: 52
# ** Error: latency/valid bug
#    Time: 415 ns Started: 405 ns  Scope: tb_design_50 File: C:/Users/Ali/OneDrive/Desktop/AssertionsAnalyzer/AssertionFailureAnalyzer/Designs/design_50/tb/tb_design_50.sv Line: 52
# ** Note: $finish    : C:/Users/Ali/OneDrive/Desktop/AssertionsAnalyzer/AssertionFailureAnalyzer/Designs/design_50/tb/tb_design_50.sv(41)
#    Time: 475 ns  Iteration: 1  Instance: /tb_design_50
# End time: 01:04:51 on Feb 27,2026, Elapsed time: 0:00:02
# Errors: 13, Warnings: 0
