
---------- Begin Simulation Statistics ----------
final_tick                               118166244000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 251241                       # Simulator instruction rate (inst/s)
host_mem_usage                                 686352                       # Number of bytes of host memory used
host_op_rate                                   254004                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   398.02                       # Real time elapsed on the host
host_tick_rate                              296882187                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     101099840                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.118166                       # Number of seconds simulated
sim_ticks                                118166244000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             84.010328                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 4075835                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              4851588                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 22                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            346509                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           5091976                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             104081                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          685073                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           580992                       # Number of indirect misses.
system.cpu.branchPred.lookups                 6508610                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  312410                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        37784                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     101099840                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.181662                       # CPI: cycles per instruction
system.cpu.discardedOps                        966571                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           48878257                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          40529642                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          6289516                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         2493672                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.846265                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        118166244                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                55095415     54.50%     54.50% # Class of committed instruction
system.cpu.op_class_0::IntMult                 179332      0.18%     54.67% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                    380      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                    470      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                    382      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                    53      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd            270788      0.27%     54.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     54.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp            263063      0.26%     55.20% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt            162169      0.16%     55.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv             54813      0.05%     55.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           487877      0.48%     55.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult            33300      0.03%     55.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc         11115      0.01%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::MemRead               38133709     37.72%     93.66% # Class of committed instruction
system.cpu.op_class_0::MemWrite               6406974      6.34%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                101099840                       # Class of committed instruction
system.cpu.tickCycles                       115672572                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    35                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          445                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          5330                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          437                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           34                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        43563                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          778                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        88859                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            812                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 118166244000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1245                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          110                       # Transaction distribution
system.membus.trans_dist::CleanEvict              262                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3713                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3713                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1245                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        10288                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  10288                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       648704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  648704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              4958                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    4958    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                4958                       # Request fanout histogram
system.membus.respLayer1.occupancy           46436250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy             6210000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 118166244000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              8799                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        42588                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          132                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1957                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            36511                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           36511                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           869                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         7930                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1870                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       132299                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                134169                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       128128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     11125632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               11253760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            1128                       # Total snoops (count)
system.tol2bus.snoopTraffic                     14080                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            46438                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.027930                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.169158                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  45175     97.28%     97.28% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1229      2.65%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     34      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              46438                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          259299000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         222211993                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           4345999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 118166244000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   64                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                40280                       # number of demand (read+write) hits
system.l2.demand_hits::total                    40344                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  64                       # number of overall hits
system.l2.overall_hits::.cpu.data               40280                       # number of overall hits
system.l2.overall_hits::total                   40344                       # number of overall hits
system.l2.demand_misses::.cpu.inst                805                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               4161                       # number of demand (read+write) misses
system.l2.demand_misses::total                   4966                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               805                       # number of overall misses
system.l2.overall_misses::.cpu.data              4161                       # number of overall misses
system.l2.overall_misses::total                  4966                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     84048000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    443005000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        527053000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     84048000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    443005000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       527053000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              869                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            44441                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                45310                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             869                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           44441                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               45310                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.926352                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.093630                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.109601                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.926352                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.093630                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.109601                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 104407.453416                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 106465.993752                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 106132.299638                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 104407.453416                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 106465.993752                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 106132.299638                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                 110                       # number of writebacks
system.l2.writebacks::total                       110                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   8                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  8                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           804                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          4154                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              4958                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          804                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         4154                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             4958                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     67860000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    359333000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    427193000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     67860000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    359333000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    427193000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.925201                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.093472                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.109424                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.925201                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.093472                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.109424                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 84402.985075                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 86502.888782                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 86162.363856                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 84402.985075                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 86502.888782                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 86162.363856                       # average overall mshr miss latency
system.l2.replacements                           1128                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        42478                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            42478                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        42478                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        42478                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          120                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              120                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          120                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          120                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           56                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            56                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data             32798                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 32798                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            3713                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3713                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    395406000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     395406000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         36511                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             36511                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.101695                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.101695                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 106492.324266                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 106492.324266                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         3713                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3713                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    321146000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    321146000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.101695                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.101695                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 86492.324266                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 86492.324266                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             64                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 64                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          805                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              805                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     84048000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     84048000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          869                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            869                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.926352                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.926352                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 104407.453416                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 104407.453416                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          804                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          804                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     67860000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     67860000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.925201                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.925201                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 84402.985075                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 84402.985075                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          7482                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              7482                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          448                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             448                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     47599000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     47599000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         7930                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          7930                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.056494                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.056494                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 106247.767857                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 106247.767857                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          441                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          441                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     38187000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     38187000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.055612                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.055612                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 86591.836735                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 86591.836735                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 118166244000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  3644.422616                       # Cycle average of tags in use
system.l2.tags.total_refs                       88358                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      5027                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     17.576686                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     92000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      15.471588                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       207.163846                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      3421.787181                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.003777                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.050577                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.835397                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.889752                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3899                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         3891                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.951904                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    181871                       # Number of tag accesses
system.l2.tags.data_accesses                   181871                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 118166244000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         102912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         531712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             634624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       102912                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        102912                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        14080                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           14080                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             804                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            4154                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                4958                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          110                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                110                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            870909                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           4499695                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               5370603                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       870909                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           870909                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         119154                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               119154                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         119154                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           870909                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          4499695                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              5489757                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       183.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1608.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      8206.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.088666675750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            9                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            9                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               45175                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                148                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        4958                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        110                       # Number of write requests accepted
system.mem_ctrls.readBursts                      9916                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      220                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    102                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    37                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               544                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               578                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               496                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               682                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               726                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               650                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               654                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               688                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               654                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               731                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              827                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              562                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              482                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              492                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              564                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              484                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 8                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                30                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                34                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 8                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                42                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               21                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      20.32                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    137125750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   49070000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               321138250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13972.46                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32722.46                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     7453                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     121                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.94                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                66.12                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  9916                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  220                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    4694                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    4701                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     210                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     201                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         2397                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    266.226116                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   186.876980                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   289.883813                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127            4      0.17%      0.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1817     75.80%     75.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           98      4.09%     80.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           83      3.46%     83.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           62      2.59%     86.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           40      1.67%     87.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           27      1.13%     88.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           21      0.88%     89.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          245     10.22%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         2397                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            9                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean           1087                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    102.517322                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   2740.208204                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511             7     77.78%     77.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535            1     11.11%     88.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8703            1     11.11%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             9                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            9                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.444444                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.411279                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.130388                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                3     33.33%     33.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                5     55.56%     88.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1     11.11%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             9                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 628096                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    6528                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   10048                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  634624                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                14080                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         5.32                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.09                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      5.37                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.12                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.04                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.04                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  117681093000                       # Total gap between requests
system.mem_ctrls.avgGap                   23220420.88                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       102912                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       525184                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        10048                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 870908.615831099800                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 4444450.311884331517                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 85032.744207389711                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1608                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         8308                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          220                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     49147500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    271990750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1443441067250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     30564.37                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32738.41                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 6561095760.23                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.76                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              7896840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              4197270                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            34243440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy             360180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     9327776640.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       2967076290                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      42877247520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        55218798180                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        467.297566                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 111440449250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3945760000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   2780034750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              9217740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              4899345                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            35828520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy             459360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     9327776640.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3121176930                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      42747478560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        55246837095                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        467.534849                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 111102071000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3945760000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   3118413000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    118166244000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 118166244000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     15177644                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         15177644                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     15177644                       # number of overall hits
system.cpu.icache.overall_hits::total        15177644                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          869                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            869                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          869                       # number of overall misses
system.cpu.icache.overall_misses::total           869                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     89892000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     89892000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     89892000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     89892000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     15178513                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     15178513                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     15178513                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     15178513                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000057                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000057                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000057                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000057                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 103443.037975                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 103443.037975                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 103443.037975                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 103443.037975                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          132                       # number of writebacks
system.cpu.icache.writebacks::total               132                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          869                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          869                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          869                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          869                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     88154000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     88154000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     88154000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     88154000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000057                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000057                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000057                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000057                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 101443.037975                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 101443.037975                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 101443.037975                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 101443.037975                       # average overall mshr miss latency
system.cpu.icache.replacements                    132                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     15177644                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        15177644                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          869                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           869                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     89892000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     89892000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     15178513                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     15178513                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000057                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000057                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 103443.037975                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 103443.037975                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          869                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          869                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     88154000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     88154000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000057                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000057                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 101443.037975                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 101443.037975                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 118166244000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           733.219152                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            15178513                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               869                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          17466.643268                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            113000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   733.219152                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.716034                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.716034                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          737                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          737                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.719727                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          30357895                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         30357895                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 118166244000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 118166244000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 118166244000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     43831191                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         43831191                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     43839772                       # number of overall hits
system.cpu.dcache.overall_hits::total        43839772                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        49156                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          49156                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        49228                       # number of overall misses
system.cpu.dcache.overall_misses::total         49228                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1803928000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1803928000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1803928000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1803928000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     43880347                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     43880347                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     43889000                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     43889000                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001120                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001120                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001122                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001122                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 36698.022622                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 36698.022622                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 36644.348745                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 36644.348745                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        42478                       # number of writebacks
system.cpu.dcache.writebacks::total             42478                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         4761                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         4761                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         4761                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         4761                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        44395                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        44395                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        44441                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        44441                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1419095000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1419095000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1424092000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1424092000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001012                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001012                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001013                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001013                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 31965.198784                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 31965.198784                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 32044.553453                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 32044.553453                       # average overall mshr miss latency
system.cpu.dcache.replacements                  43417                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     37523662                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        37523662                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         7945                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          7945                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    245090000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    245090000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     37531607                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     37531607                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000212                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000212                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 30848.332284                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 30848.332284                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           61                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           61                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         7884                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         7884                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    225345000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    225345000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000210                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000210                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 28582.572298                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 28582.572298                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      6307529                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        6307529                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        41211                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        41211                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1558838000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1558838000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      6348740                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      6348740                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006491                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006491                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 37825.774672                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 37825.774672                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         4700                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         4700                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        36511                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        36511                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1193750000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1193750000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.005751                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005751                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 32695.625976                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 32695.625976                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         8581                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          8581                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           72                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           72                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8653                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8653                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.008321                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.008321                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           46                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           46                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      4997000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      4997000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.005316                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.005316                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 108630.434783                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 108630.434783                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          166                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          166                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data          166                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          166                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 118166244000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1005.609503                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            43884545                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             44441                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            987.478792                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            233000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1005.609503                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.982041                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.982041                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          230                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          772                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           21                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          87823105                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         87823105                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 118166244000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 118166244000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
