0.6
2018.3
Dec  6 2018
23:39:36
/home/burtsev/Documents/FPGA/Verilog_test/Verilog_test.sim/sim_1/behav/xsim/glbl.v,1522801934,verilog,,,,glbl,,,,,,,,
/home/burtsev/Documents/FPGA/Verilog_test/Verilog_test.srcs/sim_1/new/test_tb.v,1587828505,verilog,,,,top_tb,,,,,,,,
/home/burtsev/Documents/FPGA/Verilog_test/Verilog_test.srcs/sources_1/new/AFI_spi_test.v,1587832116,verilog,,/home/burtsev/Documents/FPGA/Verilog_test/Verilog_test.srcs/sources_1/new/top.v,,ad5662_ctrl,,,,,,,,
/home/burtsev/Documents/FPGA/Verilog_test/Verilog_test.srcs/sources_1/new/Buttlon_logic.v,1587933337,verilog,,/home/burtsev/Documents/FPGA/Verilog_test/Verilog_test.srcs/sources_1/new/top.v,,Buttlon_logic,,,,,,,,
/home/burtsev/Documents/FPGA/Verilog_test/Verilog_test.srcs/sources_1/new/top.v,1587911012,verilog,,/home/burtsev/Documents/FPGA/Verilog_test/Verilog_test.srcs/sim_1/new/test_tb.v,/home/burtsev/Documents/FPGA/Verilog_test/Verilog_test.srcs/sources_1/new/AFI_spi_test.v;/home/burtsev/Documents/FPGA/Verilog_test/Verilog_test.srcs/sources_1/new/Buttlon_logic.v,top,,,,,,,,
