/* Generated by Yosys 0.25+83 (git sha1 755b753e1, aarch64-apple-darwin20.2-clang 10.0.0-4ubuntu1 -fPIC -Os) */

/* top =  1  */
/* src = "d13_jrduvall_s444/src/toplevel_chip.v:4.1-18.10" */
module d13_jrduvall_s444(io_in, io_out);
  wire _000_;
  wire _001_;
  wire _002_;
  wire _003_;
  wire _004_;
  wire _005_;
  wire _006_;
  wire _007_;
  wire _008_;
  wire _009_;
  wire _010_;
  wire _011_;
  wire _012_;
  wire _013_;
  wire _014_;
  wire _015_;
  wire _016_;
  wire _017_;
  wire _018_;
  wire _019_;
  wire _020_;
  wire _021_;
  wire _022_;
  wire _023_;
  wire _024_;
  wire _025_;
  wire _026_;
  wire _027_;
  wire _028_;
  wire _029_;
  wire _030_;
  wire _031_;
  wire _032_;
  wire _033_;
  wire _034_;
  wire _035_;
  wire _036_;
  wire _037_;
  wire _038_;
  wire _039_;
  wire _040_;
  wire _041_;
  wire _042_;
  wire _043_;
  wire _044_;
  wire _045_;
  wire _046_;
  wire _047_;
  wire _048_;
  wire _049_;
  wire _050_;
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:5.18-5.23" */
  input [13:0] io_in;
  wire [13:0] io_in;
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:6.19-6.25" */
  output [13:0] io_out;
  wire [13:0] io_out;
  /* hdlname = "mchip clock" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/chip.sv:6.17-6.22" */
  wire \mchip.clock ;
  /* hdlname = "mchip io_in" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/chip.sv:4.24-4.29" */
  wire [11:0] \mchip.io_in ;
  /* hdlname = "mchip io_out" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/chip.sv:5.25-5.31" */
  wire [11:0] \mchip.io_out ;
  /* hdlname = "mchip reset" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/chip.sv:7.17-7.22" */
  wire \mchip.reset ;
  /* hdlname = "mchip s444 c_in" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:150.22-150.26|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.c_in ;
  /* hdlname = "mchip s444 c_out" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:145.16-145.21|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.c_out ;
  /* hdlname = "mchip s444 carry_logic c_in" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:168.15-168.76|d13_jrduvall_s444/src/s444.sv:94.16-94.20|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.carry_logic.c_in ;
  /* hdlname = "mchip s444 carry_logic c_out" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:168.15-168.76|d13_jrduvall_s444/src/s444.sv:91.16-91.21|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.carry_logic.c_out ;
  /* hdlname = "mchip s444 carry_logic gen" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:168.15-168.76|d13_jrduvall_s444/src/s444.sv:93.16-93.19|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.carry_logic.gen ;
  /* hdlname = "mchip s444 carry_logic prop" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:168.15-168.76|d13_jrduvall_s444/src/s444.sv:92.16-92.20|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.carry_logic.prop ;
  /* hdlname = "mchip s444 carry_logic sum_out" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:168.15-168.76|d13_jrduvall_s444/src/s444.sv:90.16-90.23|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.carry_logic.sum_out ;
  /* hdlname = "mchip s444 clk" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:154.16-154.19|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.clk ;
  /* hdlname = "mchip s444 d_flip_flops clk" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:170.16-174.65|d13_jrduvall_s444/src/s444.sv:114.16-114.19|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.d_flip_flops.clk ;
  /* hdlname = "mchip s444 d_flip_flops dff D" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:170.16-174.65|d13_jrduvall_s444/src/library.sv:18.28-18.29|d13_jrduvall_s444/src/s444.sv:133.14-134.69|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire [1:0] \mchip.s444.d_flip_flops.dff.D ;
  /* hdlname = "mchip s444 d_flip_flops dff Q" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:170.16-174.65|d13_jrduvall_s444/src/library.sv:17.28-17.29|d13_jrduvall_s444/src/s444.sv:133.14-134.69|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  reg [1:0] \mchip.s444.d_flip_flops.dff.Q ;
  /* hdlname = "mchip s444 d_flip_flops dff clear" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:170.16-174.65|d13_jrduvall_s444/src/library.sv:19.38-19.43|d13_jrduvall_s444/src/s444.sv:133.14-134.69|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.d_flip_flops.dff.clear ;
  /* hdlname = "mchip s444 d_flip_flops dff clock" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:170.16-174.65|d13_jrduvall_s444/src/library.sv:19.45-19.50|d13_jrduvall_s444/src/s444.sv:133.14-134.69|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.d_flip_flops.dff.clock ;
  /* hdlname = "mchip s444 d_flip_flops dff en" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:170.16-174.65|d13_jrduvall_s444/src/library.sv:19.34-19.36|d13_jrduvall_s444/src/s444.sv:133.14-134.69|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.d_flip_flops.dff.en ;
  /* hdlname = "mchip s444 d_flip_flops dff load" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:170.16-174.65|d13_jrduvall_s444/src/library.sv:19.28-19.32|d13_jrduvall_s444/src/s444.sv:133.14-134.69|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.d_flip_flops.dff.load ;
  /* hdlname = "mchip s444 d_flip_flops dff0" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:170.16-174.65|d13_jrduvall_s444/src/s444.sv:119.15-119.19|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.d_flip_flops.dff0 ;
  /* hdlname = "mchip s444 d_flip_flops dff0_mux D" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:170.16-174.65|d13_jrduvall_s444/src/library.sv:8.34-8.35|d13_jrduvall_s444/src/s444.sv:126.12-128.34|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire [3:0] \mchip.s444.d_flip_flops.dff0_mux.D ;
  /* hdlname = "mchip s444 d_flip_flops dff0_mux I" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:170.16-174.65|d13_jrduvall_s444/src/library.sv:7.37-7.38|d13_jrduvall_s444/src/s444.sv:126.12-128.34|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire [1:0] \mchip.s444.d_flip_flops.dff0_mux.I ;
  /* hdlname = "mchip s444 d_flip_flops dff0_mux O" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:170.16-174.65|d13_jrduvall_s444/src/library.sv:6.37-6.38|d13_jrduvall_s444/src/s444.sv:126.12-128.34|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.d_flip_flops.dff0_mux.O ;
  /* hdlname = "mchip s444 d_flip_flops dff0_out" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:170.16-174.65|d13_jrduvall_s444/src/s444.sv:103.16-103.24|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.d_flip_flops.dff0_out ;
  /* hdlname = "mchip s444 d_flip_flops dff0_sel" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:170.16-174.65|d13_jrduvall_s444/src/s444.sv:118.15-118.23|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire [1:0] \mchip.s444.d_flip_flops.dff0_sel ;
  /* hdlname = "mchip s444 d_flip_flops dff1" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:170.16-174.65|d13_jrduvall_s444/src/s444.sv:119.21-119.25|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.d_flip_flops.dff1 ;
  /* hdlname = "mchip s444 d_flip_flops dff1_mux D" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:170.16-174.65|d13_jrduvall_s444/src/library.sv:8.34-8.35|d13_jrduvall_s444/src/s444.sv:129.12-131.34|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire [3:0] \mchip.s444.d_flip_flops.dff1_mux.D ;
  /* hdlname = "mchip s444 d_flip_flops dff1_mux I" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:170.16-174.65|d13_jrduvall_s444/src/library.sv:7.37-7.38|d13_jrduvall_s444/src/s444.sv:129.12-131.34|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire [1:0] \mchip.s444.d_flip_flops.dff1_mux.I ;
  /* hdlname = "mchip s444 d_flip_flops dff1_mux O" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:170.16-174.65|d13_jrduvall_s444/src/library.sv:6.37-6.38|d13_jrduvall_s444/src/s444.sv:129.12-131.34|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.d_flip_flops.dff1_mux.O ;
  /* hdlname = "mchip s444 d_flip_flops dff1_out" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:170.16-174.65|d13_jrduvall_s444/src/s444.sv:104.16-104.24|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.d_flip_flops.dff1_out ;
  /* hdlname = "mchip s444 d_flip_flops dff1_sel" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:170.16-174.65|d13_jrduvall_s444/src/s444.sv:118.25-118.33|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire [1:0] \mchip.s444.d_flip_flops.dff1_sel ;
  /* hdlname = "mchip s444 d_flip_flops dff_reg I" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:170.16-174.65|d13_jrduvall_s444/src/library.sv:38.28-38.29|d13_jrduvall_s444/src/s444.sv:121.19-124.50|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.d_flip_flops.dff_reg.I ;
  /* hdlname = "mchip s444 d_flip_flops dff_reg O" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:170.16-174.65|d13_jrduvall_s444/src/library.sv:37.28-37.29|d13_jrduvall_s444/src/s444.sv:121.19-124.50|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.d_flip_flops.dff_reg.O ;
  /* hdlname = "mchip s444 d_flip_flops dff_reg Q" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:170.16-174.65|d13_jrduvall_s444/src/library.sv:36.28-36.29|d13_jrduvall_s444/src/s444.sv:121.19-124.50|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire [3:0] \mchip.s444.d_flip_flops.dff_reg.Q ;
  /* hdlname = "mchip s444 d_flip_flops dff_reg clock" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:170.16-174.65|d13_jrduvall_s444/src/library.sv:40.39-40.44|d13_jrduvall_s444/src/s444.sv:121.19-124.50|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.d_flip_flops.dff_reg.clock ;
  /* hdlname = "mchip s444 d_flip_flops dff_reg en" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:170.16-174.65|d13_jrduvall_s444/src/library.sv:40.35-40.37|d13_jrduvall_s444/src/s444.sv:121.19-124.50|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.d_flip_flops.dff_reg.en ;
  /* hdlname = "mchip s444 d_flip_flops dff_reg highBit" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:170.16-174.65|d13_jrduvall_s444/src/library.sv:44.29-44.36|d13_jrduvall_s444/src/s444.sv:121.19-124.50|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.d_flip_flops.dff_reg.highBit ;
  /* hdlname = "mchip s444 d_flip_flops dff_reg left" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:170.16-174.65|d13_jrduvall_s444/src/library.sv:39.28-39.32|d13_jrduvall_s444/src/s444.sv:121.19-124.50|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.d_flip_flops.dff_reg.left ;
  /* hdlname = "mchip s444 d_flip_flops dff_reg lowBit" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:170.16-174.65|d13_jrduvall_s444/src/library.sv:44.21-44.27|d13_jrduvall_s444/src/s444.sv:121.19-124.50|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.d_flip_flops.dff_reg.lowBit ;
  /* hdlname = "mchip s444 d_flip_flops dff_reg myLatch D" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:170.16-174.65|d13_jrduvall_s444/src/library.sv:54.18-55.67|d13_jrduvall_s444/src/library.sv:18.28-18.29|d13_jrduvall_s444/src/s444.sv:121.19-124.50|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire [3:0] \mchip.s444.d_flip_flops.dff_reg.myLatch.D ;
  /* hdlname = "mchip s444 d_flip_flops dff_reg myLatch Q" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:170.16-174.65|d13_jrduvall_s444/src/library.sv:54.18-55.67|d13_jrduvall_s444/src/library.sv:17.28-17.29|d13_jrduvall_s444/src/s444.sv:121.19-124.50|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  reg [3:0] \mchip.s444.d_flip_flops.dff_reg.myLatch.Q ;
  /* hdlname = "mchip s444 d_flip_flops dff_reg myLatch clear" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:170.16-174.65|d13_jrduvall_s444/src/library.sv:54.18-55.67|d13_jrduvall_s444/src/library.sv:19.38-19.43|d13_jrduvall_s444/src/s444.sv:121.19-124.50|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.d_flip_flops.dff_reg.myLatch.clear ;
  /* hdlname = "mchip s444 d_flip_flops dff_reg myLatch clock" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:170.16-174.65|d13_jrduvall_s444/src/library.sv:54.18-55.67|d13_jrduvall_s444/src/library.sv:19.45-19.50|d13_jrduvall_s444/src/s444.sv:121.19-124.50|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.d_flip_flops.dff_reg.myLatch.clock ;
  /* hdlname = "mchip s444 d_flip_flops dff_reg myLatch en" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:170.16-174.65|d13_jrduvall_s444/src/library.sv:54.18-55.67|d13_jrduvall_s444/src/library.sv:19.34-19.36|d13_jrduvall_s444/src/s444.sv:121.19-124.50|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.d_flip_flops.dff_reg.myLatch.en ;
  /* hdlname = "mchip s444 d_flip_flops dff_reg myLatch load" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:170.16-174.65|d13_jrduvall_s444/src/library.sv:54.18-55.67|d13_jrduvall_s444/src/library.sv:19.28-19.32|d13_jrduvall_s444/src/s444.sv:121.19-124.50|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.d_flip_flops.dff_reg.myLatch.load ;
  /* hdlname = "mchip s444 d_flip_flops dff_reg reset" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:170.16-174.65|d13_jrduvall_s444/src/library.sv:40.28-40.33|d13_jrduvall_s444/src/s444.sv:121.19-124.50|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.d_flip_flops.dff_reg.reset ;
  /* hdlname = "mchip s444 d_flip_flops dff_reg shift" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:170.16-174.65|d13_jrduvall_s444/src/library.sv:39.34-39.39|d13_jrduvall_s444/src/s444.sv:121.19-124.50|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.d_flip_flops.dff_reg.shift ;
  /* hdlname = "mchip s444 d_flip_flops dff_reg shiftResult" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:170.16-174.65|d13_jrduvall_s444/src/library.sv:43.48-43.59|d13_jrduvall_s444/src/s444.sv:121.19-124.50|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire [3:0] \mchip.s444.d_flip_flops.dff_reg.shiftResult ;
  /* hdlname = "mchip s444 d_flip_flops dff_reg shiftedLeft" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:170.16-174.65|d13_jrduvall_s444/src/library.sv:43.21-43.32|d13_jrduvall_s444/src/s444.sv:121.19-124.50|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire [3:0] \mchip.s444.d_flip_flops.dff_reg.shiftedLeft ;
  /* hdlname = "mchip s444 d_flip_flops en" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:170.16-174.65|d13_jrduvall_s444/src/s444.sv:115.16-115.18|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.d_flip_flops.en ;
  /* hdlname = "mchip s444 d_flip_flops feed0_0" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:170.16-174.65|d13_jrduvall_s444/src/s444.sv:108.16-108.23|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.d_flip_flops.feed0_0 ;
  /* hdlname = "mchip s444 d_flip_flops feed0_out" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:170.16-174.65|d13_jrduvall_s444/src/s444.sv:105.16-105.25|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.d_flip_flops.feed0_out ;
  /* hdlname = "mchip s444 d_flip_flops feed1_0" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:170.16-174.65|d13_jrduvall_s444/src/s444.sv:109.16-109.23|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.d_flip_flops.feed1_0 ;
  /* hdlname = "mchip s444 d_flip_flops feed1_out" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:170.16-174.65|d13_jrduvall_s444/src/s444.sv:106.16-106.25|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.d_flip_flops.feed1_out ;
  /* hdlname = "mchip s444 d_flip_flops main_out" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:170.16-174.65|d13_jrduvall_s444/src/s444.sv:107.16-107.24|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.d_flip_flops.main_out ;
  /* hdlname = "mchip s444 d_flip_flops reset" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:170.16-174.65|d13_jrduvall_s444/src/s444.sv:116.16-116.21|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.d_flip_flops.reset ;
  /* hdlname = "mchip s444 d_flip_flops shift_in" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:170.16-174.65|d13_jrduvall_s444/src/s444.sv:113.16-113.24|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.d_flip_flops.shift_in ;
  /* hdlname = "mchip s444 d_flip_flops shift_out" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:170.16-174.65|d13_jrduvall_s444/src/s444.sv:112.16-112.25|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.d_flip_flops.shift_out ;
  /* hdlname = "mchip s444 d_flip_flops sum_out" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:170.16-174.65|d13_jrduvall_s444/src/s444.sv:110.16-110.23|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.d_flip_flops.sum_out ;
  /* hdlname = "mchip s444 dff0_out" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:142.16-142.24|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.dff0_out ;
  /* hdlname = "mchip s444 dff1_out" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:143.16-143.24|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.dff1_out ;
  /* hdlname = "mchip s444 en" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:155.16-155.18|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.en ;
  /* hdlname = "mchip s444 feed0" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:147.22-147.27|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire [3:0] \mchip.s444.feed0 ;
  /* hdlname = "mchip s444 feed0_out" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:139.16-139.25|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.feed0_out ;
  /* hdlname = "mchip s444 feed1" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:148.22-148.27|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire [3:0] \mchip.s444.feed1 ;
  /* hdlname = "mchip s444 feed1_out" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:140.16-140.25|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.feed1_out ;
  /* hdlname = "mchip s444 lut1" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:158.15-158.19|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.lut1 ;
  /* hdlname = "mchip s444 lut2" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:158.21-158.25|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.lut2 ;
  /* hdlname = "mchip s444 lut5_mux clk" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:165.12-166.69|d13_jrduvall_s444/src/s444.sv:73.16-73.19|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.lut5_mux.clk ;
  /* hdlname = "mchip s444 lut5_mux en" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:165.12-166.69|d13_jrduvall_s444/src/s444.sv:74.16-74.18|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.lut5_mux.en ;
  /* hdlname = "mchip s444 lut5_mux feed0_out" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:165.12-166.69|d13_jrduvall_s444/src/s444.sv:66.16-66.25|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.lut5_mux.feed0_out ;
  /* hdlname = "mchip s444 lut5_mux feed1_3" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:165.12-166.69|d13_jrduvall_s444/src/s444.sv:69.16-69.23|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.lut5_mux.feed1_3 ;
  /* hdlname = "mchip s444 lut5_mux lut1" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:165.12-166.69|d13_jrduvall_s444/src/s444.sv:68.16-68.20|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.lut5_mux.lut1 ;
  /* hdlname = "mchip s444 lut5_mux lut5_reg I" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:165.12-166.69|d13_jrduvall_s444/src/library.sv:38.28-38.29|d13_jrduvall_s444/src/s444.sv:79.19-82.51|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.lut5_mux.lut5_reg.I ;
  /* hdlname = "mchip s444 lut5_mux lut5_reg O" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:165.12-166.69|d13_jrduvall_s444/src/library.sv:37.28-37.29|d13_jrduvall_s444/src/s444.sv:79.19-82.51|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.lut5_mux.lut5_reg.O ;
  /* hdlname = "mchip s444 lut5_mux lut5_reg Q" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:165.12-166.69|d13_jrduvall_s444/src/library.sv:36.28-36.29|d13_jrduvall_s444/src/s444.sv:79.19-82.51|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.lut5_mux.lut5_reg.Q ;
  /* hdlname = "mchip s444 lut5_mux lut5_reg clock" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:165.12-166.69|d13_jrduvall_s444/src/library.sv:40.39-40.44|d13_jrduvall_s444/src/s444.sv:79.19-82.51|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.lut5_mux.lut5_reg.clock ;
  /* hdlname = "mchip s444 lut5_mux lut5_reg en" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:165.12-166.69|d13_jrduvall_s444/src/library.sv:40.35-40.37|d13_jrduvall_s444/src/s444.sv:79.19-82.51|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.lut5_mux.lut5_reg.en ;
  /* hdlname = "mchip s444 lut5_mux lut5_reg highBit" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:165.12-166.69|d13_jrduvall_s444/src/library.sv:44.29-44.36|d13_jrduvall_s444/src/s444.sv:79.19-82.51|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.lut5_mux.lut5_reg.highBit ;
  /* hdlname = "mchip s444 lut5_mux lut5_reg left" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:165.12-166.69|d13_jrduvall_s444/src/library.sv:39.28-39.32|d13_jrduvall_s444/src/s444.sv:79.19-82.51|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.lut5_mux.lut5_reg.left ;
  /* hdlname = "mchip s444 lut5_mux lut5_reg lowBit" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:165.12-166.69|d13_jrduvall_s444/src/library.sv:44.21-44.27|d13_jrduvall_s444/src/s444.sv:79.19-82.51|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.lut5_mux.lut5_reg.lowBit ;
  /* hdlname = "mchip s444 lut5_mux lut5_reg myLatch D" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:165.12-166.69|d13_jrduvall_s444/src/library.sv:54.18-55.67|d13_jrduvall_s444/src/library.sv:18.28-18.29|d13_jrduvall_s444/src/s444.sv:79.19-82.51|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.lut5_mux.lut5_reg.myLatch.D ;
  /* hdlname = "mchip s444 lut5_mux lut5_reg myLatch Q" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:165.12-166.69|d13_jrduvall_s444/src/library.sv:54.18-55.67|d13_jrduvall_s444/src/library.sv:17.28-17.29|d13_jrduvall_s444/src/s444.sv:79.19-82.51|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  reg \mchip.s444.lut5_mux.lut5_reg.myLatch.Q ;
  /* hdlname = "mchip s444 lut5_mux lut5_reg myLatch clear" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:165.12-166.69|d13_jrduvall_s444/src/library.sv:54.18-55.67|d13_jrduvall_s444/src/library.sv:19.38-19.43|d13_jrduvall_s444/src/s444.sv:79.19-82.51|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.lut5_mux.lut5_reg.myLatch.clear ;
  /* hdlname = "mchip s444 lut5_mux lut5_reg myLatch clock" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:165.12-166.69|d13_jrduvall_s444/src/library.sv:54.18-55.67|d13_jrduvall_s444/src/library.sv:19.45-19.50|d13_jrduvall_s444/src/s444.sv:79.19-82.51|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.lut5_mux.lut5_reg.myLatch.clock ;
  /* hdlname = "mchip s444 lut5_mux lut5_reg myLatch en" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:165.12-166.69|d13_jrduvall_s444/src/library.sv:54.18-55.67|d13_jrduvall_s444/src/library.sv:19.34-19.36|d13_jrduvall_s444/src/s444.sv:79.19-82.51|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.lut5_mux.lut5_reg.myLatch.en ;
  /* hdlname = "mchip s444 lut5_mux lut5_reg myLatch load" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:165.12-166.69|d13_jrduvall_s444/src/library.sv:54.18-55.67|d13_jrduvall_s444/src/library.sv:19.28-19.32|d13_jrduvall_s444/src/s444.sv:79.19-82.51|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.lut5_mux.lut5_reg.myLatch.load ;
  /* hdlname = "mchip s444 lut5_mux lut5_reg reset" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:165.12-166.69|d13_jrduvall_s444/src/library.sv:40.28-40.33|d13_jrduvall_s444/src/s444.sv:79.19-82.51|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.lut5_mux.lut5_reg.reset ;
  /* hdlname = "mchip s444 lut5_mux lut5_reg shift" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:165.12-166.69|d13_jrduvall_s444/src/library.sv:39.34-39.39|d13_jrduvall_s444/src/s444.sv:79.19-82.51|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.lut5_mux.lut5_reg.shift ;
  /* hdlname = "mchip s444 lut5_mux lut5_reg shiftResult" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:165.12-166.69|d13_jrduvall_s444/src/library.sv:43.48-43.59|d13_jrduvall_s444/src/s444.sv:79.19-82.51|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.lut5_mux.lut5_reg.shiftResult ;
  /* hdlname = "mchip s444 lut5_mux lut5_reg shiftedLeft" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:165.12-166.69|d13_jrduvall_s444/src/library.sv:43.21-43.32|d13_jrduvall_s444/src/s444.sv:79.19-82.51|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.lut5_mux.lut5_reg.shiftedLeft ;
  /* hdlname = "mchip s444 lut5_mux lut5_reg shiftedRight" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:165.12-166.69|d13_jrduvall_s444/src/library.sv:43.34-43.46|d13_jrduvall_s444/src/s444.sv:79.19-82.51|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.lut5_mux.lut5_reg.shiftedRight ;
  /* hdlname = "mchip s444 lut5_mux lut5_sel" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:165.12-166.69|d13_jrduvall_s444/src/s444.sv:77.20-77.28|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.lut5_mux.lut5_sel ;
  /* hdlname = "mchip s444 lut5_mux reset" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:165.12-166.69|d13_jrduvall_s444/src/s444.sv:75.16-75.21|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.lut5_mux.reset ;
  /* hdlname = "mchip s444 lut5_mux shift_in" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:165.12-166.69|d13_jrduvall_s444/src/s444.sv:72.16-72.24|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.lut5_mux.shift_in ;
  /* hdlname = "mchip s444 lut5_mux shift_out" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:165.12-166.69|d13_jrduvall_s444/src/s444.sv:71.16-71.25|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.lut5_mux.shift_out ;
  /* hdlname = "mchip s444 main" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:149.22-149.26|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire [3:0] \mchip.s444.main ;
  /* hdlname = "mchip s444 main_out" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:141.16-141.24|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.main_out ;
  /* hdlname = "mchip s444 reset" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:156.16-156.21|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.reset ;
  /* hdlname = "mchip s444 s444_logic clk" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/s444.sv:16.16-16.19|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.s444_logic.clk ;
  /* hdlname = "mchip s444 s444_logic en" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/s444.sv:17.16-17.18|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.s444_logic.en ;
  /* hdlname = "mchip s444 s444_logic feed0" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/s444.sv:10.22-10.27|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire [3:0] \mchip.s444.s444_logic.feed0 ;
  /* hdlname = "mchip s444 s444_logic feed1" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/s444.sv:11.22-11.27|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire [3:0] \mchip.s444.s444_logic.feed1 ;
  /* hdlname = "mchip s444 s444_logic feed2" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/s444.sv:23.16-23.21|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire [3:0] \mchip.s444.s444_logic.feed2 ;
  /* hdlname = "mchip s444 s444_logic l0 D" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/library.sv:8.34-8.35|d13_jrduvall_s444/src/s444.sv:59.12-59.47|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire [15:0] \mchip.s444.s444_logic.l0.D ;
  /* hdlname = "mchip s444 s444_logic l0 I" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/library.sv:7.37-7.38|d13_jrduvall_s444/src/s444.sv:59.12-59.47|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire [3:0] \mchip.s444.s444_logic.l0.I ;
  /* hdlname = "mchip s444 s444_logic l0_dat" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/s444.sv:21.16-21.22|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire [15:0] \mchip.s444.s444_logic.l0_dat ;
  /* hdlname = "mchip s444 s444_logic l0_reg I" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/library.sv:38.28-38.29|d13_jrduvall_s444/src/s444.sv:43.20-46.50|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.s444_logic.l0_reg.I ;
  /* hdlname = "mchip s444 s444_logic l0_reg O" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/library.sv:37.28-37.29|d13_jrduvall_s444/src/s444.sv:43.20-46.50|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.s444_logic.l0_reg.O ;
  /* hdlname = "mchip s444 s444_logic l0_reg Q" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/library.sv:36.28-36.29|d13_jrduvall_s444/src/s444.sv:43.20-46.50|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire [15:0] \mchip.s444.s444_logic.l0_reg.Q ;
  /* hdlname = "mchip s444 s444_logic l0_reg clock" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/library.sv:40.39-40.44|d13_jrduvall_s444/src/s444.sv:43.20-46.50|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.s444_logic.l0_reg.clock ;
  /* hdlname = "mchip s444 s444_logic l0_reg en" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/library.sv:40.35-40.37|d13_jrduvall_s444/src/s444.sv:43.20-46.50|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.s444_logic.l0_reg.en ;
  /* hdlname = "mchip s444 s444_logic l0_reg highBit" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/library.sv:44.29-44.36|d13_jrduvall_s444/src/s444.sv:43.20-46.50|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.s444_logic.l0_reg.highBit ;
  /* hdlname = "mchip s444 s444_logic l0_reg left" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/library.sv:39.28-39.32|d13_jrduvall_s444/src/s444.sv:43.20-46.50|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.s444_logic.l0_reg.left ;
  /* hdlname = "mchip s444 s444_logic l0_reg lowBit" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/library.sv:44.21-44.27|d13_jrduvall_s444/src/s444.sv:43.20-46.50|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.s444_logic.l0_reg.lowBit ;
  /* hdlname = "mchip s444 s444_logic l0_reg myLatch D" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/library.sv:54.18-55.67|d13_jrduvall_s444/src/library.sv:18.28-18.29|d13_jrduvall_s444/src/s444.sv:43.20-46.50|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire [15:0] \mchip.s444.s444_logic.l0_reg.myLatch.D ;
  /* hdlname = "mchip s444 s444_logic l0_reg myLatch Q" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/library.sv:54.18-55.67|d13_jrduvall_s444/src/library.sv:17.28-17.29|d13_jrduvall_s444/src/s444.sv:43.20-46.50|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  reg [15:0] \mchip.s444.s444_logic.l0_reg.myLatch.Q ;
  /* hdlname = "mchip s444 s444_logic l0_reg myLatch clear" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/library.sv:54.18-55.67|d13_jrduvall_s444/src/library.sv:19.38-19.43|d13_jrduvall_s444/src/s444.sv:43.20-46.50|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.s444_logic.l0_reg.myLatch.clear ;
  /* hdlname = "mchip s444 s444_logic l0_reg myLatch clock" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/library.sv:54.18-55.67|d13_jrduvall_s444/src/library.sv:19.45-19.50|d13_jrduvall_s444/src/s444.sv:43.20-46.50|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.s444_logic.l0_reg.myLatch.clock ;
  /* hdlname = "mchip s444 s444_logic l0_reg myLatch en" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/library.sv:54.18-55.67|d13_jrduvall_s444/src/library.sv:19.34-19.36|d13_jrduvall_s444/src/s444.sv:43.20-46.50|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.s444_logic.l0_reg.myLatch.en ;
  /* hdlname = "mchip s444 s444_logic l0_reg myLatch load" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/library.sv:54.18-55.67|d13_jrduvall_s444/src/library.sv:19.28-19.32|d13_jrduvall_s444/src/s444.sv:43.20-46.50|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.s444_logic.l0_reg.myLatch.load ;
  /* hdlname = "mchip s444 s444_logic l0_reg reset" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/library.sv:40.28-40.33|d13_jrduvall_s444/src/s444.sv:43.20-46.50|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.s444_logic.l0_reg.reset ;
  /* hdlname = "mchip s444 s444_logic l0_reg shift" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/library.sv:39.34-39.39|d13_jrduvall_s444/src/s444.sv:43.20-46.50|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.s444_logic.l0_reg.shift ;
  /* hdlname = "mchip s444 s444_logic l0_reg shiftResult" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/library.sv:43.48-43.59|d13_jrduvall_s444/src/s444.sv:43.20-46.50|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire [15:0] \mchip.s444.s444_logic.l0_reg.shiftResult ;
  /* hdlname = "mchip s444 s444_logic l0_reg shiftedLeft" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/library.sv:43.21-43.32|d13_jrduvall_s444/src/s444.sv:43.20-46.50|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire [15:0] \mchip.s444.s444_logic.l0_reg.shiftedLeft ;
  /* hdlname = "mchip s444 s444_logic l1 D" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/library.sv:8.34-8.35|d13_jrduvall_s444/src/s444.sv:60.12-60.68|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire [15:0] \mchip.s444.s444_logic.l1.D ;
  /* hdlname = "mchip s444 s444_logic l1 I" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/library.sv:7.37-7.38|d13_jrduvall_s444/src/s444.sv:60.12-60.68|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire [3:0] \mchip.s444.s444_logic.l1.I ;
  /* hdlname = "mchip s444 s444_logic l1 O" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/library.sv:6.37-6.38|d13_jrduvall_s444/src/s444.sv:60.12-60.68|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.s444_logic.l1.O ;
  /* hdlname = "mchip s444 s444_logic l1_dat" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/s444.sv:21.24-21.30|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire [15:0] \mchip.s444.s444_logic.l1_dat ;
  /* hdlname = "mchip s444 s444_logic l1_reg I" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/library.sv:38.28-38.29|d13_jrduvall_s444/src/s444.sv:47.20-50.50|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.s444_logic.l1_reg.I ;
  /* hdlname = "mchip s444 s444_logic l1_reg O" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/library.sv:37.28-37.29|d13_jrduvall_s444/src/s444.sv:47.20-50.50|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.s444_logic.l1_reg.O ;
  /* hdlname = "mchip s444 s444_logic l1_reg Q" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/library.sv:36.28-36.29|d13_jrduvall_s444/src/s444.sv:47.20-50.50|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire [15:0] \mchip.s444.s444_logic.l1_reg.Q ;
  /* hdlname = "mchip s444 s444_logic l1_reg clock" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/library.sv:40.39-40.44|d13_jrduvall_s444/src/s444.sv:47.20-50.50|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.s444_logic.l1_reg.clock ;
  /* hdlname = "mchip s444 s444_logic l1_reg en" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/library.sv:40.35-40.37|d13_jrduvall_s444/src/s444.sv:47.20-50.50|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.s444_logic.l1_reg.en ;
  /* hdlname = "mchip s444 s444_logic l1_reg highBit" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/library.sv:44.29-44.36|d13_jrduvall_s444/src/s444.sv:47.20-50.50|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.s444_logic.l1_reg.highBit ;
  /* hdlname = "mchip s444 s444_logic l1_reg left" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/library.sv:39.28-39.32|d13_jrduvall_s444/src/s444.sv:47.20-50.50|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.s444_logic.l1_reg.left ;
  /* hdlname = "mchip s444 s444_logic l1_reg lowBit" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/library.sv:44.21-44.27|d13_jrduvall_s444/src/s444.sv:47.20-50.50|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.s444_logic.l1_reg.lowBit ;
  /* hdlname = "mchip s444 s444_logic l1_reg myLatch D" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/library.sv:54.18-55.67|d13_jrduvall_s444/src/library.sv:18.28-18.29|d13_jrduvall_s444/src/s444.sv:47.20-50.50|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire [15:0] \mchip.s444.s444_logic.l1_reg.myLatch.D ;
  /* hdlname = "mchip s444 s444_logic l1_reg myLatch Q" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/library.sv:54.18-55.67|d13_jrduvall_s444/src/library.sv:17.28-17.29|d13_jrduvall_s444/src/s444.sv:47.20-50.50|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  reg [15:0] \mchip.s444.s444_logic.l1_reg.myLatch.Q ;
  /* hdlname = "mchip s444 s444_logic l1_reg myLatch clear" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/library.sv:54.18-55.67|d13_jrduvall_s444/src/library.sv:19.38-19.43|d13_jrduvall_s444/src/s444.sv:47.20-50.50|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.s444_logic.l1_reg.myLatch.clear ;
  /* hdlname = "mchip s444 s444_logic l1_reg myLatch clock" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/library.sv:54.18-55.67|d13_jrduvall_s444/src/library.sv:19.45-19.50|d13_jrduvall_s444/src/s444.sv:47.20-50.50|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.s444_logic.l1_reg.myLatch.clock ;
  /* hdlname = "mchip s444 s444_logic l1_reg myLatch en" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/library.sv:54.18-55.67|d13_jrduvall_s444/src/library.sv:19.34-19.36|d13_jrduvall_s444/src/s444.sv:47.20-50.50|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.s444_logic.l1_reg.myLatch.en ;
  /* hdlname = "mchip s444 s444_logic l1_reg myLatch load" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/library.sv:54.18-55.67|d13_jrduvall_s444/src/library.sv:19.28-19.32|d13_jrduvall_s444/src/s444.sv:47.20-50.50|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.s444_logic.l1_reg.myLatch.load ;
  /* hdlname = "mchip s444 s444_logic l1_reg reset" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/library.sv:40.28-40.33|d13_jrduvall_s444/src/s444.sv:47.20-50.50|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.s444_logic.l1_reg.reset ;
  /* hdlname = "mchip s444 s444_logic l1_reg shift" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/library.sv:39.34-39.39|d13_jrduvall_s444/src/s444.sv:47.20-50.50|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.s444_logic.l1_reg.shift ;
  /* hdlname = "mchip s444 s444_logic l1_reg shiftResult" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/library.sv:43.48-43.59|d13_jrduvall_s444/src/s444.sv:47.20-50.50|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire [15:0] \mchip.s444.s444_logic.l1_reg.shiftResult ;
  /* hdlname = "mchip s444 s444_logic l1_reg shiftedLeft" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/library.sv:43.21-43.32|d13_jrduvall_s444/src/s444.sv:47.20-50.50|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire [15:0] \mchip.s444.s444_logic.l1_reg.shiftedLeft ;
  /* hdlname = "mchip s444 s444_logic l2 D" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/library.sv:8.34-8.35|d13_jrduvall_s444/src/s444.sv:61.12-61.47|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire [15:0] \mchip.s444.s444_logic.l2.D ;
  /* hdlname = "mchip s444 s444_logic l2 I" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/library.sv:7.37-7.38|d13_jrduvall_s444/src/s444.sv:61.12-61.47|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire [3:0] \mchip.s444.s444_logic.l2.I ;
  /* hdlname = "mchip s444 s444_logic l2 O" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/library.sv:6.37-6.38|d13_jrduvall_s444/src/s444.sv:61.12-61.47|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.s444_logic.l2.O ;
  /* hdlname = "mchip s444 s444_logic l2_dat" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/s444.sv:21.32-21.38|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire [15:0] \mchip.s444.s444_logic.l2_dat ;
  /* hdlname = "mchip s444 s444_logic l2_reg I" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/library.sv:38.28-38.29|d13_jrduvall_s444/src/s444.sv:51.20-54.50|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.s444_logic.l2_reg.I ;
  /* hdlname = "mchip s444 s444_logic l2_reg O" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/library.sv:37.28-37.29|d13_jrduvall_s444/src/s444.sv:51.20-54.50|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.s444_logic.l2_reg.O ;
  /* hdlname = "mchip s444 s444_logic l2_reg Q" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/library.sv:36.28-36.29|d13_jrduvall_s444/src/s444.sv:51.20-54.50|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire [15:0] \mchip.s444.s444_logic.l2_reg.Q ;
  /* hdlname = "mchip s444 s444_logic l2_reg clock" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/library.sv:40.39-40.44|d13_jrduvall_s444/src/s444.sv:51.20-54.50|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.s444_logic.l2_reg.clock ;
  /* hdlname = "mchip s444 s444_logic l2_reg en" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/library.sv:40.35-40.37|d13_jrduvall_s444/src/s444.sv:51.20-54.50|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.s444_logic.l2_reg.en ;
  /* hdlname = "mchip s444 s444_logic l2_reg highBit" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/library.sv:44.29-44.36|d13_jrduvall_s444/src/s444.sv:51.20-54.50|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.s444_logic.l2_reg.highBit ;
  /* hdlname = "mchip s444 s444_logic l2_reg left" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/library.sv:39.28-39.32|d13_jrduvall_s444/src/s444.sv:51.20-54.50|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.s444_logic.l2_reg.left ;
  /* hdlname = "mchip s444 s444_logic l2_reg lowBit" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/library.sv:44.21-44.27|d13_jrduvall_s444/src/s444.sv:51.20-54.50|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.s444_logic.l2_reg.lowBit ;
  /* hdlname = "mchip s444 s444_logic l2_reg myLatch D" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/library.sv:54.18-55.67|d13_jrduvall_s444/src/library.sv:18.28-18.29|d13_jrduvall_s444/src/s444.sv:51.20-54.50|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire [15:0] \mchip.s444.s444_logic.l2_reg.myLatch.D ;
  /* hdlname = "mchip s444 s444_logic l2_reg myLatch Q" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/library.sv:54.18-55.67|d13_jrduvall_s444/src/library.sv:17.28-17.29|d13_jrduvall_s444/src/s444.sv:51.20-54.50|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  reg [15:0] \mchip.s444.s444_logic.l2_reg.myLatch.Q ;
  /* hdlname = "mchip s444 s444_logic l2_reg myLatch clear" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/library.sv:54.18-55.67|d13_jrduvall_s444/src/library.sv:19.38-19.43|d13_jrduvall_s444/src/s444.sv:51.20-54.50|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.s444_logic.l2_reg.myLatch.clear ;
  /* hdlname = "mchip s444 s444_logic l2_reg myLatch clock" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/library.sv:54.18-55.67|d13_jrduvall_s444/src/library.sv:19.45-19.50|d13_jrduvall_s444/src/s444.sv:51.20-54.50|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.s444_logic.l2_reg.myLatch.clock ;
  /* hdlname = "mchip s444 s444_logic l2_reg myLatch en" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/library.sv:54.18-55.67|d13_jrduvall_s444/src/library.sv:19.34-19.36|d13_jrduvall_s444/src/s444.sv:51.20-54.50|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.s444_logic.l2_reg.myLatch.en ;
  /* hdlname = "mchip s444 s444_logic l2_reg myLatch load" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/library.sv:54.18-55.67|d13_jrduvall_s444/src/library.sv:19.28-19.32|d13_jrduvall_s444/src/s444.sv:51.20-54.50|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.s444_logic.l2_reg.myLatch.load ;
  /* hdlname = "mchip s444 s444_logic l2_reg reset" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/library.sv:40.28-40.33|d13_jrduvall_s444/src/s444.sv:51.20-54.50|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.s444_logic.l2_reg.reset ;
  /* hdlname = "mchip s444 s444_logic l2_reg shift" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/library.sv:39.34-39.39|d13_jrduvall_s444/src/s444.sv:51.20-54.50|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.s444_logic.l2_reg.shift ;
  /* hdlname = "mchip s444 s444_logic l2_reg shiftResult" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/library.sv:43.48-43.59|d13_jrduvall_s444/src/s444.sv:51.20-54.50|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire [15:0] \mchip.s444.s444_logic.l2_reg.shiftResult ;
  /* hdlname = "mchip s444 s444_logic l2_reg shiftedLeft" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/library.sv:43.21-43.32|d13_jrduvall_s444/src/s444.sv:51.20-54.50|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire [15:0] \mchip.s444.s444_logic.l2_reg.shiftedLeft ;
  /* hdlname = "mchip s444 s444_logic lut1" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/s444.sv:8.22-8.26|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.s444_logic.lut1 ;
  /* hdlname = "mchip s444 s444_logic lut2" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/s444.sv:9.22-9.26|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.s444_logic.lut2 ;
  /* hdlname = "mchip s444 s444_logic m0_reg I" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/library.sv:38.28-38.29|d13_jrduvall_s444/src/s444.sv:26.19-29.49|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.s444_logic.m0_reg.I ;
  /* hdlname = "mchip s444 s444_logic m0_reg O" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/library.sv:37.28-37.29|d13_jrduvall_s444/src/s444.sv:26.19-29.49|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.s444_logic.m0_reg.O ;
  /* hdlname = "mchip s444 s444_logic m0_reg Q" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/library.sv:36.28-36.29|d13_jrduvall_s444/src/s444.sv:26.19-29.49|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.s444_logic.m0_reg.Q ;
  /* hdlname = "mchip s444 s444_logic m0_reg clock" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/library.sv:40.39-40.44|d13_jrduvall_s444/src/s444.sv:26.19-29.49|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.s444_logic.m0_reg.clock ;
  /* hdlname = "mchip s444 s444_logic m0_reg en" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/library.sv:40.35-40.37|d13_jrduvall_s444/src/s444.sv:26.19-29.49|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.s444_logic.m0_reg.en ;
  /* hdlname = "mchip s444 s444_logic m0_reg highBit" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/library.sv:44.29-44.36|d13_jrduvall_s444/src/s444.sv:26.19-29.49|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.s444_logic.m0_reg.highBit ;
  /* hdlname = "mchip s444 s444_logic m0_reg left" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/library.sv:39.28-39.32|d13_jrduvall_s444/src/s444.sv:26.19-29.49|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.s444_logic.m0_reg.left ;
  /* hdlname = "mchip s444 s444_logic m0_reg lowBit" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/library.sv:44.21-44.27|d13_jrduvall_s444/src/s444.sv:26.19-29.49|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.s444_logic.m0_reg.lowBit ;
  /* hdlname = "mchip s444 s444_logic m0_reg myLatch D" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/library.sv:54.18-55.67|d13_jrduvall_s444/src/library.sv:18.28-18.29|d13_jrduvall_s444/src/s444.sv:26.19-29.49|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.s444_logic.m0_reg.myLatch.D ;
  /* hdlname = "mchip s444 s444_logic m0_reg myLatch Q" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/library.sv:54.18-55.67|d13_jrduvall_s444/src/library.sv:17.28-17.29|d13_jrduvall_s444/src/s444.sv:26.19-29.49|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  reg \mchip.s444.s444_logic.m0_reg.myLatch.Q ;
  /* hdlname = "mchip s444 s444_logic m0_reg myLatch clear" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/library.sv:54.18-55.67|d13_jrduvall_s444/src/library.sv:19.38-19.43|d13_jrduvall_s444/src/s444.sv:26.19-29.49|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.s444_logic.m0_reg.myLatch.clear ;
  /* hdlname = "mchip s444 s444_logic m0_reg myLatch clock" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/library.sv:54.18-55.67|d13_jrduvall_s444/src/library.sv:19.45-19.50|d13_jrduvall_s444/src/s444.sv:26.19-29.49|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.s444_logic.m0_reg.myLatch.clock ;
  /* hdlname = "mchip s444 s444_logic m0_reg myLatch en" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/library.sv:54.18-55.67|d13_jrduvall_s444/src/library.sv:19.34-19.36|d13_jrduvall_s444/src/s444.sv:26.19-29.49|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.s444_logic.m0_reg.myLatch.en ;
  /* hdlname = "mchip s444 s444_logic m0_reg myLatch load" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/library.sv:54.18-55.67|d13_jrduvall_s444/src/library.sv:19.28-19.32|d13_jrduvall_s444/src/s444.sv:26.19-29.49|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.s444_logic.m0_reg.myLatch.load ;
  /* hdlname = "mchip s444 s444_logic m0_reg reset" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/library.sv:40.28-40.33|d13_jrduvall_s444/src/s444.sv:26.19-29.49|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.s444_logic.m0_reg.reset ;
  /* hdlname = "mchip s444 s444_logic m0_reg shift" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/library.sv:39.34-39.39|d13_jrduvall_s444/src/s444.sv:26.19-29.49|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.s444_logic.m0_reg.shift ;
  /* hdlname = "mchip s444 s444_logic m0_reg shiftResult" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/library.sv:43.48-43.59|d13_jrduvall_s444/src/s444.sv:26.19-29.49|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.s444_logic.m0_reg.shiftResult ;
  /* hdlname = "mchip s444 s444_logic m0_reg shiftedLeft" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/library.sv:43.21-43.32|d13_jrduvall_s444/src/s444.sv:26.19-29.49|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.s444_logic.m0_reg.shiftedLeft ;
  /* hdlname = "mchip s444 s444_logic m0_reg shiftedRight" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/library.sv:43.34-43.46|d13_jrduvall_s444/src/s444.sv:26.19-29.49|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.s444_logic.m0_reg.shiftedRight ;
  /* hdlname = "mchip s444 s444_logic m0_sel" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/s444.sv:20.16-20.22|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.s444_logic.m0_sel ;
  /* hdlname = "mchip s444 s444_logic m1_reg I" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/library.sv:38.28-38.29|d13_jrduvall_s444/src/s444.sv:30.19-33.49|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.s444_logic.m1_reg.I ;
  /* hdlname = "mchip s444 s444_logic m1_reg O" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/library.sv:37.28-37.29|d13_jrduvall_s444/src/s444.sv:30.19-33.49|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.s444_logic.m1_reg.O ;
  /* hdlname = "mchip s444 s444_logic m1_reg Q" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/library.sv:36.28-36.29|d13_jrduvall_s444/src/s444.sv:30.19-33.49|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.s444_logic.m1_reg.Q ;
  /* hdlname = "mchip s444 s444_logic m1_reg clock" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/library.sv:40.39-40.44|d13_jrduvall_s444/src/s444.sv:30.19-33.49|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.s444_logic.m1_reg.clock ;
  /* hdlname = "mchip s444 s444_logic m1_reg en" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/library.sv:40.35-40.37|d13_jrduvall_s444/src/s444.sv:30.19-33.49|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.s444_logic.m1_reg.en ;
  /* hdlname = "mchip s444 s444_logic m1_reg highBit" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/library.sv:44.29-44.36|d13_jrduvall_s444/src/s444.sv:30.19-33.49|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.s444_logic.m1_reg.highBit ;
  /* hdlname = "mchip s444 s444_logic m1_reg left" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/library.sv:39.28-39.32|d13_jrduvall_s444/src/s444.sv:30.19-33.49|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.s444_logic.m1_reg.left ;
  /* hdlname = "mchip s444 s444_logic m1_reg lowBit" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/library.sv:44.21-44.27|d13_jrduvall_s444/src/s444.sv:30.19-33.49|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.s444_logic.m1_reg.lowBit ;
  /* hdlname = "mchip s444 s444_logic m1_reg myLatch D" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/library.sv:54.18-55.67|d13_jrduvall_s444/src/library.sv:18.28-18.29|d13_jrduvall_s444/src/s444.sv:30.19-33.49|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.s444_logic.m1_reg.myLatch.D ;
  /* hdlname = "mchip s444 s444_logic m1_reg myLatch Q" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/library.sv:54.18-55.67|d13_jrduvall_s444/src/library.sv:17.28-17.29|d13_jrduvall_s444/src/s444.sv:30.19-33.49|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  reg \mchip.s444.s444_logic.m1_reg.myLatch.Q ;
  /* hdlname = "mchip s444 s444_logic m1_reg myLatch clear" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/library.sv:54.18-55.67|d13_jrduvall_s444/src/library.sv:19.38-19.43|d13_jrduvall_s444/src/s444.sv:30.19-33.49|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.s444_logic.m1_reg.myLatch.clear ;
  /* hdlname = "mchip s444 s444_logic m1_reg myLatch clock" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/library.sv:54.18-55.67|d13_jrduvall_s444/src/library.sv:19.45-19.50|d13_jrduvall_s444/src/s444.sv:30.19-33.49|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.s444_logic.m1_reg.myLatch.clock ;
  /* hdlname = "mchip s444 s444_logic m1_reg myLatch en" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/library.sv:54.18-55.67|d13_jrduvall_s444/src/library.sv:19.34-19.36|d13_jrduvall_s444/src/s444.sv:30.19-33.49|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.s444_logic.m1_reg.myLatch.en ;
  /* hdlname = "mchip s444 s444_logic m1_reg myLatch load" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/library.sv:54.18-55.67|d13_jrduvall_s444/src/library.sv:19.28-19.32|d13_jrduvall_s444/src/s444.sv:30.19-33.49|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.s444_logic.m1_reg.myLatch.load ;
  /* hdlname = "mchip s444 s444_logic m1_reg reset" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/library.sv:40.28-40.33|d13_jrduvall_s444/src/s444.sv:30.19-33.49|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.s444_logic.m1_reg.reset ;
  /* hdlname = "mchip s444 s444_logic m1_reg shift" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/library.sv:39.34-39.39|d13_jrduvall_s444/src/s444.sv:30.19-33.49|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.s444_logic.m1_reg.shift ;
  /* hdlname = "mchip s444 s444_logic m1_reg shiftResult" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/library.sv:43.48-43.59|d13_jrduvall_s444/src/s444.sv:30.19-33.49|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.s444_logic.m1_reg.shiftResult ;
  /* hdlname = "mchip s444 s444_logic m1_reg shiftedLeft" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/library.sv:43.21-43.32|d13_jrduvall_s444/src/s444.sv:30.19-33.49|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.s444_logic.m1_reg.shiftedLeft ;
  /* hdlname = "mchip s444 s444_logic m1_reg shiftedRight" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/library.sv:43.34-43.46|d13_jrduvall_s444/src/s444.sv:30.19-33.49|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.s444_logic.m1_reg.shiftedRight ;
  /* hdlname = "mchip s444 s444_logic m1_sel" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/s444.sv:20.24-20.30|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.s444_logic.m1_sel ;
  /* hdlname = "mchip s444 s444_logic m2_reg I" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/library.sv:38.28-38.29|d13_jrduvall_s444/src/s444.sv:34.19-37.49|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.s444_logic.m2_reg.I ;
  /* hdlname = "mchip s444 s444_logic m2_reg O" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/library.sv:37.28-37.29|d13_jrduvall_s444/src/s444.sv:34.19-37.49|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.s444_logic.m2_reg.O ;
  /* hdlname = "mchip s444 s444_logic m2_reg Q" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/library.sv:36.28-36.29|d13_jrduvall_s444/src/s444.sv:34.19-37.49|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.s444_logic.m2_reg.Q ;
  /* hdlname = "mchip s444 s444_logic m2_reg clock" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/library.sv:40.39-40.44|d13_jrduvall_s444/src/s444.sv:34.19-37.49|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.s444_logic.m2_reg.clock ;
  /* hdlname = "mchip s444 s444_logic m2_reg en" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/library.sv:40.35-40.37|d13_jrduvall_s444/src/s444.sv:34.19-37.49|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.s444_logic.m2_reg.en ;
  /* hdlname = "mchip s444 s444_logic m2_reg highBit" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/library.sv:44.29-44.36|d13_jrduvall_s444/src/s444.sv:34.19-37.49|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.s444_logic.m2_reg.highBit ;
  /* hdlname = "mchip s444 s444_logic m2_reg left" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/library.sv:39.28-39.32|d13_jrduvall_s444/src/s444.sv:34.19-37.49|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.s444_logic.m2_reg.left ;
  /* hdlname = "mchip s444 s444_logic m2_reg lowBit" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/library.sv:44.21-44.27|d13_jrduvall_s444/src/s444.sv:34.19-37.49|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.s444_logic.m2_reg.lowBit ;
  /* hdlname = "mchip s444 s444_logic m2_reg myLatch D" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/library.sv:54.18-55.67|d13_jrduvall_s444/src/library.sv:18.28-18.29|d13_jrduvall_s444/src/s444.sv:34.19-37.49|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.s444_logic.m2_reg.myLatch.D ;
  /* hdlname = "mchip s444 s444_logic m2_reg myLatch Q" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/library.sv:54.18-55.67|d13_jrduvall_s444/src/library.sv:17.28-17.29|d13_jrduvall_s444/src/s444.sv:34.19-37.49|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  reg \mchip.s444.s444_logic.m2_reg.myLatch.Q ;
  /* hdlname = "mchip s444 s444_logic m2_reg myLatch clear" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/library.sv:54.18-55.67|d13_jrduvall_s444/src/library.sv:19.38-19.43|d13_jrduvall_s444/src/s444.sv:34.19-37.49|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.s444_logic.m2_reg.myLatch.clear ;
  /* hdlname = "mchip s444 s444_logic m2_reg myLatch clock" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/library.sv:54.18-55.67|d13_jrduvall_s444/src/library.sv:19.45-19.50|d13_jrduvall_s444/src/s444.sv:34.19-37.49|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.s444_logic.m2_reg.myLatch.clock ;
  /* hdlname = "mchip s444 s444_logic m2_reg myLatch en" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/library.sv:54.18-55.67|d13_jrduvall_s444/src/library.sv:19.34-19.36|d13_jrduvall_s444/src/s444.sv:34.19-37.49|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.s444_logic.m2_reg.myLatch.en ;
  /* hdlname = "mchip s444 s444_logic m2_reg myLatch load" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/library.sv:54.18-55.67|d13_jrduvall_s444/src/library.sv:19.28-19.32|d13_jrduvall_s444/src/s444.sv:34.19-37.49|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.s444_logic.m2_reg.myLatch.load ;
  /* hdlname = "mchip s444 s444_logic m2_reg reset" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/library.sv:40.28-40.33|d13_jrduvall_s444/src/s444.sv:34.19-37.49|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.s444_logic.m2_reg.reset ;
  /* hdlname = "mchip s444 s444_logic m2_reg shift" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/library.sv:39.34-39.39|d13_jrduvall_s444/src/s444.sv:34.19-37.49|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.s444_logic.m2_reg.shift ;
  /* hdlname = "mchip s444 s444_logic m2_reg shiftResult" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/library.sv:43.48-43.59|d13_jrduvall_s444/src/s444.sv:34.19-37.49|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.s444_logic.m2_reg.shiftResult ;
  /* hdlname = "mchip s444 s444_logic m2_reg shiftedLeft" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/library.sv:43.21-43.32|d13_jrduvall_s444/src/s444.sv:34.19-37.49|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.s444_logic.m2_reg.shiftedLeft ;
  /* hdlname = "mchip s444 s444_logic m2_reg shiftedRight" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/library.sv:43.34-43.46|d13_jrduvall_s444/src/s444.sv:34.19-37.49|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.s444_logic.m2_reg.shiftedRight ;
  /* hdlname = "mchip s444 s444_logic m2_sel" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/s444.sv:20.32-20.38|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.s444_logic.m2_sel ;
  /* hdlname = "mchip s444 s444_logic main" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/s444.sv:12.22-12.26|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire [3:0] \mchip.s444.s444_logic.main ;
  /* hdlname = "mchip s444 s444_logic reset" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/s444.sv:18.16-18.21|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.s444_logic.reset ;
  /* hdlname = "mchip s444 s444_logic shift_in" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/s444.sv:15.16-15.24|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.s444_logic.shift_in ;
  /* hdlname = "mchip s444 s444_logic shift_l0" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/s444.sv:22.46-22.54|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.s444_logic.shift_l0 ;
  /* hdlname = "mchip s444 s444_logic shift_l1" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/s444.sv:22.56-22.64|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.s444_logic.shift_l1 ;
  /* hdlname = "mchip s444 s444_logic shift_l2" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/s444.sv:22.66-22.74|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.s444_logic.shift_l2 ;
  /* hdlname = "mchip s444 s444_logic shift_m0" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/s444.sv:22.16-22.24|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.s444_logic.shift_m0 ;
  /* hdlname = "mchip s444 s444_logic shift_m1" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/s444.sv:22.26-22.34|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.s444_logic.shift_m1 ;
  /* hdlname = "mchip s444 s444_logic shift_m2" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/s444.sv:22.36-22.44|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.s444_logic.shift_m2 ;
  /* hdlname = "mchip s444 s444_logic shift_out" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/s444.sv:14.16-14.25|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.s444_logic.shift_out ;
  /* hdlname = "mchip s444 shift0" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:159.9-159.15|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.shift0 ;
  /* hdlname = "mchip s444 shift1" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:159.17-159.23|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.shift1 ;
  /* hdlname = "mchip s444 shift_in" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:153.16-153.24|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.shift_in ;
  /* hdlname = "mchip s444 shift_out" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:152.16-152.25|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.shift_out ;
  /* hdlname = "mchip s444 sum_out" */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:144.16-144.23|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  wire \mchip.s444.sum_out ;
  assign _029_ = io_in[0] ? \mchip.s444.s444_logic.l1_reg.myLatch.Q [1] : \mchip.s444.s444_logic.l1_reg.myLatch.Q [0];
  assign _030_ = io_in[0] ? \mchip.s444.s444_logic.l1_reg.myLatch.Q [3] : \mchip.s444.s444_logic.l1_reg.myLatch.Q [2];
  assign _031_ = io_in[1] ? _030_ : _029_;
  assign _032_ = io_in[0] ? \mchip.s444.s444_logic.l1_reg.myLatch.Q [5] : \mchip.s444.s444_logic.l1_reg.myLatch.Q [4];
  assign _033_ = io_in[0] ? \mchip.s444.s444_logic.l1_reg.myLatch.Q [7] : \mchip.s444.s444_logic.l1_reg.myLatch.Q [6];
  assign _034_ = io_in[1] ? _033_ : _032_;
  assign _035_ = io_in[2] ? _034_ : _031_;
  assign _036_ = \mchip.s444.s444_logic.m2_reg.myLatch.Q  ? io_in[3] : io_in[4];
  assign _037_ = io_in[0] ? \mchip.s444.s444_logic.l1_reg.myLatch.Q [9] : \mchip.s444.s444_logic.l1_reg.myLatch.Q [8];
  assign _038_ = io_in[0] ? \mchip.s444.s444_logic.l1_reg.myLatch.Q [11] : \mchip.s444.s444_logic.l1_reg.myLatch.Q [10];
  assign _039_ = io_in[1] ? _038_ : _037_;
  assign _040_ = io_in[0] ? \mchip.s444.s444_logic.l1_reg.myLatch.Q [13] : \mchip.s444.s444_logic.l1_reg.myLatch.Q [12];
  assign _041_ = io_in[0] ? \mchip.s444.s444_logic.l1_reg.myLatch.Q [15] : \mchip.s444.s444_logic.l1_reg.myLatch.Q [14];
  assign _042_ = io_in[1] ? _041_ : _040_;
  assign _043_ = io_in[2] ? _042_ : _039_;
  assign \mchip.s444.carry_logic.prop  = _036_ ? _043_ : _035_;
  assign _044_ = io_in[5] ? \mchip.s444.s444_logic.l2_reg.myLatch.Q [1] : \mchip.s444.s444_logic.l2_reg.myLatch.Q [0];
  assign _045_ = io_in[5] ? \mchip.s444.s444_logic.l2_reg.myLatch.Q [3] : \mchip.s444.s444_logic.l2_reg.myLatch.Q [2];
  assign _046_ = io_in[6] ? _045_ : _044_;
  assign _047_ = \mchip.s444.s444_logic.m1_reg.myLatch.Q  ? io_in[7] : \mchip.s444.carry_logic.prop ;
  assign _048_ = io_in[5] ? \mchip.s444.s444_logic.l2_reg.myLatch.Q [5] : \mchip.s444.s444_logic.l2_reg.myLatch.Q [4];
  assign _049_ = io_in[5] ? \mchip.s444.s444_logic.l2_reg.myLatch.Q [7] : \mchip.s444.s444_logic.l2_reg.myLatch.Q [6];
  assign _050_ = io_in[6] ? _049_ : _048_;
  assign _000_ = _047_ ? _050_ : _046_;
  assign _001_ = io_in[0] ? \mchip.s444.s444_logic.l0_reg.myLatch.Q [1] : \mchip.s444.s444_logic.l0_reg.myLatch.Q [0];
  assign _002_ = io_in[0] ? \mchip.s444.s444_logic.l0_reg.myLatch.Q [3] : \mchip.s444.s444_logic.l0_reg.myLatch.Q [2];
  assign _003_ = io_in[1] ? _002_ : _001_;
  assign _004_ = io_in[0] ? \mchip.s444.s444_logic.l0_reg.myLatch.Q [5] : \mchip.s444.s444_logic.l0_reg.myLatch.Q [4];
  assign _005_ = io_in[0] ? \mchip.s444.s444_logic.l0_reg.myLatch.Q [7] : \mchip.s444.s444_logic.l0_reg.myLatch.Q [6];
  assign _006_ = io_in[1] ? _005_ : _004_;
  assign _007_ = io_in[2] ? _006_ : _003_;
  assign _008_ = io_in[0] ? \mchip.s444.s444_logic.l0_reg.myLatch.Q [9] : \mchip.s444.s444_logic.l0_reg.myLatch.Q [8];
  assign _009_ = io_in[0] ? \mchip.s444.s444_logic.l0_reg.myLatch.Q [11] : \mchip.s444.s444_logic.l0_reg.myLatch.Q [10];
  assign _010_ = io_in[1] ? _009_ : _008_;
  assign _011_ = io_in[0] ? \mchip.s444.s444_logic.l0_reg.myLatch.Q [13] : \mchip.s444.s444_logic.l0_reg.myLatch.Q [12];
  assign _012_ = io_in[0] ? \mchip.s444.s444_logic.l0_reg.myLatch.Q [15] : \mchip.s444.s444_logic.l0_reg.myLatch.Q [14];
  assign _013_ = io_in[1] ? _012_ : _011_;
  assign _014_ = io_in[2] ? _013_ : _010_;
  assign _015_ = io_in[3] ? _014_ : _007_;
  assign _016_ = \mchip.s444.s444_logic.m0_reg.myLatch.Q  ? io_in[8] : _015_;
  assign _017_ = io_in[5] ? \mchip.s444.s444_logic.l2_reg.myLatch.Q [9] : \mchip.s444.s444_logic.l2_reg.myLatch.Q [8];
  assign _018_ = io_in[5] ? \mchip.s444.s444_logic.l2_reg.myLatch.Q [11] : \mchip.s444.s444_logic.l2_reg.myLatch.Q [10];
  assign _019_ = io_in[6] ? _018_ : _017_;
  assign _020_ = io_in[5] ? \mchip.s444.s444_logic.l2_reg.myLatch.Q [13] : \mchip.s444.s444_logic.l2_reg.myLatch.Q [12];
  assign _021_ = io_in[5] ? \mchip.s444.s444_logic.l2_reg.myLatch.Q [15] : \mchip.s444.s444_logic.l2_reg.myLatch.Q [14];
  assign _022_ = io_in[6] ? _021_ : _020_;
  assign _023_ = _047_ ? _022_ : _019_;
  assign \mchip.s444.carry_logic.gen  = _016_ ? _023_ : _000_;
  assign \mchip.s444.c_out  = \mchip.s444.carry_logic.prop  ? io_in[9] : \mchip.s444.carry_logic.gen ;
  assign _024_ = \mchip.s444.lut5_mux.lut5_reg.myLatch.Q  & io_in[4];
  assign \mchip.s444.d_flip_flops.feed0_out  = _024_ ? \mchip.s444.carry_logic.prop  : _015_;
  assign \mchip.s444.carry_logic.sum_out  = \mchip.s444.carry_logic.prop  ^ io_in[9];
  assign _025_ = \mchip.s444.carry_logic.prop  & ~(\mchip.s444.d_flip_flops.dff_reg.myLatch.Q [2]);
  assign _026_ = \mchip.s444.d_flip_flops.dff_reg.myLatch.Q [2] ? \mchip.s444.carry_logic.sum_out  : io_in[0];
  assign \mchip.s444.d_flip_flops.dff1  = \mchip.s444.d_flip_flops.dff_reg.myLatch.Q [3] ? _026_ : _025_;
  assign _027_ = \mchip.s444.d_flip_flops.feed0_out  & ~(\mchip.s444.d_flip_flops.dff_reg.myLatch.Q [0]);
  assign _028_ = \mchip.s444.d_flip_flops.dff_reg.myLatch.Q [0] ? \mchip.s444.carry_logic.sum_out  : io_in[0];
  assign \mchip.s444.d_flip_flops.dff0  = \mchip.s444.d_flip_flops.dff_reg.myLatch.Q [1] ? _028_ : _027_;
  /* \always_ff  = 32'd1 */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:170.16-174.65|d13_jrduvall_s444/src/library.sv:22.3-29.16|d13_jrduvall_s444/src/s444.sv:133.14-134.69|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.s444.d_flip_flops.dff.Q [0] <= 1'h0;
    else \mchip.s444.d_flip_flops.dff.Q [0] <= \mchip.s444.d_flip_flops.dff0 ;
  /* \always_ff  = 32'd1 */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:170.16-174.65|d13_jrduvall_s444/src/library.sv:22.3-29.16|d13_jrduvall_s444/src/s444.sv:133.14-134.69|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.s444.d_flip_flops.dff.Q [1] <= 1'h0;
    else \mchip.s444.d_flip_flops.dff.Q [1] <= \mchip.s444.d_flip_flops.dff1 ;
  /* \always_ff  = 32'd1 */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/library.sv:54.18-55.67|d13_jrduvall_s444/src/library.sv:22.3-29.16|d13_jrduvall_s444/src/s444.sv:51.20-54.50|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.s444.s444_logic.l2_reg.myLatch.Q [0] <= 1'h0;
    else if (io_in[11]) \mchip.s444.s444_logic.l2_reg.myLatch.Q [0] <= \mchip.s444.s444_logic.l1_reg.myLatch.Q [15];
  /* \always_ff  = 32'd1 */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/library.sv:54.18-55.67|d13_jrduvall_s444/src/library.sv:22.3-29.16|d13_jrduvall_s444/src/s444.sv:51.20-54.50|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.s444.s444_logic.l2_reg.myLatch.Q [1] <= 1'h0;
    else if (io_in[11]) \mchip.s444.s444_logic.l2_reg.myLatch.Q [1] <= \mchip.s444.s444_logic.l2_reg.myLatch.Q [0];
  /* \always_ff  = 32'd1 */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/library.sv:54.18-55.67|d13_jrduvall_s444/src/library.sv:22.3-29.16|d13_jrduvall_s444/src/s444.sv:51.20-54.50|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.s444.s444_logic.l2_reg.myLatch.Q [2] <= 1'h0;
    else if (io_in[11]) \mchip.s444.s444_logic.l2_reg.myLatch.Q [2] <= \mchip.s444.s444_logic.l2_reg.myLatch.Q [1];
  /* \always_ff  = 32'd1 */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/library.sv:54.18-55.67|d13_jrduvall_s444/src/library.sv:22.3-29.16|d13_jrduvall_s444/src/s444.sv:51.20-54.50|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.s444.s444_logic.l2_reg.myLatch.Q [3] <= 1'h0;
    else if (io_in[11]) \mchip.s444.s444_logic.l2_reg.myLatch.Q [3] <= \mchip.s444.s444_logic.l2_reg.myLatch.Q [2];
  /* \always_ff  = 32'd1 */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/library.sv:54.18-55.67|d13_jrduvall_s444/src/library.sv:22.3-29.16|d13_jrduvall_s444/src/s444.sv:51.20-54.50|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.s444.s444_logic.l2_reg.myLatch.Q [4] <= 1'h0;
    else if (io_in[11]) \mchip.s444.s444_logic.l2_reg.myLatch.Q [4] <= \mchip.s444.s444_logic.l2_reg.myLatch.Q [3];
  /* \always_ff  = 32'd1 */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/library.sv:54.18-55.67|d13_jrduvall_s444/src/library.sv:22.3-29.16|d13_jrduvall_s444/src/s444.sv:51.20-54.50|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.s444.s444_logic.l2_reg.myLatch.Q [5] <= 1'h0;
    else if (io_in[11]) \mchip.s444.s444_logic.l2_reg.myLatch.Q [5] <= \mchip.s444.s444_logic.l2_reg.myLatch.Q [4];
  /* \always_ff  = 32'd1 */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/library.sv:54.18-55.67|d13_jrduvall_s444/src/library.sv:22.3-29.16|d13_jrduvall_s444/src/s444.sv:51.20-54.50|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.s444.s444_logic.l2_reg.myLatch.Q [6] <= 1'h0;
    else if (io_in[11]) \mchip.s444.s444_logic.l2_reg.myLatch.Q [6] <= \mchip.s444.s444_logic.l2_reg.myLatch.Q [5];
  /* \always_ff  = 32'd1 */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/library.sv:54.18-55.67|d13_jrduvall_s444/src/library.sv:22.3-29.16|d13_jrduvall_s444/src/s444.sv:51.20-54.50|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.s444.s444_logic.l2_reg.myLatch.Q [7] <= 1'h0;
    else if (io_in[11]) \mchip.s444.s444_logic.l2_reg.myLatch.Q [7] <= \mchip.s444.s444_logic.l2_reg.myLatch.Q [6];
  /* \always_ff  = 32'd1 */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/library.sv:54.18-55.67|d13_jrduvall_s444/src/library.sv:22.3-29.16|d13_jrduvall_s444/src/s444.sv:51.20-54.50|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.s444.s444_logic.l2_reg.myLatch.Q [8] <= 1'h0;
    else if (io_in[11]) \mchip.s444.s444_logic.l2_reg.myLatch.Q [8] <= \mchip.s444.s444_logic.l2_reg.myLatch.Q [7];
  /* \always_ff  = 32'd1 */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/library.sv:54.18-55.67|d13_jrduvall_s444/src/library.sv:22.3-29.16|d13_jrduvall_s444/src/s444.sv:51.20-54.50|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.s444.s444_logic.l2_reg.myLatch.Q [9] <= 1'h0;
    else if (io_in[11]) \mchip.s444.s444_logic.l2_reg.myLatch.Q [9] <= \mchip.s444.s444_logic.l2_reg.myLatch.Q [8];
  /* \always_ff  = 32'd1 */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/library.sv:54.18-55.67|d13_jrduvall_s444/src/library.sv:22.3-29.16|d13_jrduvall_s444/src/s444.sv:51.20-54.50|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.s444.s444_logic.l2_reg.myLatch.Q [10] <= 1'h0;
    else if (io_in[11]) \mchip.s444.s444_logic.l2_reg.myLatch.Q [10] <= \mchip.s444.s444_logic.l2_reg.myLatch.Q [9];
  /* \always_ff  = 32'd1 */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/library.sv:54.18-55.67|d13_jrduvall_s444/src/library.sv:22.3-29.16|d13_jrduvall_s444/src/s444.sv:51.20-54.50|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.s444.s444_logic.l2_reg.myLatch.Q [11] <= 1'h0;
    else if (io_in[11]) \mchip.s444.s444_logic.l2_reg.myLatch.Q [11] <= \mchip.s444.s444_logic.l2_reg.myLatch.Q [10];
  /* \always_ff  = 32'd1 */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/library.sv:54.18-55.67|d13_jrduvall_s444/src/library.sv:22.3-29.16|d13_jrduvall_s444/src/s444.sv:51.20-54.50|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.s444.s444_logic.l2_reg.myLatch.Q [12] <= 1'h0;
    else if (io_in[11]) \mchip.s444.s444_logic.l2_reg.myLatch.Q [12] <= \mchip.s444.s444_logic.l2_reg.myLatch.Q [11];
  /* \always_ff  = 32'd1 */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/library.sv:54.18-55.67|d13_jrduvall_s444/src/library.sv:22.3-29.16|d13_jrduvall_s444/src/s444.sv:51.20-54.50|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.s444.s444_logic.l2_reg.myLatch.Q [13] <= 1'h0;
    else if (io_in[11]) \mchip.s444.s444_logic.l2_reg.myLatch.Q [13] <= \mchip.s444.s444_logic.l2_reg.myLatch.Q [12];
  /* \always_ff  = 32'd1 */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/library.sv:54.18-55.67|d13_jrduvall_s444/src/library.sv:22.3-29.16|d13_jrduvall_s444/src/s444.sv:51.20-54.50|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.s444.s444_logic.l2_reg.myLatch.Q [14] <= 1'h0;
    else if (io_in[11]) \mchip.s444.s444_logic.l2_reg.myLatch.Q [14] <= \mchip.s444.s444_logic.l2_reg.myLatch.Q [13];
  /* \always_ff  = 32'd1 */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/library.sv:54.18-55.67|d13_jrduvall_s444/src/library.sv:22.3-29.16|d13_jrduvall_s444/src/s444.sv:51.20-54.50|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.s444.s444_logic.l2_reg.myLatch.Q [15] <= 1'h0;
    else if (io_in[11]) \mchip.s444.s444_logic.l2_reg.myLatch.Q [15] <= \mchip.s444.s444_logic.l2_reg.myLatch.Q [14];
  /* \always_ff  = 32'd1 */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/library.sv:54.18-55.67|d13_jrduvall_s444/src/library.sv:22.3-29.16|d13_jrduvall_s444/src/s444.sv:47.20-50.50|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.s444.s444_logic.l1_reg.myLatch.Q [0] <= 1'h0;
    else if (io_in[11]) \mchip.s444.s444_logic.l1_reg.myLatch.Q [0] <= \mchip.s444.s444_logic.l0_reg.myLatch.Q [15];
  /* \always_ff  = 32'd1 */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/library.sv:54.18-55.67|d13_jrduvall_s444/src/library.sv:22.3-29.16|d13_jrduvall_s444/src/s444.sv:47.20-50.50|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.s444.s444_logic.l1_reg.myLatch.Q [1] <= 1'h0;
    else if (io_in[11]) \mchip.s444.s444_logic.l1_reg.myLatch.Q [1] <= \mchip.s444.s444_logic.l1_reg.myLatch.Q [0];
  /* \always_ff  = 32'd1 */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/library.sv:54.18-55.67|d13_jrduvall_s444/src/library.sv:22.3-29.16|d13_jrduvall_s444/src/s444.sv:47.20-50.50|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.s444.s444_logic.l1_reg.myLatch.Q [2] <= 1'h0;
    else if (io_in[11]) \mchip.s444.s444_logic.l1_reg.myLatch.Q [2] <= \mchip.s444.s444_logic.l1_reg.myLatch.Q [1];
  /* \always_ff  = 32'd1 */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/library.sv:54.18-55.67|d13_jrduvall_s444/src/library.sv:22.3-29.16|d13_jrduvall_s444/src/s444.sv:47.20-50.50|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.s444.s444_logic.l1_reg.myLatch.Q [3] <= 1'h0;
    else if (io_in[11]) \mchip.s444.s444_logic.l1_reg.myLatch.Q [3] <= \mchip.s444.s444_logic.l1_reg.myLatch.Q [2];
  /* \always_ff  = 32'd1 */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/library.sv:54.18-55.67|d13_jrduvall_s444/src/library.sv:22.3-29.16|d13_jrduvall_s444/src/s444.sv:47.20-50.50|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.s444.s444_logic.l1_reg.myLatch.Q [4] <= 1'h0;
    else if (io_in[11]) \mchip.s444.s444_logic.l1_reg.myLatch.Q [4] <= \mchip.s444.s444_logic.l1_reg.myLatch.Q [3];
  /* \always_ff  = 32'd1 */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/library.sv:54.18-55.67|d13_jrduvall_s444/src/library.sv:22.3-29.16|d13_jrduvall_s444/src/s444.sv:47.20-50.50|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.s444.s444_logic.l1_reg.myLatch.Q [5] <= 1'h0;
    else if (io_in[11]) \mchip.s444.s444_logic.l1_reg.myLatch.Q [5] <= \mchip.s444.s444_logic.l1_reg.myLatch.Q [4];
  /* \always_ff  = 32'd1 */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/library.sv:54.18-55.67|d13_jrduvall_s444/src/library.sv:22.3-29.16|d13_jrduvall_s444/src/s444.sv:47.20-50.50|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.s444.s444_logic.l1_reg.myLatch.Q [6] <= 1'h0;
    else if (io_in[11]) \mchip.s444.s444_logic.l1_reg.myLatch.Q [6] <= \mchip.s444.s444_logic.l1_reg.myLatch.Q [5];
  /* \always_ff  = 32'd1 */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/library.sv:54.18-55.67|d13_jrduvall_s444/src/library.sv:22.3-29.16|d13_jrduvall_s444/src/s444.sv:47.20-50.50|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.s444.s444_logic.l1_reg.myLatch.Q [7] <= 1'h0;
    else if (io_in[11]) \mchip.s444.s444_logic.l1_reg.myLatch.Q [7] <= \mchip.s444.s444_logic.l1_reg.myLatch.Q [6];
  /* \always_ff  = 32'd1 */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/library.sv:54.18-55.67|d13_jrduvall_s444/src/library.sv:22.3-29.16|d13_jrduvall_s444/src/s444.sv:47.20-50.50|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.s444.s444_logic.l1_reg.myLatch.Q [8] <= 1'h0;
    else if (io_in[11]) \mchip.s444.s444_logic.l1_reg.myLatch.Q [8] <= \mchip.s444.s444_logic.l1_reg.myLatch.Q [7];
  /* \always_ff  = 32'd1 */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/library.sv:54.18-55.67|d13_jrduvall_s444/src/library.sv:22.3-29.16|d13_jrduvall_s444/src/s444.sv:47.20-50.50|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.s444.s444_logic.l1_reg.myLatch.Q [9] <= 1'h0;
    else if (io_in[11]) \mchip.s444.s444_logic.l1_reg.myLatch.Q [9] <= \mchip.s444.s444_logic.l1_reg.myLatch.Q [8];
  /* \always_ff  = 32'd1 */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/library.sv:54.18-55.67|d13_jrduvall_s444/src/library.sv:22.3-29.16|d13_jrduvall_s444/src/s444.sv:47.20-50.50|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.s444.s444_logic.l1_reg.myLatch.Q [10] <= 1'h0;
    else if (io_in[11]) \mchip.s444.s444_logic.l1_reg.myLatch.Q [10] <= \mchip.s444.s444_logic.l1_reg.myLatch.Q [9];
  /* \always_ff  = 32'd1 */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/library.sv:54.18-55.67|d13_jrduvall_s444/src/library.sv:22.3-29.16|d13_jrduvall_s444/src/s444.sv:47.20-50.50|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.s444.s444_logic.l1_reg.myLatch.Q [11] <= 1'h0;
    else if (io_in[11]) \mchip.s444.s444_logic.l1_reg.myLatch.Q [11] <= \mchip.s444.s444_logic.l1_reg.myLatch.Q [10];
  /* \always_ff  = 32'd1 */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/library.sv:54.18-55.67|d13_jrduvall_s444/src/library.sv:22.3-29.16|d13_jrduvall_s444/src/s444.sv:47.20-50.50|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.s444.s444_logic.l1_reg.myLatch.Q [12] <= 1'h0;
    else if (io_in[11]) \mchip.s444.s444_logic.l1_reg.myLatch.Q [12] <= \mchip.s444.s444_logic.l1_reg.myLatch.Q [11];
  /* \always_ff  = 32'd1 */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/library.sv:54.18-55.67|d13_jrduvall_s444/src/library.sv:22.3-29.16|d13_jrduvall_s444/src/s444.sv:47.20-50.50|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.s444.s444_logic.l1_reg.myLatch.Q [13] <= 1'h0;
    else if (io_in[11]) \mchip.s444.s444_logic.l1_reg.myLatch.Q [13] <= \mchip.s444.s444_logic.l1_reg.myLatch.Q [12];
  /* \always_ff  = 32'd1 */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/library.sv:54.18-55.67|d13_jrduvall_s444/src/library.sv:22.3-29.16|d13_jrduvall_s444/src/s444.sv:47.20-50.50|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.s444.s444_logic.l1_reg.myLatch.Q [14] <= 1'h0;
    else if (io_in[11]) \mchip.s444.s444_logic.l1_reg.myLatch.Q [14] <= \mchip.s444.s444_logic.l1_reg.myLatch.Q [13];
  /* \always_ff  = 32'd1 */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/library.sv:54.18-55.67|d13_jrduvall_s444/src/library.sv:22.3-29.16|d13_jrduvall_s444/src/s444.sv:47.20-50.50|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.s444.s444_logic.l1_reg.myLatch.Q [15] <= 1'h0;
    else if (io_in[11]) \mchip.s444.s444_logic.l1_reg.myLatch.Q [15] <= \mchip.s444.s444_logic.l1_reg.myLatch.Q [14];
  /* \always_ff  = 32'd1 */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/library.sv:54.18-55.67|d13_jrduvall_s444/src/library.sv:22.3-29.16|d13_jrduvall_s444/src/s444.sv:43.20-46.50|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.s444.s444_logic.l0_reg.myLatch.Q [0] <= 1'h0;
    else if (io_in[11]) \mchip.s444.s444_logic.l0_reg.myLatch.Q [0] <= \mchip.s444.s444_logic.m2_reg.myLatch.Q ;
  /* \always_ff  = 32'd1 */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/library.sv:54.18-55.67|d13_jrduvall_s444/src/library.sv:22.3-29.16|d13_jrduvall_s444/src/s444.sv:43.20-46.50|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.s444.s444_logic.l0_reg.myLatch.Q [1] <= 1'h0;
    else if (io_in[11]) \mchip.s444.s444_logic.l0_reg.myLatch.Q [1] <= \mchip.s444.s444_logic.l0_reg.myLatch.Q [0];
  /* \always_ff  = 32'd1 */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/library.sv:54.18-55.67|d13_jrduvall_s444/src/library.sv:22.3-29.16|d13_jrduvall_s444/src/s444.sv:43.20-46.50|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.s444.s444_logic.l0_reg.myLatch.Q [2] <= 1'h0;
    else if (io_in[11]) \mchip.s444.s444_logic.l0_reg.myLatch.Q [2] <= \mchip.s444.s444_logic.l0_reg.myLatch.Q [1];
  /* \always_ff  = 32'd1 */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/library.sv:54.18-55.67|d13_jrduvall_s444/src/library.sv:22.3-29.16|d13_jrduvall_s444/src/s444.sv:43.20-46.50|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.s444.s444_logic.l0_reg.myLatch.Q [3] <= 1'h0;
    else if (io_in[11]) \mchip.s444.s444_logic.l0_reg.myLatch.Q [3] <= \mchip.s444.s444_logic.l0_reg.myLatch.Q [2];
  /* \always_ff  = 32'd1 */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/library.sv:54.18-55.67|d13_jrduvall_s444/src/library.sv:22.3-29.16|d13_jrduvall_s444/src/s444.sv:43.20-46.50|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.s444.s444_logic.l0_reg.myLatch.Q [4] <= 1'h0;
    else if (io_in[11]) \mchip.s444.s444_logic.l0_reg.myLatch.Q [4] <= \mchip.s444.s444_logic.l0_reg.myLatch.Q [3];
  /* \always_ff  = 32'd1 */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/library.sv:54.18-55.67|d13_jrduvall_s444/src/library.sv:22.3-29.16|d13_jrduvall_s444/src/s444.sv:43.20-46.50|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.s444.s444_logic.l0_reg.myLatch.Q [5] <= 1'h0;
    else if (io_in[11]) \mchip.s444.s444_logic.l0_reg.myLatch.Q [5] <= \mchip.s444.s444_logic.l0_reg.myLatch.Q [4];
  /* \always_ff  = 32'd1 */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/library.sv:54.18-55.67|d13_jrduvall_s444/src/library.sv:22.3-29.16|d13_jrduvall_s444/src/s444.sv:43.20-46.50|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.s444.s444_logic.l0_reg.myLatch.Q [6] <= 1'h0;
    else if (io_in[11]) \mchip.s444.s444_logic.l0_reg.myLatch.Q [6] <= \mchip.s444.s444_logic.l0_reg.myLatch.Q [5];
  /* \always_ff  = 32'd1 */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/library.sv:54.18-55.67|d13_jrduvall_s444/src/library.sv:22.3-29.16|d13_jrduvall_s444/src/s444.sv:43.20-46.50|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.s444.s444_logic.l0_reg.myLatch.Q [7] <= 1'h0;
    else if (io_in[11]) \mchip.s444.s444_logic.l0_reg.myLatch.Q [7] <= \mchip.s444.s444_logic.l0_reg.myLatch.Q [6];
  /* \always_ff  = 32'd1 */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/library.sv:54.18-55.67|d13_jrduvall_s444/src/library.sv:22.3-29.16|d13_jrduvall_s444/src/s444.sv:43.20-46.50|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.s444.s444_logic.l0_reg.myLatch.Q [8] <= 1'h0;
    else if (io_in[11]) \mchip.s444.s444_logic.l0_reg.myLatch.Q [8] <= \mchip.s444.s444_logic.l0_reg.myLatch.Q [7];
  /* \always_ff  = 32'd1 */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/library.sv:54.18-55.67|d13_jrduvall_s444/src/library.sv:22.3-29.16|d13_jrduvall_s444/src/s444.sv:43.20-46.50|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.s444.s444_logic.l0_reg.myLatch.Q [9] <= 1'h0;
    else if (io_in[11]) \mchip.s444.s444_logic.l0_reg.myLatch.Q [9] <= \mchip.s444.s444_logic.l0_reg.myLatch.Q [8];
  /* \always_ff  = 32'd1 */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/library.sv:54.18-55.67|d13_jrduvall_s444/src/library.sv:22.3-29.16|d13_jrduvall_s444/src/s444.sv:43.20-46.50|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.s444.s444_logic.l0_reg.myLatch.Q [10] <= 1'h0;
    else if (io_in[11]) \mchip.s444.s444_logic.l0_reg.myLatch.Q [10] <= \mchip.s444.s444_logic.l0_reg.myLatch.Q [9];
  /* \always_ff  = 32'd1 */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/library.sv:54.18-55.67|d13_jrduvall_s444/src/library.sv:22.3-29.16|d13_jrduvall_s444/src/s444.sv:43.20-46.50|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.s444.s444_logic.l0_reg.myLatch.Q [11] <= 1'h0;
    else if (io_in[11]) \mchip.s444.s444_logic.l0_reg.myLatch.Q [11] <= \mchip.s444.s444_logic.l0_reg.myLatch.Q [10];
  /* \always_ff  = 32'd1 */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/library.sv:54.18-55.67|d13_jrduvall_s444/src/library.sv:22.3-29.16|d13_jrduvall_s444/src/s444.sv:43.20-46.50|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.s444.s444_logic.l0_reg.myLatch.Q [12] <= 1'h0;
    else if (io_in[11]) \mchip.s444.s444_logic.l0_reg.myLatch.Q [12] <= \mchip.s444.s444_logic.l0_reg.myLatch.Q [11];
  /* \always_ff  = 32'd1 */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/library.sv:54.18-55.67|d13_jrduvall_s444/src/library.sv:22.3-29.16|d13_jrduvall_s444/src/s444.sv:43.20-46.50|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.s444.s444_logic.l0_reg.myLatch.Q [13] <= 1'h0;
    else if (io_in[11]) \mchip.s444.s444_logic.l0_reg.myLatch.Q [13] <= \mchip.s444.s444_logic.l0_reg.myLatch.Q [12];
  /* \always_ff  = 32'd1 */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/library.sv:54.18-55.67|d13_jrduvall_s444/src/library.sv:22.3-29.16|d13_jrduvall_s444/src/s444.sv:43.20-46.50|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.s444.s444_logic.l0_reg.myLatch.Q [14] <= 1'h0;
    else if (io_in[11]) \mchip.s444.s444_logic.l0_reg.myLatch.Q [14] <= \mchip.s444.s444_logic.l0_reg.myLatch.Q [13];
  /* \always_ff  = 32'd1 */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/library.sv:54.18-55.67|d13_jrduvall_s444/src/library.sv:22.3-29.16|d13_jrduvall_s444/src/s444.sv:43.20-46.50|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.s444.s444_logic.l0_reg.myLatch.Q [15] <= 1'h0;
    else if (io_in[11]) \mchip.s444.s444_logic.l0_reg.myLatch.Q [15] <= \mchip.s444.s444_logic.l0_reg.myLatch.Q [14];
  /* \always_ff  = 32'd1 */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/library.sv:54.18-55.67|d13_jrduvall_s444/src/library.sv:22.3-29.16|d13_jrduvall_s444/src/s444.sv:34.19-37.49|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.s444.s444_logic.m2_reg.myLatch.Q  <= 1'h0;
    else if (io_in[11]) \mchip.s444.s444_logic.m2_reg.myLatch.Q  <= \mchip.s444.s444_logic.m1_reg.myLatch.Q ;
  /* \always_ff  = 32'd1 */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/library.sv:54.18-55.67|d13_jrduvall_s444/src/library.sv:22.3-29.16|d13_jrduvall_s444/src/s444.sv:30.19-33.49|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.s444.s444_logic.m1_reg.myLatch.Q  <= 1'h0;
    else if (io_in[11]) \mchip.s444.s444_logic.m1_reg.myLatch.Q  <= \mchip.s444.s444_logic.m0_reg.myLatch.Q ;
  /* \always_ff  = 32'd1 */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:161.14-163.63|d13_jrduvall_s444/src/library.sv:54.18-55.67|d13_jrduvall_s444/src/library.sv:22.3-29.16|d13_jrduvall_s444/src/s444.sv:26.19-29.49|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.s444.s444_logic.m0_reg.myLatch.Q  <= 1'h0;
    else if (io_in[11]) \mchip.s444.s444_logic.m0_reg.myLatch.Q  <= io_in[10];
  /* \always_ff  = 32'd1 */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:165.12-166.69|d13_jrduvall_s444/src/library.sv:54.18-55.67|d13_jrduvall_s444/src/library.sv:22.3-29.16|d13_jrduvall_s444/src/s444.sv:79.19-82.51|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.s444.lut5_mux.lut5_reg.myLatch.Q  <= 1'h0;
    else if (io_in[11]) \mchip.s444.lut5_mux.lut5_reg.myLatch.Q  <= \mchip.s444.s444_logic.l2_reg.myLatch.Q [15];
  /* \always_ff  = 32'd1 */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:170.16-174.65|d13_jrduvall_s444/src/library.sv:54.18-55.67|d13_jrduvall_s444/src/library.sv:22.3-29.16|d13_jrduvall_s444/src/s444.sv:121.19-124.50|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.s444.d_flip_flops.dff_reg.myLatch.Q [0] <= 1'h0;
    else if (io_in[11]) \mchip.s444.d_flip_flops.dff_reg.myLatch.Q [0] <= \mchip.s444.lut5_mux.lut5_reg.myLatch.Q ;
  /* \always_ff  = 32'd1 */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:170.16-174.65|d13_jrduvall_s444/src/library.sv:54.18-55.67|d13_jrduvall_s444/src/library.sv:22.3-29.16|d13_jrduvall_s444/src/s444.sv:121.19-124.50|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.s444.d_flip_flops.dff_reg.myLatch.Q [1] <= 1'h0;
    else if (io_in[11]) \mchip.s444.d_flip_flops.dff_reg.myLatch.Q [1] <= \mchip.s444.d_flip_flops.dff_reg.myLatch.Q [0];
  /* \always_ff  = 32'd1 */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:170.16-174.65|d13_jrduvall_s444/src/library.sv:54.18-55.67|d13_jrduvall_s444/src/library.sv:22.3-29.16|d13_jrduvall_s444/src/s444.sv:121.19-124.50|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.s444.d_flip_flops.dff_reg.myLatch.Q [2] <= 1'h0;
    else if (io_in[11]) \mchip.s444.d_flip_flops.dff_reg.myLatch.Q [2] <= \mchip.s444.d_flip_flops.dff_reg.myLatch.Q [1];
  /* \always_ff  = 32'd1 */
  /* src = "d13_jrduvall_s444/src/toplevel_chip.v:9.13-14.6|d13_jrduvall_s444/src/s444.sv:170.16-174.65|d13_jrduvall_s444/src/library.sv:54.18-55.67|d13_jrduvall_s444/src/library.sv:22.3-29.16|d13_jrduvall_s444/src/s444.sv:121.19-124.50|d13_jrduvall_s444/src/chip.sv:10.12-28.20" */
  always @(posedge io_in[12])
    if (io_in[13]) \mchip.s444.d_flip_flops.dff_reg.myLatch.Q [3] <= 1'h0;
    else if (io_in[11]) \mchip.s444.d_flip_flops.dff_reg.myLatch.Q [3] <= \mchip.s444.d_flip_flops.dff_reg.myLatch.Q [2];
  assign io_out = { 3'h0, \mchip.s444.d_flip_flops.dff_reg.myLatch.Q [3], \mchip.s444.c_out , \mchip.s444.carry_logic.sum_out , 3'h0, \mchip.s444.d_flip_flops.dff.Q , \mchip.s444.carry_logic.gen , \mchip.s444.carry_logic.prop , \mchip.s444.d_flip_flops.feed0_out  };
  assign \mchip.clock  = io_in[12];
  assign \mchip.io_in  = io_in[11:0];
  assign \mchip.io_out  = { 1'h0, \mchip.s444.d_flip_flops.dff_reg.myLatch.Q [3], \mchip.s444.c_out , \mchip.s444.carry_logic.sum_out , 3'h0, \mchip.s444.d_flip_flops.dff.Q , \mchip.s444.carry_logic.gen , \mchip.s444.carry_logic.prop , \mchip.s444.d_flip_flops.feed0_out  };
  assign \mchip.reset  = io_in[13];
  assign \mchip.s444.c_in  = io_in[9];
  assign \mchip.s444.carry_logic.c_in  = io_in[9];
  assign \mchip.s444.carry_logic.c_out  = \mchip.s444.c_out ;
  assign \mchip.s444.clk  = io_in[12];
  assign \mchip.s444.d_flip_flops.clk  = io_in[12];
  assign \mchip.s444.d_flip_flops.dff.D  = { \mchip.s444.d_flip_flops.dff1 , \mchip.s444.d_flip_flops.dff0  };
  assign \mchip.s444.d_flip_flops.dff.clear  = io_in[13];
  assign \mchip.s444.d_flip_flops.dff.clock  = io_in[12];
  assign \mchip.s444.d_flip_flops.dff.en  = 1'h1;
  assign \mchip.s444.d_flip_flops.dff.load  = 1'h1;
  assign \mchip.s444.d_flip_flops.dff0_mux.D  = { \mchip.s444.carry_logic.sum_out , io_in[0], 1'h0, \mchip.s444.d_flip_flops.feed0_out  };
  assign \mchip.s444.d_flip_flops.dff0_mux.I  = \mchip.s444.d_flip_flops.dff_reg.myLatch.Q [1:0];
  assign \mchip.s444.d_flip_flops.dff0_mux.O  = \mchip.s444.d_flip_flops.dff0 ;
  assign \mchip.s444.d_flip_flops.dff0_out  = \mchip.s444.d_flip_flops.dff.Q [0];
  assign \mchip.s444.d_flip_flops.dff0_sel  = \mchip.s444.d_flip_flops.dff_reg.myLatch.Q [1:0];
  assign \mchip.s444.d_flip_flops.dff1_mux.D  = { \mchip.s444.carry_logic.sum_out , io_in[0], 1'h0, \mchip.s444.carry_logic.prop  };
  assign \mchip.s444.d_flip_flops.dff1_mux.I  = \mchip.s444.d_flip_flops.dff_reg.myLatch.Q [3:2];
  assign \mchip.s444.d_flip_flops.dff1_mux.O  = \mchip.s444.d_flip_flops.dff1 ;
  assign \mchip.s444.d_flip_flops.dff1_out  = \mchip.s444.d_flip_flops.dff.Q [1];
  assign \mchip.s444.d_flip_flops.dff1_sel  = \mchip.s444.d_flip_flops.dff_reg.myLatch.Q [3:2];
  assign \mchip.s444.d_flip_flops.dff_reg.I  = \mchip.s444.lut5_mux.lut5_reg.myLatch.Q ;
  assign \mchip.s444.d_flip_flops.dff_reg.O  = \mchip.s444.d_flip_flops.dff_reg.myLatch.Q [3];
  assign \mchip.s444.d_flip_flops.dff_reg.Q  = \mchip.s444.d_flip_flops.dff_reg.myLatch.Q ;
  assign \mchip.s444.d_flip_flops.dff_reg.clock  = io_in[12];
  assign \mchip.s444.d_flip_flops.dff_reg.en  = 1'h1;
  assign \mchip.s444.d_flip_flops.dff_reg.highBit  = \mchip.s444.d_flip_flops.dff_reg.myLatch.Q [3];
  assign \mchip.s444.d_flip_flops.dff_reg.left  = 1'h1;
  assign \mchip.s444.d_flip_flops.dff_reg.lowBit  = \mchip.s444.d_flip_flops.dff_reg.myLatch.Q [0];
  assign \mchip.s444.d_flip_flops.dff_reg.myLatch.D  = { \mchip.s444.d_flip_flops.dff_reg.myLatch.Q [2:0], \mchip.s444.lut5_mux.lut5_reg.myLatch.Q  };
  assign \mchip.s444.d_flip_flops.dff_reg.myLatch.clear  = io_in[13];
  assign \mchip.s444.d_flip_flops.dff_reg.myLatch.clock  = io_in[12];
  assign \mchip.s444.d_flip_flops.dff_reg.myLatch.en  = 1'h1;
  assign \mchip.s444.d_flip_flops.dff_reg.myLatch.load  = io_in[11];
  assign \mchip.s444.d_flip_flops.dff_reg.reset  = io_in[13];
  assign \mchip.s444.d_flip_flops.dff_reg.shift  = io_in[11];
  assign \mchip.s444.d_flip_flops.dff_reg.shiftResult  = { \mchip.s444.d_flip_flops.dff_reg.myLatch.Q [2:0], \mchip.s444.lut5_mux.lut5_reg.myLatch.Q  };
  assign \mchip.s444.d_flip_flops.dff_reg.shiftedLeft  = { \mchip.s444.d_flip_flops.dff_reg.myLatch.Q [2:0], \mchip.s444.lut5_mux.lut5_reg.myLatch.Q  };
  assign \mchip.s444.d_flip_flops.en  = io_in[11];
  assign \mchip.s444.d_flip_flops.feed0_0  = io_in[0];
  assign \mchip.s444.d_flip_flops.feed1_0  = io_in[0];
  assign \mchip.s444.d_flip_flops.feed1_out  = \mchip.s444.carry_logic.prop ;
  assign \mchip.s444.d_flip_flops.main_out  = 1'h0;
  assign \mchip.s444.d_flip_flops.reset  = io_in[13];
  assign \mchip.s444.d_flip_flops.shift_in  = \mchip.s444.lut5_mux.lut5_reg.myLatch.Q ;
  assign \mchip.s444.d_flip_flops.shift_out  = \mchip.s444.d_flip_flops.dff_reg.myLatch.Q [3];
  assign \mchip.s444.d_flip_flops.sum_out  = \mchip.s444.carry_logic.sum_out ;
  assign \mchip.s444.dff0_out  = \mchip.s444.d_flip_flops.dff.Q [0];
  assign \mchip.s444.dff1_out  = \mchip.s444.d_flip_flops.dff.Q [1];
  assign \mchip.s444.en  = io_in[11];
  assign \mchip.s444.feed0  = io_in[3:0];
  assign \mchip.s444.feed0_out  = \mchip.s444.d_flip_flops.feed0_out ;
  assign \mchip.s444.feed1  = { io_in[4], io_in[2:0] };
  assign \mchip.s444.feed1_out  = \mchip.s444.carry_logic.prop ;
  assign \mchip.s444.lut1  = \mchip.s444.carry_logic.prop ;
  assign \mchip.s444.lut2  = \mchip.s444.carry_logic.gen ;
  assign \mchip.s444.lut5_mux.clk  = io_in[12];
  assign \mchip.s444.lut5_mux.en  = io_in[11];
  assign \mchip.s444.lut5_mux.feed0_out  = \mchip.s444.d_flip_flops.feed0_out ;
  assign \mchip.s444.lut5_mux.feed1_3  = io_in[4];
  assign \mchip.s444.lut5_mux.lut1  = \mchip.s444.carry_logic.prop ;
  assign \mchip.s444.lut5_mux.lut5_reg.I  = \mchip.s444.s444_logic.l2_reg.myLatch.Q [15];
  assign \mchip.s444.lut5_mux.lut5_reg.O  = \mchip.s444.lut5_mux.lut5_reg.myLatch.Q ;
  assign \mchip.s444.lut5_mux.lut5_reg.Q  = \mchip.s444.lut5_mux.lut5_reg.myLatch.Q ;
  assign \mchip.s444.lut5_mux.lut5_reg.clock  = io_in[12];
  assign \mchip.s444.lut5_mux.lut5_reg.en  = 1'h1;
  assign \mchip.s444.lut5_mux.lut5_reg.highBit  = \mchip.s444.lut5_mux.lut5_reg.myLatch.Q ;
  assign \mchip.s444.lut5_mux.lut5_reg.left  = 1'h1;
  assign \mchip.s444.lut5_mux.lut5_reg.lowBit  = \mchip.s444.lut5_mux.lut5_reg.myLatch.Q ;
  assign \mchip.s444.lut5_mux.lut5_reg.myLatch.D  = \mchip.s444.s444_logic.l2_reg.myLatch.Q [15];
  assign \mchip.s444.lut5_mux.lut5_reg.myLatch.clear  = io_in[13];
  assign \mchip.s444.lut5_mux.lut5_reg.myLatch.clock  = io_in[12];
  assign \mchip.s444.lut5_mux.lut5_reg.myLatch.en  = 1'h1;
  assign \mchip.s444.lut5_mux.lut5_reg.myLatch.load  = io_in[11];
  assign \mchip.s444.lut5_mux.lut5_reg.reset  = io_in[13];
  assign \mchip.s444.lut5_mux.lut5_reg.shift  = io_in[11];
  assign \mchip.s444.lut5_mux.lut5_reg.shiftResult  = \mchip.s444.s444_logic.l2_reg.myLatch.Q [15];
  assign \mchip.s444.lut5_mux.lut5_reg.shiftedLeft  = \mchip.s444.s444_logic.l2_reg.myLatch.Q [15];
  assign \mchip.s444.lut5_mux.lut5_reg.shiftedRight  = \mchip.s444.s444_logic.l2_reg.myLatch.Q [15];
  assign \mchip.s444.lut5_mux.lut5_sel  = \mchip.s444.lut5_mux.lut5_reg.myLatch.Q ;
  assign \mchip.s444.lut5_mux.reset  = io_in[13];
  assign \mchip.s444.lut5_mux.shift_in  = \mchip.s444.s444_logic.l2_reg.myLatch.Q [15];
  assign \mchip.s444.lut5_mux.shift_out  = \mchip.s444.lut5_mux.lut5_reg.myLatch.Q ;
  assign \mchip.s444.main  = io_in[8:5];
  assign \mchip.s444.main_out  = \mchip.s444.carry_logic.gen ;
  assign \mchip.s444.reset  = io_in[13];
  assign \mchip.s444.s444_logic.clk  = io_in[12];
  assign \mchip.s444.s444_logic.en  = io_in[11];
  assign \mchip.s444.s444_logic.feed0  = io_in[3:0];
  assign \mchip.s444.s444_logic.feed1  = { io_in[4], io_in[2:0] };
  assign \mchip.s444.s444_logic.feed2  = { 2'h0, io_in[6:5] };
  assign \mchip.s444.s444_logic.l0.D  = \mchip.s444.s444_logic.l0_reg.myLatch.Q ;
  assign \mchip.s444.s444_logic.l0.I  = io_in[3:0];
  assign \mchip.s444.s444_logic.l0_dat  = \mchip.s444.s444_logic.l0_reg.myLatch.Q ;
  assign \mchip.s444.s444_logic.l0_reg.I  = \mchip.s444.s444_logic.m2_reg.myLatch.Q ;
  assign \mchip.s444.s444_logic.l0_reg.O  = \mchip.s444.s444_logic.l0_reg.myLatch.Q [15];
  assign \mchip.s444.s444_logic.l0_reg.Q  = \mchip.s444.s444_logic.l0_reg.myLatch.Q ;
  assign \mchip.s444.s444_logic.l0_reg.clock  = io_in[12];
  assign \mchip.s444.s444_logic.l0_reg.en  = 1'h1;
  assign \mchip.s444.s444_logic.l0_reg.highBit  = \mchip.s444.s444_logic.l0_reg.myLatch.Q [15];
  assign \mchip.s444.s444_logic.l0_reg.left  = 1'h1;
  assign \mchip.s444.s444_logic.l0_reg.lowBit  = \mchip.s444.s444_logic.l0_reg.myLatch.Q [0];
  assign \mchip.s444.s444_logic.l0_reg.myLatch.D  = { \mchip.s444.s444_logic.l0_reg.myLatch.Q [14:0], \mchip.s444.s444_logic.m2_reg.myLatch.Q  };
  assign \mchip.s444.s444_logic.l0_reg.myLatch.clear  = io_in[13];
  assign \mchip.s444.s444_logic.l0_reg.myLatch.clock  = io_in[12];
  assign \mchip.s444.s444_logic.l0_reg.myLatch.en  = 1'h1;
  assign \mchip.s444.s444_logic.l0_reg.myLatch.load  = io_in[11];
  assign \mchip.s444.s444_logic.l0_reg.reset  = io_in[13];
  assign \mchip.s444.s444_logic.l0_reg.shift  = io_in[11];
  assign \mchip.s444.s444_logic.l0_reg.shiftResult  = { \mchip.s444.s444_logic.l0_reg.myLatch.Q [14:0], \mchip.s444.s444_logic.m2_reg.myLatch.Q  };
  assign \mchip.s444.s444_logic.l0_reg.shiftedLeft  = { \mchip.s444.s444_logic.l0_reg.myLatch.Q [14:0], \mchip.s444.s444_logic.m2_reg.myLatch.Q  };
  assign \mchip.s444.s444_logic.l1.D  = \mchip.s444.s444_logic.l1_reg.myLatch.Q ;
  assign \mchip.s444.s444_logic.l1.I  = { 1'h0, io_in[2:0] };
  assign \mchip.s444.s444_logic.l1.O  = \mchip.s444.carry_logic.prop ;
  assign \mchip.s444.s444_logic.l1_dat  = \mchip.s444.s444_logic.l1_reg.myLatch.Q ;
  assign \mchip.s444.s444_logic.l1_reg.I  = \mchip.s444.s444_logic.l0_reg.myLatch.Q [15];
  assign \mchip.s444.s444_logic.l1_reg.O  = \mchip.s444.s444_logic.l1_reg.myLatch.Q [15];
  assign \mchip.s444.s444_logic.l1_reg.Q  = \mchip.s444.s444_logic.l1_reg.myLatch.Q ;
  assign \mchip.s444.s444_logic.l1_reg.clock  = io_in[12];
  assign \mchip.s444.s444_logic.l1_reg.en  = 1'h1;
  assign \mchip.s444.s444_logic.l1_reg.highBit  = \mchip.s444.s444_logic.l1_reg.myLatch.Q [15];
  assign \mchip.s444.s444_logic.l1_reg.left  = 1'h1;
  assign \mchip.s444.s444_logic.l1_reg.lowBit  = \mchip.s444.s444_logic.l1_reg.myLatch.Q [0];
  assign \mchip.s444.s444_logic.l1_reg.myLatch.D  = { \mchip.s444.s444_logic.l1_reg.myLatch.Q [14:0], \mchip.s444.s444_logic.l0_reg.myLatch.Q [15] };
  assign \mchip.s444.s444_logic.l1_reg.myLatch.clear  = io_in[13];
  assign \mchip.s444.s444_logic.l1_reg.myLatch.clock  = io_in[12];
  assign \mchip.s444.s444_logic.l1_reg.myLatch.en  = 1'h1;
  assign \mchip.s444.s444_logic.l1_reg.myLatch.load  = io_in[11];
  assign \mchip.s444.s444_logic.l1_reg.reset  = io_in[13];
  assign \mchip.s444.s444_logic.l1_reg.shift  = io_in[11];
  assign \mchip.s444.s444_logic.l1_reg.shiftResult  = { \mchip.s444.s444_logic.l1_reg.myLatch.Q [14:0], \mchip.s444.s444_logic.l0_reg.myLatch.Q [15] };
  assign \mchip.s444.s444_logic.l1_reg.shiftedLeft  = { \mchip.s444.s444_logic.l1_reg.myLatch.Q [14:0], \mchip.s444.s444_logic.l0_reg.myLatch.Q [15] };
  assign \mchip.s444.s444_logic.l2.D  = \mchip.s444.s444_logic.l2_reg.myLatch.Q ;
  assign \mchip.s444.s444_logic.l2.I  = { 2'h0, io_in[6:5] };
  assign \mchip.s444.s444_logic.l2.O  = \mchip.s444.carry_logic.gen ;
  assign \mchip.s444.s444_logic.l2_dat  = \mchip.s444.s444_logic.l2_reg.myLatch.Q ;
  assign \mchip.s444.s444_logic.l2_reg.I  = \mchip.s444.s444_logic.l1_reg.myLatch.Q [15];
  assign \mchip.s444.s444_logic.l2_reg.O  = \mchip.s444.s444_logic.l2_reg.myLatch.Q [15];
  assign \mchip.s444.s444_logic.l2_reg.Q  = \mchip.s444.s444_logic.l2_reg.myLatch.Q ;
  assign \mchip.s444.s444_logic.l2_reg.clock  = io_in[12];
  assign \mchip.s444.s444_logic.l2_reg.en  = 1'h1;
  assign \mchip.s444.s444_logic.l2_reg.highBit  = \mchip.s444.s444_logic.l2_reg.myLatch.Q [15];
  assign \mchip.s444.s444_logic.l2_reg.left  = 1'h1;
  assign \mchip.s444.s444_logic.l2_reg.lowBit  = \mchip.s444.s444_logic.l2_reg.myLatch.Q [0];
  assign \mchip.s444.s444_logic.l2_reg.myLatch.D  = { \mchip.s444.s444_logic.l2_reg.myLatch.Q [14:0], \mchip.s444.s444_logic.l1_reg.myLatch.Q [15] };
  assign \mchip.s444.s444_logic.l2_reg.myLatch.clear  = io_in[13];
  assign \mchip.s444.s444_logic.l2_reg.myLatch.clock  = io_in[12];
  assign \mchip.s444.s444_logic.l2_reg.myLatch.en  = 1'h1;
  assign \mchip.s444.s444_logic.l2_reg.myLatch.load  = io_in[11];
  assign \mchip.s444.s444_logic.l2_reg.reset  = io_in[13];
  assign \mchip.s444.s444_logic.l2_reg.shift  = io_in[11];
  assign \mchip.s444.s444_logic.l2_reg.shiftResult  = { \mchip.s444.s444_logic.l2_reg.myLatch.Q [14:0], \mchip.s444.s444_logic.l1_reg.myLatch.Q [15] };
  assign \mchip.s444.s444_logic.l2_reg.shiftedLeft  = { \mchip.s444.s444_logic.l2_reg.myLatch.Q [14:0], \mchip.s444.s444_logic.l1_reg.myLatch.Q [15] };
  assign \mchip.s444.s444_logic.lut1  = \mchip.s444.carry_logic.prop ;
  assign \mchip.s444.s444_logic.lut2  = \mchip.s444.carry_logic.gen ;
  assign \mchip.s444.s444_logic.m0_reg.I  = io_in[10];
  assign \mchip.s444.s444_logic.m0_reg.O  = \mchip.s444.s444_logic.m0_reg.myLatch.Q ;
  assign \mchip.s444.s444_logic.m0_reg.Q  = \mchip.s444.s444_logic.m0_reg.myLatch.Q ;
  assign \mchip.s444.s444_logic.m0_reg.clock  = io_in[12];
  assign \mchip.s444.s444_logic.m0_reg.en  = 1'h1;
  assign \mchip.s444.s444_logic.m0_reg.highBit  = \mchip.s444.s444_logic.m0_reg.myLatch.Q ;
  assign \mchip.s444.s444_logic.m0_reg.left  = 1'h1;
  assign \mchip.s444.s444_logic.m0_reg.lowBit  = \mchip.s444.s444_logic.m0_reg.myLatch.Q ;
  assign \mchip.s444.s444_logic.m0_reg.myLatch.D  = io_in[10];
  assign \mchip.s444.s444_logic.m0_reg.myLatch.clear  = io_in[13];
  assign \mchip.s444.s444_logic.m0_reg.myLatch.clock  = io_in[12];
  assign \mchip.s444.s444_logic.m0_reg.myLatch.en  = 1'h1;
  assign \mchip.s444.s444_logic.m0_reg.myLatch.load  = io_in[11];
  assign \mchip.s444.s444_logic.m0_reg.reset  = io_in[13];
  assign \mchip.s444.s444_logic.m0_reg.shift  = io_in[11];
  assign \mchip.s444.s444_logic.m0_reg.shiftResult  = io_in[10];
  assign \mchip.s444.s444_logic.m0_reg.shiftedLeft  = io_in[10];
  assign \mchip.s444.s444_logic.m0_reg.shiftedRight  = io_in[10];
  assign \mchip.s444.s444_logic.m0_sel  = \mchip.s444.s444_logic.m0_reg.myLatch.Q ;
  assign \mchip.s444.s444_logic.m1_reg.I  = \mchip.s444.s444_logic.m0_reg.myLatch.Q ;
  assign \mchip.s444.s444_logic.m1_reg.O  = \mchip.s444.s444_logic.m1_reg.myLatch.Q ;
  assign \mchip.s444.s444_logic.m1_reg.Q  = \mchip.s444.s444_logic.m1_reg.myLatch.Q ;
  assign \mchip.s444.s444_logic.m1_reg.clock  = io_in[12];
  assign \mchip.s444.s444_logic.m1_reg.en  = 1'h1;
  assign \mchip.s444.s444_logic.m1_reg.highBit  = \mchip.s444.s444_logic.m1_reg.myLatch.Q ;
  assign \mchip.s444.s444_logic.m1_reg.left  = 1'h1;
  assign \mchip.s444.s444_logic.m1_reg.lowBit  = \mchip.s444.s444_logic.m1_reg.myLatch.Q ;
  assign \mchip.s444.s444_logic.m1_reg.myLatch.D  = \mchip.s444.s444_logic.m0_reg.myLatch.Q ;
  assign \mchip.s444.s444_logic.m1_reg.myLatch.clear  = io_in[13];
  assign \mchip.s444.s444_logic.m1_reg.myLatch.clock  = io_in[12];
  assign \mchip.s444.s444_logic.m1_reg.myLatch.en  = 1'h1;
  assign \mchip.s444.s444_logic.m1_reg.myLatch.load  = io_in[11];
  assign \mchip.s444.s444_logic.m1_reg.reset  = io_in[13];
  assign \mchip.s444.s444_logic.m1_reg.shift  = io_in[11];
  assign \mchip.s444.s444_logic.m1_reg.shiftResult  = \mchip.s444.s444_logic.m0_reg.myLatch.Q ;
  assign \mchip.s444.s444_logic.m1_reg.shiftedLeft  = \mchip.s444.s444_logic.m0_reg.myLatch.Q ;
  assign \mchip.s444.s444_logic.m1_reg.shiftedRight  = \mchip.s444.s444_logic.m0_reg.myLatch.Q ;
  assign \mchip.s444.s444_logic.m1_sel  = \mchip.s444.s444_logic.m1_reg.myLatch.Q ;
  assign \mchip.s444.s444_logic.m2_reg.I  = \mchip.s444.s444_logic.m1_reg.myLatch.Q ;
  assign \mchip.s444.s444_logic.m2_reg.O  = \mchip.s444.s444_logic.m2_reg.myLatch.Q ;
  assign \mchip.s444.s444_logic.m2_reg.Q  = \mchip.s444.s444_logic.m2_reg.myLatch.Q ;
  assign \mchip.s444.s444_logic.m2_reg.clock  = io_in[12];
  assign \mchip.s444.s444_logic.m2_reg.en  = 1'h1;
  assign \mchip.s444.s444_logic.m2_reg.highBit  = \mchip.s444.s444_logic.m2_reg.myLatch.Q ;
  assign \mchip.s444.s444_logic.m2_reg.left  = 1'h1;
  assign \mchip.s444.s444_logic.m2_reg.lowBit  = \mchip.s444.s444_logic.m2_reg.myLatch.Q ;
  assign \mchip.s444.s444_logic.m2_reg.myLatch.D  = \mchip.s444.s444_logic.m1_reg.myLatch.Q ;
  assign \mchip.s444.s444_logic.m2_reg.myLatch.clear  = io_in[13];
  assign \mchip.s444.s444_logic.m2_reg.myLatch.clock  = io_in[12];
  assign \mchip.s444.s444_logic.m2_reg.myLatch.en  = 1'h1;
  assign \mchip.s444.s444_logic.m2_reg.myLatch.load  = io_in[11];
  assign \mchip.s444.s444_logic.m2_reg.reset  = io_in[13];
  assign \mchip.s444.s444_logic.m2_reg.shift  = io_in[11];
  assign \mchip.s444.s444_logic.m2_reg.shiftResult  = \mchip.s444.s444_logic.m1_reg.myLatch.Q ;
  assign \mchip.s444.s444_logic.m2_reg.shiftedLeft  = \mchip.s444.s444_logic.m1_reg.myLatch.Q ;
  assign \mchip.s444.s444_logic.m2_reg.shiftedRight  = \mchip.s444.s444_logic.m1_reg.myLatch.Q ;
  assign \mchip.s444.s444_logic.m2_sel  = \mchip.s444.s444_logic.m2_reg.myLatch.Q ;
  assign \mchip.s444.s444_logic.main  = io_in[8:5];
  assign \mchip.s444.s444_logic.reset  = io_in[13];
  assign \mchip.s444.s444_logic.shift_in  = io_in[10];
  assign \mchip.s444.s444_logic.shift_l0  = \mchip.s444.s444_logic.l0_reg.myLatch.Q [15];
  assign \mchip.s444.s444_logic.shift_l1  = \mchip.s444.s444_logic.l1_reg.myLatch.Q [15];
  assign \mchip.s444.s444_logic.shift_l2  = \mchip.s444.s444_logic.l2_reg.myLatch.Q [15];
  assign \mchip.s444.s444_logic.shift_m0  = \mchip.s444.s444_logic.m0_reg.myLatch.Q ;
  assign \mchip.s444.s444_logic.shift_m1  = \mchip.s444.s444_logic.m1_reg.myLatch.Q ;
  assign \mchip.s444.s444_logic.shift_m2  = \mchip.s444.s444_logic.m2_reg.myLatch.Q ;
  assign \mchip.s444.s444_logic.shift_out  = \mchip.s444.s444_logic.l2_reg.myLatch.Q [15];
  assign \mchip.s444.shift0  = \mchip.s444.s444_logic.l2_reg.myLatch.Q [15];
  assign \mchip.s444.shift1  = \mchip.s444.lut5_mux.lut5_reg.myLatch.Q ;
  assign \mchip.s444.shift_in  = io_in[10];
  assign \mchip.s444.shift_out  = \mchip.s444.d_flip_flops.dff_reg.myLatch.Q [3];
  assign \mchip.s444.sum_out  = \mchip.s444.carry_logic.sum_out ;
endmodule
