`timescale 1 ps / 1 ps
module sub_32_tb();

	reg [31:0] A, B;
	reg C_I;
	wire [31:0] R;
	wire C_O;

	reg clk;

	sub_32 sub_32_inst(R, A, B);
	
	always
		begin 
			#1 clk = ~clk;
		end
		
	initial 
		begin 
			A = 32'b00000000000000000000000000000011;
			B = 32'b00000000000000000000000000000001;

			
		 #100 
			A = 32'b00000000000000001111111111111111;
			B = 32'b00000000000000001111111111111111;
	
	
		#100 
			A = 32'b11111111111111111111111111111111;
			B = 32'b00000000000000001111111111111111;			 
	

		#100 
			A = 32'b11111111110001111111111111111111;
			B = 32'b00000000111100111100000000000000;

			
		#100 
			A = 32'b11000011111111110000000000000000;
			B = 32'b00000000000000001111111111111111;
		
			
		#100 
			A = 32'b11111100011111110000110000000000;
			B = 32'b00000000000000001111111111111111;
		

		#100 
			A = 32'b11111111111111110000000011000000;
			B = 32'b00000000111100001111111111111111;		
		
			
		#100 
			A = 32'b11111111111111110000000000000000;
			B = 32'b00000000000000001111111111111111;

			
		#100 
			A = 32'b11111111111111110000000000000000;
			B = 32'b00001111000000001111111111111111;
			
			
		end
	
endmodule
