// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "01/25/2024 03:05:42"

// 
// Device: Altera EPM240T100C5 Package TQFP100
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module pbl (
	start_stop,
	pg,
	ch,
	cq,
	clock_50mhz,
	m,
	ve,
	al,
	Nal,
	ev,
	mef_estado,
	Nout_7seg,
	Nac_7segmentos,
	op_c_deboucing,
	op_deboucing,
	test_buffer_entrada,
	test_buffer_saida);
input 	start_stop;
input 	pg;
input 	ch;
input 	cq;
input 	clock_50mhz;
output 	m;
output 	ve;
output 	al;
output 	Nal;
output 	ev;
output 	[1:0] mef_estado;
output 	[7:0] Nout_7seg;
output 	[3:0] Nac_7segmentos;
input 	op_c_deboucing;
input 	op_deboucing;
output 	[6:0] test_buffer_entrada;
output 	[6:0] test_buffer_saida;

// Design Ports Information


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("MI-CircuitosDigitais-Problema-3_v.sdo");
// synopsys translate_on

wire \clock_50mhz~combout ;
wire \divisor_f|ff_1|q~regout ;
wire \start_stop~combout ;
wire \ch~combout ;
wire \mef_1|jk_1|q~regout ;
wire \buffer_rolhas|ff[1]|q~regout ;
wire \mef_1|gate_10|WideAnd0~combout ;
wire \op_deboucing~combout ;
wire \somador_subtrator_5|gate_9|WideAnd0~combout ;
wire \buffer_rolhas|ff[5]|q~regout ;
wire \buffer_rolhas|ff[6]|q~regout ;
wire \seletor_1|gate_3|S~0_combout ;
wire \seletor_1|gate_3|S~2_combout ;
wire \mux_12|OUT~0_combout ;
wire \buffer_rolhas|ff[2]|q~regout ;
wire \mux_15|gate_5|WideOr0~3_combout ;
wire \seletor_1|gate_3|S~1_combout ;
wire \seletor_1|gate_3|S~3_combout ;
wire \mux_13|OUT~0_combout ;
wire \mux_15|gate_5|WideOr0~2 ;
wire \mux_14|OUT~0_combout ;
wire \m_aus_rolhas|gate_1|WideOr0~0 ;
wire \buffer_rolhas|ff[0]|q~regout ;
wire \somador_subtrator_3|gate_9|WideAnd0~combout ;
wire \buffer_rolhas|ff[3]|q~regout ;
wire \buffer_rolhas|ff[4]|q~regout ;
wire \m_aus_rolhas|gate_1|WideOr0 ;
wire \pg~combout ;
wire \cq~combout ;
wire \contador_duzias|ff_1|q~regout ;
wire \contador_duzias|ff_2|q~regout ;
wire \contador_duzias|ff_3|q~regout ;
wire \contador_duzias|ff_4|q~regout ;
wire \reset_1|gate_1|S~combout ;
wire \mef_1|gate_8|S~0_combout ;
wire \mef_1|jk_2|q~regout ;
wire \mef_1|gate_11|WideAnd0~combout ;
wire \mef_1|gate_9|WideAnd0~combout ;
wire \mef_1|gate_8|S~1_combout ;
wire \contador_display|ff_2|q~regout ;
wire \mux_16|gate_5|WideOr0~10_combout ;
wire \mux_16|gate_5|WideOr0~8_combout ;
wire \mux_16|gate_5|WideOr0~9_combout ;
wire \mux_16|gate_5|WideOr0~11_combout ;
wire \mux_16|gate_5|WideOr0~2_combout ;
wire \mux_16|gate_5|WideOr0~3_combout ;
wire \mux_16|gate_5|WideOr0~1_combout ;
wire \mux_16|gate_5|WideOr0~4_combout ;
wire \mux_16|gate_5|WideOr0~0_combout ;
wire \mux_16|gate_5|WideOr0~12_combout ;
wire \mux_15|gate_5|WideOr0~6_combout ;
wire \mux_16|gate_5|WideOr0~5_combout ;
wire \mux_16|gate_5|WideOr0~6_combout ;
wire \contador_dezenas_duzias|ff_4|q~regout ;
wire \gate_2|S~combout ;
wire \contador_dezenas_duzias|ff_1|q~regout ;
wire \contador_dezenas_duzias|ff_2|q~regout ;
wire \contador_dezenas_duzias|ff_3|q~regout ;
wire \mux_16|gate_5|WideOr0~7_combout ;
wire \mux_16|gate_5|WideOr0~13_combout ;
wire \mux_15|gate_5|WideOr0~4_combout ;
wire \mux_15|gate_5|WideOr0~5_combout ;
wire \mux_15|gate_5|WideOr0~8_combout ;
wire \mux_15|gate_5|WideOr0~7_combout ;
wire \mux_15|gate_5|WideOr0~11_combout ;
wire \mux_15|gate_5|WideOr0~9_combout ;
wire \mux_15|gate_5|WideOr0~10_combout ;
wire \mux_15|gate_5|WideOr0~12_combout ;
wire \mux_18|gate_5|WideOr0~0_combout ;
wire \mux_17|gate_5|WideOr0~5_combout ;
wire \mux_17|gate_5|WideOr0~0_combout ;
wire \mux_17|gate_5|WideOr0~1_combout ;
wire \mux_17|gate_5|WideOr0~2_combout ;
wire \mux_17|gate_5|WideOr0~3_combout ;
wire \mux_17|gate_5|WideOr0~4_combout ;
wire \mux_17|gate_5|WideOr0~6_combout ;
wire \bcd_1|gate_23|WideOr0~0_combout ;
wire \bcd_1|gate_19|WideOr0~0_combout ;
wire \bcd_1|gate_15|S~0_combout ;
wire \bcd_1|gate_12|WideOr0~0_combout ;
wire \bcd_1|gate_7|WideOr0~combout ;
wire \bcd_1|gate_6|WideOr0~combout ;
wire \bcd_1|gate_3|WideOr0~0_combout ;
wire \mux_11|OUT~0 ;
wire \mux_10|OUT~0 ;
wire \mux_9|OUT~0 ;
wire \mux_8|OUT~0 ;


// Location: PIN_8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \clock_50mhz~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\clock_50mhz~combout ),
	.padio(clock_50mhz));
// synopsys translate_off
defparam \clock_50mhz~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X2_Y3_N1
maxii_lcell \divisor_f|ff_1|q (
// Equation(s):
// \divisor_f|ff_1|q~regout  = DFFEAS((((!\divisor_f|ff_1|q~regout ))), \clock_50mhz~combout , VCC, , , , , , )

	.clk(\clock_50mhz~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\divisor_f|ff_1|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\divisor_f|ff_1|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \divisor_f|ff_1|q .lut_mask = "00ff";
defparam \divisor_f|ff_1|q .operation_mode = "normal";
defparam \divisor_f|ff_1|q .output_mode = "reg_only";
defparam \divisor_f|ff_1|q .register_cascade_mode = "off";
defparam \divisor_f|ff_1|q .sum_lutc_input = "datac";
defparam \divisor_f|ff_1|q .synch_mode = "off";
// synopsys translate_on

// Location: PIN_12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \start_stop~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\start_stop~combout ),
	.padio(start_stop));
// synopsys translate_off
defparam \start_stop~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_67,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \ch~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\ch~combout ),
	.padio(ch));
// synopsys translate_off
defparam \ch~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X7_Y3_N6
maxii_lcell \mef_1|jk_1|q (
// Equation(s):
// \mef_1|jk_1|q~regout  = DFFEAS((\start_stop~combout  & ((\mef_1|jk_1|q~regout  & ((!\mef_1|jk_2|q~regout ))) # (!\mef_1|jk_1|q~regout  & (\ch~combout  & \mef_1|jk_2|q~regout )))) # (!\start_stop~combout  & (\mef_1|jk_1|q~regout )), 
// !GLOBAL(\divisor_f|ff_1|q~regout ), VCC, , , , , , )

	.clk(!\divisor_f|ff_1|q~regout ),
	.dataa(\start_stop~combout ),
	.datab(\mef_1|jk_1|q~regout ),
	.datac(\ch~combout ),
	.datad(\mef_1|jk_2|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mef_1|jk_1|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mef_1|jk_1|q .lut_mask = "64cc";
defparam \mef_1|jk_1|q .operation_mode = "normal";
defparam \mef_1|jk_1|q .output_mode = "reg_only";
defparam \mef_1|jk_1|q .register_cascade_mode = "off";
defparam \mef_1|jk_1|q .sum_lutc_input = "datac";
defparam \mef_1|jk_1|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N1
maxii_lcell \buffer_rolhas|ff[1]|q (
// Equation(s):
// \mux_15|gate_5|WideOr0~2  = (((!FB2_q & !\buffer_rolhas|ff[3]|q~regout )))
// \buffer_rolhas|ff[1]|q~regout  = DFFEAS(\mux_15|gate_5|WideOr0~2 , !GLOBAL(\divisor_f|ff_1|q~regout ), VCC, , \start_stop~combout , \mux_13|OUT~0_combout , , , VCC)

	.clk(!\divisor_f|ff_1|q~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\mux_13|OUT~0_combout ),
	.datad(\buffer_rolhas|ff[3]|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\start_stop~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_15|gate_5|WideOr0~2 ),
	.regout(\buffer_rolhas|ff[1]|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \buffer_rolhas|ff[1]|q .lut_mask = "000f";
defparam \buffer_rolhas|ff[1]|q .operation_mode = "normal";
defparam \buffer_rolhas|ff[1]|q .output_mode = "reg_and_comb";
defparam \buffer_rolhas|ff[1]|q .register_cascade_mode = "off";
defparam \buffer_rolhas|ff[1]|q .sum_lutc_input = "qfbk";
defparam \buffer_rolhas|ff[1]|q .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y3_N5
maxii_lcell \mef_1|gate_10|WideAnd0 (
// Equation(s):
// \mef_1|gate_10|WideAnd0~combout  = (\mef_1|jk_1|q~regout  & (!\mef_1|jk_2|q~regout  & ((\m_aus_rolhas|gate_1|WideOr0 ))))

	.clk(gnd),
	.dataa(\mef_1|jk_1|q~regout ),
	.datab(\mef_1|jk_2|q~regout ),
	.datac(vcc),
	.datad(\m_aus_rolhas|gate_1|WideOr0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mef_1|gate_10|WideAnd0~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mef_1|gate_10|WideAnd0 .lut_mask = "2200";
defparam \mef_1|gate_10|WideAnd0 .operation_mode = "normal";
defparam \mef_1|gate_10|WideAnd0 .output_mode = "comb_only";
defparam \mef_1|gate_10|WideAnd0 .register_cascade_mode = "off";
defparam \mef_1|gate_10|WideAnd0 .sum_lutc_input = "datac";
defparam \mef_1|gate_10|WideAnd0 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_95,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \op_deboucing~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\op_deboucing~combout ),
	.padio(op_deboucing));
// synopsys translate_off
defparam \op_deboucing~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X5_Y2_N2
maxii_lcell \somador_subtrator_5|gate_9|WideAnd0 (
// Equation(s):
// \somador_subtrator_5|gate_9|WideAnd0~combout  = ((\buffer_rolhas|ff[3]|q~regout ) # ((\buffer_rolhas|ff[4]|q~regout ) # (\somador_subtrator_3|gate_9|WideAnd0~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\buffer_rolhas|ff[3]|q~regout ),
	.datac(\buffer_rolhas|ff[4]|q~regout ),
	.datad(\somador_subtrator_3|gate_9|WideAnd0~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\somador_subtrator_5|gate_9|WideAnd0~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \somador_subtrator_5|gate_9|WideAnd0 .lut_mask = "fffc";
defparam \somador_subtrator_5|gate_9|WideAnd0 .operation_mode = "normal";
defparam \somador_subtrator_5|gate_9|WideAnd0 .output_mode = "comb_only";
defparam \somador_subtrator_5|gate_9|WideAnd0 .register_cascade_mode = "off";
defparam \somador_subtrator_5|gate_9|WideAnd0 .sum_lutc_input = "datac";
defparam \somador_subtrator_5|gate_9|WideAnd0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N8
maxii_lcell \buffer_rolhas|ff[5]|q (
// Equation(s):
// \mux_9|OUT~0  = (FB6_q $ (((!\somador_subtrator_5|gate_9|WideAnd0~combout  & \seletor_1|gate_3|S~3_combout ))))
// \buffer_rolhas|ff[5]|q~regout  = DFFEAS(\mux_9|OUT~0 , !GLOBAL(\divisor_f|ff_1|q~regout ), VCC, , \start_stop~combout , , , , )

	.clk(!\divisor_f|ff_1|q~regout ),
	.dataa(vcc),
	.datab(\somador_subtrator_5|gate_9|WideAnd0~combout ),
	.datac(vcc),
	.datad(\seletor_1|gate_3|S~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\start_stop~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_9|OUT~0 ),
	.regout(\buffer_rolhas|ff[5]|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \buffer_rolhas|ff[5]|q .lut_mask = "c3f0";
defparam \buffer_rolhas|ff[5]|q .operation_mode = "normal";
defparam \buffer_rolhas|ff[5]|q .output_mode = "reg_and_comb";
defparam \buffer_rolhas|ff[5]|q .register_cascade_mode = "off";
defparam \buffer_rolhas|ff[5]|q .sum_lutc_input = "qfbk";
defparam \buffer_rolhas|ff[5]|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N0
maxii_lcell \buffer_rolhas|ff[6]|q (
// Equation(s):
// \mux_8|OUT~0  = FB7_q $ (((!\buffer_rolhas|ff[5]|q~regout  & (!\somador_subtrator_5|gate_9|WideAnd0~combout  & \seletor_1|gate_3|S~3_combout ))))
// \buffer_rolhas|ff[6]|q~regout  = DFFEAS(\mux_8|OUT~0 , !GLOBAL(\divisor_f|ff_1|q~regout ), VCC, , \start_stop~combout , , , , )

	.clk(!\divisor_f|ff_1|q~regout ),
	.dataa(\buffer_rolhas|ff[5]|q~regout ),
	.datab(\somador_subtrator_5|gate_9|WideAnd0~combout ),
	.datac(vcc),
	.datad(\seletor_1|gate_3|S~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\start_stop~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_8|OUT~0 ),
	.regout(\buffer_rolhas|ff[6]|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \buffer_rolhas|ff[6]|q .lut_mask = "e1f0";
defparam \buffer_rolhas|ff[6]|q .operation_mode = "normal";
defparam \buffer_rolhas|ff[6]|q .output_mode = "reg_and_comb";
defparam \buffer_rolhas|ff[6]|q .register_cascade_mode = "off";
defparam \buffer_rolhas|ff[6]|q .sum_lutc_input = "qfbk";
defparam \buffer_rolhas|ff[6]|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N1
maxii_lcell \seletor_1|gate_3|S~0 (
// Equation(s):
// \seletor_1|gate_3|S~0_combout  = (\op_deboucing~combout  & (((!\buffer_rolhas|ff[6]|q~regout )) # (!\buffer_rolhas|ff[5]|q~regout )))

	.clk(gnd),
	.dataa(\op_deboucing~combout ),
	.datab(\buffer_rolhas|ff[5]|q~regout ),
	.datac(vcc),
	.datad(\buffer_rolhas|ff[6]|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\seletor_1|gate_3|S~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \seletor_1|gate_3|S~0 .lut_mask = "22aa";
defparam \seletor_1|gate_3|S~0 .operation_mode = "normal";
defparam \seletor_1|gate_3|S~0 .output_mode = "comb_only";
defparam \seletor_1|gate_3|S~0 .register_cascade_mode = "off";
defparam \seletor_1|gate_3|S~0 .sum_lutc_input = "datac";
defparam \seletor_1|gate_3|S~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y2_N5
maxii_lcell \seletor_1|gate_3|S~2 (
// Equation(s):
// \seletor_1|gate_3|S~2_combout  = (((!\buffer_rolhas|ff[4]|q~regout  & !\buffer_rolhas|ff[3]|q~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\buffer_rolhas|ff[4]|q~regout ),
	.datad(\buffer_rolhas|ff[3]|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\seletor_1|gate_3|S~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \seletor_1|gate_3|S~2 .lut_mask = "000f";
defparam \seletor_1|gate_3|S~2 .operation_mode = "normal";
defparam \seletor_1|gate_3|S~2 .output_mode = "comb_only";
defparam \seletor_1|gate_3|S~2 .register_cascade_mode = "off";
defparam \seletor_1|gate_3|S~2 .sum_lutc_input = "datac";
defparam \seletor_1|gate_3|S~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N4
maxii_lcell \mux_12|OUT~0 (
// Equation(s):
// \mux_12|OUT~0_combout  = \buffer_rolhas|ff[2]|q~regout  $ (((!\buffer_rolhas|ff[0]|q~regout  & (!\buffer_rolhas|ff[1]|q~regout  & \seletor_1|gate_3|S~3_combout ))))

	.clk(gnd),
	.dataa(\buffer_rolhas|ff[0]|q~regout ),
	.datab(\buffer_rolhas|ff[2]|q~regout ),
	.datac(\buffer_rolhas|ff[1]|q~regout ),
	.datad(\seletor_1|gate_3|S~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_12|OUT~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_12|OUT~0 .lut_mask = "c9cc";
defparam \mux_12|OUT~0 .operation_mode = "normal";
defparam \mux_12|OUT~0 .output_mode = "comb_only";
defparam \mux_12|OUT~0 .register_cascade_mode = "off";
defparam \mux_12|OUT~0 .sum_lutc_input = "datac";
defparam \mux_12|OUT~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N2
maxii_lcell \buffer_rolhas|ff[2]|q (
// Equation(s):
// \m_aus_rolhas|gate_1|WideOr0~0  = ((!\buffer_rolhas|ff[6]|q~regout  & (!FB3_q & !\buffer_rolhas|ff[5]|q~regout )))
// \buffer_rolhas|ff[2]|q~regout  = DFFEAS(\m_aus_rolhas|gate_1|WideOr0~0 , !GLOBAL(\divisor_f|ff_1|q~regout ), VCC, , \start_stop~combout , \mux_12|OUT~0_combout , , , VCC)

	.clk(!\divisor_f|ff_1|q~regout ),
	.dataa(vcc),
	.datab(\buffer_rolhas|ff[6]|q~regout ),
	.datac(\mux_12|OUT~0_combout ),
	.datad(\buffer_rolhas|ff[5]|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\start_stop~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m_aus_rolhas|gate_1|WideOr0~0 ),
	.regout(\buffer_rolhas|ff[2]|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \buffer_rolhas|ff[2]|q .lut_mask = "0003";
defparam \buffer_rolhas|ff[2]|q .operation_mode = "normal";
defparam \buffer_rolhas|ff[2]|q .output_mode = "reg_and_comb";
defparam \buffer_rolhas|ff[2]|q .register_cascade_mode = "off";
defparam \buffer_rolhas|ff[2]|q .sum_lutc_input = "qfbk";
defparam \buffer_rolhas|ff[2]|q .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y3_N2
maxii_lcell \mux_15|gate_5|WideOr0~3 (
// Equation(s):
// \mux_15|gate_5|WideOr0~3_combout  = (((!\buffer_rolhas|ff[5]|q~regout  & !\buffer_rolhas|ff[6]|q~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\buffer_rolhas|ff[5]|q~regout ),
	.datad(\buffer_rolhas|ff[6]|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_15|gate_5|WideOr0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_15|gate_5|WideOr0~3 .lut_mask = "000f";
defparam \mux_15|gate_5|WideOr0~3 .operation_mode = "normal";
defparam \mux_15|gate_5|WideOr0~3 .output_mode = "comb_only";
defparam \mux_15|gate_5|WideOr0~3 .register_cascade_mode = "off";
defparam \mux_15|gate_5|WideOr0~3 .sum_lutc_input = "datac";
defparam \mux_15|gate_5|WideOr0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N3
maxii_lcell \seletor_1|gate_3|S~1 (
// Equation(s):
// \seletor_1|gate_3|S~1_combout  = (\buffer_rolhas|ff[2]|q~regout  & (((!\buffer_rolhas|ff[1]|q~regout  & \mux_15|gate_5|WideOr0~3_combout )))) # (!\buffer_rolhas|ff[2]|q~regout  & ((\op_deboucing~combout ) # ((\mux_15|gate_5|WideOr0~3_combout ))))

	.clk(gnd),
	.dataa(\op_deboucing~combout ),
	.datab(\buffer_rolhas|ff[2]|q~regout ),
	.datac(\buffer_rolhas|ff[1]|q~regout ),
	.datad(\mux_15|gate_5|WideOr0~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\seletor_1|gate_3|S~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \seletor_1|gate_3|S~1 .lut_mask = "3f22";
defparam \seletor_1|gate_3|S~1 .operation_mode = "normal";
defparam \seletor_1|gate_3|S~1 .output_mode = "comb_only";
defparam \seletor_1|gate_3|S~1 .register_cascade_mode = "off";
defparam \seletor_1|gate_3|S~1 .sum_lutc_input = "datac";
defparam \seletor_1|gate_3|S~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y3_N8
maxii_lcell \seletor_1|gate_3|S~3 (
// Equation(s):
// \seletor_1|gate_3|S~3_combout  = (!\mef_1|gate_10|WideAnd0~combout  & ((\seletor_1|gate_3|S~0_combout ) # ((\seletor_1|gate_3|S~2_combout  & \seletor_1|gate_3|S~1_combout ))))

	.clk(gnd),
	.dataa(\mef_1|gate_10|WideAnd0~combout ),
	.datab(\seletor_1|gate_3|S~0_combout ),
	.datac(\seletor_1|gate_3|S~2_combout ),
	.datad(\seletor_1|gate_3|S~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\seletor_1|gate_3|S~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \seletor_1|gate_3|S~3 .lut_mask = "5444";
defparam \seletor_1|gate_3|S~3 .operation_mode = "normal";
defparam \seletor_1|gate_3|S~3 .output_mode = "comb_only";
defparam \seletor_1|gate_3|S~3 .register_cascade_mode = "off";
defparam \seletor_1|gate_3|S~3 .sum_lutc_input = "datac";
defparam \seletor_1|gate_3|S~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N7
maxii_lcell \mux_13|OUT~0 (
// Equation(s):
// \mux_13|OUT~0_combout  = (\buffer_rolhas|ff[1]|q~regout  $ (((!\buffer_rolhas|ff[0]|q~regout  & \seletor_1|gate_3|S~3_combout ))))

	.clk(gnd),
	.dataa(\buffer_rolhas|ff[0]|q~regout ),
	.datab(vcc),
	.datac(\buffer_rolhas|ff[1]|q~regout ),
	.datad(\seletor_1|gate_3|S~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_13|OUT~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_13|OUT~0 .lut_mask = "a5f0";
defparam \mux_13|OUT~0 .operation_mode = "normal";
defparam \mux_13|OUT~0 .output_mode = "comb_only";
defparam \mux_13|OUT~0 .register_cascade_mode = "off";
defparam \mux_13|OUT~0 .sum_lutc_input = "datac";
defparam \mux_13|OUT~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N6
maxii_lcell \mux_14|OUT~0 (
// Equation(s):
// \mux_14|OUT~0_combout  = ((\buffer_rolhas|ff[0]|q~regout  $ (\seletor_1|gate_3|S~3_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\buffer_rolhas|ff[0]|q~regout ),
	.datad(\seletor_1|gate_3|S~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_14|OUT~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_14|OUT~0 .lut_mask = "0ff0";
defparam \mux_14|OUT~0 .operation_mode = "normal";
defparam \mux_14|OUT~0 .output_mode = "comb_only";
defparam \mux_14|OUT~0 .register_cascade_mode = "off";
defparam \mux_14|OUT~0 .sum_lutc_input = "datac";
defparam \mux_14|OUT~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N5
maxii_lcell \buffer_rolhas|ff[0]|q (
// Equation(s):
// \m_aus_rolhas|gate_1|WideOr0  = (\buffer_rolhas|ff[4]|q~regout ) # (((FB1_q) # (!\m_aus_rolhas|gate_1|WideOr0~0 )) # (!\mux_15|gate_5|WideOr0~2 ))
// \buffer_rolhas|ff[0]|q~regout  = DFFEAS(\m_aus_rolhas|gate_1|WideOr0 , !GLOBAL(\divisor_f|ff_1|q~regout ), VCC, , \start_stop~combout , \mux_14|OUT~0_combout , , , VCC)

	.clk(!\divisor_f|ff_1|q~regout ),
	.dataa(\buffer_rolhas|ff[4]|q~regout ),
	.datab(\mux_15|gate_5|WideOr0~2 ),
	.datac(\mux_14|OUT~0_combout ),
	.datad(\m_aus_rolhas|gate_1|WideOr0~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\start_stop~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\m_aus_rolhas|gate_1|WideOr0 ),
	.regout(\buffer_rolhas|ff[0]|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \buffer_rolhas|ff[0]|q .lut_mask = "fbff";
defparam \buffer_rolhas|ff[0]|q .operation_mode = "normal";
defparam \buffer_rolhas|ff[0]|q .output_mode = "reg_and_comb";
defparam \buffer_rolhas|ff[0]|q .register_cascade_mode = "off";
defparam \buffer_rolhas|ff[0]|q .sum_lutc_input = "qfbk";
defparam \buffer_rolhas|ff[0]|q .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y3_N5
maxii_lcell \somador_subtrator_3|gate_9|WideAnd0 (
// Equation(s):
// \somador_subtrator_3|gate_9|WideAnd0~combout  = ((\buffer_rolhas|ff[0]|q~regout ) # ((\buffer_rolhas|ff[2]|q~regout ) # (\buffer_rolhas|ff[1]|q~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\buffer_rolhas|ff[0]|q~regout ),
	.datac(\buffer_rolhas|ff[2]|q~regout ),
	.datad(\buffer_rolhas|ff[1]|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\somador_subtrator_3|gate_9|WideAnd0~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \somador_subtrator_3|gate_9|WideAnd0 .lut_mask = "fffc";
defparam \somador_subtrator_3|gate_9|WideAnd0 .operation_mode = "normal";
defparam \somador_subtrator_3|gate_9|WideAnd0 .output_mode = "comb_only";
defparam \somador_subtrator_3|gate_9|WideAnd0 .register_cascade_mode = "off";
defparam \somador_subtrator_3|gate_9|WideAnd0 .sum_lutc_input = "datac";
defparam \somador_subtrator_3|gate_9|WideAnd0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N9
maxii_lcell \buffer_rolhas|ff[3]|q (
// Equation(s):
// \mux_11|OUT~0  = (FB4_q $ (((!\somador_subtrator_3|gate_9|WideAnd0~combout  & \seletor_1|gate_3|S~3_combout ))))
// \buffer_rolhas|ff[3]|q~regout  = DFFEAS(\mux_11|OUT~0 , !GLOBAL(\divisor_f|ff_1|q~regout ), VCC, , \start_stop~combout , , , , )

	.clk(!\divisor_f|ff_1|q~regout ),
	.dataa(vcc),
	.datab(\somador_subtrator_3|gate_9|WideAnd0~combout ),
	.datac(vcc),
	.datad(\seletor_1|gate_3|S~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\start_stop~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_11|OUT~0 ),
	.regout(\buffer_rolhas|ff[3]|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \buffer_rolhas|ff[3]|q .lut_mask = "c3f0";
defparam \buffer_rolhas|ff[3]|q .operation_mode = "normal";
defparam \buffer_rolhas|ff[3]|q .output_mode = "reg_and_comb";
defparam \buffer_rolhas|ff[3]|q .register_cascade_mode = "off";
defparam \buffer_rolhas|ff[3]|q .sum_lutc_input = "qfbk";
defparam \buffer_rolhas|ff[3]|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N3
maxii_lcell \buffer_rolhas|ff[4]|q (
// Equation(s):
// \mux_10|OUT~0  = FB5_q $ (((!\buffer_rolhas|ff[3]|q~regout  & (!\somador_subtrator_3|gate_9|WideAnd0~combout  & \seletor_1|gate_3|S~3_combout ))))
// \buffer_rolhas|ff[4]|q~regout  = DFFEAS(\mux_10|OUT~0 , !GLOBAL(\divisor_f|ff_1|q~regout ), VCC, , \start_stop~combout , , , , )

	.clk(!\divisor_f|ff_1|q~regout ),
	.dataa(\buffer_rolhas|ff[3]|q~regout ),
	.datab(\somador_subtrator_3|gate_9|WideAnd0~combout ),
	.datac(vcc),
	.datad(\seletor_1|gate_3|S~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\start_stop~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_10|OUT~0 ),
	.regout(\buffer_rolhas|ff[4]|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \buffer_rolhas|ff[4]|q .lut_mask = "e1f0";
defparam \buffer_rolhas|ff[4]|q .operation_mode = "normal";
defparam \buffer_rolhas|ff[4]|q .output_mode = "reg_and_comb";
defparam \buffer_rolhas|ff[4]|q .register_cascade_mode = "off";
defparam \buffer_rolhas|ff[4]|q .sum_lutc_input = "qfbk";
defparam \buffer_rolhas|ff[4]|q .synch_mode = "off";
// synopsys translate_on

// Location: PIN_64,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \pg~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\pg~combout ),
	.padio(pg));
// synopsys translate_off
defparam \pg~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_84,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \cq~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\cq~combout ),
	.padio(cq));
// synopsys translate_off
defparam \cq~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X6_Y3_N6
maxii_lcell \contador_duzias|ff_1|q (
// Equation(s):
// \contador_duzias|ff_1|q~regout  = DFFEAS(\contador_duzias|ff_1|q~regout  $ ((((\cq~combout  & \mef_1|gate_10|WideAnd0~combout )))), GLOBAL(\divisor_f|ff_1|q~regout ), !GLOBAL(\reset_1|gate_1|S~combout ), , , , , , )

	.clk(\divisor_f|ff_1|q~regout ),
	.dataa(\contador_duzias|ff_1|q~regout ),
	.datab(vcc),
	.datac(\cq~combout ),
	.datad(\mef_1|gate_10|WideAnd0~combout ),
	.aclr(\reset_1|gate_1|S~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\contador_duzias|ff_1|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_duzias|ff_1|q .lut_mask = "5aaa";
defparam \contador_duzias|ff_1|q .operation_mode = "normal";
defparam \contador_duzias|ff_1|q .output_mode = "reg_only";
defparam \contador_duzias|ff_1|q .register_cascade_mode = "off";
defparam \contador_duzias|ff_1|q .sum_lutc_input = "datac";
defparam \contador_duzias|ff_1|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y3_N4
maxii_lcell \contador_duzias|ff_2|q (
// Equation(s):
// \contador_duzias|ff_2|q~regout  = DFFEAS(\contador_duzias|ff_2|q~regout  $ ((((\contador_duzias|ff_1|q~regout )))), GLOBAL(\divisor_f|ff_1|q~regout ), !GLOBAL(\reset_1|gate_1|S~combout ), , , , , , )

	.clk(\divisor_f|ff_1|q~regout ),
	.dataa(\contador_duzias|ff_2|q~regout ),
	.datab(vcc),
	.datac(\contador_duzias|ff_1|q~regout ),
	.datad(vcc),
	.aclr(\reset_1|gate_1|S~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\contador_duzias|ff_2|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_duzias|ff_2|q .lut_mask = "5a5a";
defparam \contador_duzias|ff_2|q .operation_mode = "normal";
defparam \contador_duzias|ff_2|q .output_mode = "reg_only";
defparam \contador_duzias|ff_2|q .register_cascade_mode = "off";
defparam \contador_duzias|ff_2|q .sum_lutc_input = "datac";
defparam \contador_duzias|ff_2|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y3_N9
maxii_lcell \contador_duzias|ff_3|q (
// Equation(s):
// \contador_duzias|ff_3|q~regout  = DFFEAS((\contador_duzias|ff_3|q~regout  $ (((\contador_duzias|ff_2|q~regout  & \contador_duzias|ff_1|q~regout )))), GLOBAL(\divisor_f|ff_1|q~regout ), !GLOBAL(\reset_1|gate_1|S~combout ), , , , , , )

	.clk(\divisor_f|ff_1|q~regout ),
	.dataa(\contador_duzias|ff_2|q~regout ),
	.datab(vcc),
	.datac(\contador_duzias|ff_1|q~regout ),
	.datad(\contador_duzias|ff_3|q~regout ),
	.aclr(\reset_1|gate_1|S~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\contador_duzias|ff_3|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_duzias|ff_3|q .lut_mask = "5fa0";
defparam \contador_duzias|ff_3|q .operation_mode = "normal";
defparam \contador_duzias|ff_3|q .output_mode = "reg_only";
defparam \contador_duzias|ff_3|q .register_cascade_mode = "off";
defparam \contador_duzias|ff_3|q .sum_lutc_input = "datac";
defparam \contador_duzias|ff_3|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y3_N0
maxii_lcell \contador_duzias|ff_4|q (
// Equation(s):
// \contador_duzias|ff_4|q~regout  = DFFEAS((\contador_duzias|ff_4|q~regout ) # ((\contador_duzias|ff_2|q~regout  & (\contador_duzias|ff_1|q~regout  & \contador_duzias|ff_3|q~regout ))), GLOBAL(\divisor_f|ff_1|q~regout ), !GLOBAL(\reset_1|gate_1|S~combout ), 
// , , , , , )

	.clk(\divisor_f|ff_1|q~regout ),
	.dataa(\contador_duzias|ff_2|q~regout ),
	.datab(\contador_duzias|ff_4|q~regout ),
	.datac(\contador_duzias|ff_1|q~regout ),
	.datad(\contador_duzias|ff_3|q~regout ),
	.aclr(\reset_1|gate_1|S~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\contador_duzias|ff_4|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_duzias|ff_4|q .lut_mask = "eccc";
defparam \contador_duzias|ff_4|q .operation_mode = "normal";
defparam \contador_duzias|ff_4|q .output_mode = "reg_only";
defparam \contador_duzias|ff_4|q .register_cascade_mode = "off";
defparam \contador_duzias|ff_4|q .sum_lutc_input = "datac";
defparam \contador_duzias|ff_4|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y3_N7
maxii_lcell \reset_1|gate_1|S (
// Equation(s):
// \reset_1|gate_1|S~combout  = (((\contador_duzias|ff_4|q~regout  & \contador_duzias|ff_3|q~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\contador_duzias|ff_4|q~regout ),
	.datad(\contador_duzias|ff_3|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\reset_1|gate_1|S~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \reset_1|gate_1|S .lut_mask = "f000";
defparam \reset_1|gate_1|S .operation_mode = "normal";
defparam \reset_1|gate_1|S .output_mode = "comb_only";
defparam \reset_1|gate_1|S .register_cascade_mode = "off";
defparam \reset_1|gate_1|S .sum_lutc_input = "datac";
defparam \reset_1|gate_1|S .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y3_N7
maxii_lcell \mef_1|gate_8|S~0 (
// Equation(s):
// \mef_1|gate_8|S~0_combout  = (\mef_1|jk_2|q~regout  & (((!\ch~combout )))) # (!\mef_1|jk_2|q~regout  & (\pg~combout  & ((!\reset_1|gate_1|S~combout ))))

	.clk(gnd),
	.dataa(\mef_1|jk_2|q~regout ),
	.datab(\pg~combout ),
	.datac(\ch~combout ),
	.datad(\reset_1|gate_1|S~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mef_1|gate_8|S~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mef_1|gate_8|S~0 .lut_mask = "0a4e";
defparam \mef_1|gate_8|S~0 .operation_mode = "normal";
defparam \mef_1|gate_8|S~0 .output_mode = "comb_only";
defparam \mef_1|gate_8|S~0 .register_cascade_mode = "off";
defparam \mef_1|gate_8|S~0 .sum_lutc_input = "datac";
defparam \mef_1|gate_8|S~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y3_N8
maxii_lcell \mef_1|jk_2|q (
// Equation(s):
// \mef_1|jk_2|q~regout  = DFFEAS((\mef_1|jk_1|q~regout  & (!\mef_1|jk_2|q~regout  & (\m_aus_rolhas|gate_1|WideOr0 ))) # (!\mef_1|jk_1|q~regout  & (((\mef_1|gate_8|S~0_combout )))), !GLOBAL(\divisor_f|ff_1|q~regout ), VCC, , \start_stop~combout , , , , )

	.clk(!\divisor_f|ff_1|q~regout ),
	.dataa(\mef_1|jk_2|q~regout ),
	.datab(\mef_1|jk_1|q~regout ),
	.datac(\m_aus_rolhas|gate_1|WideOr0 ),
	.datad(\mef_1|gate_8|S~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\start_stop~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\mef_1|jk_2|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mef_1|jk_2|q .lut_mask = "7340";
defparam \mef_1|jk_2|q .operation_mode = "normal";
defparam \mef_1|jk_2|q .output_mode = "reg_only";
defparam \mef_1|jk_2|q .register_cascade_mode = "off";
defparam \mef_1|jk_2|q .sum_lutc_input = "datac";
defparam \mef_1|jk_2|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y3_N5
maxii_lcell \mef_1|gate_11|WideAnd0 (
// Equation(s):
// \mef_1|gate_11|WideAnd0~combout  = (!\mef_1|jk_2|q~regout  & (!\reset_1|gate_1|S~combout  & (!\mef_1|jk_1|q~regout  & !\pg~combout )))

	.clk(gnd),
	.dataa(\mef_1|jk_2|q~regout ),
	.datab(\reset_1|gate_1|S~combout ),
	.datac(\mef_1|jk_1|q~regout ),
	.datad(\pg~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mef_1|gate_11|WideAnd0~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mef_1|gate_11|WideAnd0 .lut_mask = "0001";
defparam \mef_1|gate_11|WideAnd0 .operation_mode = "normal";
defparam \mef_1|gate_11|WideAnd0 .output_mode = "comb_only";
defparam \mef_1|gate_11|WideAnd0 .register_cascade_mode = "off";
defparam \mef_1|gate_11|WideAnd0 .sum_lutc_input = "datac";
defparam \mef_1|gate_11|WideAnd0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y3_N4
maxii_lcell \mef_1|gate_9|WideAnd0 (
// Equation(s):
// \mef_1|gate_9|WideAnd0~combout  = ((\mef_1|jk_1|q~regout  & (!\m_aus_rolhas|gate_1|WideOr0  & !\mef_1|jk_2|q~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\mef_1|jk_1|q~regout ),
	.datac(\m_aus_rolhas|gate_1|WideOr0 ),
	.datad(\mef_1|jk_2|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mef_1|gate_9|WideAnd0~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mef_1|gate_9|WideAnd0 .lut_mask = "000c";
defparam \mef_1|gate_9|WideAnd0 .operation_mode = "normal";
defparam \mef_1|gate_9|WideAnd0 .output_mode = "comb_only";
defparam \mef_1|gate_9|WideAnd0 .register_cascade_mode = "off";
defparam \mef_1|gate_9|WideAnd0 .sum_lutc_input = "datac";
defparam \mef_1|gate_9|WideAnd0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y3_N2
maxii_lcell \mef_1|gate_8|S~1 (
// Equation(s):
// \mef_1|gate_8|S~1_combout  = (((\mef_1|gate_8|S~0_combout  & !\mef_1|jk_1|q~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\mef_1|gate_8|S~0_combout ),
	.datad(\mef_1|jk_1|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mef_1|gate_8|S~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mef_1|gate_8|S~1 .lut_mask = "00f0";
defparam \mef_1|gate_8|S~1 .operation_mode = "normal";
defparam \mef_1|gate_8|S~1 .output_mode = "comb_only";
defparam \mef_1|gate_8|S~1 .register_cascade_mode = "off";
defparam \mef_1|gate_8|S~1 .sum_lutc_input = "datac";
defparam \mef_1|gate_8|S~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y3_N8
maxii_lcell \contador_display|ff_2|q (
// Equation(s):
// \contador_display|ff_2|q~regout  = DFFEAS((((!\contador_display|ff_2|q~regout ))), GLOBAL(\divisor_f|ff_1|q~regout ), VCC, , , , , , )

	.clk(\divisor_f|ff_1|q~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\contador_display|ff_2|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\contador_display|ff_2|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_display|ff_2|q .lut_mask = "00ff";
defparam \contador_display|ff_2|q .operation_mode = "normal";
defparam \contador_display|ff_2|q .output_mode = "reg_only";
defparam \contador_display|ff_2|q .register_cascade_mode = "off";
defparam \contador_display|ff_2|q .sum_lutc_input = "datac";
defparam \contador_display|ff_2|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y2_N2
maxii_lcell \mux_16|gate_5|WideOr0~10 (
// Equation(s):
// \mux_16|gate_5|WideOr0~10_combout  = (\contador_display|ff_2|q~regout  & (!\buffer_rolhas|ff[4]|q~regout  & (\buffer_rolhas|ff[3]|q~regout  $ (!\buffer_rolhas|ff[2]|q~regout ))))

	.clk(gnd),
	.dataa(\contador_display|ff_2|q~regout ),
	.datab(\buffer_rolhas|ff[4]|q~regout ),
	.datac(\buffer_rolhas|ff[3]|q~regout ),
	.datad(\buffer_rolhas|ff[2]|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_16|gate_5|WideOr0~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_16|gate_5|WideOr0~10 .lut_mask = "2002";
defparam \mux_16|gate_5|WideOr0~10 .operation_mode = "normal";
defparam \mux_16|gate_5|WideOr0~10 .output_mode = "comb_only";
defparam \mux_16|gate_5|WideOr0~10 .register_cascade_mode = "off";
defparam \mux_16|gate_5|WideOr0~10 .sum_lutc_input = "datac";
defparam \mux_16|gate_5|WideOr0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y2_N0
maxii_lcell \mux_16|gate_5|WideOr0~8 (
// Equation(s):
// \mux_16|gate_5|WideOr0~8_combout  = (\buffer_rolhas|ff[6]|q~regout  & (!\buffer_rolhas|ff[5]|q~regout  & ((!\buffer_rolhas|ff[2]|q~regout )))) # (!\buffer_rolhas|ff[6]|q~regout  & (((\buffer_rolhas|ff[3]|q~regout  & \buffer_rolhas|ff[2]|q~regout ))))

	.clk(gnd),
	.dataa(\buffer_rolhas|ff[6]|q~regout ),
	.datab(\buffer_rolhas|ff[5]|q~regout ),
	.datac(\buffer_rolhas|ff[3]|q~regout ),
	.datad(\buffer_rolhas|ff[2]|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_16|gate_5|WideOr0~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_16|gate_5|WideOr0~8 .lut_mask = "5022";
defparam \mux_16|gate_5|WideOr0~8 .operation_mode = "normal";
defparam \mux_16|gate_5|WideOr0~8 .output_mode = "comb_only";
defparam \mux_16|gate_5|WideOr0~8 .register_cascade_mode = "off";
defparam \mux_16|gate_5|WideOr0~8 .sum_lutc_input = "datac";
defparam \mux_16|gate_5|WideOr0~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y2_N5
maxii_lcell \mux_16|gate_5|WideOr0~9 (
// Equation(s):
// \mux_16|gate_5|WideOr0~9_combout  = (\buffer_rolhas|ff[1]|q~regout  & (!\buffer_rolhas|ff[4]|q~regout  & (\mux_16|gate_5|WideOr0~8_combout  & \contador_display|ff_2|q~regout )))

	.clk(gnd),
	.dataa(\buffer_rolhas|ff[1]|q~regout ),
	.datab(\buffer_rolhas|ff[4]|q~regout ),
	.datac(\mux_16|gate_5|WideOr0~8_combout ),
	.datad(\contador_display|ff_2|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_16|gate_5|WideOr0~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_16|gate_5|WideOr0~9 .lut_mask = "2000";
defparam \mux_16|gate_5|WideOr0~9 .operation_mode = "normal";
defparam \mux_16|gate_5|WideOr0~9 .output_mode = "comb_only";
defparam \mux_16|gate_5|WideOr0~9 .register_cascade_mode = "off";
defparam \mux_16|gate_5|WideOr0~9 .sum_lutc_input = "datac";
defparam \mux_16|gate_5|WideOr0~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y2_N6
maxii_lcell \mux_16|gate_5|WideOr0~11 (
// Equation(s):
// \mux_16|gate_5|WideOr0~11_combout  = (\mux_16|gate_5|WideOr0~9_combout ) # ((!\buffer_rolhas|ff[1]|q~regout  & (\mux_16|gate_5|WideOr0~10_combout  & \buffer_rolhas|ff[6]|q~regout )))

	.clk(gnd),
	.dataa(\buffer_rolhas|ff[1]|q~regout ),
	.datab(\mux_16|gate_5|WideOr0~10_combout ),
	.datac(\buffer_rolhas|ff[6]|q~regout ),
	.datad(\mux_16|gate_5|WideOr0~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_16|gate_5|WideOr0~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_16|gate_5|WideOr0~11 .lut_mask = "ff40";
defparam \mux_16|gate_5|WideOr0~11 .operation_mode = "normal";
defparam \mux_16|gate_5|WideOr0~11 .output_mode = "comb_only";
defparam \mux_16|gate_5|WideOr0~11 .register_cascade_mode = "off";
defparam \mux_16|gate_5|WideOr0~11 .sum_lutc_input = "datac";
defparam \mux_16|gate_5|WideOr0~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y2_N9
maxii_lcell \mux_16|gate_5|WideOr0~2 (
// Equation(s):
// \mux_16|gate_5|WideOr0~2_combout  = ((\buffer_rolhas|ff[5]|q~regout  & ((\buffer_rolhas|ff[2]|q~regout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\buffer_rolhas|ff[5]|q~regout ),
	.datac(vcc),
	.datad(\buffer_rolhas|ff[2]|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_16|gate_5|WideOr0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_16|gate_5|WideOr0~2 .lut_mask = "cc00";
defparam \mux_16|gate_5|WideOr0~2 .operation_mode = "normal";
defparam \mux_16|gate_5|WideOr0~2 .output_mode = "comb_only";
defparam \mux_16|gate_5|WideOr0~2 .register_cascade_mode = "off";
defparam \mux_16|gate_5|WideOr0~2 .sum_lutc_input = "datac";
defparam \mux_16|gate_5|WideOr0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y2_N0
maxii_lcell \mux_16|gate_5|WideOr0~3 (
// Equation(s):
// \mux_16|gate_5|WideOr0~3_combout  = ((!\buffer_rolhas|ff[3]|q~regout  & ((\buffer_rolhas|ff[1]|q~regout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\buffer_rolhas|ff[3]|q~regout ),
	.datac(vcc),
	.datad(\buffer_rolhas|ff[1]|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_16|gate_5|WideOr0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_16|gate_5|WideOr0~3 .lut_mask = "3300";
defparam \mux_16|gate_5|WideOr0~3 .operation_mode = "normal";
defparam \mux_16|gate_5|WideOr0~3 .output_mode = "comb_only";
defparam \mux_16|gate_5|WideOr0~3 .register_cascade_mode = "off";
defparam \mux_16|gate_5|WideOr0~3 .sum_lutc_input = "datac";
defparam \mux_16|gate_5|WideOr0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y2_N1
maxii_lcell \mux_16|gate_5|WideOr0~1 (
// Equation(s):
// \mux_16|gate_5|WideOr0~1_combout  = (\buffer_rolhas|ff[6]|q~regout  & (\buffer_rolhas|ff[2]|q~regout  & ((\buffer_rolhas|ff[1]|q~regout ) # (!\buffer_rolhas|ff[3]|q~regout ))))

	.clk(gnd),
	.dataa(\buffer_rolhas|ff[6]|q~regout ),
	.datab(\buffer_rolhas|ff[1]|q~regout ),
	.datac(\buffer_rolhas|ff[3]|q~regout ),
	.datad(\buffer_rolhas|ff[2]|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_16|gate_5|WideOr0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_16|gate_5|WideOr0~1 .lut_mask = "8a00";
defparam \mux_16|gate_5|WideOr0~1 .operation_mode = "normal";
defparam \mux_16|gate_5|WideOr0~1 .output_mode = "comb_only";
defparam \mux_16|gate_5|WideOr0~1 .register_cascade_mode = "off";
defparam \mux_16|gate_5|WideOr0~1 .sum_lutc_input = "datac";
defparam \mux_16|gate_5|WideOr0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y2_N3
maxii_lcell \mux_16|gate_5|WideOr0~4 (
// Equation(s):
// \mux_16|gate_5|WideOr0~4_combout  = (\mux_16|gate_5|WideOr0~1_combout ) # ((\mux_16|gate_5|WideOr0~3_combout  & ((\mux_16|gate_5|WideOr0~2_combout ))) # (!\mux_16|gate_5|WideOr0~3_combout  & (\m_aus_rolhas|gate_1|WideOr0~0 )))

	.clk(gnd),
	.dataa(\m_aus_rolhas|gate_1|WideOr0~0 ),
	.datab(\mux_16|gate_5|WideOr0~2_combout ),
	.datac(\mux_16|gate_5|WideOr0~3_combout ),
	.datad(\mux_16|gate_5|WideOr0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_16|gate_5|WideOr0~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_16|gate_5|WideOr0~4 .lut_mask = "ffca";
defparam \mux_16|gate_5|WideOr0~4 .operation_mode = "normal";
defparam \mux_16|gate_5|WideOr0~4 .output_mode = "comb_only";
defparam \mux_16|gate_5|WideOr0~4 .register_cascade_mode = "off";
defparam \mux_16|gate_5|WideOr0~4 .sum_lutc_input = "datac";
defparam \mux_16|gate_5|WideOr0~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y2_N4
maxii_lcell \mux_16|gate_5|WideOr0~0 (
// Equation(s):
// \mux_16|gate_5|WideOr0~0_combout  = (\buffer_rolhas|ff[1]|q~regout  & (!\buffer_rolhas|ff[6]|q~regout  & (!\buffer_rolhas|ff[3]|q~regout  & !\buffer_rolhas|ff[2]|q~regout ))) # (!\buffer_rolhas|ff[1]|q~regout  & (((\buffer_rolhas|ff[2]|q~regout ))))

	.clk(gnd),
	.dataa(\buffer_rolhas|ff[6]|q~regout ),
	.datab(\buffer_rolhas|ff[1]|q~regout ),
	.datac(\buffer_rolhas|ff[3]|q~regout ),
	.datad(\buffer_rolhas|ff[2]|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_16|gate_5|WideOr0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_16|gate_5|WideOr0~0 .lut_mask = "3304";
defparam \mux_16|gate_5|WideOr0~0 .operation_mode = "normal";
defparam \mux_16|gate_5|WideOr0~0 .output_mode = "comb_only";
defparam \mux_16|gate_5|WideOr0~0 .register_cascade_mode = "off";
defparam \mux_16|gate_5|WideOr0~0 .sum_lutc_input = "datac";
defparam \mux_16|gate_5|WideOr0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y2_N7
maxii_lcell \mux_16|gate_5|WideOr0~12 (
// Equation(s):
// \mux_16|gate_5|WideOr0~12_combout  = (\buffer_rolhas|ff[4]|q~regout  & (\mux_16|gate_5|WideOr0~4_combout )) # (!\buffer_rolhas|ff[4]|q~regout  & (((\mux_16|gate_5|WideOr0~0_combout  & \buffer_rolhas|ff[5]|q~regout ))))

	.clk(gnd),
	.dataa(\mux_16|gate_5|WideOr0~4_combout ),
	.datab(\mux_16|gate_5|WideOr0~0_combout ),
	.datac(\buffer_rolhas|ff[4]|q~regout ),
	.datad(\buffer_rolhas|ff[5]|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_16|gate_5|WideOr0~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_16|gate_5|WideOr0~12 .lut_mask = "aca0";
defparam \mux_16|gate_5|WideOr0~12 .operation_mode = "normal";
defparam \mux_16|gate_5|WideOr0~12 .output_mode = "comb_only";
defparam \mux_16|gate_5|WideOr0~12 .register_cascade_mode = "off";
defparam \mux_16|gate_5|WideOr0~12 .sum_lutc_input = "datac";
defparam \mux_16|gate_5|WideOr0~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y2_N3
maxii_lcell \mux_15|gate_5|WideOr0~6 (
// Equation(s):
// \mux_15|gate_5|WideOr0~6_combout  = ((\buffer_rolhas|ff[4]|q~regout  & ((!\buffer_rolhas|ff[2]|q~regout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\buffer_rolhas|ff[4]|q~regout ),
	.datac(vcc),
	.datad(\buffer_rolhas|ff[2]|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_15|gate_5|WideOr0~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_15|gate_5|WideOr0~6 .lut_mask = "00cc";
defparam \mux_15|gate_5|WideOr0~6 .operation_mode = "normal";
defparam \mux_15|gate_5|WideOr0~6 .output_mode = "comb_only";
defparam \mux_15|gate_5|WideOr0~6 .register_cascade_mode = "off";
defparam \mux_15|gate_5|WideOr0~6 .sum_lutc_input = "datac";
defparam \mux_15|gate_5|WideOr0~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y2_N1
maxii_lcell \mux_16|gate_5|WideOr0~5 (
// Equation(s):
// \mux_16|gate_5|WideOr0~5_combout  = ((!\buffer_rolhas|ff[4]|q~regout  & (!\buffer_rolhas|ff[5]|q~regout  & \buffer_rolhas|ff[2]|q~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\buffer_rolhas|ff[4]|q~regout ),
	.datac(\buffer_rolhas|ff[5]|q~regout ),
	.datad(\buffer_rolhas|ff[2]|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_16|gate_5|WideOr0~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_16|gate_5|WideOr0~5 .lut_mask = "0300";
defparam \mux_16|gate_5|WideOr0~5 .operation_mode = "normal";
defparam \mux_16|gate_5|WideOr0~5 .output_mode = "comb_only";
defparam \mux_16|gate_5|WideOr0~5 .register_cascade_mode = "off";
defparam \mux_16|gate_5|WideOr0~5 .sum_lutc_input = "datac";
defparam \mux_16|gate_5|WideOr0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y2_N8
maxii_lcell \mux_16|gate_5|WideOr0~6 (
// Equation(s):
// \mux_16|gate_5|WideOr0~6_combout  = (\buffer_rolhas|ff[3]|q~regout  & (\mux_15|gate_5|WideOr0~6_combout  & ((!\buffer_rolhas|ff[1]|q~regout )))) # (!\buffer_rolhas|ff[3]|q~regout  & (((\mux_16|gate_5|WideOr0~5_combout ))))

	.clk(gnd),
	.dataa(\mux_15|gate_5|WideOr0~6_combout ),
	.datab(\mux_16|gate_5|WideOr0~5_combout ),
	.datac(\buffer_rolhas|ff[3]|q~regout ),
	.datad(\buffer_rolhas|ff[1]|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_16|gate_5|WideOr0~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_16|gate_5|WideOr0~6 .lut_mask = "0cac";
defparam \mux_16|gate_5|WideOr0~6 .operation_mode = "normal";
defparam \mux_16|gate_5|WideOr0~6 .output_mode = "comb_only";
defparam \mux_16|gate_5|WideOr0~6 .register_cascade_mode = "off";
defparam \mux_16|gate_5|WideOr0~6 .sum_lutc_input = "datac";
defparam \mux_16|gate_5|WideOr0~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y3_N3
maxii_lcell \contador_dezenas_duzias|ff_4|q (
// Equation(s):
// \contador_dezenas_duzias|ff_4|q~regout  = DFFEAS(\contador_dezenas_duzias|ff_4|q~regout  $ (((\contador_dezenas_duzias|ff_3|q~regout  & (\contador_dezenas_duzias|ff_1|q~regout  & \contador_dezenas_duzias|ff_2|q~regout )))), GLOBAL(\divisor_f|ff_1|q~regout 
// ), !GLOBAL(\gate_2|S~combout ), , , , , , )

	.clk(\divisor_f|ff_1|q~regout ),
	.dataa(\contador_dezenas_duzias|ff_3|q~regout ),
	.datab(\contador_dezenas_duzias|ff_1|q~regout ),
	.datac(\contador_dezenas_duzias|ff_4|q~regout ),
	.datad(\contador_dezenas_duzias|ff_2|q~regout ),
	.aclr(\gate_2|S~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\contador_dezenas_duzias|ff_4|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_dezenas_duzias|ff_4|q .lut_mask = "78f0";
defparam \contador_dezenas_duzias|ff_4|q .operation_mode = "normal";
defparam \contador_dezenas_duzias|ff_4|q .output_mode = "reg_only";
defparam \contador_dezenas_duzias|ff_4|q .register_cascade_mode = "off";
defparam \contador_dezenas_duzias|ff_4|q .sum_lutc_input = "datac";
defparam \contador_dezenas_duzias|ff_4|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y3_N6
maxii_lcell \gate_2|S (
// Equation(s):
// \gate_2|S~combout  = ((\start_stop~combout ) # ((\contador_dezenas_duzias|ff_2|q~regout  & \contador_dezenas_duzias|ff_4|q~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\start_stop~combout ),
	.datac(\contador_dezenas_duzias|ff_2|q~regout ),
	.datad(\contador_dezenas_duzias|ff_4|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\gate_2|S~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \gate_2|S .lut_mask = "fccc";
defparam \gate_2|S .operation_mode = "normal";
defparam \gate_2|S .output_mode = "comb_only";
defparam \gate_2|S .register_cascade_mode = "off";
defparam \gate_2|S .sum_lutc_input = "datac";
defparam \gate_2|S .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y3_N3
maxii_lcell \contador_dezenas_duzias|ff_1|q (
// Equation(s):
// \contador_dezenas_duzias|ff_1|q~regout  = DFFEAS(\contador_dezenas_duzias|ff_1|q~regout  $ (((\contador_duzias|ff_4|q~regout  & ((\contador_duzias|ff_3|q~regout ))))), GLOBAL(\divisor_f|ff_1|q~regout ), !GLOBAL(\gate_2|S~combout ), , , , , , )

	.clk(\divisor_f|ff_1|q~regout ),
	.dataa(\contador_dezenas_duzias|ff_1|q~regout ),
	.datab(\contador_duzias|ff_4|q~regout ),
	.datac(vcc),
	.datad(\contador_duzias|ff_3|q~regout ),
	.aclr(\gate_2|S~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\contador_dezenas_duzias|ff_1|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_dezenas_duzias|ff_1|q .lut_mask = "66aa";
defparam \contador_dezenas_duzias|ff_1|q .operation_mode = "normal";
defparam \contador_dezenas_duzias|ff_1|q .output_mode = "reg_only";
defparam \contador_dezenas_duzias|ff_1|q .register_cascade_mode = "off";
defparam \contador_dezenas_duzias|ff_1|q .sum_lutc_input = "datac";
defparam \contador_dezenas_duzias|ff_1|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y3_N4
maxii_lcell \contador_dezenas_duzias|ff_2|q (
// Equation(s):
// \contador_dezenas_duzias|ff_2|q~regout  = DFFEAS(((\contador_dezenas_duzias|ff_2|q~regout  $ (\contador_dezenas_duzias|ff_1|q~regout ))), GLOBAL(\divisor_f|ff_1|q~regout ), !GLOBAL(\gate_2|S~combout ), , , , , , )

	.clk(\divisor_f|ff_1|q~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\contador_dezenas_duzias|ff_2|q~regout ),
	.datad(\contador_dezenas_duzias|ff_1|q~regout ),
	.aclr(\gate_2|S~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\contador_dezenas_duzias|ff_2|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_dezenas_duzias|ff_2|q .lut_mask = "0ff0";
defparam \contador_dezenas_duzias|ff_2|q .operation_mode = "normal";
defparam \contador_dezenas_duzias|ff_2|q .output_mode = "reg_only";
defparam \contador_dezenas_duzias|ff_2|q .register_cascade_mode = "off";
defparam \contador_dezenas_duzias|ff_2|q .sum_lutc_input = "datac";
defparam \contador_dezenas_duzias|ff_2|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y3_N5
maxii_lcell \contador_dezenas_duzias|ff_3|q (
// Equation(s):
// \contador_dezenas_duzias|ff_3|q~regout  = DFFEAS(\contador_dezenas_duzias|ff_3|q~regout  $ ((((\contador_dezenas_duzias|ff_2|q~regout  & \contador_dezenas_duzias|ff_1|q~regout )))), GLOBAL(\divisor_f|ff_1|q~regout ), !GLOBAL(\gate_2|S~combout ), , , , , , 
// )

	.clk(\divisor_f|ff_1|q~regout ),
	.dataa(\contador_dezenas_duzias|ff_3|q~regout ),
	.datab(vcc),
	.datac(\contador_dezenas_duzias|ff_2|q~regout ),
	.datad(\contador_dezenas_duzias|ff_1|q~regout ),
	.aclr(\gate_2|S~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\contador_dezenas_duzias|ff_3|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador_dezenas_duzias|ff_3|q .lut_mask = "5aaa";
defparam \contador_dezenas_duzias|ff_3|q .operation_mode = "normal";
defparam \contador_dezenas_duzias|ff_3|q .output_mode = "reg_only";
defparam \contador_dezenas_duzias|ff_3|q .register_cascade_mode = "off";
defparam \contador_dezenas_duzias|ff_3|q .sum_lutc_input = "datac";
defparam \contador_dezenas_duzias|ff_3|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y2_N4
maxii_lcell \mux_16|gate_5|WideOr0~7 (
// Equation(s):
// \mux_16|gate_5|WideOr0~7_combout  = (\contador_display|ff_2|q~regout  & (\mux_16|gate_5|WideOr0~6_combout  & (!\buffer_rolhas|ff[6]|q~regout ))) # (!\contador_display|ff_2|q~regout  & (((\contador_dezenas_duzias|ff_3|q~regout ))))

	.clk(gnd),
	.dataa(\mux_16|gate_5|WideOr0~6_combout ),
	.datab(\contador_display|ff_2|q~regout ),
	.datac(\buffer_rolhas|ff[6]|q~regout ),
	.datad(\contador_dezenas_duzias|ff_3|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_16|gate_5|WideOr0~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_16|gate_5|WideOr0~7 .lut_mask = "3b08";
defparam \mux_16|gate_5|WideOr0~7 .operation_mode = "normal";
defparam \mux_16|gate_5|WideOr0~7 .output_mode = "comb_only";
defparam \mux_16|gate_5|WideOr0~7 .register_cascade_mode = "off";
defparam \mux_16|gate_5|WideOr0~7 .sum_lutc_input = "datac";
defparam \mux_16|gate_5|WideOr0~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y2_N8
maxii_lcell \mux_16|gate_5|WideOr0~13 (
// Equation(s):
// \mux_16|gate_5|WideOr0~13_combout  = (\mux_16|gate_5|WideOr0~11_combout ) # ((\mux_16|gate_5|WideOr0~7_combout ) # ((\contador_display|ff_2|q~regout  & \mux_16|gate_5|WideOr0~12_combout )))

	.clk(gnd),
	.dataa(\contador_display|ff_2|q~regout ),
	.datab(\mux_16|gate_5|WideOr0~11_combout ),
	.datac(\mux_16|gate_5|WideOr0~12_combout ),
	.datad(\mux_16|gate_5|WideOr0~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_16|gate_5|WideOr0~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_16|gate_5|WideOr0~13 .lut_mask = "ffec";
defparam \mux_16|gate_5|WideOr0~13 .operation_mode = "normal";
defparam \mux_16|gate_5|WideOr0~13 .output_mode = "comb_only";
defparam \mux_16|gate_5|WideOr0~13 .register_cascade_mode = "off";
defparam \mux_16|gate_5|WideOr0~13 .sum_lutc_input = "datac";
defparam \mux_16|gate_5|WideOr0~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N4
maxii_lcell \mux_15|gate_5|WideOr0~4 (
// Equation(s):
// \mux_15|gate_5|WideOr0~4_combout  = ((!\buffer_rolhas|ff[1]|q~regout  & (\contador_display|ff_2|q~regout  & \buffer_rolhas|ff[3]|q~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\buffer_rolhas|ff[1]|q~regout ),
	.datac(\contador_display|ff_2|q~regout ),
	.datad(\buffer_rolhas|ff[3]|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_15|gate_5|WideOr0~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_15|gate_5|WideOr0~4 .lut_mask = "3000";
defparam \mux_15|gate_5|WideOr0~4 .operation_mode = "normal";
defparam \mux_15|gate_5|WideOr0~4 .output_mode = "comb_only";
defparam \mux_15|gate_5|WideOr0~4 .register_cascade_mode = "off";
defparam \mux_15|gate_5|WideOr0~4 .sum_lutc_input = "datac";
defparam \mux_15|gate_5|WideOr0~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N5
maxii_lcell \mux_15|gate_5|WideOr0~5 (
// Equation(s):
// \mux_15|gate_5|WideOr0~5_combout  = (\mux_15|gate_5|WideOr0~4_combout  & (\mux_15|gate_5|WideOr0~3_combout  & (\buffer_rolhas|ff[2]|q~regout  $ (!\buffer_rolhas|ff[4]|q~regout ))))

	.clk(gnd),
	.dataa(\mux_15|gate_5|WideOr0~4_combout ),
	.datab(\mux_15|gate_5|WideOr0~3_combout ),
	.datac(\buffer_rolhas|ff[2]|q~regout ),
	.datad(\buffer_rolhas|ff[4]|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_15|gate_5|WideOr0~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_15|gate_5|WideOr0~5 .lut_mask = "8008";
defparam \mux_15|gate_5|WideOr0~5 .operation_mode = "normal";
defparam \mux_15|gate_5|WideOr0~5 .output_mode = "comb_only";
defparam \mux_15|gate_5|WideOr0~5 .register_cascade_mode = "off";
defparam \mux_15|gate_5|WideOr0~5 .sum_lutc_input = "datac";
defparam \mux_15|gate_5|WideOr0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N6
maxii_lcell \mux_15|gate_5|WideOr0~8 (
// Equation(s):
// \mux_15|gate_5|WideOr0~8_combout  = (\buffer_rolhas|ff[1]|q~regout  & ((\buffer_rolhas|ff[3]|q~regout  & ((\buffer_rolhas|ff[6]|q~regout ))) # (!\buffer_rolhas|ff[3]|q~regout  & (\buffer_rolhas|ff[5]|q~regout )))) # (!\buffer_rolhas|ff[1]|q~regout  & 
// (((\buffer_rolhas|ff[6]|q~regout  & !\buffer_rolhas|ff[3]|q~regout ))))

	.clk(gnd),
	.dataa(\buffer_rolhas|ff[5]|q~regout ),
	.datab(\buffer_rolhas|ff[1]|q~regout ),
	.datac(\buffer_rolhas|ff[6]|q~regout ),
	.datad(\buffer_rolhas|ff[3]|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_15|gate_5|WideOr0~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_15|gate_5|WideOr0~8 .lut_mask = "c0b8";
defparam \mux_15|gate_5|WideOr0~8 .operation_mode = "normal";
defparam \mux_15|gate_5|WideOr0~8 .output_mode = "comb_only";
defparam \mux_15|gate_5|WideOr0~8 .register_cascade_mode = "off";
defparam \mux_15|gate_5|WideOr0~8 .sum_lutc_input = "datac";
defparam \mux_15|gate_5|WideOr0~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N9
maxii_lcell \mux_15|gate_5|WideOr0~7 (
// Equation(s):
// \mux_15|gate_5|WideOr0~7_combout  = (\buffer_rolhas|ff[1]|q~regout  & ((\buffer_rolhas|ff[5]|q~regout  & ((\buffer_rolhas|ff[3]|q~regout ))) # (!\buffer_rolhas|ff[5]|q~regout  & (!\buffer_rolhas|ff[6]|q~regout  & !\buffer_rolhas|ff[3]|q~regout )))) # 
// (!\buffer_rolhas|ff[1]|q~regout  & ((\buffer_rolhas|ff[3]|q~regout  & ((\buffer_rolhas|ff[6]|q~regout ))) # (!\buffer_rolhas|ff[3]|q~regout  & (\buffer_rolhas|ff[5]|q~regout ))))

	.clk(gnd),
	.dataa(\buffer_rolhas|ff[5]|q~regout ),
	.datab(\buffer_rolhas|ff[1]|q~regout ),
	.datac(\buffer_rolhas|ff[6]|q~regout ),
	.datad(\buffer_rolhas|ff[3]|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_15|gate_5|WideOr0~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_15|gate_5|WideOr0~7 .lut_mask = "b826";
defparam \mux_15|gate_5|WideOr0~7 .operation_mode = "normal";
defparam \mux_15|gate_5|WideOr0~7 .output_mode = "comb_only";
defparam \mux_15|gate_5|WideOr0~7 .register_cascade_mode = "off";
defparam \mux_15|gate_5|WideOr0~7 .sum_lutc_input = "datac";
defparam \mux_15|gate_5|WideOr0~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N0
maxii_lcell \mux_15|gate_5|WideOr0~11 (
// Equation(s):
// \mux_15|gate_5|WideOr0~11_combout  = (\buffer_rolhas|ff[2]|q~regout  & (\mux_15|gate_5|WideOr0~8_combout  & ((!\buffer_rolhas|ff[4]|q~regout )))) # (!\buffer_rolhas|ff[2]|q~regout  & (((\mux_15|gate_5|WideOr0~7_combout  & \buffer_rolhas|ff[4]|q~regout 
// ))))

	.clk(gnd),
	.dataa(\mux_15|gate_5|WideOr0~8_combout ),
	.datab(\mux_15|gate_5|WideOr0~7_combout ),
	.datac(\buffer_rolhas|ff[2]|q~regout ),
	.datad(\buffer_rolhas|ff[4]|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_15|gate_5|WideOr0~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_15|gate_5|WideOr0~11 .lut_mask = "0ca0";
defparam \mux_15|gate_5|WideOr0~11 .operation_mode = "normal";
defparam \mux_15|gate_5|WideOr0~11 .output_mode = "comb_only";
defparam \mux_15|gate_5|WideOr0~11 .register_cascade_mode = "off";
defparam \mux_15|gate_5|WideOr0~11 .sum_lutc_input = "datac";
defparam \mux_15|gate_5|WideOr0~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N8
maxii_lcell \mux_15|gate_5|WideOr0~9 (
// Equation(s):
// \mux_15|gate_5|WideOr0~9_combout  = (\contador_display|ff_2|q~regout  & (\buffer_rolhas|ff[1]|q~regout  & (\buffer_rolhas|ff[6]|q~regout  & \buffer_rolhas|ff[5]|q~regout )))

	.clk(gnd),
	.dataa(\contador_display|ff_2|q~regout ),
	.datab(\buffer_rolhas|ff[1]|q~regout ),
	.datac(\buffer_rolhas|ff[6]|q~regout ),
	.datad(\buffer_rolhas|ff[5]|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_15|gate_5|WideOr0~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_15|gate_5|WideOr0~9 .lut_mask = "8000";
defparam \mux_15|gate_5|WideOr0~9 .operation_mode = "normal";
defparam \mux_15|gate_5|WideOr0~9 .output_mode = "comb_only";
defparam \mux_15|gate_5|WideOr0~9 .register_cascade_mode = "off";
defparam \mux_15|gate_5|WideOr0~9 .sum_lutc_input = "datac";
defparam \mux_15|gate_5|WideOr0~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y3_N7
maxii_lcell \mux_15|gate_5|WideOr0~10 (
// Equation(s):
// \mux_15|gate_5|WideOr0~10_combout  = (\mux_15|gate_5|WideOr0~9_combout ) # ((!\contador_dezenas_duzias|ff_2|q~regout  & (!\contador_display|ff_2|q~regout  & \contador_dezenas_duzias|ff_4|q~regout )))

	.clk(gnd),
	.dataa(\contador_dezenas_duzias|ff_2|q~regout ),
	.datab(\contador_display|ff_2|q~regout ),
	.datac(\contador_dezenas_duzias|ff_4|q~regout ),
	.datad(\mux_15|gate_5|WideOr0~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_15|gate_5|WideOr0~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_15|gate_5|WideOr0~10 .lut_mask = "ff10";
defparam \mux_15|gate_5|WideOr0~10 .operation_mode = "normal";
defparam \mux_15|gate_5|WideOr0~10 .output_mode = "comb_only";
defparam \mux_15|gate_5|WideOr0~10 .register_cascade_mode = "off";
defparam \mux_15|gate_5|WideOr0~10 .sum_lutc_input = "datac";
defparam \mux_15|gate_5|WideOr0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N7
maxii_lcell \mux_15|gate_5|WideOr0~12 (
// Equation(s):
// \mux_15|gate_5|WideOr0~12_combout  = (\mux_15|gate_5|WideOr0~5_combout ) # ((\mux_15|gate_5|WideOr0~10_combout ) # ((\mux_15|gate_5|WideOr0~11_combout  & \contador_display|ff_2|q~regout )))

	.clk(gnd),
	.dataa(\mux_15|gate_5|WideOr0~5_combout ),
	.datab(\mux_15|gate_5|WideOr0~11_combout ),
	.datac(\contador_display|ff_2|q~regout ),
	.datad(\mux_15|gate_5|WideOr0~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_15|gate_5|WideOr0~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_15|gate_5|WideOr0~12 .lut_mask = "ffea";
defparam \mux_15|gate_5|WideOr0~12 .operation_mode = "normal";
defparam \mux_15|gate_5|WideOr0~12 .output_mode = "comb_only";
defparam \mux_15|gate_5|WideOr0~12 .register_cascade_mode = "off";
defparam \mux_15|gate_5|WideOr0~12 .sum_lutc_input = "datac";
defparam \mux_15|gate_5|WideOr0~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y3_N4
maxii_lcell \mux_18|gate_5|WideOr0~0 (
// Equation(s):
// \mux_18|gate_5|WideOr0~0_combout  = ((\contador_display|ff_2|q~regout  & (\buffer_rolhas|ff[0]|q~regout )) # (!\contador_display|ff_2|q~regout  & ((\contador_dezenas_duzias|ff_1|q~regout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\contador_display|ff_2|q~regout ),
	.datac(\buffer_rolhas|ff[0]|q~regout ),
	.datad(\contador_dezenas_duzias|ff_1|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_18|gate_5|WideOr0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_18|gate_5|WideOr0~0 .lut_mask = "f3c0";
defparam \mux_18|gate_5|WideOr0~0 .operation_mode = "normal";
defparam \mux_18|gate_5|WideOr0~0 .output_mode = "comb_only";
defparam \mux_18|gate_5|WideOr0~0 .register_cascade_mode = "off";
defparam \mux_18|gate_5|WideOr0~0 .sum_lutc_input = "datac";
defparam \mux_18|gate_5|WideOr0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y2_N6
maxii_lcell \mux_17|gate_5|WideOr0~5 (
// Equation(s):
// \mux_17|gate_5|WideOr0~5_combout  = (\buffer_rolhas|ff[2]|q~regout  & ((\buffer_rolhas|ff[6]|q~regout ) # ((!\buffer_rolhas|ff[5]|q~regout  & !\buffer_rolhas|ff[4]|q~regout )))) # (!\buffer_rolhas|ff[2]|q~regout  & ((\buffer_rolhas|ff[4]|q~regout  & 
// (\buffer_rolhas|ff[5]|q~regout )) # (!\buffer_rolhas|ff[4]|q~regout  & ((\buffer_rolhas|ff[6]|q~regout )))))

	.clk(gnd),
	.dataa(\buffer_rolhas|ff[2]|q~regout ),
	.datab(\buffer_rolhas|ff[5]|q~regout ),
	.datac(\buffer_rolhas|ff[4]|q~regout ),
	.datad(\buffer_rolhas|ff[6]|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_17|gate_5|WideOr0~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_17|gate_5|WideOr0~5 .lut_mask = "ef42";
defparam \mux_17|gate_5|WideOr0~5 .operation_mode = "normal";
defparam \mux_17|gate_5|WideOr0~5 .output_mode = "comb_only";
defparam \mux_17|gate_5|WideOr0~5 .register_cascade_mode = "off";
defparam \mux_17|gate_5|WideOr0~5 .sum_lutc_input = "datac";
defparam \mux_17|gate_5|WideOr0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y3_N9
maxii_lcell \mux_17|gate_5|WideOr0~0 (
// Equation(s):
// \mux_17|gate_5|WideOr0~0_combout  = ((!\contador_display|ff_2|q~regout  & (!\contador_dezenas_duzias|ff_4|q~regout  & \contador_dezenas_duzias|ff_2|q~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\contador_display|ff_2|q~regout ),
	.datac(\contador_dezenas_duzias|ff_4|q~regout ),
	.datad(\contador_dezenas_duzias|ff_2|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_17|gate_5|WideOr0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_17|gate_5|WideOr0~0 .lut_mask = "0300";
defparam \mux_17|gate_5|WideOr0~0 .operation_mode = "normal";
defparam \mux_17|gate_5|WideOr0~0 .output_mode = "comb_only";
defparam \mux_17|gate_5|WideOr0~0 .register_cascade_mode = "off";
defparam \mux_17|gate_5|WideOr0~0 .sum_lutc_input = "datac";
defparam \mux_17|gate_5|WideOr0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y2_N7
maxii_lcell \mux_17|gate_5|WideOr0~1 (
// Equation(s):
// \mux_17|gate_5|WideOr0~1_combout  = ((\contador_display|ff_2|q~regout  & (\buffer_rolhas|ff[1]|q~regout  $ (!\buffer_rolhas|ff[3]|q~regout ))))

	.clk(gnd),
	.dataa(\buffer_rolhas|ff[1]|q~regout ),
	.datab(vcc),
	.datac(\contador_display|ff_2|q~regout ),
	.datad(\buffer_rolhas|ff[3]|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_17|gate_5|WideOr0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_17|gate_5|WideOr0~1 .lut_mask = "a050";
defparam \mux_17|gate_5|WideOr0~1 .operation_mode = "normal";
defparam \mux_17|gate_5|WideOr0~1 .output_mode = "comb_only";
defparam \mux_17|gate_5|WideOr0~1 .register_cascade_mode = "off";
defparam \mux_17|gate_5|WideOr0~1 .sum_lutc_input = "datac";
defparam \mux_17|gate_5|WideOr0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y2_N9
maxii_lcell \mux_17|gate_5|WideOr0~2 (
// Equation(s):
// \mux_17|gate_5|WideOr0~2_combout  = (\mux_17|gate_5|WideOr0~1_combout  & ((\buffer_rolhas|ff[5]|q~regout  & ((!\mux_15|gate_5|WideOr0~6_combout ))) # (!\buffer_rolhas|ff[5]|q~regout  & (!\buffer_rolhas|ff[6]|q~regout  & \mux_15|gate_5|WideOr0~6_combout 
// ))))

	.clk(gnd),
	.dataa(\buffer_rolhas|ff[6]|q~regout ),
	.datab(\buffer_rolhas|ff[5]|q~regout ),
	.datac(\mux_17|gate_5|WideOr0~1_combout ),
	.datad(\mux_15|gate_5|WideOr0~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_17|gate_5|WideOr0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_17|gate_5|WideOr0~2 .lut_mask = "10c0";
defparam \mux_17|gate_5|WideOr0~2 .operation_mode = "normal";
defparam \mux_17|gate_5|WideOr0~2 .output_mode = "comb_only";
defparam \mux_17|gate_5|WideOr0~2 .register_cascade_mode = "off";
defparam \mux_17|gate_5|WideOr0~2 .sum_lutc_input = "datac";
defparam \mux_17|gate_5|WideOr0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y2_N2
maxii_lcell \mux_17|gate_5|WideOr0~3 (
// Equation(s):
// \mux_17|gate_5|WideOr0~3_combout  = (!\buffer_rolhas|ff[5]|q~regout  & ((\buffer_rolhas|ff[2]|q~regout  & ((\buffer_rolhas|ff[4]|q~regout ) # (!\buffer_rolhas|ff[6]|q~regout ))) # (!\buffer_rolhas|ff[2]|q~regout  & ((\buffer_rolhas|ff[6]|q~regout ) # 
// (!\buffer_rolhas|ff[4]|q~regout )))))

	.clk(gnd),
	.dataa(\buffer_rolhas|ff[2]|q~regout ),
	.datab(\buffer_rolhas|ff[5]|q~regout ),
	.datac(\buffer_rolhas|ff[4]|q~regout ),
	.datad(\buffer_rolhas|ff[6]|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_17|gate_5|WideOr0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_17|gate_5|WideOr0~3 .lut_mask = "3123";
defparam \mux_17|gate_5|WideOr0~3 .operation_mode = "normal";
defparam \mux_17|gate_5|WideOr0~3 .output_mode = "comb_only";
defparam \mux_17|gate_5|WideOr0~3 .register_cascade_mode = "off";
defparam \mux_17|gate_5|WideOr0~3 .sum_lutc_input = "datac";
defparam \mux_17|gate_5|WideOr0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y2_N5
maxii_lcell \mux_17|gate_5|WideOr0~4 (
// Equation(s):
// \mux_17|gate_5|WideOr0~4_combout  = (\mux_17|gate_5|WideOr0~2_combout ) # ((\contador_display|ff_2|q~regout  & (\mux_16|gate_5|WideOr0~3_combout  & \mux_17|gate_5|WideOr0~3_combout )))

	.clk(gnd),
	.dataa(\contador_display|ff_2|q~regout ),
	.datab(\mux_16|gate_5|WideOr0~3_combout ),
	.datac(\mux_17|gate_5|WideOr0~2_combout ),
	.datad(\mux_17|gate_5|WideOr0~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_17|gate_5|WideOr0~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_17|gate_5|WideOr0~4 .lut_mask = "f8f0";
defparam \mux_17|gate_5|WideOr0~4 .operation_mode = "normal";
defparam \mux_17|gate_5|WideOr0~4 .output_mode = "comb_only";
defparam \mux_17|gate_5|WideOr0~4 .register_cascade_mode = "off";
defparam \mux_17|gate_5|WideOr0~4 .sum_lutc_input = "datac";
defparam \mux_17|gate_5|WideOr0~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y3_N1
maxii_lcell \mux_17|gate_5|WideOr0~6 (
// Equation(s):
// \mux_17|gate_5|WideOr0~6_combout  = (\mux_17|gate_5|WideOr0~0_combout ) # ((\mux_17|gate_5|WideOr0~4_combout ) # ((\mux_17|gate_5|WideOr0~5_combout  & \mux_15|gate_5|WideOr0~4_combout )))

	.clk(gnd),
	.dataa(\mux_17|gate_5|WideOr0~5_combout ),
	.datab(\mux_15|gate_5|WideOr0~4_combout ),
	.datac(\mux_17|gate_5|WideOr0~0_combout ),
	.datad(\mux_17|gate_5|WideOr0~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_17|gate_5|WideOr0~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_17|gate_5|WideOr0~6 .lut_mask = "fff8";
defparam \mux_17|gate_5|WideOr0~6 .operation_mode = "normal";
defparam \mux_17|gate_5|WideOr0~6 .output_mode = "comb_only";
defparam \mux_17|gate_5|WideOr0~6 .register_cascade_mode = "off";
defparam \mux_17|gate_5|WideOr0~6 .sum_lutc_input = "datac";
defparam \mux_17|gate_5|WideOr0~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y3_N7
maxii_lcell \bcd_1|gate_23|WideOr0~0 (
// Equation(s):
// \bcd_1|gate_23|WideOr0~0_combout  = (\mux_15|gate_5|WideOr0~12_combout ) # ((\mux_16|gate_5|WideOr0~13_combout  & ((!\mux_17|gate_5|WideOr0~6_combout ) # (!\mux_18|gate_5|WideOr0~0_combout ))) # (!\mux_16|gate_5|WideOr0~13_combout  & 
// ((\mux_17|gate_5|WideOr0~6_combout ))))

	.clk(gnd),
	.dataa(\mux_16|gate_5|WideOr0~13_combout ),
	.datab(\mux_15|gate_5|WideOr0~12_combout ),
	.datac(\mux_18|gate_5|WideOr0~0_combout ),
	.datad(\mux_17|gate_5|WideOr0~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\bcd_1|gate_23|WideOr0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \bcd_1|gate_23|WideOr0~0 .lut_mask = "dfee";
defparam \bcd_1|gate_23|WideOr0~0 .operation_mode = "normal";
defparam \bcd_1|gate_23|WideOr0~0 .output_mode = "comb_only";
defparam \bcd_1|gate_23|WideOr0~0 .register_cascade_mode = "off";
defparam \bcd_1|gate_23|WideOr0~0 .sum_lutc_input = "datac";
defparam \bcd_1|gate_23|WideOr0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y3_N8
maxii_lcell \bcd_1|gate_19|WideOr0~0 (
// Equation(s):
// \bcd_1|gate_19|WideOr0~0_combout  = (\mux_15|gate_5|WideOr0~12_combout ) # ((\mux_16|gate_5|WideOr0~13_combout  & ((!\mux_17|gate_5|WideOr0~6_combout ) # (!\mux_18|gate_5|WideOr0~0_combout ))) # (!\mux_16|gate_5|WideOr0~13_combout  & 
// (!\mux_18|gate_5|WideOr0~0_combout  & !\mux_17|gate_5|WideOr0~6_combout )))

	.clk(gnd),
	.dataa(\mux_16|gate_5|WideOr0~13_combout ),
	.datab(\mux_15|gate_5|WideOr0~12_combout ),
	.datac(\mux_18|gate_5|WideOr0~0_combout ),
	.datad(\mux_17|gate_5|WideOr0~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\bcd_1|gate_19|WideOr0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \bcd_1|gate_19|WideOr0~0 .lut_mask = "ceef";
defparam \bcd_1|gate_19|WideOr0~0 .operation_mode = "normal";
defparam \bcd_1|gate_19|WideOr0~0 .output_mode = "comb_only";
defparam \bcd_1|gate_19|WideOr0~0 .register_cascade_mode = "off";
defparam \bcd_1|gate_19|WideOr0~0 .sum_lutc_input = "datac";
defparam \bcd_1|gate_19|WideOr0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y3_N2
maxii_lcell \bcd_1|gate_15|S~0 (
// Equation(s):
// \bcd_1|gate_15|S~0_combout  = (!\mux_18|gate_5|WideOr0~0_combout  & (((\mux_17|gate_5|WideOr0~6_combout ) # (!\mux_16|gate_5|WideOr0~13_combout ))))

	.clk(gnd),
	.dataa(\mux_18|gate_5|WideOr0~0_combout ),
	.datab(vcc),
	.datac(\mux_16|gate_5|WideOr0~13_combout ),
	.datad(\mux_17|gate_5|WideOr0~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\bcd_1|gate_15|S~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \bcd_1|gate_15|S~0 .lut_mask = "5505";
defparam \bcd_1|gate_15|S~0 .operation_mode = "normal";
defparam \bcd_1|gate_15|S~0 .output_mode = "comb_only";
defparam \bcd_1|gate_15|S~0 .register_cascade_mode = "off";
defparam \bcd_1|gate_15|S~0 .sum_lutc_input = "datac";
defparam \bcd_1|gate_15|S~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y3_N6
maxii_lcell \bcd_1|gate_12|WideOr0~0 (
// Equation(s):
// \bcd_1|gate_12|WideOr0~0_combout  = (\mux_15|gate_5|WideOr0~12_combout ) # ((\mux_16|gate_5|WideOr0~13_combout  & (\mux_18|gate_5|WideOr0~0_combout  $ (\mux_17|gate_5|WideOr0~6_combout ))) # (!\mux_16|gate_5|WideOr0~13_combout  & 
// ((\mux_17|gate_5|WideOr0~6_combout ) # (!\mux_18|gate_5|WideOr0~0_combout ))))

	.clk(gnd),
	.dataa(\mux_16|gate_5|WideOr0~13_combout ),
	.datab(\mux_15|gate_5|WideOr0~12_combout ),
	.datac(\mux_18|gate_5|WideOr0~0_combout ),
	.datad(\mux_17|gate_5|WideOr0~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\bcd_1|gate_12|WideOr0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \bcd_1|gate_12|WideOr0~0 .lut_mask = "dfed";
defparam \bcd_1|gate_12|WideOr0~0 .operation_mode = "normal";
defparam \bcd_1|gate_12|WideOr0~0 .output_mode = "comb_only";
defparam \bcd_1|gate_12|WideOr0~0 .register_cascade_mode = "off";
defparam \bcd_1|gate_12|WideOr0~0 .sum_lutc_input = "datac";
defparam \bcd_1|gate_12|WideOr0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y3_N0
maxii_lcell \bcd_1|gate_7|WideOr0 (
// Equation(s):
// \bcd_1|gate_7|WideOr0~combout  = (\mux_18|gate_5|WideOr0~0_combout ) # (((\mux_16|gate_5|WideOr0~13_combout ) # (!\mux_17|gate_5|WideOr0~6_combout )))

	.clk(gnd),
	.dataa(\mux_18|gate_5|WideOr0~0_combout ),
	.datab(vcc),
	.datac(\mux_16|gate_5|WideOr0~13_combout ),
	.datad(\mux_17|gate_5|WideOr0~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\bcd_1|gate_7|WideOr0~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \bcd_1|gate_7|WideOr0 .lut_mask = "faff";
defparam \bcd_1|gate_7|WideOr0 .operation_mode = "normal";
defparam \bcd_1|gate_7|WideOr0 .output_mode = "comb_only";
defparam \bcd_1|gate_7|WideOr0 .register_cascade_mode = "off";
defparam \bcd_1|gate_7|WideOr0 .sum_lutc_input = "datac";
defparam \bcd_1|gate_7|WideOr0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y3_N9
maxii_lcell \bcd_1|gate_6|WideOr0 (
// Equation(s):
// \bcd_1|gate_6|WideOr0~combout  = ((\mux_18|gate_5|WideOr0~0_combout  $ (!\mux_17|gate_5|WideOr0~6_combout )) # (!\mux_16|gate_5|WideOr0~13_combout ))

	.clk(gnd),
	.dataa(\mux_18|gate_5|WideOr0~0_combout ),
	.datab(vcc),
	.datac(\mux_16|gate_5|WideOr0~13_combout ),
	.datad(\mux_17|gate_5|WideOr0~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\bcd_1|gate_6|WideOr0~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \bcd_1|gate_6|WideOr0 .lut_mask = "af5f";
defparam \bcd_1|gate_6|WideOr0 .operation_mode = "normal";
defparam \bcd_1|gate_6|WideOr0 .output_mode = "comb_only";
defparam \bcd_1|gate_6|WideOr0 .register_cascade_mode = "off";
defparam \bcd_1|gate_6|WideOr0 .sum_lutc_input = "datac";
defparam \bcd_1|gate_6|WideOr0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y3_N3
maxii_lcell \bcd_1|gate_3|WideOr0~0 (
// Equation(s):
// \bcd_1|gate_3|WideOr0~0_combout  = (\mux_15|gate_5|WideOr0~12_combout ) # ((\mux_17|gate_5|WideOr0~6_combout ) # (\mux_16|gate_5|WideOr0~13_combout  $ (!\mux_18|gate_5|WideOr0~0_combout )))

	.clk(gnd),
	.dataa(\mux_16|gate_5|WideOr0~13_combout ),
	.datab(\mux_15|gate_5|WideOr0~12_combout ),
	.datac(\mux_18|gate_5|WideOr0~0_combout ),
	.datad(\mux_17|gate_5|WideOr0~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\bcd_1|gate_3|WideOr0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \bcd_1|gate_3|WideOr0~0 .lut_mask = "ffed";
defparam \bcd_1|gate_3|WideOr0~0 .operation_mode = "normal";
defparam \bcd_1|gate_3|WideOr0~0 .output_mode = "comb_only";
defparam \bcd_1|gate_3|WideOr0~0 .register_cascade_mode = "off";
defparam \bcd_1|gate_3|WideOr0~0 .sum_lutc_input = "datac";
defparam \bcd_1|gate_3|WideOr0~0 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_76,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \m~I (
	.datain(\mef_1|gate_11|WideAnd0~combout ),
	.oe(vcc),
	.combout(),
	.padio(m));
// synopsys translate_off
defparam \m~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_73,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \ve~I (
	.datain(\mef_1|gate_10|WideAnd0~combout ),
	.oe(vcc),
	.combout(),
	.padio(ve));
// synopsys translate_off
defparam \ve~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_86,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \al~I (
	.datain(\mef_1|gate_9|WideAnd0~combout ),
	.oe(vcc),
	.combout(),
	.padio(al));
// synopsys translate_off
defparam \al~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_72,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \Nal~I (
	.datain(!\mef_1|gate_9|WideAnd0~combout ),
	.oe(vcc),
	.combout(),
	.padio(Nal));
// synopsys translate_off
defparam \Nal~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_75,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \ev~I (
	.datain(\mef_1|gate_8|S~1_combout ),
	.oe(vcc),
	.combout(),
	.padio(ev));
// synopsys translate_off
defparam \ev~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_69,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \mef_estado[0]~I (
	.datain(\mef_1|jk_2|q~regout ),
	.oe(vcc),
	.combout(),
	.padio(mef_estado[0]));
// synopsys translate_off
defparam \mef_estado[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_71,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \mef_estado[1]~I (
	.datain(\mef_1|jk_1|q~regout ),
	.oe(vcc),
	.combout(),
	.padio(mef_estado[1]));
// synopsys translate_off
defparam \mef_estado[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_96,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \Nout_7seg[0]~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(Nout_7seg[0]));
// synopsys translate_off
defparam \Nout_7seg[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_39,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \Nout_7seg[1]~I (
	.datain(!\bcd_1|gate_23|WideOr0~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(Nout_7seg[1]));
// synopsys translate_off
defparam \Nout_7seg[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_92,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \Nout_7seg[2]~I (
	.datain(!\bcd_1|gate_19|WideOr0~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(Nout_7seg[2]));
// synopsys translate_off
defparam \Nout_7seg[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_100,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \Nout_7seg[3]~I (
	.datain(!\bcd_1|gate_15|S~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(Nout_7seg[3]));
// synopsys translate_off
defparam \Nout_7seg[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_98,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \Nout_7seg[4]~I (
	.datain(!\bcd_1|gate_12|WideOr0~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(Nout_7seg[4]));
// synopsys translate_off
defparam \Nout_7seg[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_41,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \Nout_7seg[5]~I (
	.datain(!\bcd_1|gate_7|WideOr0~combout ),
	.oe(vcc),
	.combout(),
	.padio(Nout_7seg[5]));
// synopsys translate_off
defparam \Nout_7seg[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_70,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \Nout_7seg[6]~I (
	.datain(!\bcd_1|gate_6|WideOr0~combout ),
	.oe(vcc),
	.combout(),
	.padio(Nout_7seg[6]));
// synopsys translate_off
defparam \Nout_7seg[6]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_90,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \Nout_7seg[7]~I (
	.datain(!\bcd_1|gate_3|WideOr0~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(Nout_7seg[7]));
// synopsys translate_off
defparam \Nout_7seg[7]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_37,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \Nac_7segmentos[0]~I (
	.datain(!\contador_display|ff_2|q~regout ),
	.oe(vcc),
	.combout(),
	.padio(Nac_7segmentos[0]));
// synopsys translate_off
defparam \Nac_7segmentos[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_68,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \Nac_7segmentos[1]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(Nac_7segmentos[1]));
// synopsys translate_off
defparam \Nac_7segmentos[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_66,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \Nac_7segmentos[2]~I (
	.datain(\contador_display|ff_2|q~regout ),
	.oe(vcc),
	.combout(),
	.padio(Nac_7segmentos[2]));
// synopsys translate_off
defparam \Nac_7segmentos[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_88,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \Nac_7segmentos[3]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(Nac_7segmentos[3]));
// synopsys translate_off
defparam \Nac_7segmentos[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_44,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \op_c_deboucing~I (
	.datain(gnd),
	.oe(gnd),
	.combout(),
	.padio(op_c_deboucing));
// synopsys translate_off
defparam \op_c_deboucing~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_85,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test_buffer_entrada[0]~I (
	.datain(\mux_14|OUT~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(test_buffer_entrada[0]));
// synopsys translate_off
defparam \test_buffer_entrada[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_82,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test_buffer_entrada[1]~I (
	.datain(\mux_13|OUT~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(test_buffer_entrada[1]));
// synopsys translate_off
defparam \test_buffer_entrada[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_87,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test_buffer_entrada[2]~I (
	.datain(\mux_12|OUT~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(test_buffer_entrada[2]));
// synopsys translate_off
defparam \test_buffer_entrada[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_83,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test_buffer_entrada[3]~I (
	.datain(\mux_11|OUT~0 ),
	.oe(vcc),
	.combout(),
	.padio(test_buffer_entrada[3]));
// synopsys translate_off
defparam \test_buffer_entrada[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_42,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test_buffer_entrada[4]~I (
	.datain(\mux_10|OUT~0 ),
	.oe(vcc),
	.combout(),
	.padio(test_buffer_entrada[4]));
// synopsys translate_off
defparam \test_buffer_entrada[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_89,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test_buffer_entrada[5]~I (
	.datain(\mux_9|OUT~0 ),
	.oe(vcc),
	.combout(),
	.padio(test_buffer_entrada[5]));
// synopsys translate_off
defparam \test_buffer_entrada[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_81,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test_buffer_entrada[6]~I (
	.datain(\mux_8|OUT~0 ),
	.oe(vcc),
	.combout(),
	.padio(test_buffer_entrada[6]));
// synopsys translate_off
defparam \test_buffer_entrada[6]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_91,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test_buffer_saida[0]~I (
	.datain(\buffer_rolhas|ff[0]|q~regout ),
	.oe(vcc),
	.combout(),
	.padio(test_buffer_saida[0]));
// synopsys translate_off
defparam \test_buffer_saida[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test_buffer_saida[1]~I (
	.datain(\buffer_rolhas|ff[1]|q~regout ),
	.oe(vcc),
	.combout(),
	.padio(test_buffer_saida[1]));
// synopsys translate_off
defparam \test_buffer_saida[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test_buffer_saida[2]~I (
	.datain(\buffer_rolhas|ff[2]|q~regout ),
	.oe(vcc),
	.combout(),
	.padio(test_buffer_saida[2]));
// synopsys translate_off
defparam \test_buffer_saida[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test_buffer_saida[3]~I (
	.datain(\buffer_rolhas|ff[3]|q~regout ),
	.oe(vcc),
	.combout(),
	.padio(test_buffer_saida[3]));
// synopsys translate_off
defparam \test_buffer_saida[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test_buffer_saida[4]~I (
	.datain(\buffer_rolhas|ff[4]|q~regout ),
	.oe(vcc),
	.combout(),
	.padio(test_buffer_saida[4]));
// synopsys translate_off
defparam \test_buffer_saida[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test_buffer_saida[5]~I (
	.datain(\buffer_rolhas|ff[5]|q~regout ),
	.oe(vcc),
	.combout(),
	.padio(test_buffer_saida[5]));
// synopsys translate_off
defparam \test_buffer_saida[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test_buffer_saida[6]~I (
	.datain(\buffer_rolhas|ff[6]|q~regout ),
	.oe(vcc),
	.combout(),
	.padio(test_buffer_saida[6]));
// synopsys translate_off
defparam \test_buffer_saida[6]~I .operation_mode = "output";
// synopsys translate_on

endmodule
