Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Thu Jan 23 22:39:24 2025
| Host         : LAPTOP-I6E0CIJ5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file YAHTZEE_timing_summary_routed.rpt -pb YAHTZEE_timing_summary_routed.pb -rpx YAHTZEE_timing_summary_routed.rpx -warn_on_violation
| Design       : YAHTZEE
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     320         
LUTAR-1    Warning           LUT drives async reset alert    2           
TIMING-16  Warning           Large setup violation           4           
TIMING-18  Warning           Missing input or output delay   25          
TIMING-20  Warning           Non-clocked latch               81          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (462)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (461)
5. checking no_input_delay (9)
6. checking no_output_delay (31)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (462)
--------------------------
 There are 34 register/latch pins with no clock driven by root clock pin: display/HZ1/CLK_TEMP_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/HZ2/CLK_TEMP_reg/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: fsm/H_JP1_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: fsm/intermitente_reg/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: fsm/jugador_n_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: fsm/primer_enter_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: fsm/primer_enter_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: fsm/primer_enter_reg[8]/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: fsm/sumturno1_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: puntuaciones1/instance1/ready_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: puntuaciones1/instance2/ready_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: puntuaciones1/instance3/ready_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: puntuaciones1/instance4/ready_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: puntuaciones1/instance5/ready_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: puntuaciones1/instance6/ready_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: puntuaciones1/instance_case_c/ready_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: puntuaciones1/instance_case_t/ready_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: puntuaciones1/instance_case_y/ready_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: puntuaciones1/instance_caso_eg/ready_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: puntuaciones1/instance_caso_ep/ready_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: puntuaciones1/instance_caso_fullh/ready_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: puntuaciones1/instance_caso_m/ready_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: puntuaciones2/instance1/ready_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: puntuaciones2/instance2/ready_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: puntuaciones2/instance3/ready_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: puntuaciones2/instance4/ready_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: puntuaciones2/instance5/ready_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: puntuaciones2/instance6/ready_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: puntuaciones2/instance_case_c/ready_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: puntuaciones2/instance_case_t/ready_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: puntuaciones2/instance_case_y/ready_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: puntuaciones2/instance_caso_eg/ready_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: puntuaciones2/instance_caso_ep/ready_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: puntuaciones2/instance_caso_fullh/ready_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: puntuaciones2/instance_caso_m/ready_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (461)
--------------------------------------------------
 There are 461 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (31)
--------------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -7.035      -26.931                      4                  427        0.146        0.000                      0                  427        4.020        0.000                       0                   315  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -7.035      -26.931                      4                  403        0.146        0.000                      0                  403        4.020        0.000                       0                   315  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              5.739        0.000                      0                   24        1.135        0.000                      0                   24  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            4  Failing Endpoints,  Worst Slack       -7.035ns,  Total Violation      -26.931ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.146ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.035ns  (required time - arrival time)
  Source:                 dados_aleatorios/dados_i_reg[1][0]_replica/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance_caso_eg/resultado_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.987ns  (logic 7.444ns (43.822%)  route 9.543ns (56.178%))
  Logic Levels:           22  (CARRY4=8 LUT3=1 LUT4=3 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.634     5.237    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X44Y92         FDPE                                         r  dados_aleatorios/dados_i_reg[1][0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y92         FDPE (Prop_fdpe_C_Q)         0.456     5.693 r  dados_aleatorios/dados_i_reg[1][0]_replica/Q
                         net (fo=28, routed)          0.951     6.643    dados_aleatorios/dados[1][0]_repN
    SLICE_X42Y94         LUT4 (Prop_lut4_I1_O)        0.124     6.767 r  dados_aleatorios/resultado[4]_i_101__1/O
                         net (fo=1, routed)           0.000     6.767    dados_aleatorios/resultado[4]_i_101__1_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     7.225 r  dados_aleatorios/resultado_reg[4]_i_67__0/CO[1]
                         net (fo=23, routed)          0.562     7.787    dados_aleatorios/resultado_reg[4]_i_67__0_n_2
    SLICE_X41Y96         LUT6 (Prop_lut6_I4_O)        0.332     8.119 r  dados_aleatorios/resultado[4]_i_103__0_comp/O
                         net (fo=1, routed)           0.195     8.314    dados_aleatorios/resultado[4]_i_103__0_n_0
    SLICE_X40Y96         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     8.779 r  dados_aleatorios/resultado_reg[4]_i_68__0/CO[1]
                         net (fo=17, routed)          0.461     9.240    dados_aleatorios/resultado_reg[4]_i_68__0_n_2
    SLICE_X40Y97         LUT5 (Prop_lut5_I4_O)        0.329     9.569 f  dados_aleatorios/resultado[4]_i_118__0/O
                         net (fo=1, routed)           0.289     9.858    dados_aleatorios/puntuaciones1/instance_caso_eg/p_2_in[1]
    SLICE_X41Y98         LUT5 (Prop_lut5_I1_O)        0.124     9.982 r  dados_aleatorios/resultado[4]_i_112__0_comp/O
                         net (fo=1, routed)           0.336    10.318    dados_aleatorios/resultado[4]_i_112__0_n_0
    SLICE_X42Y98         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488    10.806 r  dados_aleatorios/resultado_reg[4]_i_97__0/CO[1]
                         net (fo=6, routed)           0.478    11.284    dados_aleatorios/resultado_reg[4]_i_97__0_n_2
    SLICE_X43Y98         LUT6 (Prop_lut6_I5_O)        0.332    11.616 r  dados_aleatorios/resultado[4]_i_83__0/O
                         net (fo=4, routed)           0.589    12.205    dados_aleatorios/resultado[4]_i_83__0_n_0
    SLICE_X45Y99         LUT6 (Prop_lut6_I5_O)        0.124    12.329 r  dados_aleatorios/resultado[4]_i_107__0/O
                         net (fo=1, routed)           0.330    12.659    dados_aleatorios/resultado[4]_i_107__0_n_0
    SLICE_X45Y98         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    13.124 r  dados_aleatorios/resultado_reg[4]_i_82__0/CO[1]
                         net (fo=8, routed)           0.472    13.596    dados_aleatorios/resultado_reg[4]_i_82__0_n_2
    SLICE_X45Y97         LUT5 (Prop_lut5_I4_O)        0.329    13.925 r  dados_aleatorios/resultado[4]_i_61__0/O
                         net (fo=5, routed)           0.609    14.534    dados_aleatorios/resultado[4]_i_61__0_n_0
    SLICE_X42Y97         LUT4 (Prop_lut4_I1_O)        0.124    14.658 r  dados_aleatorios/resultado[4]_i_96__0/O
                         net (fo=1, routed)           0.000    14.658    dados_aleatorios/resultado[4]_i_96__0_n_0
    SLICE_X42Y97         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    15.116 r  dados_aleatorios/resultado_reg[4]_i_54__0/CO[1]
                         net (fo=11, routed)          0.366    15.482    dados_aleatorios/resultado_reg[4]_i_54__0_n_2
    SLICE_X45Y97         LUT3 (Prop_lut3_I2_O)        0.332    15.814 r  dados_aleatorios/resultado[4]_i_52__0/O
                         net (fo=8, routed)           0.877    16.690    dados_aleatorios/resultado[4]_i_52__0_n_0
    SLICE_X45Y95         LUT6 (Prop_lut6_I3_O)        0.124    16.814 r  dados_aleatorios/resultado[4]_i_86__0/O
                         net (fo=1, routed)           0.195    17.009    dados_aleatorios/resultado[4]_i_86__0_n_0
    SLICE_X44Y95         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    17.474 r  dados_aleatorios/resultado_reg[4]_i_48__0/CO[1]
                         net (fo=20, routed)          0.785    18.259    dados_aleatorios/resultado_reg[4]_i_48__0_n_2
    SLICE_X47Y94         LUT6 (Prop_lut6_I4_O)        0.329    18.588 r  dados_aleatorios/resultado[4]_i_89__0/O
                         net (fo=1, routed)           0.330    18.919    dados_aleatorios/resultado[4]_i_89__0_n_0
    SLICE_X46Y95         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.456    19.375 r  dados_aleatorios/resultado_reg[4]_i_53__0/CO[1]
                         net (fo=6, routed)           0.420    19.795    dados_aleatorios/resultado_reg[4]_i_53__0_n_2
    SLICE_X47Y95         LUT6 (Prop_lut6_I0_O)        0.332    20.127 r  dados_aleatorios/resultado[4]_i_20__0/O
                         net (fo=1, routed)           0.000    20.127    dados_aleatorios/resultado[4]_i_20__0_n_0
    SLICE_X47Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.677 r  dados_aleatorios/resultado_reg[4]_i_7__0/CO[3]
                         net (fo=1, routed)           1.035    21.711    dados_aleatorios/resultado_reg[4]_i_7__0_n_0
    SLICE_X51Y96         LUT4 (Prop_lut4_I0_O)        0.124    21.835 r  dados_aleatorios/resultado[4]_i_3__0/O
                         net (fo=1, routed)           0.264    22.100    dados_aleatorios/resultado[4]_i_3__0_n_0
    SLICE_X51Y96         LUT6 (Prop_lut6_I1_O)        0.124    22.224 r  dados_aleatorios/resultado[4]_i_1__1/O
                         net (fo=1, routed)           0.000    22.224    puntuaciones1/instance_caso_eg/resultado_reg[4]_1
    SLICE_X51Y96         FDCE                                         r  puntuaciones1/instance_caso_eg/resultado_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.511    14.934    puntuaciones1/instance_caso_eg/clk_IBUF_BUFG
    SLICE_X51Y96         FDCE                                         r  puntuaciones1/instance_caso_eg/resultado_reg[4]/C
                         clock pessimism              0.259    15.193    
                         clock uncertainty           -0.035    15.157    
    SLICE_X51Y96         FDCE (Setup_fdce_C_D)        0.031    15.188    puntuaciones1/instance_caso_eg/resultado_reg[4]
  -------------------------------------------------------------------
                         required time                         15.188    
                         arrival time                         -22.224    
  -------------------------------------------------------------------
                         slack                                 -7.035    

Slack (VIOLATED) :        -6.882ns  (required time - arrival time)
  Source:                 dados_aleatorios/dados_i_reg[0][0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance_caso_ep/resultado_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.836ns  (logic 7.415ns (44.043%)  route 9.421ns (55.957%))
  Logic Levels:           22  (CARRY4=8 LUT3=2 LUT4=4 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.634     5.237    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X43Y92         FDPE                                         r  dados_aleatorios/dados_i_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y92         FDPE (Prop_fdpe_C_Q)         0.456     5.693 r  dados_aleatorios/dados_i_reg[0][0]/Q
                         net (fo=70, routed)          0.933     6.626    dados_aleatorios/dados[0][0]
    SLICE_X42Y92         LUT4 (Prop_lut4_I0_O)        0.124     6.750 r  dados_aleatorios/resultado[4]_i_101__0/O
                         net (fo=1, routed)           0.000     6.750    dados_aleatorios/resultado[4]_i_101__0_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     7.208 r  dados_aleatorios/resultado_reg[4]_i_67/CO[1]
                         net (fo=25, routed)          0.518     7.726    dados_aleatorios/resultado_reg[4]_i_67_n_2
    SLICE_X45Y93         LUT6 (Prop_lut6_I4_O)        0.332     8.058 r  dados_aleatorios/resultado[4]_i_103_comp/O
                         net (fo=1, routed)           0.336     8.394    dados_aleatorios/resultado[4]_i_103_n_0
    SLICE_X44Y92         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     8.859 r  dados_aleatorios/resultado_reg[4]_i_68/CO[1]
                         net (fo=18, routed)          0.508     9.368    dados_aleatorios/resultado_reg[4]_i_68_n_2
    SLICE_X43Y90         LUT5 (Prop_lut5_I4_O)        0.329     9.697 r  dados_aleatorios/resultado[4]_i_37/O
                         net (fo=9, routed)           0.687    10.383    dados_aleatorios/puntuaciones1/instance_caso_ep/p_1_in__0[1]
    SLICE_X41Y90         LUT4 (Prop_lut4_I2_O)        0.124    10.507 r  dados_aleatorios/resultado[4]_i_72/O
                         net (fo=1, routed)           0.000    10.507    dados_aleatorios/resultado[4]_i_72_n_0
    SLICE_X41Y90         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    10.964 r  dados_aleatorios/resultado_reg[4]_i_35/CO[1]
                         net (fo=29, routed)          0.559    11.524    dados_aleatorios/puntuaciones1/instance_caso_ep/p_0_in
    SLICE_X42Y90         LUT3 (Prop_lut3_I2_O)        0.329    11.853 r  dados_aleatorios/resultado[4]_i_42/O
                         net (fo=3, routed)           0.569    12.422    dados_aleatorios/puntuaciones1/instance_caso_ep/dados_aux[3]__0[1]
    SLICE_X42Y90         LUT6 (Prop_lut6_I5_O)        0.124    12.546 r  dados_aleatorios/resultado[4]_i_74/O
                         net (fo=1, routed)           0.346    12.892    dados_aleatorios/resultado[4]_i_74_n_0
    SLICE_X40Y90         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    13.357 r  dados_aleatorios/resultado_reg[4]_i_36/CO[1]
                         net (fo=11, routed)          0.372    13.728    dados_aleatorios/puntuaciones1/instance_caso_ep/dados_aux[4]1
    SLICE_X42Y90         LUT5 (Prop_lut5_I4_O)        0.329    14.057 r  dados_aleatorios/resultado[4]_i_49/O
                         net (fo=9, routed)           0.818    14.875    dados_aleatorios/resultado[4]_i_49_n_0
    SLICE_X44Y90         LUT4 (Prop_lut4_I3_O)        0.124    14.999 r  dados_aleatorios/resultado[4]_i_80/O
                         net (fo=1, routed)           0.000    14.999    dados_aleatorios/resultado[4]_i_80_n_0
    SLICE_X44Y90         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    15.456 r  dados_aleatorios/resultado_reg[4]_i_39/CO[1]
                         net (fo=26, routed)          0.596    16.052    dados_aleatorios/resultado_reg[4]_i_39_n_2
    SLICE_X45Y90         LUT3 (Prop_lut3_I2_O)        0.329    16.381 f  dados_aleatorios/resultado[4]_i_60/O
                         net (fo=4, routed)           0.287    16.668    dados_aleatorios/resultado[4]_i_60_n_0
    SLICE_X45Y90         LUT6 (Prop_lut6_I4_O)        0.124    16.792 r  dados_aleatorios/resultado[4]_i_86/O
                         net (fo=1, routed)           0.336    17.128    dados_aleatorios/resultado[4]_i_86_n_0
    SLICE_X46Y90         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488    17.616 r  dados_aleatorios/resultado_reg[4]_i_48/CO[1]
                         net (fo=20, routed)          0.532    18.148    dados_aleatorios/resultado_reg[4]_i_48_n_2
    SLICE_X49Y91         LUT6 (Prop_lut6_I4_O)        0.332    18.480 r  dados_aleatorios/resultado[4]_i_89/O
                         net (fo=1, routed)           0.323    18.804    dados_aleatorios/resultado[4]_i_89_n_0
    SLICE_X46Y91         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.456    19.260 r  dados_aleatorios/resultado_reg[4]_i_53/CO[1]
                         net (fo=6, routed)           0.374    19.633    dados_aleatorios/resultado_reg[4]_i_53_n_2
    SLICE_X46Y92         LUT6 (Prop_lut6_I0_O)        0.332    19.965 r  dados_aleatorios/resultado[4]_i_20/O
                         net (fo=1, routed)           0.000    19.965    dados_aleatorios/resultado[4]_i_20_n_0
    SLICE_X46Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.498 r  dados_aleatorios/resultado_reg[4]_i_7/CO[3]
                         net (fo=1, routed)           0.931    21.429    dados_aleatorios/resultado_reg[4]_i_7_n_0
    SLICE_X49Y92         LUT4 (Prop_lut4_I0_O)        0.124    21.553 r  dados_aleatorios/resultado[4]_i_3/O
                         net (fo=1, routed)           0.395    21.948    dados_aleatorios/resultado[4]_i_3_n_0
    SLICE_X47Y91         LUT6 (Prop_lut6_I1_O)        0.124    22.072 r  dados_aleatorios/resultado[4]_i_1__0/O
                         net (fo=1, routed)           0.000    22.072    puntuaciones1/instance_caso_ep/resultado_reg[4]_1
    SLICE_X47Y91         FDCE                                         r  puntuaciones1/instance_caso_ep/resultado_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.512    14.935    puntuaciones1/instance_caso_ep/clk_IBUF_BUFG
    SLICE_X47Y91         FDCE                                         r  puntuaciones1/instance_caso_ep/resultado_reg[4]/C
                         clock pessimism              0.259    15.194    
                         clock uncertainty           -0.035    15.158    
    SLICE_X47Y91         FDCE (Setup_fdce_C_D)        0.032    15.190    puntuaciones1/instance_caso_ep/resultado_reg[4]
  -------------------------------------------------------------------
                         required time                         15.190    
                         arrival time                         -22.072    
  -------------------------------------------------------------------
                         slack                                 -6.882    

Slack (VIOLATED) :        -6.537ns  (required time - arrival time)
  Source:                 dados_aleatorios/dados_i_reg[0][1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance_caso_eg/resultado_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.546ns  (logic 7.626ns (46.090%)  route 8.920ns (53.910%))
  Logic Levels:           22  (CARRY4=8 LUT3=2 LUT4=4 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 14.940 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.633     5.236    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X47Y92         FDPE                                         r  dados_aleatorios/dados_i_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y92         FDPE (Prop_fdpe_C_Q)         0.456     5.692 r  dados_aleatorios/dados_i_reg[0][1]/Q
                         net (fo=70, routed)          1.022     6.714    dados_aleatorios/dados[0][1]
    SLICE_X40Y92         LUT4 (Prop_lut4_I2_O)        0.124     6.838 r  dados_aleatorios/resultado[4]_i_101/O
                         net (fo=1, routed)           0.000     6.838    dados_aleatorios/resultado[4]_i_101_n_0
    SLICE_X40Y92         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     7.295 r  dados_aleatorios/resultado_reg[4]_i_67__2/CO[1]
                         net (fo=24, routed)          0.527     7.821    dados_aleatorios/resultado_reg[4]_i_67__2_n_2
    SLICE_X41Y91         LUT6 (Prop_lut6_I4_O)        0.329     8.150 r  dados_aleatorios/resultado[4]_i_103__2_comp/O
                         net (fo=1, routed)           0.324     8.474    dados_aleatorios/resultado[4]_i_103__2_n_0
    SLICE_X39Y92         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     8.939 r  dados_aleatorios/resultado_reg[4]_i_68__2/CO[1]
                         net (fo=16, routed)          0.416     9.355    dados_aleatorios/resultado_reg[4]_i_68__2_n_2
    SLICE_X37Y92         LUT5 (Prop_lut5_I4_O)        0.329     9.684 r  dados_aleatorios/resultado[4]_i_38__2/O
                         net (fo=11, routed)          0.645    10.329    dados_aleatorios/puntuaciones2/instance_caso_eg/p_1_in__0[0]
    SLICE_X39Y91         LUT4 (Prop_lut4_I0_O)        0.124    10.453 r  dados_aleatorios/resultado[4]_i_72__2/O
                         net (fo=1, routed)           0.000    10.453    dados_aleatorios/resultado[4]_i_72__2_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    10.910 r  dados_aleatorios/resultado_reg[4]_i_35__2/CO[1]
                         net (fo=28, routed)          0.550    11.460    dados_aleatorios/puntuaciones2/instance_caso_eg/p_0_in
    SLICE_X41Y89         LUT3 (Prop_lut3_I2_O)        0.329    11.789 r  dados_aleatorios/resultado[4]_i_42__2/O
                         net (fo=3, routed)           0.322    12.111    dados_aleatorios/puntuaciones2/instance_caso_eg/dados_aux[3]__0[1]
    SLICE_X38Y89         LUT6 (Prop_lut6_I5_O)        0.124    12.235 r  dados_aleatorios/resultado[4]_i_74__2/O
                         net (fo=1, routed)           0.332    12.567    dados_aleatorios/resultado[4]_i_74__2_n_0
    SLICE_X38Y90         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488    13.055 r  dados_aleatorios/resultado_reg[4]_i_36__2/CO[1]
                         net (fo=11, routed)          0.611    13.666    dados_aleatorios/puntuaciones2/instance_caso_eg/dados_aux[4]1
    SLICE_X40Y91         LUT5 (Prop_lut5_I4_O)        0.332    13.998 r  dados_aleatorios/resultado[4]_i_49__2/O
                         net (fo=10, routed)          0.614    14.613    dados_aleatorios/resultado[4]_i_49__2_n_0
    SLICE_X34Y92         LUT4 (Prop_lut4_I3_O)        0.124    14.737 r  dados_aleatorios/resultado[4]_i_80__2/O
                         net (fo=1, routed)           0.000    14.737    dados_aleatorios/resultado[4]_i_80__2_n_0
    SLICE_X34Y92         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    15.195 r  dados_aleatorios/resultado_reg[4]_i_39__2/CO[1]
                         net (fo=27, routed)          0.581    15.776    dados_aleatorios/resultado_reg[4]_i_39__2_n_2
    SLICE_X35Y92         LUT3 (Prop_lut3_I2_O)        0.332    16.108 f  dados_aleatorios/resultado[4]_i_60__2/O
                         net (fo=3, routed)           0.462    16.570    dados_aleatorios/resultado[4]_i_60__2_n_0
    SLICE_X32Y92         LUT6 (Prop_lut6_I4_O)        0.124    16.694 r  dados_aleatorios/resultado[4]_i_86__2/O
                         net (fo=1, routed)           0.189    16.883    dados_aleatorios/resultado[4]_i_86__2_n_0
    SLICE_X33Y92         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    17.348 r  dados_aleatorios/resultado_reg[4]_i_48__2/CO[1]
                         net (fo=19, routed)          0.461    17.809    dados_aleatorios/resultado_reg[4]_i_48__2_n_2
    SLICE_X32Y92         LUT6 (Prop_lut6_I4_O)        0.329    18.138 r  dados_aleatorios/resultado[4]_i_89__2/O
                         net (fo=1, routed)           0.480    18.618    dados_aleatorios/resultado[4]_i_89__2_n_0
    SLICE_X36Y91         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.445    19.063 r  dados_aleatorios/resultado_reg[4]_i_53__2/CO[1]
                         net (fo=6, routed)           0.508    19.571    dados_aleatorios/resultado_reg[4]_i_53__2_n_2
    SLICE_X36Y90         LUT6 (Prop_lut6_I0_O)        0.329    19.900 r  dados_aleatorios/resultado[4]_i_20__2/O
                         net (fo=1, routed)           0.000    19.900    dados_aleatorios/resultado[4]_i_20__2_n_0
    SLICE_X36Y90         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    20.480 f  dados_aleatorios/resultado_reg[4]_i_7__2/O[2]
                         net (fo=1, routed)           0.590    21.069    dados_aleatorios/resultado_reg[4]_i_7__2_n_5
    SLICE_X34Y90         LUT4 (Prop_lut4_I2_O)        0.302    21.371 r  dados_aleatorios/resultado[4]_i_3__2/O
                         net (fo=1, routed)           0.286    21.657    dados_aleatorios/resultado[4]_i_3__2_n_0
    SLICE_X34Y90         LUT6 (Prop_lut6_I2_O)        0.124    21.781 r  dados_aleatorios/resultado[4]_i_1__4_comp/O
                         net (fo=1, routed)           0.000    21.781    puntuaciones2/instance_caso_eg/resultado_reg[4]_1
    SLICE_X34Y90         FDCE                                         r  puntuaciones2/instance_caso_eg/resultado_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.517    14.940    puntuaciones2/instance_caso_eg/clk_IBUF_BUFG
    SLICE_X34Y90         FDCE                                         r  puntuaciones2/instance_caso_eg/resultado_reg[4]/C
                         clock pessimism              0.259    15.199    
                         clock uncertainty           -0.035    15.163    
    SLICE_X34Y90         FDCE (Setup_fdce_C_D)        0.081    15.244    puntuaciones2/instance_caso_eg/resultado_reg[4]
  -------------------------------------------------------------------
                         required time                         15.244    
                         arrival time                         -21.781    
  -------------------------------------------------------------------
                         slack                                 -6.537    

Slack (VIOLATED) :        -6.476ns  (required time - arrival time)
  Source:                 dados_aleatorios/dados_i_reg[0][0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance_caso_ep/resultado_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.436ns  (logic 7.611ns (46.307%)  route 8.825ns (53.693%))
  Logic Levels:           23  (CARRY4=8 LUT3=2 LUT4=2 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.634     5.237    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X43Y92         FDPE                                         r  dados_aleatorios/dados_i_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y92         FDPE (Prop_fdpe_C_Q)         0.456     5.693 r  dados_aleatorios/dados_i_reg[0][0]/Q
                         net (fo=70, routed)          0.875     6.568    dados_aleatorios/dados[0][0]
    SLICE_X44Y93         LUT4 (Prop_lut4_I0_O)        0.124     6.692 r  dados_aleatorios/resultado[4]_i_101__2/O
                         net (fo=1, routed)           0.000     6.692    dados_aleatorios/resultado[4]_i_101__2_n_0
    SLICE_X44Y93         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     7.149 r  dados_aleatorios/resultado_reg[4]_i_67__1/CO[1]
                         net (fo=25, routed)          0.402     7.551    dados_aleatorios/resultado_reg[4]_i_67__1_n_2
    SLICE_X43Y93         LUT3 (Prop_lut3_I2_O)        0.329     7.880 r  dados_aleatorios/resultado[4]_i_115__1/O
                         net (fo=2, routed)           0.322     8.202    dados_aleatorios/resultado[4]_i_115__1_n_0
    SLICE_X40Y93         LUT6 (Prop_lut6_I5_O)        0.124     8.326 r  dados_aleatorios/resultado[4]_i_103__1/O
                         net (fo=1, routed)           0.189     8.515    dados_aleatorios/resultado[4]_i_103__1_n_0
    SLICE_X41Y93         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     8.980 r  dados_aleatorios/resultado_reg[4]_i_68__1/CO[1]
                         net (fo=18, routed)          0.584     9.564    dados_aleatorios/resultado_reg[4]_i_68__1_n_2
    SLICE_X43Y93         LUT5 (Prop_lut5_I0_O)        0.329     9.893 r  dados_aleatorios/resultado[4]_i_120__1/O
                         net (fo=1, routed)           0.443    10.336    dados_aleatorios/resultado[4]_i_120__1_n_0
    SLICE_X41Y94         LUT6 (Prop_lut6_I5_O)        0.124    10.460 r  dados_aleatorios/resultado[4]_i_114__1/O
                         net (fo=1, routed)           0.000    10.460    dados_aleatorios/resultado[4]_i_114__1_n_0
    SLICE_X41Y94         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    10.917 r  dados_aleatorios/resultado_reg[4]_i_97__1/CO[1]
                         net (fo=7, routed)           0.381    11.297    dados_aleatorios/resultado_reg[4]_i_97__1_n_2
    SLICE_X40Y95         LUT6 (Prop_lut6_I5_O)        0.329    11.626 r  dados_aleatorios/resultado[4]_i_84__1/O
                         net (fo=2, routed)           0.585    12.211    dados_aleatorios/resultado[4]_i_84__1_n_0
    SLICE_X41Y95         LUT6 (Prop_lut6_I0_O)        0.124    12.335 r  dados_aleatorios/resultado[4]_i_107__1/O
                         net (fo=1, routed)           0.323    12.658    dados_aleatorios/resultado[4]_i_107__1_n_0
    SLICE_X38Y95         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488    13.146 r  dados_aleatorios/resultado_reg[4]_i_82__1/CO[1]
                         net (fo=10, routed)          0.398    13.545    dados_aleatorios/resultado_reg[4]_i_82__1_n_2
    SLICE_X37Y95         LUT5 (Prop_lut5_I4_O)        0.332    13.877 r  dados_aleatorios/resultado[4]_i_61__1/O
                         net (fo=5, routed)           0.612    14.489    dados_aleatorios/resultado[4]_i_61__1_n_0
    SLICE_X37Y94         LUT4 (Prop_lut4_I1_O)        0.124    14.613 r  dados_aleatorios/resultado[4]_i_96__1/O
                         net (fo=1, routed)           0.000    14.613    dados_aleatorios/resultado[4]_i_96__1_n_0
    SLICE_X37Y94         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    15.070 r  dados_aleatorios/resultado_reg[4]_i_54__1/CO[1]
                         net (fo=11, routed)          0.386    15.456    dados_aleatorios/resultado_reg[4]_i_54__1_n_2
    SLICE_X36Y95         LUT3 (Prop_lut3_I2_O)        0.329    15.785 r  dados_aleatorios/resultado[4]_i_52__1/O
                         net (fo=8, routed)           0.611    16.395    dados_aleatorios/resultado[4]_i_52__1_n_0
    SLICE_X37Y95         LUT6 (Prop_lut6_I3_O)        0.124    16.519 r  dados_aleatorios/resultado[4]_i_86__1/O
                         net (fo=1, routed)           0.337    16.856    dados_aleatorios/resultado[4]_i_86__1_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    17.321 r  dados_aleatorios/resultado_reg[4]_i_48__1/CO[1]
                         net (fo=20, routed)          0.528    17.850    dados_aleatorios/resultado_reg[4]_i_48__1_n_2
    SLICE_X37Y96         LUT6 (Prop_lut6_I4_O)        0.329    18.179 r  dados_aleatorios/resultado[4]_i_90__1_comp/O
                         net (fo=1, routed)           0.514    18.693    dados_aleatorios/resultado[4]_i_90__1_n_0
    SLICE_X37Y97         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    19.158 r  dados_aleatorios/resultado_reg[4]_i_53__1/CO[1]
                         net (fo=6, routed)           0.333    19.491    dados_aleatorios/resultado_reg[4]_i_53__1_n_2
    SLICE_X35Y97         LUT6 (Prop_lut6_I0_O)        0.329    19.820 r  dados_aleatorios/resultado[4]_i_21__1/O
                         net (fo=1, routed)           0.000    19.820    dados_aleatorios/resultado[4]_i_21__1_n_0
    SLICE_X35Y97         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    20.244 f  dados_aleatorios/resultado_reg[4]_i_7__1/O[1]
                         net (fo=1, routed)           0.738    20.981    dados_aleatorios/resultado_reg[4]_i_7__1_n_6
    SLICE_X41Y97         LUT5 (Prop_lut5_I2_O)        0.303    21.284 r  dados_aleatorios/resultado[4]_i_3__1_comp/O
                         net (fo=1, routed)           0.264    21.549    dados_aleatorios/resultado[4]_i_3__1_n_0
    SLICE_X41Y97         LUT6 (Prop_lut6_I2_O)        0.124    21.673 r  dados_aleatorios/resultado[4]_i_1__3_comp_1/O
                         net (fo=1, routed)           0.000    21.673    puntuaciones2/instance_caso_ep/resultado_reg[4]_1
    SLICE_X41Y97         FDCE                                         r  puntuaciones2/instance_caso_ep/resultado_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.519    14.942    puntuaciones2/instance_caso_ep/clk_IBUF_BUFG
    SLICE_X41Y97         FDCE                                         r  puntuaciones2/instance_caso_ep/resultado_reg[4]/C
                         clock pessimism              0.259    15.201    
                         clock uncertainty           -0.035    15.165    
    SLICE_X41Y97         FDCE (Setup_fdce_C_D)        0.031    15.196    puntuaciones2/instance_caso_ep/resultado_reg[4]
  -------------------------------------------------------------------
                         required time                         15.196    
                         arrival time                         -21.673    
  -------------------------------------------------------------------
                         slack                                 -6.476    

Slack (MET) :             0.192ns  (required time - arrival time)
  Source:                 dados_aleatorios/dados_i_reg[2][0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance_caso_fullh/resultado_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.454ns  (logic 1.947ns (20.594%)  route 7.507ns (79.406%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.635     5.238    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X45Y96         FDPE                                         r  dados_aleatorios/dados_i_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y96         FDPE (Prop_fdpe_C_Q)         0.456     5.694 f  dados_aleatorios/dados_i_reg[2][0]/Q
                         net (fo=61, routed)          1.597     7.291    dados_aleatorios/dados[2][0]
    SLICE_X34Y95         LUT3 (Prop_lut3_I2_O)        0.124     7.415 r  dados_aleatorios/resultado_i[0]_i_3/O
                         net (fo=16, routed)          1.775     9.190    dados_aleatorios/resultado_i[0]_i_3_n_0
    SLICE_X51Y101        LUT6 (Prop_lut6_I5_O)        0.124     9.314 r  dados_aleatorios/resultado[4]_i_22/O
                         net (fo=1, routed)           0.667     9.981    dados_aleatorios/resultado[4]_i_22_n_0
    SLICE_X51Y101        LUT6 (Prop_lut6_I5_O)        0.124    10.105 r  dados_aleatorios/resultado[4]_i_11__3/O
                         net (fo=5, routed)           0.769    10.874    dados_aleatorios/resultado[4]_i_11__3_n_0
    SLICE_X50Y101        LUT5 (Prop_lut5_I0_O)        0.124    10.998 r  dados_aleatorios/resultado[4]_i_5__4/O
                         net (fo=2, routed)           0.564    11.562    dados_aleatorios/resultado[4]_i_5__4_n_0
    SLICE_X50Y100        CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.533    12.095 r  dados_aleatorios/resultado_reg[4]_i_3/CO[2]
                         net (fo=1, routed)           0.812    12.907    dados_aleatorios/resultado_reg[4]_i_3_n_1
    SLICE_X50Y99         LUT6 (Prop_lut6_I0_O)        0.310    13.217 r  dados_aleatorios/resultado[4]_i_2/O
                         net (fo=1, routed)           0.797    14.015    fsm/resultado_reg[4]
    SLICE_X51Y98         LUT4 (Prop_lut4_I0_O)        0.152    14.167 r  fsm/resultado[4]_i_1/O
                         net (fo=1, routed)           0.525    14.692    puntuaciones1/instance_caso_fullh/resultado_reg[4]_1
    SLICE_X51Y98         FDRE                                         r  puntuaciones1/instance_caso_fullh/resultado_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.512    14.935    puntuaciones1/instance_caso_fullh/clk_IBUF_BUFG
    SLICE_X51Y98         FDRE                                         r  puntuaciones1/instance_caso_fullh/resultado_reg[4]/C
                         clock pessimism              0.259    15.194    
                         clock uncertainty           -0.035    15.158    
    SLICE_X51Y98         FDRE (Setup_fdre_C_D)       -0.275    14.883    puntuaciones1/instance_caso_fullh/resultado_reg[4]
  -------------------------------------------------------------------
                         required time                         14.883    
                         arrival time                         -14.692    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             1.222ns  (required time - arrival time)
  Source:                 dados_aleatorios/dados_i_reg[4][2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance_caso_fullh/resultado_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.648ns  (logic 2.041ns (23.601%)  route 6.607ns (76.399%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.240ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.637     5.240    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X40Y89         FDPE                                         r  dados_aleatorios/dados_i_reg[4][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y89         FDPE (Prop_fdpe_C_Q)         0.456     5.696 r  dados_aleatorios/dados_i_reg[4][2]/Q
                         net (fo=70, routed)          2.337     8.033    dados_aleatorios/dados[4][2]
    SLICE_X47Y96         LUT2 (Prop_lut2_I0_O)        0.152     8.185 r  dados_aleatorios/resultado_i[9]_i_11/O
                         net (fo=6, routed)           1.184     9.369    dados_aleatorios/resultado_i[9]_i_11_n_0
    SLICE_X47Y99         LUT6 (Prop_lut6_I2_O)        0.326     9.695 r  dados_aleatorios/resultado[4]_i_17/O
                         net (fo=5, routed)           0.975    10.670    dados_aleatorios/puntuaciones1/instance_caso_fullh/p_1_in[1]
    SLICE_X48Y99         LUT5 (Prop_lut5_I1_O)        0.124    10.794 r  dados_aleatorios/resultado[4]_i_8__0/O
                         net (fo=2, routed)           0.660    11.454    dados_aleatorios/resultado[4]_i_8__0_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    11.974 r  dados_aleatorios/resultado_reg[4]_i_4__0/CO[2]
                         net (fo=1, routed)           0.957    12.931    dados_aleatorios/resultado_reg[4]_i_4__0_n_1
    SLICE_X50Y101        LUT6 (Prop_lut6_I3_O)        0.313    13.244 r  dados_aleatorios/resultado[4]_i_2__0/O
                         net (fo=1, routed)           0.493    13.738    fsm/resultado_reg[4]_0
    SLICE_X51Y101        LUT4 (Prop_lut4_I0_O)        0.150    13.888 r  fsm/resultado[4]_i_1__2/O
                         net (fo=1, routed)           0.000    13.888    puntuaciones2/instance_caso_fullh/resultado_reg[4]_1
    SLICE_X51Y101        FDRE                                         r  puntuaciones2/instance_caso_fullh/resultado_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.496    14.918    puntuaciones2/instance_caso_fullh/clk_IBUF_BUFG
    SLICE_X51Y101        FDRE                                         r  puntuaciones2/instance_caso_fullh/resultado_reg[4]/C
                         clock pessimism              0.180    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X51Y101        FDRE (Setup_fdre_C_D)        0.047    15.110    puntuaciones2/instance_caso_fullh/resultado_reg[4]
  -------------------------------------------------------------------
                         required time                         15.110    
                         arrival time                         -13.888    
  -------------------------------------------------------------------
                         slack                                  1.222    

Slack (MET) :             1.439ns  (required time - arrival time)
  Source:                 dados_aleatorios/dados_i_reg[1][1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance6/resultado_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.456ns  (logic 2.384ns (28.192%)  route 6.072ns (71.808%))
  Logic Levels:           6  (CARRY4=2 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.635     5.238    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X44Y94         FDPE                                         r  dados_aleatorios/dados_i_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y94         FDPE (Prop_fdpe_C_Q)         0.456     5.694 r  dados_aleatorios/dados_i_reg[1][1]/Q
                         net (fo=63, routed)          1.978     7.672    dados_aleatorios/dados[1][1]
    SLICE_X36Y98         LUT6 (Prop_lut6_I1_O)        0.124     7.796 r  dados_aleatorios/resultado_i[9]_i_9__0/O
                         net (fo=7, routed)           1.167     8.963    dados_aleatorios/resultado_i[9]_i_9__0_n_0
    SLICE_X44Y98         LUT4 (Prop_lut4_I3_O)        0.152     9.115 r  dados_aleatorios/resultado_i[9]_i_12/O
                         net (fo=1, routed)           1.122    10.237    dados_aleatorios/resultado_i[9]_i_12_n_0
    SLICE_X44Y98         LUT4 (Prop_lut4_I3_O)        0.354    10.591 r  dados_aleatorios/resultado_i[9]_i_4__0/O
                         net (fo=9, routed)           1.089    11.680    dados_aleatorios/resultado_i[9]_i_4__0_n_0
    SLICE_X33Y96         LUT4 (Prop_lut4_I3_O)        0.358    12.038 r  dados_aleatorios/resultado_i[4]_i_3__1/O
                         net (fo=2, routed)           0.715    12.753    dados_aleatorios/resultado_i[4]_i_3__1_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606    13.359 r  dados_aleatorios/resultado_i_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    13.360    dados_aleatorios/resultado_i_reg[4]_i_1__0_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.694 r  dados_aleatorios/resultado_i_reg[9]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    13.694    puntuaciones1/instance6/resultado_i_reg[9]_0[5]
    SLICE_X36Y100        FDRE                                         r  puntuaciones1/instance6/resultado_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.504    14.926    puntuaciones1/instance6/clk_IBUF_BUFG
    SLICE_X36Y100        FDRE                                         r  puntuaciones1/instance6/resultado_i_reg[9]/C
                         clock pessimism              0.180    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X36Y100        FDRE (Setup_fdre_C_D)        0.062    15.133    puntuaciones1/instance6/resultado_i_reg[9]
  -------------------------------------------------------------------
                         required time                         15.133    
                         arrival time                         -13.694    
  -------------------------------------------------------------------
                         slack                                  1.439    

Slack (MET) :             1.439ns  (required time - arrival time)
  Source:                 dados_aleatorios/dados_i_reg[1][1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance6/resultado_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.456ns  (logic 2.384ns (28.192%)  route 6.072ns (71.808%))
  Logic Levels:           6  (CARRY4=2 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.635     5.238    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X44Y94         FDPE                                         r  dados_aleatorios/dados_i_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y94         FDPE (Prop_fdpe_C_Q)         0.456     5.694 r  dados_aleatorios/dados_i_reg[1][1]/Q
                         net (fo=63, routed)          1.978     7.672    dados_aleatorios/dados[1][1]
    SLICE_X36Y98         LUT6 (Prop_lut6_I1_O)        0.124     7.796 r  dados_aleatorios/resultado_i[9]_i_9__0/O
                         net (fo=7, routed)           1.167     8.963    dados_aleatorios/resultado_i[9]_i_9__0_n_0
    SLICE_X44Y98         LUT4 (Prop_lut4_I3_O)        0.152     9.115 r  dados_aleatorios/resultado_i[9]_i_12/O
                         net (fo=1, routed)           1.122    10.237    dados_aleatorios/resultado_i[9]_i_12_n_0
    SLICE_X44Y98         LUT4 (Prop_lut4_I3_O)        0.354    10.591 r  dados_aleatorios/resultado_i[9]_i_4__0/O
                         net (fo=9, routed)           1.089    11.680    dados_aleatorios/resultado_i[9]_i_4__0_n_0
    SLICE_X33Y96         LUT4 (Prop_lut4_I3_O)        0.358    12.038 r  dados_aleatorios/resultado_i[4]_i_3__1/O
                         net (fo=2, routed)           0.715    12.753    dados_aleatorios/resultado_i[4]_i_3__1_n_0
    SLICE_X37Y99         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606    13.359 r  dados_aleatorios/resultado_i_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001    13.360    dados_aleatorios/resultado_i_reg[4]_i_1__2_n_0
    SLICE_X37Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.694 r  dados_aleatorios/resultado_i_reg[9]_i_1__2/O[1]
                         net (fo=1, routed)           0.000    13.694    puntuaciones2/instance6/resultado_i_reg[9]_0[5]
    SLICE_X37Y100        FDRE                                         r  puntuaciones2/instance6/resultado_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.504    14.926    puntuaciones2/instance6/clk_IBUF_BUFG
    SLICE_X37Y100        FDRE                                         r  puntuaciones2/instance6/resultado_i_reg[9]/C
                         clock pessimism              0.180    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X37Y100        FDRE (Setup_fdre_C_D)        0.062    15.133    puntuaciones2/instance6/resultado_i_reg[9]
  -------------------------------------------------------------------
                         required time                         15.133    
                         arrival time                         -13.694    
  -------------------------------------------------------------------
                         slack                                  1.439    

Slack (MET) :             1.550ns  (required time - arrival time)
  Source:                 dados_aleatorios/dados_i_reg[1][1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance6/resultado_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.345ns  (logic 2.273ns (27.237%)  route 6.072ns (72.763%))
  Logic Levels:           6  (CARRY4=2 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.635     5.238    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X44Y94         FDPE                                         r  dados_aleatorios/dados_i_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y94         FDPE (Prop_fdpe_C_Q)         0.456     5.694 r  dados_aleatorios/dados_i_reg[1][1]/Q
                         net (fo=63, routed)          1.978     7.672    dados_aleatorios/dados[1][1]
    SLICE_X36Y98         LUT6 (Prop_lut6_I1_O)        0.124     7.796 r  dados_aleatorios/resultado_i[9]_i_9__0/O
                         net (fo=7, routed)           1.167     8.963    dados_aleatorios/resultado_i[9]_i_9__0_n_0
    SLICE_X44Y98         LUT4 (Prop_lut4_I3_O)        0.152     9.115 r  dados_aleatorios/resultado_i[9]_i_12/O
                         net (fo=1, routed)           1.122    10.237    dados_aleatorios/resultado_i[9]_i_12_n_0
    SLICE_X44Y98         LUT4 (Prop_lut4_I3_O)        0.354    10.591 r  dados_aleatorios/resultado_i[9]_i_4__0/O
                         net (fo=9, routed)           1.089    11.680    dados_aleatorios/resultado_i[9]_i_4__0_n_0
    SLICE_X33Y96         LUT4 (Prop_lut4_I3_O)        0.358    12.038 r  dados_aleatorios/resultado_i[4]_i_3__1/O
                         net (fo=2, routed)           0.715    12.753    dados_aleatorios/resultado_i[4]_i_3__1_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606    13.359 r  dados_aleatorios/resultado_i_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    13.360    dados_aleatorios/resultado_i_reg[4]_i_1__0_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    13.583 r  dados_aleatorios/resultado_i_reg[9]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    13.583    puntuaciones1/instance6/resultado_i_reg[9]_0[4]
    SLICE_X36Y100        FDRE                                         r  puntuaciones1/instance6/resultado_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.504    14.926    puntuaciones1/instance6/clk_IBUF_BUFG
    SLICE_X36Y100        FDRE                                         r  puntuaciones1/instance6/resultado_i_reg[5]/C
                         clock pessimism              0.180    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X36Y100        FDRE (Setup_fdre_C_D)        0.062    15.133    puntuaciones1/instance6/resultado_i_reg[5]
  -------------------------------------------------------------------
                         required time                         15.133    
                         arrival time                         -13.583    
  -------------------------------------------------------------------
                         slack                                  1.550    

Slack (MET) :             1.550ns  (required time - arrival time)
  Source:                 dados_aleatorios/dados_i_reg[1][1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance6/resultado_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.345ns  (logic 2.273ns (27.237%)  route 6.072ns (72.763%))
  Logic Levels:           6  (CARRY4=2 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.635     5.238    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X44Y94         FDPE                                         r  dados_aleatorios/dados_i_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y94         FDPE (Prop_fdpe_C_Q)         0.456     5.694 r  dados_aleatorios/dados_i_reg[1][1]/Q
                         net (fo=63, routed)          1.978     7.672    dados_aleatorios/dados[1][1]
    SLICE_X36Y98         LUT6 (Prop_lut6_I1_O)        0.124     7.796 r  dados_aleatorios/resultado_i[9]_i_9__0/O
                         net (fo=7, routed)           1.167     8.963    dados_aleatorios/resultado_i[9]_i_9__0_n_0
    SLICE_X44Y98         LUT4 (Prop_lut4_I3_O)        0.152     9.115 r  dados_aleatorios/resultado_i[9]_i_12/O
                         net (fo=1, routed)           1.122    10.237    dados_aleatorios/resultado_i[9]_i_12_n_0
    SLICE_X44Y98         LUT4 (Prop_lut4_I3_O)        0.354    10.591 r  dados_aleatorios/resultado_i[9]_i_4__0/O
                         net (fo=9, routed)           1.089    11.680    dados_aleatorios/resultado_i[9]_i_4__0_n_0
    SLICE_X33Y96         LUT4 (Prop_lut4_I3_O)        0.358    12.038 r  dados_aleatorios/resultado_i[4]_i_3__1/O
                         net (fo=2, routed)           0.715    12.753    dados_aleatorios/resultado_i[4]_i_3__1_n_0
    SLICE_X37Y99         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606    13.359 r  dados_aleatorios/resultado_i_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001    13.360    dados_aleatorios/resultado_i_reg[4]_i_1__2_n_0
    SLICE_X37Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    13.583 r  dados_aleatorios/resultado_i_reg[9]_i_1__2/O[0]
                         net (fo=1, routed)           0.000    13.583    puntuaciones2/instance6/resultado_i_reg[9]_0[4]
    SLICE_X37Y100        FDRE                                         r  puntuaciones2/instance6/resultado_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.504    14.926    puntuaciones2/instance6/clk_IBUF_BUFG
    SLICE_X37Y100        FDRE                                         r  puntuaciones2/instance6/resultado_i_reg[5]/C
                         clock pessimism              0.180    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X37Y100        FDRE (Setup_fdre_C_D)        0.062    15.133    puntuaciones2/instance6/resultado_i_reg[5]
  -------------------------------------------------------------------
                         required time                         15.133    
                         arrival time                         -13.583    
  -------------------------------------------------------------------
                         slack                                  1.550    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 enter/U1/SREG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            enter/U2/SYNC_OUT_reg_srl5/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.564     1.483    enter/U1/clk_IBUF_BUFG
    SLICE_X30Y109        FDRE                                         r  enter/U1/SREG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y109        FDRE (Prop_fdre_C_Q)         0.164     1.647 r  enter/U1/SREG_reg[0]/Q
                         net (fo=1, routed)           0.112     1.759    enter/U2/sreg_reg[0]
    SLICE_X30Y110        SRL16E                                       r  enter/U2/SYNC_OUT_reg_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.834     1.999    enter/U2/clk_IBUF_BUFG
    SLICE_X30Y110        SRL16E                                       r  enter/U2/SYNC_OUT_reg_srl5/CLK
                         clock pessimism             -0.500     1.498    
    SLICE_X30Y110        SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     1.613    enter/U2/SYNC_OUT_reg_srl5
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 up/U1/SREG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            up/U2/SYNC_OUT_reg_srl5/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.564     1.483    up/U1/clk_IBUF_BUFG
    SLICE_X30Y109        FDRE                                         r  up/U1/SREG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y109        FDRE (Prop_fdre_C_Q)         0.164     1.647 r  up/U1/SREG_reg[0]/Q
                         net (fo=1, routed)           0.112     1.759    up/U2/sreg_reg[0]
    SLICE_X30Y110        SRL16E                                       r  up/U2/SYNC_OUT_reg_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.834     1.999    up/U2/clk_IBUF_BUFG
    SLICE_X30Y110        SRL16E                                       r  up/U2/SYNC_OUT_reg_srl5/CLK
                         clock pessimism             -0.500     1.498    
    SLICE_X30Y110        SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.607    up/U2/SYNC_OUT_reg_srl5
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 dados_aleatorios/lfsr_generators[1].LFSR_inst/lfsr_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dados_aleatorios/lfsr_generators[1].LFSR_inst/lfsr_reg_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.141ns (60.688%)  route 0.091ns (39.312%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.567     1.486    dados_aleatorios/lfsr_generators[1].LFSR_inst/clk_IBUF_BUFG
    SLICE_X45Y92         FDPE                                         r  dados_aleatorios/lfsr_generators[1].LFSR_inst/lfsr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y92         FDPE (Prop_fdpe_C_Q)         0.141     1.627 r  dados_aleatorios/lfsr_generators[1].LFSR_inst/lfsr_reg_reg[3]/Q
                         net (fo=4, routed)           0.091     1.719    dados_aleatorios/lfsr_generators[1].LFSR_inst/lfsr_reg_reg_n_0_[3]
    SLICE_X45Y92         FDPE                                         r  dados_aleatorios/lfsr_generators[1].LFSR_inst/lfsr_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.837     2.002    dados_aleatorios/lfsr_generators[1].LFSR_inst/clk_IBUF_BUFG
    SLICE_X45Y92         FDPE                                         r  dados_aleatorios/lfsr_generators[1].LFSR_inst/lfsr_reg_reg[2]/C
                         clock pessimism             -0.515     1.486    
    SLICE_X45Y92         FDPE (Hold_fdpe_C_D)         0.075     1.561    dados_aleatorios/lfsr_generators[1].LFSR_inst/lfsr_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 fsm/FSM_onehot_etapa_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm/letras_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.950%)  route 0.114ns (38.050%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.564     1.483    fsm/clk_IBUF_BUFG
    SLICE_X31Y108        FDCE                                         r  fsm/FSM_onehot_etapa_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y108        FDCE (Prop_fdce_C_Q)         0.141     1.624 r  fsm/FSM_onehot_etapa_reg[4]/Q
                         net (fo=8, routed)           0.114     1.739    fsm/FSM_onehot_etapa_reg_n_0_[4]
    SLICE_X30Y108        LUT6 (Prop_lut6_I4_O)        0.045     1.784 r  fsm/letras[0]_i_1/O
                         net (fo=1, routed)           0.000     1.784    fsm/letras[0]_i_1_n_0
    SLICE_X30Y108        FDRE                                         r  fsm/letras_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.835     2.000    fsm/clk_IBUF_BUFG
    SLICE_X30Y108        FDRE                                         r  fsm/letras_reg[0]/C
                         clock pessimism             -0.503     1.496    
    SLICE_X30Y108        FDRE (Hold_fdre_C_D)         0.121     1.617    fsm/letras_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 fsm/habilitador_dados_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dados_aleatorios/dados_i_reg[2][2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.186ns (32.428%)  route 0.388ns (67.572%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.565     1.484    fsm/clk_IBUF_BUFG
    SLICE_X31Y106        FDPE                                         r  fsm/habilitador_dados_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y106        FDPE (Prop_fdpe_C_Q)         0.141     1.625 r  fsm/habilitador_dados_reg/Q
                         net (fo=14, routed)          0.388     2.013    dados_aleatorios/lfsr_generators[2].LFSR_inst/habilitador_dados
    SLICE_X38Y94         LUT4 (Prop_lut4_I1_O)        0.045     2.058 r  dados_aleatorios/lfsr_generators[2].LFSR_inst/dados_i[2][2]_i_1/O
                         net (fo=1, routed)           0.000     2.058    dados_aleatorios/lfsr_generators[2].LFSR_inst_n_0
    SLICE_X38Y94         FDPE                                         r  dados_aleatorios/dados_i_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.840     2.005    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X38Y94         FDPE                                         r  dados_aleatorios/dados_i_reg[2][2]/C
                         clock pessimism             -0.245     1.759    
    SLICE_X38Y94         FDPE (Hold_fdpe_C_D)         0.121     1.880    dados_aleatorios/dados_i_reg[2][2]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           2.058    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 dados_aleatorios/lfsr_generators[0].LFSR_inst/lfsr_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dados_aleatorios/dados_i_reg[0][2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.291%)  route 0.099ns (34.709%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.568     1.487    dados_aleatorios/lfsr_generators[0].LFSR_inst/clk_IBUF_BUFG
    SLICE_X44Y93         FDPE                                         r  dados_aleatorios/lfsr_generators[0].LFSR_inst/lfsr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y93         FDPE (Prop_fdpe_C_Q)         0.141     1.628 r  dados_aleatorios/lfsr_generators[0].LFSR_inst/lfsr_reg_reg[0]/Q
                         net (fo=4, routed)           0.099     1.727    dados_aleatorios/lfsr_generators[0].LFSR_inst/lfsr_reg_reg_n_0_[0]
    SLICE_X45Y93         LUT6 (Prop_lut6_I0_O)        0.045     1.772 r  dados_aleatorios/lfsr_generators[0].LFSR_inst/dados_i[0][2]_i_1/O
                         net (fo=1, routed)           0.000     1.772    dados_aleatorios/lfsr_generators[0].LFSR_inst_n_0
    SLICE_X45Y93         FDPE                                         r  dados_aleatorios/dados_i_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.838     2.003    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X45Y93         FDPE                                         r  dados_aleatorios/dados_i_reg[0][2]/C
                         clock pessimism             -0.502     1.500    
    SLICE_X45Y93         FDPE (Hold_fdpe_C_D)         0.092     1.592    dados_aleatorios/dados_i_reg[0][2]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 down/U3/sreg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            down/U3/sreg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.164ns (56.708%)  route 0.125ns (43.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.563     1.482    down/U3/clk_IBUF_BUFG
    SLICE_X30Y111        FDRE                                         r  down/U3/sreg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y111        FDRE (Prop_fdre_C_Q)         0.164     1.646 r  down/U3/sreg_reg[1]/Q
                         net (fo=2, routed)           0.125     1.772    down/U3/sreg_reg_n_0_[1]
    SLICE_X29Y112        FDRE                                         r  down/U3/sreg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.832     1.997    down/U3/clk_IBUF_BUFG
    SLICE_X29Y112        FDRE                                         r  down/U3/sreg_reg[2]/C
                         clock pessimism             -0.479     1.517    
    SLICE_X29Y112        FDRE (Hold_fdre_C_D)         0.070     1.587    down/U3/sreg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 up/U3/sreg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            up/U3/sreg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.485%)  route 0.128ns (47.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.564     1.483    up/U3/clk_IBUF_BUFG
    SLICE_X29Y111        FDRE                                         r  up/U3/sreg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y111        FDRE (Prop_fdre_C_Q)         0.141     1.624 r  up/U3/sreg_reg[3]/Q
                         net (fo=2, routed)           0.128     1.752    up/U3/sreg[3]
    SLICE_X28Y111        FDRE                                         r  up/U3/sreg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.834     1.999    up/U3/clk_IBUF_BUFG
    SLICE_X28Y111        FDRE                                         r  up/U3/sreg_reg[4]/C
                         clock pessimism             -0.502     1.496    
    SLICE_X28Y111        FDRE (Hold_fdre_C_D)         0.071     1.567    up/U3/sreg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 fsm/FSM_onehot_etapa_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm/jugadores_reg[2][7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.352%)  route 0.163ns (46.648%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.564     1.483    fsm/clk_IBUF_BUFG
    SLICE_X32Y108        FDCE                                         r  fsm/FSM_onehot_etapa_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y108        FDCE (Prop_fdce_C_Q)         0.141     1.624 r  fsm/FSM_onehot_etapa_reg[1]/Q
                         net (fo=30, routed)          0.163     1.787    fsm/FSM_onehot_etapa_reg_n_0_[1]
    SLICE_X34Y108        LUT5 (Prop_lut5_I1_O)        0.045     1.832 r  fsm/jugadores[2][7]_i_1/O
                         net (fo=1, routed)           0.000     1.832    fsm/jugadores[2][7]_i_1_n_0
    SLICE_X34Y108        FDCE                                         r  fsm/jugadores_reg[2][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.834     1.999    fsm/clk_IBUF_BUFG
    SLICE_X34Y108        FDCE                                         r  fsm/jugadores_reg[2][7]/C
                         clock pessimism             -0.479     1.519    
    SLICE_X34Y108        FDCE (Hold_fdce_C_D)         0.121     1.640    fsm/jugadores_reg[2][7]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 fsm/FSM_onehot_etapa_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm/jugadores_reg[2][8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.352%)  route 0.163ns (46.648%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.564     1.483    fsm/clk_IBUF_BUFG
    SLICE_X32Y108        FDCE                                         r  fsm/FSM_onehot_etapa_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y108        FDCE (Prop_fdce_C_Q)         0.141     1.624 r  fsm/FSM_onehot_etapa_reg[1]/Q
                         net (fo=30, routed)          0.163     1.787    fsm/FSM_onehot_etapa_reg_n_0_[1]
    SLICE_X34Y108        LUT5 (Prop_lut5_I1_O)        0.045     1.832 r  fsm/jugadores[2][8]_i_1/O
                         net (fo=1, routed)           0.000     1.832    fsm/jugadores[2][8]_i_1_n_0
    SLICE_X34Y108        FDCE                                         r  fsm/jugadores_reg[2][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.834     1.999    fsm/clk_IBUF_BUFG
    SLICE_X34Y108        FDCE                                         r  fsm/jugadores_reg[2][8]/C
                         clock pessimism             -0.479     1.519    
    SLICE_X34Y108        FDCE (Hold_fdce_C_D)         0.121     1.640    fsm/jugadores_reg[2][8]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.192    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C      n/a            1.000         10.000      9.000      SLICE_X43Y92    dados_aleatorios/dados_i_reg[0][0]/C
Min Period        n/a     FDPE/C      n/a            1.000         10.000      9.000      SLICE_X37Y92    dados_aleatorios/dados_i_reg[0][0]_replica/C
Min Period        n/a     FDPE/C      n/a            1.000         10.000      9.000      SLICE_X47Y92    dados_aleatorios/dados_i_reg[0][1]/C
Min Period        n/a     FDPE/C      n/a            1.000         10.000      9.000      SLICE_X45Y93    dados_aleatorios/dados_i_reg[0][2]/C
Min Period        n/a     FDPE/C      n/a            1.000         10.000      9.000      SLICE_X43Y93    dados_aleatorios/dados_i_reg[1][0]/C
Min Period        n/a     FDPE/C      n/a            1.000         10.000      9.000      SLICE_X44Y92    dados_aleatorios/dados_i_reg[1][0]_replica/C
Min Period        n/a     FDPE/C      n/a            1.000         10.000      9.000      SLICE_X41Y95    dados_aleatorios/dados_i_reg[1][0]_replica_1/C
Min Period        n/a     FDPE/C      n/a            1.000         10.000      9.000      SLICE_X41Y87    dados_aleatorios/dados_i_reg[1][0]_replica_2/C
Min Period        n/a     FDPE/C      n/a            1.000         10.000      9.000      SLICE_X44Y94    dados_aleatorios/dados_i_reg[1][1]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y110   down/U2/SYNC_OUT_reg_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y110   down/U2/SYNC_OUT_reg_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y110   enter/U2/SYNC_OUT_reg_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y110   enter/U2/SYNC_OUT_reg_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y110   up/U2/SYNC_OUT_reg_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y110   up/U2/SYNC_OUT_reg_srl5/CLK
Low Pulse Width   Slow    FDPE/C      n/a            0.500         5.000       4.500      SLICE_X43Y92    dados_aleatorios/dados_i_reg[0][0]/C
Low Pulse Width   Fast    FDPE/C      n/a            0.500         5.000       4.500      SLICE_X43Y92    dados_aleatorios/dados_i_reg[0][0]/C
Low Pulse Width   Slow    FDPE/C      n/a            0.500         5.000       4.500      SLICE_X37Y92    dados_aleatorios/dados_i_reg[0][0]_replica/C
Low Pulse Width   Fast    FDPE/C      n/a            0.500         5.000       4.500      SLICE_X37Y92    dados_aleatorios/dados_i_reg[0][0]_replica/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y110   down/U2/SYNC_OUT_reg_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y110   down/U2/SYNC_OUT_reg_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y110   enter/U2/SYNC_OUT_reg_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y110   enter/U2/SYNC_OUT_reg_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y110   up/U2/SYNC_OUT_reg_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y110   up/U2/SYNC_OUT_reg_srl5/CLK
High Pulse Width  Slow    FDPE/C      n/a            0.500         5.000       4.500      SLICE_X43Y92    dados_aleatorios/dados_i_reg[0][0]/C
High Pulse Width  Fast    FDPE/C      n/a            0.500         5.000       4.500      SLICE_X43Y92    dados_aleatorios/dados_i_reg[0][0]/C
High Pulse Width  Slow    FDPE/C      n/a            0.500         5.000       4.500      SLICE_X37Y92    dados_aleatorios/dados_i_reg[0][0]_replica/C
High Pulse Width  Fast    FDPE/C      n/a            0.500         5.000       4.500      SLICE_X37Y92    dados_aleatorios/dados_i_reg[0][0]_replica/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.739ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.135ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.739ns  (required time - arrival time)
  Source:                 fsm/sumturno1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance_caso_eg/resultado_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.708ns  (logic 0.552ns (14.886%)  route 3.156ns (85.114%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.624     5.226    fsm/clk_IBUF_BUFG
    SLICE_X32Y107        FDRE                                         r  fsm/sumturno1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y107        FDRE (Prop_fdre_C_Q)         0.456     5.682 f  fsm/sumturno1_reg/Q
                         net (fo=6, routed)           1.331     7.014    sumturno1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.110 f  sumturno1_BUFG_inst/O
                         net (fo=50, routed)          1.825     8.935    puntuaciones1/instance_caso_eg/ready_reg_0
    SLICE_X51Y96         FDCE                                         f  puntuaciones1/instance_caso_eg/resultado_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.511    14.934    puntuaciones1/instance_caso_eg/clk_IBUF_BUFG
    SLICE_X51Y96         FDCE                                         r  puntuaciones1/instance_caso_eg/resultado_reg[4]/C
                         clock pessimism              0.180    15.114    
                         clock uncertainty           -0.035    15.078    
    SLICE_X51Y96         FDCE (Recov_fdce_C_CLR)     -0.405    14.673    puntuaciones1/instance_caso_eg/resultado_reg[4]
  -------------------------------------------------------------------
                         required time                         14.673    
                         arrival time                          -8.935    
  -------------------------------------------------------------------
                         slack                                  5.739    

Slack (MET) :             5.739ns  (required time - arrival time)
  Source:                 fsm/sumturno1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance_caso_ep/resultado_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.709ns  (logic 0.552ns (14.882%)  route 3.157ns (85.118%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.624     5.226    fsm/clk_IBUF_BUFG
    SLICE_X32Y107        FDRE                                         r  fsm/sumturno1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y107        FDRE (Prop_fdre_C_Q)         0.456     5.682 f  fsm/sumturno1_reg/Q
                         net (fo=6, routed)           1.331     7.014    sumturno1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.110 f  sumturno1_BUFG_inst/O
                         net (fo=50, routed)          1.826     8.936    puntuaciones1/instance_caso_ep/ready_reg_0
    SLICE_X47Y91         FDCE                                         f  puntuaciones1/instance_caso_ep/resultado_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.512    14.935    puntuaciones1/instance_caso_ep/clk_IBUF_BUFG
    SLICE_X47Y91         FDCE                                         r  puntuaciones1/instance_caso_ep/resultado_reg[4]/C
                         clock pessimism              0.180    15.115    
                         clock uncertainty           -0.035    15.079    
    SLICE_X47Y91         FDCE (Recov_fdce_C_CLR)     -0.405    14.674    puntuaciones1/instance_caso_ep/resultado_reg[4]
  -------------------------------------------------------------------
                         required time                         14.674    
                         arrival time                          -8.936    
  -------------------------------------------------------------------
                         slack                                  5.739    

Slack (MET) :             5.739ns  (required time - arrival time)
  Source:                 fsm/sumturno1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance_caso_ep/resultado_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.716ns  (logic 0.552ns (14.854%)  route 3.164ns (85.146%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.624     5.226    fsm/clk_IBUF_BUFG
    SLICE_X32Y107        FDRE                                         r  fsm/sumturno1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y107        FDRE (Prop_fdre_C_Q)         0.456     5.682 f  fsm/sumturno1_reg/Q
                         net (fo=6, routed)           1.331     7.014    sumturno1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.110 f  sumturno1_BUFG_inst/O
                         net (fo=50, routed)          1.833     8.943    puntuaciones2/instance_caso_ep/ready_reg_0
    SLICE_X41Y97         FDCE                                         f  puntuaciones2/instance_caso_ep/resultado_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.519    14.942    puntuaciones2/instance_caso_ep/clk_IBUF_BUFG
    SLICE_X41Y97         FDCE                                         r  puntuaciones2/instance_caso_ep/resultado_reg[4]/C
                         clock pessimism              0.180    15.122    
                         clock uncertainty           -0.035    15.086    
    SLICE_X41Y97         FDCE (Recov_fdce_C_CLR)     -0.405    14.681    puntuaciones2/instance_caso_ep/resultado_reg[4]
  -------------------------------------------------------------------
                         required time                         14.681    
                         arrival time                          -8.943    
  -------------------------------------------------------------------
                         slack                                  5.739    

Slack (MET) :             5.803ns  (required time - arrival time)
  Source:                 fsm/sumturno1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance_caso_ep/ready_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.714ns  (logic 0.552ns (14.861%)  route 3.162ns (85.139%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.624     5.226    fsm/clk_IBUF_BUFG
    SLICE_X32Y107        FDRE                                         r  fsm/sumturno1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y107        FDRE (Prop_fdre_C_Q)         0.456     5.682 f  fsm/sumturno1_reg/Q
                         net (fo=6, routed)           1.331     7.014    sumturno1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.110 f  sumturno1_BUFG_inst/O
                         net (fo=50, routed)          1.831     8.941    puntuaciones2/instance_caso_ep/ready_reg_0
    SLICE_X35Y105        FDCE                                         f  puntuaciones2/instance_caso_ep/ready_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.503    14.925    puntuaciones2/instance_caso_ep/clk_IBUF_BUFG
    SLICE_X35Y105        FDCE                                         r  puntuaciones2/instance_caso_ep/ready_reg/C
                         clock pessimism              0.259    15.184    
                         clock uncertainty           -0.035    15.149    
    SLICE_X35Y105        FDCE (Recov_fdce_C_CLR)     -0.405    14.744    puntuaciones2/instance_caso_ep/ready_reg
  -------------------------------------------------------------------
                         required time                         14.744    
                         arrival time                          -8.941    
  -------------------------------------------------------------------
                         slack                                  5.803    

Slack (MET) :             5.809ns  (required time - arrival time)
  Source:                 fsm/sumturno1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance_caso_m/ready_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.707ns  (logic 0.552ns (14.890%)  route 3.155ns (85.110%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.624     5.226    fsm/clk_IBUF_BUFG
    SLICE_X32Y107        FDRE                                         r  fsm/sumturno1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y107        FDRE (Prop_fdre_C_Q)         0.456     5.682 f  fsm/sumturno1_reg/Q
                         net (fo=6, routed)           1.331     7.014    sumturno1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.110 f  sumturno1_BUFG_inst/O
                         net (fo=50, routed)          1.824     8.933    puntuaciones2/instance_caso_m/ready_reg_1
    SLICE_X40Y104        FDCE                                         f  puntuaciones2/instance_caso_m/ready_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.502    14.924    puntuaciones2/instance_caso_m/clk_IBUF_BUFG
    SLICE_X40Y104        FDCE                                         r  puntuaciones2/instance_caso_m/ready_reg/C
                         clock pessimism              0.259    15.183    
                         clock uncertainty           -0.035    15.148    
    SLICE_X40Y104        FDCE (Recov_fdce_C_CLR)     -0.405    14.743    puntuaciones2/instance_caso_m/ready_reg
  -------------------------------------------------------------------
                         required time                         14.743    
                         arrival time                          -8.933    
  -------------------------------------------------------------------
                         slack                                  5.809    

Slack (MET) :             5.809ns  (required time - arrival time)
  Source:                 fsm/sumturno1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance_caso_fullh/ready_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.708ns  (logic 0.552ns (14.886%)  route 3.156ns (85.114%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.624     5.226    fsm/clk_IBUF_BUFG
    SLICE_X32Y107        FDRE                                         r  fsm/sumturno1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y107        FDRE (Prop_fdre_C_Q)         0.456     5.682 f  fsm/sumturno1_reg/Q
                         net (fo=6, routed)           1.331     7.014    sumturno1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.110 f  sumturno1_BUFG_inst/O
                         net (fo=50, routed)          1.825     8.934    puntuaciones2/instance_caso_fullh/ready_reg_1
    SLICE_X36Y103        FDCE                                         f  puntuaciones2/instance_caso_fullh/ready_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.503    14.925    puntuaciones2/instance_caso_fullh/clk_IBUF_BUFG
    SLICE_X36Y103        FDCE                                         r  puntuaciones2/instance_caso_fullh/ready_reg/C
                         clock pessimism              0.259    15.184    
                         clock uncertainty           -0.035    15.149    
    SLICE_X36Y103        FDCE (Recov_fdce_C_CLR)     -0.405    14.744    puntuaciones2/instance_caso_fullh/ready_reg
  -------------------------------------------------------------------
                         required time                         14.744    
                         arrival time                          -8.934    
  -------------------------------------------------------------------
                         slack                                  5.809    

Slack (MET) :             5.815ns  (required time - arrival time)
  Source:                 fsm/sumturno1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance1/ready_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.700ns  (logic 0.552ns (14.920%)  route 3.148ns (85.080%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.624     5.226    fsm/clk_IBUF_BUFG
    SLICE_X32Y107        FDRE                                         r  fsm/sumturno1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y107        FDRE (Prop_fdre_C_Q)         0.456     5.682 f  fsm/sumturno1_reg/Q
                         net (fo=6, routed)           1.331     7.014    sumturno1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.110 f  sumturno1_BUFG_inst/O
                         net (fo=50, routed)          1.816     8.926    puntuaciones2/instance1/ready_reg_1
    SLICE_X43Y102        FDCE                                         f  puntuaciones2/instance1/ready_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.500    14.922    puntuaciones2/instance1/clk_IBUF_BUFG
    SLICE_X43Y102        FDCE                                         r  puntuaciones2/instance1/ready_reg/C
                         clock pessimism              0.259    15.181    
                         clock uncertainty           -0.035    15.146    
    SLICE_X43Y102        FDCE (Recov_fdce_C_CLR)     -0.405    14.741    puntuaciones2/instance1/ready_reg
  -------------------------------------------------------------------
                         required time                         14.741    
                         arrival time                          -8.926    
  -------------------------------------------------------------------
                         slack                                  5.815    

Slack (MET) :             5.815ns  (required time - arrival time)
  Source:                 fsm/sumturno1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance2/ready_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.700ns  (logic 0.552ns (14.920%)  route 3.148ns (85.080%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.624     5.226    fsm/clk_IBUF_BUFG
    SLICE_X32Y107        FDRE                                         r  fsm/sumturno1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y107        FDRE (Prop_fdre_C_Q)         0.456     5.682 f  fsm/sumturno1_reg/Q
                         net (fo=6, routed)           1.331     7.014    sumturno1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.110 f  sumturno1_BUFG_inst/O
                         net (fo=50, routed)          1.816     8.926    puntuaciones2/instance2/ready_reg_1
    SLICE_X43Y102        FDCE                                         f  puntuaciones2/instance2/ready_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.500    14.922    puntuaciones2/instance2/clk_IBUF_BUFG
    SLICE_X43Y102        FDCE                                         r  puntuaciones2/instance2/ready_reg/C
                         clock pessimism              0.259    15.181    
                         clock uncertainty           -0.035    15.146    
    SLICE_X43Y102        FDCE (Recov_fdce_C_CLR)     -0.405    14.741    puntuaciones2/instance2/ready_reg
  -------------------------------------------------------------------
                         required time                         14.741    
                         arrival time                          -8.926    
  -------------------------------------------------------------------
                         slack                                  5.815    

Slack (MET) :             5.815ns  (required time - arrival time)
  Source:                 fsm/sumturno1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance3/ready_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.700ns  (logic 0.552ns (14.920%)  route 3.148ns (85.080%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.624     5.226    fsm/clk_IBUF_BUFG
    SLICE_X32Y107        FDRE                                         r  fsm/sumturno1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y107        FDRE (Prop_fdre_C_Q)         0.456     5.682 f  fsm/sumturno1_reg/Q
                         net (fo=6, routed)           1.331     7.014    sumturno1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.110 f  sumturno1_BUFG_inst/O
                         net (fo=50, routed)          1.816     8.926    puntuaciones2/instance3/ready_reg_1
    SLICE_X43Y102        FDCE                                         f  puntuaciones2/instance3/ready_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.500    14.922    puntuaciones2/instance3/clk_IBUF_BUFG
    SLICE_X43Y102        FDCE                                         r  puntuaciones2/instance3/ready_reg/C
                         clock pessimism              0.259    15.181    
                         clock uncertainty           -0.035    15.146    
    SLICE_X43Y102        FDCE (Recov_fdce_C_CLR)     -0.405    14.741    puntuaciones2/instance3/ready_reg
  -------------------------------------------------------------------
                         required time                         14.741    
                         arrival time                          -8.926    
  -------------------------------------------------------------------
                         slack                                  5.815    

Slack (MET) :             5.815ns  (required time - arrival time)
  Source:                 fsm/sumturno1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance4/ready_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.700ns  (logic 0.552ns (14.920%)  route 3.148ns (85.080%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.624     5.226    fsm/clk_IBUF_BUFG
    SLICE_X32Y107        FDRE                                         r  fsm/sumturno1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y107        FDRE (Prop_fdre_C_Q)         0.456     5.682 f  fsm/sumturno1_reg/Q
                         net (fo=6, routed)           1.331     7.014    sumturno1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.110 f  sumturno1_BUFG_inst/O
                         net (fo=50, routed)          1.816     8.926    puntuaciones2/instance4/ready_reg_1
    SLICE_X43Y102        FDCE                                         f  puntuaciones2/instance4/ready_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.500    14.922    puntuaciones2/instance4/clk_IBUF_BUFG
    SLICE_X43Y102        FDCE                                         r  puntuaciones2/instance4/ready_reg/C
                         clock pessimism              0.259    15.181    
                         clock uncertainty           -0.035    15.146    
    SLICE_X43Y102        FDCE (Recov_fdce_C_CLR)     -0.405    14.741    puntuaciones2/instance4/ready_reg
  -------------------------------------------------------------------
                         required time                         14.741    
                         arrival time                          -8.926    
  -------------------------------------------------------------------
                         slack                                  5.815    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.135ns  (arrival time - required time)
  Source:                 fsm/sumturno1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance_caso_eg/resultado_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.343ns  (logic 0.167ns (12.431%)  route 1.176ns (87.569%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.564     1.483    fsm/clk_IBUF_BUFG
    SLICE_X32Y107        FDRE                                         r  fsm/sumturno1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y107        FDRE (Prop_fdre_C_Q)         0.141     1.624 f  fsm/sumturno1_reg/Q
                         net (fo=6, routed)           0.548     2.173    sumturno1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.199 f  sumturno1_BUFG_inst/O
                         net (fo=50, routed)          0.628     2.827    puntuaciones2/instance_caso_eg/ready_reg_0
    SLICE_X34Y90         FDCE                                         f  puntuaciones2/instance_caso_eg/resultado_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.840     2.005    puntuaciones2/instance_caso_eg/clk_IBUF_BUFG
    SLICE_X34Y90         FDCE                                         r  puntuaciones2/instance_caso_eg/resultado_reg[4]/C
                         clock pessimism             -0.245     1.759    
    SLICE_X34Y90         FDCE (Remov_fdce_C_CLR)     -0.067     1.692    puntuaciones2/instance_caso_eg/resultado_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           2.827    
  -------------------------------------------------------------------
                         slack                                  1.135    

Slack (MET) :             1.159ns  (arrival time - required time)
  Source:                 fsm/sumturno1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance_caso_ep/resultado_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.343ns  (logic 0.167ns (12.431%)  route 1.176ns (87.569%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.564     1.483    fsm/clk_IBUF_BUFG
    SLICE_X32Y107        FDRE                                         r  fsm/sumturno1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y107        FDRE (Prop_fdre_C_Q)         0.141     1.624 f  fsm/sumturno1_reg/Q
                         net (fo=6, routed)           0.548     2.173    sumturno1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.199 f  sumturno1_BUFG_inst/O
                         net (fo=50, routed)          0.628     2.827    puntuaciones2/instance_caso_ep/ready_reg_0
    SLICE_X41Y97         FDCE                                         f  puntuaciones2/instance_caso_ep/resultado_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.841     2.006    puntuaciones2/instance_caso_ep/clk_IBUF_BUFG
    SLICE_X41Y97         FDCE                                         r  puntuaciones2/instance_caso_ep/resultado_reg[4]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X41Y97         FDCE (Remov_fdce_C_CLR)     -0.092     1.668    puntuaciones2/instance_caso_ep/resultado_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           2.827    
  -------------------------------------------------------------------
                         slack                                  1.159    

Slack (MET) :             1.160ns  (arrival time - required time)
  Source:                 fsm/sumturno1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance_caso_ep/resultado_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.339ns  (logic 0.167ns (12.468%)  route 1.172ns (87.532%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.564     1.483    fsm/clk_IBUF_BUFG
    SLICE_X32Y107        FDRE                                         r  fsm/sumturno1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y107        FDRE (Prop_fdre_C_Q)         0.141     1.624 f  fsm/sumturno1_reg/Q
                         net (fo=6, routed)           0.548     2.173    sumturno1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.199 f  sumturno1_BUFG_inst/O
                         net (fo=50, routed)          0.624     2.823    puntuaciones1/instance_caso_ep/ready_reg_0
    SLICE_X47Y91         FDCE                                         f  puntuaciones1/instance_caso_ep/resultado_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.836     2.001    puntuaciones1/instance_caso_ep/clk_IBUF_BUFG
    SLICE_X47Y91         FDCE                                         r  puntuaciones1/instance_caso_ep/resultado_reg[4]/C
                         clock pessimism             -0.245     1.755    
    SLICE_X47Y91         FDCE (Remov_fdce_C_CLR)     -0.092     1.663    puntuaciones1/instance_caso_ep/resultado_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           2.823    
  -------------------------------------------------------------------
                         slack                                  1.160    

Slack (MET) :             1.161ns  (arrival time - required time)
  Source:                 fsm/sumturno1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance_caso_eg/resultado_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.339ns  (logic 0.167ns (12.468%)  route 1.172ns (87.532%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.564     1.483    fsm/clk_IBUF_BUFG
    SLICE_X32Y107        FDRE                                         r  fsm/sumturno1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y107        FDRE (Prop_fdre_C_Q)         0.141     1.624 f  fsm/sumturno1_reg/Q
                         net (fo=6, routed)           0.548     2.173    sumturno1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.199 f  sumturno1_BUFG_inst/O
                         net (fo=50, routed)          0.624     2.823    puntuaciones1/instance_caso_eg/ready_reg_0
    SLICE_X51Y96         FDCE                                         f  puntuaciones1/instance_caso_eg/resultado_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.835     2.000    puntuaciones1/instance_caso_eg/clk_IBUF_BUFG
    SLICE_X51Y96         FDCE                                         r  puntuaciones1/instance_caso_eg/resultado_reg[4]/C
                         clock pessimism             -0.245     1.754    
    SLICE_X51Y96         FDCE (Remov_fdce_C_CLR)     -0.092     1.662    puntuaciones1/instance_caso_eg/resultado_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           2.823    
  -------------------------------------------------------------------
                         slack                                  1.161    

Slack (MET) :             1.373ns  (arrival time - required time)
  Source:                 fsm/sumturno1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance1/ready_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.344ns  (logic 0.167ns (12.430%)  route 1.177ns (87.570%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.564     1.483    fsm/clk_IBUF_BUFG
    SLICE_X32Y107        FDRE                                         r  fsm/sumturno1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y107        FDRE (Prop_fdre_C_Q)         0.141     1.624 f  fsm/sumturno1_reg/Q
                         net (fo=6, routed)           0.548     2.173    sumturno1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.199 f  sumturno1_BUFG_inst/O
                         net (fo=50, routed)          0.628     2.827    puntuaciones1/instance1/ready_reg_1
    SLICE_X34Y102        FDCE                                         f  puntuaciones1/instance1/ready_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.836     2.001    puntuaciones1/instance1/clk_IBUF_BUFG
    SLICE_X34Y102        FDCE                                         r  puntuaciones1/instance1/ready_reg/C
                         clock pessimism             -0.479     1.521    
    SLICE_X34Y102        FDCE (Remov_fdce_C_CLR)     -0.067     1.454    puntuaciones1/instance1/ready_reg
  -------------------------------------------------------------------
                         required time                         -1.454    
                         arrival time                           2.827    
  -------------------------------------------------------------------
                         slack                                  1.373    

Slack (MET) :             1.373ns  (arrival time - required time)
  Source:                 fsm/sumturno1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance2/ready_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.344ns  (logic 0.167ns (12.430%)  route 1.177ns (87.570%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.564     1.483    fsm/clk_IBUF_BUFG
    SLICE_X32Y107        FDRE                                         r  fsm/sumturno1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y107        FDRE (Prop_fdre_C_Q)         0.141     1.624 f  fsm/sumturno1_reg/Q
                         net (fo=6, routed)           0.548     2.173    sumturno1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.199 f  sumturno1_BUFG_inst/O
                         net (fo=50, routed)          0.628     2.827    puntuaciones1/instance2/ready_reg_1
    SLICE_X34Y102        FDCE                                         f  puntuaciones1/instance2/ready_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.836     2.001    puntuaciones1/instance2/clk_IBUF_BUFG
    SLICE_X34Y102        FDCE                                         r  puntuaciones1/instance2/ready_reg/C
                         clock pessimism             -0.479     1.521    
    SLICE_X34Y102        FDCE (Remov_fdce_C_CLR)     -0.067     1.454    puntuaciones1/instance2/ready_reg
  -------------------------------------------------------------------
                         required time                         -1.454    
                         arrival time                           2.827    
  -------------------------------------------------------------------
                         slack                                  1.373    

Slack (MET) :             1.373ns  (arrival time - required time)
  Source:                 fsm/sumturno1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance3/ready_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.344ns  (logic 0.167ns (12.430%)  route 1.177ns (87.570%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.564     1.483    fsm/clk_IBUF_BUFG
    SLICE_X32Y107        FDRE                                         r  fsm/sumturno1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y107        FDRE (Prop_fdre_C_Q)         0.141     1.624 f  fsm/sumturno1_reg/Q
                         net (fo=6, routed)           0.548     2.173    sumturno1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.199 f  sumturno1_BUFG_inst/O
                         net (fo=50, routed)          0.628     2.827    puntuaciones1/instance3/ready_reg_1
    SLICE_X34Y102        FDCE                                         f  puntuaciones1/instance3/ready_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.836     2.001    puntuaciones1/instance3/clk_IBUF_BUFG
    SLICE_X34Y102        FDCE                                         r  puntuaciones1/instance3/ready_reg/C
                         clock pessimism             -0.479     1.521    
    SLICE_X34Y102        FDCE (Remov_fdce_C_CLR)     -0.067     1.454    puntuaciones1/instance3/ready_reg
  -------------------------------------------------------------------
                         required time                         -1.454    
                         arrival time                           2.827    
  -------------------------------------------------------------------
                         slack                                  1.373    

Slack (MET) :             1.373ns  (arrival time - required time)
  Source:                 fsm/sumturno1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance4/ready_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.344ns  (logic 0.167ns (12.430%)  route 1.177ns (87.570%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.564     1.483    fsm/clk_IBUF_BUFG
    SLICE_X32Y107        FDRE                                         r  fsm/sumturno1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y107        FDRE (Prop_fdre_C_Q)         0.141     1.624 f  fsm/sumturno1_reg/Q
                         net (fo=6, routed)           0.548     2.173    sumturno1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.199 f  sumturno1_BUFG_inst/O
                         net (fo=50, routed)          0.628     2.827    puntuaciones1/instance4/ready_reg_1
    SLICE_X34Y102        FDCE                                         f  puntuaciones1/instance4/ready_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.836     2.001    puntuaciones1/instance4/clk_IBUF_BUFG
    SLICE_X34Y102        FDCE                                         r  puntuaciones1/instance4/ready_reg/C
                         clock pessimism             -0.479     1.521    
    SLICE_X34Y102        FDCE (Remov_fdce_C_CLR)     -0.067     1.454    puntuaciones1/instance4/ready_reg
  -------------------------------------------------------------------
                         required time                         -1.454    
                         arrival time                           2.827    
  -------------------------------------------------------------------
                         slack                                  1.373    

Slack (MET) :             1.373ns  (arrival time - required time)
  Source:                 fsm/sumturno1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance5/ready_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.344ns  (logic 0.167ns (12.430%)  route 1.177ns (87.570%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.564     1.483    fsm/clk_IBUF_BUFG
    SLICE_X32Y107        FDRE                                         r  fsm/sumturno1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y107        FDRE (Prop_fdre_C_Q)         0.141     1.624 f  fsm/sumturno1_reg/Q
                         net (fo=6, routed)           0.548     2.173    sumturno1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.199 f  sumturno1_BUFG_inst/O
                         net (fo=50, routed)          0.628     2.827    puntuaciones1/instance5/ready_reg_1
    SLICE_X34Y102        FDCE                                         f  puntuaciones1/instance5/ready_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.836     2.001    puntuaciones1/instance5/clk_IBUF_BUFG
    SLICE_X34Y102        FDCE                                         r  puntuaciones1/instance5/ready_reg/C
                         clock pessimism             -0.479     1.521    
    SLICE_X34Y102        FDCE (Remov_fdce_C_CLR)     -0.067     1.454    puntuaciones1/instance5/ready_reg
  -------------------------------------------------------------------
                         required time                         -1.454    
                         arrival time                           2.827    
  -------------------------------------------------------------------
                         slack                                  1.373    

Slack (MET) :             1.373ns  (arrival time - required time)
  Source:                 fsm/sumturno1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance6/ready_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.344ns  (logic 0.167ns (12.430%)  route 1.177ns (87.570%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.564     1.483    fsm/clk_IBUF_BUFG
    SLICE_X32Y107        FDRE                                         r  fsm/sumturno1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y107        FDRE (Prop_fdre_C_Q)         0.141     1.624 f  fsm/sumturno1_reg/Q
                         net (fo=6, routed)           0.548     2.173    sumturno1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.199 f  sumturno1_BUFG_inst/O
                         net (fo=50, routed)          0.628     2.827    puntuaciones1/instance6/ready_reg_1
    SLICE_X34Y102        FDCE                                         f  puntuaciones1/instance6/ready_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.836     2.001    puntuaciones1/instance6/clk_IBUF_BUFG
    SLICE_X34Y102        FDCE                                         r  puntuaciones1/instance6/ready_reg/C
                         clock pessimism             -0.479     1.521    
    SLICE_X34Y102        FDCE (Remov_fdce_C_CLR)     -0.067     1.454    puntuaciones1/instance6/ready_reg
  -------------------------------------------------------------------
                         required time                         -1.454    
                         arrival time                           2.827    
  -------------------------------------------------------------------
                         slack                                  1.373    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           375 Endpoints
Min Delay           375 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 puntuaciones2/instancia_punt_total/salida_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            display/segmentos_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.642ns  (logic 2.967ns (25.484%)  route 8.675ns (74.516%))
  Logic Levels:           13  (CARRY4=4 LDCE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y103        LDCE                         0.000     0.000 r  puntuaciones2/instancia_punt_total/salida_reg[3]/G
    SLICE_X43Y103        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  puntuaciones2/instancia_punt_total/salida_reg[3]/Q
                         net (fo=1, routed)           0.687     1.246    puntuaciones2/instancia_demux/salida[3]
    SLICE_X43Y103        LUT5 (Prop_lut5_I0_O)        0.124     1.370 r  puntuaciones2/instancia_demux/centenas0_carry_i_33/O
                         net (fo=1, routed)           1.129     2.499    puntuaciones2/instancia_demux/centenas0_carry_i_33_n_0
    SLICE_X38Y100        LUT6 (Prop_lut6_I0_O)        0.124     2.623 r  puntuaciones2/instancia_demux/centenas0_carry_i_12/O
                         net (fo=1, routed)           1.036     3.659    mux_fin/decenas1__13_carry
    SLICE_X34Y99         LUT6 (Prop_lut6_I0_O)        0.124     3.783 r  mux_fin/centenas0_carry_i_2/O
                         net (fo=20, routed)          1.187     4.970    puntuaciones2/instancia_punt_total/puntos[1]
    SLICE_X44Y105        LUT2 (Prop_lut2_I0_O)        0.124     5.094 r  puntuaciones2/instancia_punt_total/centenas0_carry_i_5/O
                         net (fo=1, routed)           0.000     5.094    display/UTB1/S[2]
    SLICE_X44Y105        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.492 r  display/UTB1/centenas0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.492    display/UTB1/centenas0_carry_n_0
    SLICE_X44Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.606 r  display/UTB1/centenas0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.606    display/UTB1/centenas0_carry__0_n_0
    SLICE_X44Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.828 r  display/UTB1/centenas0_carry__1/O[0]
                         net (fo=19, routed)          1.134     6.962    fsm/O[0]
    SLICE_X42Y109        LUT4 (Prop_lut4_I2_O)        0.299     7.261 r  fsm/centenas0__14_carry__0_i_3/O
                         net (fo=1, routed)           0.407     7.668    display/UTB1/segmentos[3]_i_10_0[1]
    SLICE_X43Y109        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.175 r  display/UTB1/centenas0__14_carry__0/CO[3]
                         net (fo=7, routed)           1.091     9.266    fsm/segmentos[3]_i_4_0[0]
    SLICE_X45Y107        LUT6 (Prop_lut6_I3_O)        0.124     9.390 r  fsm/segmentos[0]_i_10/O
                         net (fo=1, routed)           1.023    10.413    fsm/segmentos[0]_i_10_n_0
    SLICE_X40Y107        LUT6 (Prop_lut6_I4_O)        0.124    10.537 r  fsm/segmentos[0]_i_4/O
                         net (fo=1, routed)           0.981    11.518    fsm/segmentos[0]_i_4_n_0
    SLICE_X34Y106        LUT6 (Prop_lut6_I3_O)        0.124    11.642 r  fsm/segmentos[0]_i_1/O
                         net (fo=1, routed)           0.000    11.642    display/segmentos_vector[7]__0[0]
    SLICE_X34Y106        FDCE                                         r  display/segmentos_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones2/instancia_punt_total/salida_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            display/segmentos_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.428ns  (logic 2.967ns (25.963%)  route 8.461ns (74.037%))
  Logic Levels:           13  (CARRY4=4 LDCE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y103        LDCE                         0.000     0.000 r  puntuaciones2/instancia_punt_total/salida_reg[3]/G
    SLICE_X43Y103        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  puntuaciones2/instancia_punt_total/salida_reg[3]/Q
                         net (fo=1, routed)           0.687     1.246    puntuaciones2/instancia_demux/salida[3]
    SLICE_X43Y103        LUT5 (Prop_lut5_I0_O)        0.124     1.370 r  puntuaciones2/instancia_demux/centenas0_carry_i_33/O
                         net (fo=1, routed)           1.129     2.499    puntuaciones2/instancia_demux/centenas0_carry_i_33_n_0
    SLICE_X38Y100        LUT6 (Prop_lut6_I0_O)        0.124     2.623 r  puntuaciones2/instancia_demux/centenas0_carry_i_12/O
                         net (fo=1, routed)           1.036     3.659    mux_fin/decenas1__13_carry
    SLICE_X34Y99         LUT6 (Prop_lut6_I0_O)        0.124     3.783 r  mux_fin/centenas0_carry_i_2/O
                         net (fo=20, routed)          1.187     4.970    puntuaciones2/instancia_punt_total/puntos[1]
    SLICE_X44Y105        LUT2 (Prop_lut2_I0_O)        0.124     5.094 r  puntuaciones2/instancia_punt_total/centenas0_carry_i_5/O
                         net (fo=1, routed)           0.000     5.094    display/UTB1/S[2]
    SLICE_X44Y105        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.492 r  display/UTB1/centenas0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.492    display/UTB1/centenas0_carry_n_0
    SLICE_X44Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.606 r  display/UTB1/centenas0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.606    display/UTB1/centenas0_carry__0_n_0
    SLICE_X44Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.828 r  display/UTB1/centenas0_carry__1/O[0]
                         net (fo=19, routed)          1.134     6.962    fsm/O[0]
    SLICE_X42Y109        LUT4 (Prop_lut4_I2_O)        0.299     7.261 r  fsm/centenas0__14_carry__0_i_3/O
                         net (fo=1, routed)           0.407     7.668    display/UTB1/segmentos[3]_i_10_0[1]
    SLICE_X43Y109        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.175 r  display/UTB1/centenas0__14_carry__0/CO[3]
                         net (fo=7, routed)           1.313     9.488    fsm/segmentos[3]_i_4_0[0]
    SLICE_X45Y107        LUT6 (Prop_lut6_I5_O)        0.124     9.612 r  fsm/segmentos[1]_i_10/O
                         net (fo=1, routed)           0.582    10.194    fsm/segmentos[1]_i_10_n_0
    SLICE_X42Y107        LUT6 (Prop_lut6_I4_O)        0.124    10.318 r  fsm/segmentos[1]_i_4/O
                         net (fo=1, routed)           0.986    11.304    fsm/segmentos[1]_i_4_n_0
    SLICE_X37Y107        LUT6 (Prop_lut6_I3_O)        0.124    11.428 r  fsm/segmentos[1]_i_1/O
                         net (fo=1, routed)           0.000    11.428    display/segmentos_vector[7]__0[1]
    SLICE_X37Y107        FDCE                                         r  display/segmentos_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones2/instancia_punt_total/salida_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            display/segmentos_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.385ns  (logic 3.718ns (32.656%)  route 7.667ns (67.344%))
  Logic Levels:           14  (CARRY4=4 LDCE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y103        LDCE                         0.000     0.000 r  puntuaciones2/instancia_punt_total/salida_reg[3]/G
    SLICE_X43Y103        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  puntuaciones2/instancia_punt_total/salida_reg[3]/Q
                         net (fo=1, routed)           0.687     1.246    puntuaciones2/instancia_demux/salida[3]
    SLICE_X43Y103        LUT5 (Prop_lut5_I0_O)        0.124     1.370 r  puntuaciones2/instancia_demux/centenas0_carry_i_33/O
                         net (fo=1, routed)           1.129     2.499    puntuaciones2/instancia_demux/centenas0_carry_i_33_n_0
    SLICE_X38Y100        LUT6 (Prop_lut6_I0_O)        0.124     2.623 r  puntuaciones2/instancia_demux/centenas0_carry_i_12/O
                         net (fo=1, routed)           1.036     3.659    mux_fin/decenas1__13_carry
    SLICE_X34Y99         LUT6 (Prop_lut6_I0_O)        0.124     3.783 r  mux_fin/centenas0_carry_i_2/O
                         net (fo=20, routed)          1.237     5.020    puntuaciones2/instancia_punt_total/puntos[1]
    SLICE_X43Y104        LUT2 (Prop_lut2_I0_O)        0.124     5.144 r  puntuaciones2/instancia_punt_total/decenas1_carry_i_2/O
                         net (fo=1, routed)           0.000     5.144    display/UTB1/decenas1_carry__0_0[2]
    SLICE_X43Y104        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.542 r  display/UTB1/decenas1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.542    display/UTB1/decenas1_carry_n_0
    SLICE_X43Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.656 r  display/UTB1/decenas1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.656    display/UTB1/decenas1_carry__0_n_0
    SLICE_X43Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.990 r  display/UTB1/decenas1_carry__1/O[1]
                         net (fo=3, routed)           0.829     6.819    fsm/decenas1__13_carry[1]
    SLICE_X42Y106        LUT4 (Prop_lut4_I3_O)        0.303     7.122 r  fsm/decenas1__13_carry__0_i_2/O
                         net (fo=1, routed)           0.000     7.122    display/UTB1/segmentos[0]_i_12_0[1]
    SLICE_X42Y106        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.700 r  display/UTB1/decenas1__13_carry__0/O[2]
                         net (fo=14, routed)          1.209     8.909    display/UTB1/decenas1__13_carry__0_n_5
    SLICE_X44Y108        LUT6 (Prop_lut6_I5_O)        0.301     9.210 r  display/UTB1/segmentos[5]_i_13/O
                         net (fo=1, routed)           0.000     9.210    display/UTB1/segmentos[5]_i_13_n_0
    SLICE_X44Y108        MUXF7 (Prop_muxf7_I0_O)      0.212     9.422 r  display/UTB1/segmentos_reg[5]_i_11/O
                         net (fo=1, routed)           0.581    10.003    fsm/segmentos_reg[5]_3
    SLICE_X43Y107        LUT6 (Prop_lut6_I0_O)        0.299    10.302 r  fsm/segmentos[5]_i_5/O
                         net (fo=1, routed)           0.959    11.261    fsm/segmentos[5]_i_5_n_0
    SLICE_X37Y107        LUT6 (Prop_lut6_I5_O)        0.124    11.385 r  fsm/segmentos[5]_i_1/O
                         net (fo=1, routed)           0.000    11.385    display/segmentos_vector[7]__0[5]
    SLICE_X37Y107        FDCE                                         r  display/segmentos_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones2/instancia_punt_total/salida_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            display/segmentos_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.303ns  (logic 3.853ns (34.088%)  route 7.450ns (65.912%))
  Logic Levels:           15  (CARRY4=5 LDCE=1 LUT2=2 LUT5=2 LUT6=4 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y103        LDCE                         0.000     0.000 r  puntuaciones2/instancia_punt_total/salida_reg[3]/G
    SLICE_X43Y103        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  puntuaciones2/instancia_punt_total/salida_reg[3]/Q
                         net (fo=1, routed)           0.687     1.246    puntuaciones2/instancia_demux/salida[3]
    SLICE_X43Y103        LUT5 (Prop_lut5_I0_O)        0.124     1.370 r  puntuaciones2/instancia_demux/centenas0_carry_i_33/O
                         net (fo=1, routed)           1.129     2.499    puntuaciones2/instancia_demux/centenas0_carry_i_33_n_0
    SLICE_X38Y100        LUT6 (Prop_lut6_I0_O)        0.124     2.623 r  puntuaciones2/instancia_demux/centenas0_carry_i_12/O
                         net (fo=1, routed)           1.036     3.659    mux_fin/decenas1__13_carry
    SLICE_X34Y99         LUT6 (Prop_lut6_I0_O)        0.124     3.783 r  mux_fin/centenas0_carry_i_2/O
                         net (fo=20, routed)          1.237     5.020    puntuaciones2/instancia_punt_total/puntos[1]
    SLICE_X43Y104        LUT2 (Prop_lut2_I0_O)        0.124     5.144 r  puntuaciones2/instancia_punt_total/decenas1_carry_i_2/O
                         net (fo=1, routed)           0.000     5.144    display/UTB1/decenas1_carry__0_0[2]
    SLICE_X43Y104        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.542 r  display/UTB1/decenas1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.542    display/UTB1/decenas1_carry_n_0
    SLICE_X43Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.656 r  display/UTB1/decenas1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.656    display/UTB1/decenas1_carry__0_n_0
    SLICE_X43Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.990 r  display/UTB1/decenas1_carry__1/O[1]
                         net (fo=3, routed)           0.692     6.682    puntuaciones2/instancia_punt_total/decenas1__13_carry[0]
    SLICE_X42Y105        LUT2 (Prop_lut2_I1_O)        0.303     6.985 r  puntuaciones2/instancia_punt_total/decenas1__13_carry_i_2/O
                         net (fo=1, routed)           0.000     6.985    display/UTB1/segmentos_reg[0]_i_11_0[2]
    SLICE_X42Y105        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.365 r  display/UTB1/decenas1__13_carry/CO[3]
                         net (fo=1, routed)           0.000     7.365    display/UTB1/decenas1__13_carry_n_0
    SLICE_X42Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.688 r  display/UTB1/decenas1__13_carry__0/O[1]
                         net (fo=14, routed)          1.218     8.906    display/UTB1/decenas1__13_carry__0_n_6
    SLICE_X40Y108        LUT6 (Prop_lut6_I3_O)        0.306     9.212 r  display/UTB1/segmentos[2]_i_13/O
                         net (fo=1, routed)           0.000     9.212    display/UTB1/segmentos[2]_i_13_n_0
    SLICE_X40Y108        MUXF7 (Prop_muxf7_I1_O)      0.217     9.429 r  display/UTB1/segmentos_reg[2]_i_11/O
                         net (fo=1, routed)           0.722    10.151    display/UTB1/segmentos_reg[2]_i_11_n_0
    SLICE_X39Y106        LUT5 (Prop_lut5_I0_O)        0.299    10.450 r  display/UTB1/segmentos[2]_i_5/O
                         net (fo=1, routed)           0.729    11.179    fsm/segmentos_reg[2]
    SLICE_X38Y106        LUT6 (Prop_lut6_I5_O)        0.124    11.303 r  fsm/segmentos[2]_i_1/O
                         net (fo=1, routed)           0.000    11.303    display/segmentos_vector[7]__0[2]
    SLICE_X38Y106        FDCE                                         r  display/segmentos_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones2/instancia_punt_total/salida_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            display/segmentos_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.301ns  (logic 3.750ns (33.183%)  route 7.551ns (66.817%))
  Logic Levels:           14  (CARRY4=4 LDCE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y103        LDCE                         0.000     0.000 r  puntuaciones2/instancia_punt_total/salida_reg[3]/G
    SLICE_X43Y103        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  puntuaciones2/instancia_punt_total/salida_reg[3]/Q
                         net (fo=1, routed)           0.687     1.246    puntuaciones2/instancia_demux/salida[3]
    SLICE_X43Y103        LUT5 (Prop_lut5_I0_O)        0.124     1.370 r  puntuaciones2/instancia_demux/centenas0_carry_i_33/O
                         net (fo=1, routed)           1.129     2.499    puntuaciones2/instancia_demux/centenas0_carry_i_33_n_0
    SLICE_X38Y100        LUT6 (Prop_lut6_I0_O)        0.124     2.623 r  puntuaciones2/instancia_demux/centenas0_carry_i_12/O
                         net (fo=1, routed)           1.036     3.659    mux_fin/decenas1__13_carry
    SLICE_X34Y99         LUT6 (Prop_lut6_I0_O)        0.124     3.783 r  mux_fin/centenas0_carry_i_2/O
                         net (fo=20, routed)          1.237     5.020    puntuaciones2/instancia_punt_total/puntos[1]
    SLICE_X43Y104        LUT2 (Prop_lut2_I0_O)        0.124     5.144 r  puntuaciones2/instancia_punt_total/decenas1_carry_i_2/O
                         net (fo=1, routed)           0.000     5.144    display/UTB1/decenas1_carry__0_0[2]
    SLICE_X43Y104        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.542 r  display/UTB1/decenas1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.542    display/UTB1/decenas1_carry_n_0
    SLICE_X43Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.656 r  display/UTB1/decenas1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.656    display/UTB1/decenas1_carry__0_n_0
    SLICE_X43Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.990 r  display/UTB1/decenas1_carry__1/O[1]
                         net (fo=3, routed)           0.829     6.819    fsm/decenas1__13_carry[1]
    SLICE_X42Y106        LUT4 (Prop_lut4_I3_O)        0.303     7.122 r  fsm/decenas1__13_carry__0_i_2/O
                         net (fo=1, routed)           0.000     7.122    display/UTB1/segmentos[0]_i_12_0[1]
    SLICE_X42Y106        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.700 r  display/UTB1/decenas1__13_carry__0/O[2]
                         net (fo=14, routed)          1.096     8.796    display/UTB1/decenas1__13_carry__0_n_5
    SLICE_X40Y108        LUT6 (Prop_lut6_I2_O)        0.301     9.097 r  display/UTB1/segmentos[3]_i_14/O
                         net (fo=1, routed)           0.000     9.097    display/UTB1/segmentos[3]_i_14_n_0
    SLICE_X40Y108        MUXF7 (Prop_muxf7_I1_O)      0.245     9.342 r  display/UTB1/segmentos_reg[3]_i_11/O
                         net (fo=1, routed)           0.819    10.161    fsm/segmentos_reg[3]_3
    SLICE_X40Y106        LUT6 (Prop_lut6_I0_O)        0.298    10.459 r  fsm/segmentos[3]_i_5/O
                         net (fo=1, routed)           0.718    11.177    fsm/segmentos[3]_i_5_n_0
    SLICE_X35Y106        LUT6 (Prop_lut6_I5_O)        0.124    11.301 r  fsm/segmentos[3]_i_1/O
                         net (fo=1, routed)           0.000    11.301    display/segmentos_vector[7]__0[3]
    SLICE_X35Y106        FDCE                                         r  display/segmentos_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones2/instancia_punt_total/salida_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            display/segmentos_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.255ns  (logic 3.853ns (34.235%)  route 7.402ns (65.765%))
  Logic Levels:           15  (CARRY4=5 LDCE=1 LUT2=2 LUT5=2 LUT6=4 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y103        LDCE                         0.000     0.000 r  puntuaciones2/instancia_punt_total/salida_reg[3]/G
    SLICE_X43Y103        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  puntuaciones2/instancia_punt_total/salida_reg[3]/Q
                         net (fo=1, routed)           0.687     1.246    puntuaciones2/instancia_demux/salida[3]
    SLICE_X43Y103        LUT5 (Prop_lut5_I0_O)        0.124     1.370 r  puntuaciones2/instancia_demux/centenas0_carry_i_33/O
                         net (fo=1, routed)           1.129     2.499    puntuaciones2/instancia_demux/centenas0_carry_i_33_n_0
    SLICE_X38Y100        LUT6 (Prop_lut6_I0_O)        0.124     2.623 r  puntuaciones2/instancia_demux/centenas0_carry_i_12/O
                         net (fo=1, routed)           1.036     3.659    mux_fin/decenas1__13_carry
    SLICE_X34Y99         LUT6 (Prop_lut6_I0_O)        0.124     3.783 r  mux_fin/centenas0_carry_i_2/O
                         net (fo=20, routed)          1.237     5.020    puntuaciones2/instancia_punt_total/puntos[1]
    SLICE_X43Y104        LUT2 (Prop_lut2_I0_O)        0.124     5.144 r  puntuaciones2/instancia_punt_total/decenas1_carry_i_2/O
                         net (fo=1, routed)           0.000     5.144    display/UTB1/decenas1_carry__0_0[2]
    SLICE_X43Y104        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.542 r  display/UTB1/decenas1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.542    display/UTB1/decenas1_carry_n_0
    SLICE_X43Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.656 r  display/UTB1/decenas1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.656    display/UTB1/decenas1_carry__0_n_0
    SLICE_X43Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.990 r  display/UTB1/decenas1_carry__1/O[1]
                         net (fo=3, routed)           0.692     6.682    puntuaciones2/instancia_punt_total/decenas1__13_carry[0]
    SLICE_X42Y105        LUT2 (Prop_lut2_I1_O)        0.303     6.985 r  puntuaciones2/instancia_punt_total/decenas1__13_carry_i_2/O
                         net (fo=1, routed)           0.000     6.985    display/UTB1/segmentos_reg[0]_i_11_0[2]
    SLICE_X42Y105        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.365 r  display/UTB1/decenas1__13_carry/CO[3]
                         net (fo=1, routed)           0.000     7.365    display/UTB1/decenas1__13_carry_n_0
    SLICE_X42Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.688 r  display/UTB1/decenas1__13_carry__0/O[1]
                         net (fo=14, routed)          1.209     8.897    display/UTB1/decenas1__13_carry__0_n_6
    SLICE_X41Y108        LUT6 (Prop_lut6_I5_O)        0.306     9.203 r  display/UTB1/segmentos[4]_i_14/O
                         net (fo=1, routed)           0.000     9.203    display/UTB1/segmentos[4]_i_14_n_0
    SLICE_X41Y108        MUXF7 (Prop_muxf7_I1_O)      0.217     9.420 r  display/UTB1/segmentos_reg[4]_i_11/O
                         net (fo=1, routed)           0.649    10.068    display/UTB1/segmentos_reg[4]_i_11_n_0
    SLICE_X41Y107        LUT5 (Prop_lut5_I0_O)        0.299    10.367 r  display/UTB1/segmentos[4]_i_5/O
                         net (fo=1, routed)           0.763    11.131    fsm/segmentos_reg[4]
    SLICE_X37Y107        LUT6 (Prop_lut6_I5_O)        0.124    11.255 r  fsm/segmentos[4]_i_1/O
                         net (fo=1, routed)           0.000    11.255    display/segmentos_vector[7]__0[4]
    SLICE_X37Y107        FDCE                                         r  display/segmentos_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones2/instancia_punt_total/salida_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            display/segmentos_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.032ns  (logic 2.967ns (26.893%)  route 8.065ns (73.107%))
  Logic Levels:           13  (CARRY4=4 LDCE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y103        LDCE                         0.000     0.000 r  puntuaciones2/instancia_punt_total/salida_reg[3]/G
    SLICE_X43Y103        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  puntuaciones2/instancia_punt_total/salida_reg[3]/Q
                         net (fo=1, routed)           0.687     1.246    puntuaciones2/instancia_demux/salida[3]
    SLICE_X43Y103        LUT5 (Prop_lut5_I0_O)        0.124     1.370 r  puntuaciones2/instancia_demux/centenas0_carry_i_33/O
                         net (fo=1, routed)           1.129     2.499    puntuaciones2/instancia_demux/centenas0_carry_i_33_n_0
    SLICE_X38Y100        LUT6 (Prop_lut6_I0_O)        0.124     2.623 r  puntuaciones2/instancia_demux/centenas0_carry_i_12/O
                         net (fo=1, routed)           1.036     3.659    mux_fin/decenas1__13_carry
    SLICE_X34Y99         LUT6 (Prop_lut6_I0_O)        0.124     3.783 r  mux_fin/centenas0_carry_i_2/O
                         net (fo=20, routed)          1.187     4.970    puntuaciones2/instancia_punt_total/puntos[1]
    SLICE_X44Y105        LUT2 (Prop_lut2_I0_O)        0.124     5.094 r  puntuaciones2/instancia_punt_total/centenas0_carry_i_5/O
                         net (fo=1, routed)           0.000     5.094    display/UTB1/S[2]
    SLICE_X44Y105        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.492 r  display/UTB1/centenas0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.492    display/UTB1/centenas0_carry_n_0
    SLICE_X44Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.606 r  display/UTB1/centenas0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.606    display/UTB1/centenas0_carry__0_n_0
    SLICE_X44Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.828 r  display/UTB1/centenas0_carry__1/O[0]
                         net (fo=19, routed)          1.134     6.962    fsm/O[0]
    SLICE_X42Y109        LUT4 (Prop_lut4_I2_O)        0.299     7.261 r  fsm/centenas0__14_carry__0_i_3/O
                         net (fo=1, routed)           0.407     7.668    display/UTB1/segmentos[3]_i_10_0[1]
    SLICE_X43Y109        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.175 r  display/UTB1/centenas0__14_carry__0/CO[3]
                         net (fo=7, routed)           0.812     8.987    fsm/segmentos[3]_i_4_0[0]
    SLICE_X45Y107        LUT6 (Prop_lut6_I5_O)        0.124     9.111 r  fsm/segmentos[6]_i_11/O
                         net (fo=1, routed)           0.727     9.838    fsm/segmentos[6]_i_11_n_0
    SLICE_X41Y106        LUT6 (Prop_lut6_I4_O)        0.124     9.962 r  fsm/segmentos[6]_i_4/O
                         net (fo=1, routed)           0.947    10.908    fsm/segmentos[6]_i_4_n_0
    SLICE_X35Y106        LUT6 (Prop_lut6_I3_O)        0.124    11.032 r  fsm/segmentos[6]_i_1/O
                         net (fo=1, routed)           0.000    11.032    display/segmentos_vector[7]__0[6]
    SLICE_X35Y106        FDCE                                         r  display/segmentos_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digictrl_reg[7]_LDC/G
                            (positive level-sensitive latch)
  Destination:            digictrl[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.592ns  (logic 4.525ns (47.180%)  route 5.066ns (52.820%))
  Logic Levels:           3  (LDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y89         LDCE                         0.000     0.000 r  display/digictrl_reg[7]_LDC/G
    SLICE_X46Y89         LDCE (EnToQ_ldce_G_Q)        0.827     0.827 r  display/digictrl_reg[7]_LDC/Q
                         net (fo=8, routed)           1.015     1.842    display/digictrl_reg[7]_LDC_n_0
    SLICE_X52Y90         LUT3 (Prop_lut3_I1_O)        0.124     1.966 r  display/digictrl_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.051     6.017    digictrl_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574     9.592 r  digictrl_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.592    digictrl[2]
    T9                                                                r  digictrl[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digictrl_reg[7]_LDC/G
                            (positive level-sensitive latch)
  Destination:            digictrl[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.267ns  (logic 4.723ns (50.961%)  route 4.544ns (49.039%))
  Logic Levels:           3  (LDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y89         LDCE                         0.000     0.000 r  display/digictrl_reg[7]_LDC/G
    SLICE_X46Y89         LDCE (EnToQ_ldce_G_Q)        0.827     0.827 r  display/digictrl_reg[7]_LDC/Q
                         net (fo=8, routed)           1.309     2.136    display/digictrl_reg[7]_LDC_n_0
    SLICE_X52Y90         LUT3 (Prop_lut3_I1_O)        0.152     2.288 r  display/digictrl_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.235     5.523    digictrl_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.744     9.267 r  digictrl_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.267    digictrl[1]
    J18                                                               r  digictrl[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digictrl_reg[7]_LDC/G
                            (positive level-sensitive latch)
  Destination:            digictrl[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.220ns  (logic 4.736ns (51.367%)  route 4.484ns (48.633%))
  Logic Levels:           3  (LDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y89         LDCE                         0.000     0.000 r  display/digictrl_reg[7]_LDC/G
    SLICE_X46Y89         LDCE (EnToQ_ldce_G_Q)        0.827     0.827 r  display/digictrl_reg[7]_LDC/Q
                         net (fo=8, routed)           1.015     1.842    display/digictrl_reg[7]_LDC_n_0
    SLICE_X52Y90         LUT3 (Prop_lut3_I1_O)        0.154     1.996 r  display/digictrl_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.469     5.465    digictrl_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.755     9.220 r  digictrl_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.220    digictrl[3]
    J14                                                               r  digictrl[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 puntuaciones1/instancia_punt_total/sumador_reg[1]__2/C
                            (rising edge-triggered cell FDRE)
  Destination:            puntuaciones1/instancia_punt_total/sumador_reg[1]__3/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y98         FDRE                         0.000     0.000 r  puntuaciones1/instancia_punt_total/sumador_reg[1]__2/C
    SLICE_X31Y98         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  puntuaciones1/instancia_punt_total/sumador_reg[1]__2/Q
                         net (fo=1, routed)           0.099     0.240    puntuaciones1/instancia_punt_total/sumador_reg[1]__2_n_0
    SLICE_X32Y99         FDRE                                         r  puntuaciones1/instancia_punt_total/sumador_reg[1]__3/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones2/instancia_punt_total/sumador_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            puntuaciones2/instancia_punt_total/salida_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.252ns  (logic 0.141ns (55.979%)  route 0.111ns (44.021%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y103        FDRE                         0.000     0.000 r  puntuaciones2/instancia_punt_total/sumador_reg[5]/C
    SLICE_X39Y103        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  puntuaciones2/instancia_punt_total/sumador_reg[5]/Q
                         net (fo=3, routed)           0.111     0.252    puntuaciones2/instancia_punt_total/sumador[5]
    SLICE_X41Y103        LDCE                                         r  puntuaciones2/instancia_punt_total/salida_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones1/instancia_punt_total/sumador_reg[0]__4/C
                            (rising edge-triggered cell FDRE)
  Destination:            puntuaciones1/instancia_punt_total/sumador_reg[0]__5/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.893%)  route 0.116ns (45.107%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y97         FDRE                         0.000     0.000 r  puntuaciones1/instancia_punt_total/sumador_reg[0]__4/C
    SLICE_X33Y97         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  puntuaciones1/instancia_punt_total/sumador_reg[0]__4/Q
                         net (fo=1, routed)           0.116     0.257    puntuaciones1/instancia_punt_total/sumador_reg[0]__4_n_0
    SLICE_X32Y96         FDRE                                         r  puntuaciones1/instancia_punt_total/sumador_reg[0]__5/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones1/instancia_punt_total/sumador_reg[1]__8/C
                            (rising edge-triggered cell FDRE)
  Destination:            puntuaciones1/instancia_punt_total/sumador_reg[1]__9/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y96         FDRE                         0.000     0.000 r  puntuaciones1/instancia_punt_total/sumador_reg[1]__8/C
    SLICE_X29Y96         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  puntuaciones1/instancia_punt_total/sumador_reg[1]__8/Q
                         net (fo=1, routed)           0.116     0.257    puntuaciones1/instancia_punt_total/sumador_reg[1]__8_n_0
    SLICE_X28Y98         FDRE                                         r  puntuaciones1/instancia_punt_total/sumador_reg[1]__9/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones1/instancia_punt_total/sumador_reg[0]__10/C
                            (rising edge-triggered cell FDRE)
  Destination:            puntuaciones1/instancia_punt_total/sumador_reg[0]__11/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.141ns (54.501%)  route 0.118ns (45.499%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE                         0.000     0.000 r  puntuaciones1/instancia_punt_total/sumador_reg[0]__10/C
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  puntuaciones1/instancia_punt_total/sumador_reg[0]__10/Q
                         net (fo=1, routed)           0.118     0.259    puntuaciones1/instancia_punt_total/sumador_reg[0]__10_n_0
    SLICE_X31Y101        FDRE                                         r  puntuaciones1/instancia_punt_total/sumador_reg[0]__11/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones2/instancia_punt_total/sumador_reg[0]__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            puntuaciones2/instancia_punt_total/sumador_reg[0]__1/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.164ns (62.300%)  route 0.099ns (37.700%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y101        FDRE                         0.000     0.000 r  puntuaciones2/instancia_punt_total/sumador_reg[0]__0/C
    SLICE_X42Y101        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  puntuaciones2/instancia_punt_total/sumador_reg[0]__0/Q
                         net (fo=1, routed)           0.099     0.263    puntuaciones2/instancia_punt_total/sumador_reg[0]
    SLICE_X45Y100        FDRE                                         r  puntuaciones2/instancia_punt_total/sumador_reg[0]__1/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digisel_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/digisel_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.267ns  (logic 0.141ns (52.747%)  route 0.126ns (47.253%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y88         FDRE                         0.000     0.000 r  display/digisel_reg[0]/C
    SLICE_X51Y88         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  display/digisel_reg[0]/Q
                         net (fo=2, routed)           0.126     0.267    display/ROTATE_LEFT[1]
    SLICE_X51Y90         FDRE                                         r  display/digisel_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones1/instancia_punt_total/sumador_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            puntuaciones1/instancia_punt_total/salida_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.141ns (52.459%)  route 0.128ns (47.541%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y102        FDRE                         0.000     0.000 r  puntuaciones1/instancia_punt_total/sumador_reg[4]/C
    SLICE_X32Y102        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  puntuaciones1/instancia_punt_total/sumador_reg[4]/Q
                         net (fo=3, routed)           0.128     0.269    puntuaciones1/instancia_punt_total/sumador[4]
    SLICE_X33Y101        LDCE                                         r  puntuaciones1/instancia_punt_total/salida_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digisel_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/digisel_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.141ns (52.331%)  route 0.128ns (47.669%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y90         FDRE                         0.000     0.000 r  display/digisel_reg[2]/C
    SLICE_X51Y90         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  display/digisel_reg[2]/Q
                         net (fo=2, routed)           0.128     0.269    display/ROTATE_LEFT[3]
    SLICE_X51Y88         FDRE                                         r  display/digisel_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones1/instancia_punt_total/sumador_reg[0]__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            puntuaciones1/instancia_punt_total/sumador_reg[0]__1/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.164ns (58.495%)  route 0.116ns (41.505%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y100        FDRE                         0.000     0.000 r  puntuaciones1/instancia_punt_total/sumador_reg[0]__0/C
    SLICE_X30Y100        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  puntuaciones1/instancia_punt_total/sumador_reg[0]__0/Q
                         net (fo=1, routed)           0.116     0.280    puntuaciones1/instancia_punt_total/sumador_reg[0]
    SLICE_X29Y99         FDRE                                         r  puntuaciones1/instancia_punt_total/sumador_reg[0]__1/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay           212 Endpoints
Min Delay           212 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fsm/letras_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/segmentos_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.427ns  (logic 3.677ns (27.386%)  route 9.750ns (72.614%))
  Logic Levels:           13  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.624     5.226    fsm/clk_IBUF_BUFG
    SLICE_X30Y108        FDRE                                         r  fsm/letras_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y108        FDRE (Prop_fdre_C_Q)         0.518     5.744 r  fsm/letras_reg[0]/Q
                         net (fo=88, routed)          3.535     9.279    puntuaciones1/instancia_demux/centenas0_carry_i_2[0]
    SLICE_X31Y97         LUT5 (Prop_lut5_I3_O)        0.124     9.403 f  puntuaciones1/instancia_demux/centenas0_carry_i_52/O
                         net (fo=1, routed)           0.998    10.401    mux_fin/centenas0_carry_i_20_1
    SLICE_X33Y101        LUT6 (Prop_lut6_I3_O)        0.124    10.525 r  mux_fin/centenas0_carry_i_24/O
                         net (fo=3, routed)           0.827    11.352    mux_fin/centenas0_carry_i_24_n_0
    SLICE_X42Y105        LUT6 (Prop_lut6_I5_O)        0.124    11.476 r  mux_fin/centenas0_carry_i_20/O
                         net (fo=11, routed)          0.811    12.287    puntuaciones2/instancia_punt_total/puntos[0]
    SLICE_X43Y104        LUT2 (Prop_lut2_I1_O)        0.124    12.411 r  puntuaciones2/instancia_punt_total/decenas1_carry_i_2/O
                         net (fo=1, routed)           0.000    12.411    display/UTB1/decenas1_carry__0_0[2]
    SLICE_X43Y104        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.809 r  display/UTB1/decenas1_carry/CO[3]
                         net (fo=1, routed)           0.000    12.809    display/UTB1/decenas1_carry_n_0
    SLICE_X43Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.923 r  display/UTB1/decenas1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.923    display/UTB1/decenas1_carry__0_n_0
    SLICE_X43Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.257 r  display/UTB1/decenas1_carry__1/O[1]
                         net (fo=3, routed)           0.829    14.086    fsm/decenas1__13_carry[1]
    SLICE_X42Y106        LUT4 (Prop_lut4_I3_O)        0.303    14.389 r  fsm/decenas1__13_carry__0_i_2/O
                         net (fo=1, routed)           0.000    14.389    display/UTB1/segmentos[0]_i_12_0[1]
    SLICE_X42Y106        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    14.967 r  display/UTB1/decenas1__13_carry__0/O[2]
                         net (fo=14, routed)          1.209    16.177    display/UTB1/decenas1__13_carry__0_n_5
    SLICE_X44Y108        LUT6 (Prop_lut6_I5_O)        0.301    16.478 r  display/UTB1/segmentos[5]_i_13/O
                         net (fo=1, routed)           0.000    16.478    display/UTB1/segmentos[5]_i_13_n_0
    SLICE_X44Y108        MUXF7 (Prop_muxf7_I0_O)      0.212    16.690 r  display/UTB1/segmentos_reg[5]_i_11/O
                         net (fo=1, routed)           0.581    17.271    fsm/segmentos_reg[5]_3
    SLICE_X43Y107        LUT6 (Prop_lut6_I0_O)        0.299    17.570 r  fsm/segmentos[5]_i_5/O
                         net (fo=1, routed)           0.959    18.529    fsm/segmentos[5]_i_5_n_0
    SLICE_X37Y107        LUT6 (Prop_lut6_I5_O)        0.124    18.653 r  fsm/segmentos[5]_i_1/O
                         net (fo=1, routed)           0.000    18.653    display/segmentos_vector[7]__0[5]
    SLICE_X37Y107        FDCE                                         r  display/segmentos_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/letras_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/segmentos_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.362ns  (logic 3.078ns (23.035%)  route 10.284ns (76.965%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.624     5.226    fsm/clk_IBUF_BUFG
    SLICE_X30Y108        FDRE                                         r  fsm/letras_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y108        FDRE (Prop_fdre_C_Q)         0.518     5.744 r  fsm/letras_reg[0]/Q
                         net (fo=88, routed)          3.008     8.752    puntuaciones1/instancia_demux/centenas0_carry_i_2[0]
    SLICE_X30Y99         LUT5 (Prop_lut5_I3_O)        0.124     8.876 r  puntuaciones1/instancia_demux/centenas0_carry_i_56/O
                         net (fo=1, routed)           0.728     9.604    puntuaciones1/instancia_demux/centenas0_carry_i_56_n_0
    SLICE_X35Y98         LUT6 (Prop_lut6_I0_O)        0.124     9.728 r  puntuaciones1/instancia_demux/centenas0_carry_i_47/O
                         net (fo=1, routed)           0.789    10.517    mux_fin/segmentos[2]_i_5_1
    SLICE_X37Y98         LUT6 (Prop_lut6_I2_O)        0.124    10.641 r  mux_fin/centenas0_carry_i_21/O
                         net (fo=9, routed)           1.124    11.765    puntuaciones2/instance_caso_ep/puntos[0]
    SLICE_X44Y105        LUT2 (Prop_lut2_I1_O)        0.124    11.889 r  puntuaciones2/instance_caso_ep/centenas0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.889    display/UTB1/S[1]
    SLICE_X44Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.439 r  display/UTB1/centenas0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.439    display/UTB1/centenas0_carry_n_0
    SLICE_X44Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.553 r  display/UTB1/centenas0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.553    display/UTB1/centenas0_carry__0_n_0
    SLICE_X44Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.775 r  display/UTB1/centenas0_carry__1/O[0]
                         net (fo=19, routed)          1.134    13.909    fsm/O[0]
    SLICE_X42Y109        LUT4 (Prop_lut4_I2_O)        0.299    14.208 r  fsm/centenas0__14_carry__0_i_3/O
                         net (fo=1, routed)           0.407    14.615    display/UTB1/segmentos[3]_i_10_0[1]
    SLICE_X43Y109        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    15.122 r  display/UTB1/centenas0__14_carry__0/CO[3]
                         net (fo=7, routed)           1.091    16.212    fsm/segmentos[3]_i_4_0[0]
    SLICE_X45Y107        LUT6 (Prop_lut6_I3_O)        0.124    16.336 r  fsm/segmentos[0]_i_10/O
                         net (fo=1, routed)           1.023    17.359    fsm/segmentos[0]_i_10_n_0
    SLICE_X40Y107        LUT6 (Prop_lut6_I4_O)        0.124    17.483 r  fsm/segmentos[0]_i_4/O
                         net (fo=1, routed)           0.981    18.465    fsm/segmentos[0]_i_4_n_0
    SLICE_X34Y106        LUT6 (Prop_lut6_I3_O)        0.124    18.589 r  fsm/segmentos[0]_i_1/O
                         net (fo=1, routed)           0.000    18.589    display/segmentos_vector[7]__0[0]
    SLICE_X34Y106        FDCE                                         r  display/segmentos_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/letras_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/segmentos_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.344ns  (logic 3.812ns (28.566%)  route 9.532ns (71.434%))
  Logic Levels:           14  (CARRY4=5 LUT2=2 LUT5=2 LUT6=4 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.624     5.226    fsm/clk_IBUF_BUFG
    SLICE_X30Y108        FDRE                                         r  fsm/letras_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y108        FDRE (Prop_fdre_C_Q)         0.518     5.744 r  fsm/letras_reg[0]/Q
                         net (fo=88, routed)          3.535     9.279    puntuaciones1/instancia_demux/centenas0_carry_i_2[0]
    SLICE_X31Y97         LUT5 (Prop_lut5_I3_O)        0.124     9.403 f  puntuaciones1/instancia_demux/centenas0_carry_i_52/O
                         net (fo=1, routed)           0.998    10.401    mux_fin/centenas0_carry_i_20_1
    SLICE_X33Y101        LUT6 (Prop_lut6_I3_O)        0.124    10.525 r  mux_fin/centenas0_carry_i_24/O
                         net (fo=3, routed)           0.827    11.352    mux_fin/centenas0_carry_i_24_n_0
    SLICE_X42Y105        LUT6 (Prop_lut6_I5_O)        0.124    11.476 r  mux_fin/centenas0_carry_i_20/O
                         net (fo=11, routed)          0.811    12.287    puntuaciones2/instancia_punt_total/puntos[0]
    SLICE_X43Y104        LUT2 (Prop_lut2_I1_O)        0.124    12.411 r  puntuaciones2/instancia_punt_total/decenas1_carry_i_2/O
                         net (fo=1, routed)           0.000    12.411    display/UTB1/decenas1_carry__0_0[2]
    SLICE_X43Y104        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.809 r  display/UTB1/decenas1_carry/CO[3]
                         net (fo=1, routed)           0.000    12.809    display/UTB1/decenas1_carry_n_0
    SLICE_X43Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.923 r  display/UTB1/decenas1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.923    display/UTB1/decenas1_carry__0_n_0
    SLICE_X43Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.257 r  display/UTB1/decenas1_carry__1/O[1]
                         net (fo=3, routed)           0.692    13.949    puntuaciones2/instancia_punt_total/decenas1__13_carry[0]
    SLICE_X42Y105        LUT2 (Prop_lut2_I1_O)        0.303    14.252 r  puntuaciones2/instancia_punt_total/decenas1__13_carry_i_2/O
                         net (fo=1, routed)           0.000    14.252    display/UTB1/segmentos_reg[0]_i_11_0[2]
    SLICE_X42Y105        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    14.632 r  display/UTB1/decenas1__13_carry/CO[3]
                         net (fo=1, routed)           0.000    14.632    display/UTB1/decenas1__13_carry_n_0
    SLICE_X42Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.955 r  display/UTB1/decenas1__13_carry__0/O[1]
                         net (fo=14, routed)          1.218    16.174    display/UTB1/decenas1__13_carry__0_n_6
    SLICE_X40Y108        LUT6 (Prop_lut6_I3_O)        0.306    16.480 r  display/UTB1/segmentos[2]_i_13/O
                         net (fo=1, routed)           0.000    16.480    display/UTB1/segmentos[2]_i_13_n_0
    SLICE_X40Y108        MUXF7 (Prop_muxf7_I1_O)      0.217    16.697 r  display/UTB1/segmentos_reg[2]_i_11/O
                         net (fo=1, routed)           0.722    17.418    display/UTB1/segmentos_reg[2]_i_11_n_0
    SLICE_X39Y106        LUT5 (Prop_lut5_I0_O)        0.299    17.717 r  display/UTB1/segmentos[2]_i_5/O
                         net (fo=1, routed)           0.729    18.447    fsm/segmentos_reg[2]
    SLICE_X38Y106        LUT6 (Prop_lut6_I5_O)        0.124    18.571 r  fsm/segmentos[2]_i_1/O
                         net (fo=1, routed)           0.000    18.571    display/segmentos_vector[7]__0[2]
    SLICE_X38Y106        FDCE                                         r  display/segmentos_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/letras_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/segmentos_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.342ns  (logic 3.709ns (27.799%)  route 9.633ns (72.201%))
  Logic Levels:           13  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.624     5.226    fsm/clk_IBUF_BUFG
    SLICE_X30Y108        FDRE                                         r  fsm/letras_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y108        FDRE (Prop_fdre_C_Q)         0.518     5.744 r  fsm/letras_reg[0]/Q
                         net (fo=88, routed)          3.535     9.279    puntuaciones1/instancia_demux/centenas0_carry_i_2[0]
    SLICE_X31Y97         LUT5 (Prop_lut5_I3_O)        0.124     9.403 f  puntuaciones1/instancia_demux/centenas0_carry_i_52/O
                         net (fo=1, routed)           0.998    10.401    mux_fin/centenas0_carry_i_20_1
    SLICE_X33Y101        LUT6 (Prop_lut6_I3_O)        0.124    10.525 r  mux_fin/centenas0_carry_i_24/O
                         net (fo=3, routed)           0.827    11.352    mux_fin/centenas0_carry_i_24_n_0
    SLICE_X42Y105        LUT6 (Prop_lut6_I5_O)        0.124    11.476 r  mux_fin/centenas0_carry_i_20/O
                         net (fo=11, routed)          0.811    12.287    puntuaciones2/instancia_punt_total/puntos[0]
    SLICE_X43Y104        LUT2 (Prop_lut2_I1_O)        0.124    12.411 r  puntuaciones2/instancia_punt_total/decenas1_carry_i_2/O
                         net (fo=1, routed)           0.000    12.411    display/UTB1/decenas1_carry__0_0[2]
    SLICE_X43Y104        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.809 r  display/UTB1/decenas1_carry/CO[3]
                         net (fo=1, routed)           0.000    12.809    display/UTB1/decenas1_carry_n_0
    SLICE_X43Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.923 r  display/UTB1/decenas1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.923    display/UTB1/decenas1_carry__0_n_0
    SLICE_X43Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.257 r  display/UTB1/decenas1_carry__1/O[1]
                         net (fo=3, routed)           0.829    14.086    fsm/decenas1__13_carry[1]
    SLICE_X42Y106        LUT4 (Prop_lut4_I3_O)        0.303    14.389 r  fsm/decenas1__13_carry__0_i_2/O
                         net (fo=1, routed)           0.000    14.389    display/UTB1/segmentos[0]_i_12_0[1]
    SLICE_X42Y106        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    14.967 r  display/UTB1/decenas1__13_carry__0/O[2]
                         net (fo=14, routed)          1.096    16.064    display/UTB1/decenas1__13_carry__0_n_5
    SLICE_X40Y108        LUT6 (Prop_lut6_I2_O)        0.301    16.365 r  display/UTB1/segmentos[3]_i_14/O
                         net (fo=1, routed)           0.000    16.365    display/UTB1/segmentos[3]_i_14_n_0
    SLICE_X40Y108        MUXF7 (Prop_muxf7_I1_O)      0.245    16.610 r  display/UTB1/segmentos_reg[3]_i_11/O
                         net (fo=1, routed)           0.819    17.428    fsm/segmentos_reg[3]_3
    SLICE_X40Y106        LUT6 (Prop_lut6_I0_O)        0.298    17.726 r  fsm/segmentos[3]_i_5/O
                         net (fo=1, routed)           0.718    18.445    fsm/segmentos[3]_i_5_n_0
    SLICE_X35Y106        LUT6 (Prop_lut6_I5_O)        0.124    18.569 r  fsm/segmentos[3]_i_1/O
                         net (fo=1, routed)           0.000    18.569    display/segmentos_vector[7]__0[3]
    SLICE_X35Y106        FDCE                                         r  display/segmentos_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/letras_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/segmentos_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.296ns  (logic 3.812ns (28.671%)  route 9.484ns (71.329%))
  Logic Levels:           14  (CARRY4=5 LUT2=2 LUT5=2 LUT6=4 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.624     5.226    fsm/clk_IBUF_BUFG
    SLICE_X30Y108        FDRE                                         r  fsm/letras_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y108        FDRE (Prop_fdre_C_Q)         0.518     5.744 r  fsm/letras_reg[0]/Q
                         net (fo=88, routed)          3.535     9.279    puntuaciones1/instancia_demux/centenas0_carry_i_2[0]
    SLICE_X31Y97         LUT5 (Prop_lut5_I3_O)        0.124     9.403 f  puntuaciones1/instancia_demux/centenas0_carry_i_52/O
                         net (fo=1, routed)           0.998    10.401    mux_fin/centenas0_carry_i_20_1
    SLICE_X33Y101        LUT6 (Prop_lut6_I3_O)        0.124    10.525 r  mux_fin/centenas0_carry_i_24/O
                         net (fo=3, routed)           0.827    11.352    mux_fin/centenas0_carry_i_24_n_0
    SLICE_X42Y105        LUT6 (Prop_lut6_I5_O)        0.124    11.476 r  mux_fin/centenas0_carry_i_20/O
                         net (fo=11, routed)          0.811    12.287    puntuaciones2/instancia_punt_total/puntos[0]
    SLICE_X43Y104        LUT2 (Prop_lut2_I1_O)        0.124    12.411 r  puntuaciones2/instancia_punt_total/decenas1_carry_i_2/O
                         net (fo=1, routed)           0.000    12.411    display/UTB1/decenas1_carry__0_0[2]
    SLICE_X43Y104        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.809 r  display/UTB1/decenas1_carry/CO[3]
                         net (fo=1, routed)           0.000    12.809    display/UTB1/decenas1_carry_n_0
    SLICE_X43Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.923 r  display/UTB1/decenas1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.923    display/UTB1/decenas1_carry__0_n_0
    SLICE_X43Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.257 r  display/UTB1/decenas1_carry__1/O[1]
                         net (fo=3, routed)           0.692    13.949    puntuaciones2/instancia_punt_total/decenas1__13_carry[0]
    SLICE_X42Y105        LUT2 (Prop_lut2_I1_O)        0.303    14.252 r  puntuaciones2/instancia_punt_total/decenas1__13_carry_i_2/O
                         net (fo=1, routed)           0.000    14.252    display/UTB1/segmentos_reg[0]_i_11_0[2]
    SLICE_X42Y105        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    14.632 r  display/UTB1/decenas1__13_carry/CO[3]
                         net (fo=1, routed)           0.000    14.632    display/UTB1/decenas1__13_carry_n_0
    SLICE_X42Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.955 r  display/UTB1/decenas1__13_carry__0/O[1]
                         net (fo=14, routed)          1.209    16.164    display/UTB1/decenas1__13_carry__0_n_6
    SLICE_X41Y108        LUT6 (Prop_lut6_I5_O)        0.306    16.470 r  display/UTB1/segmentos[4]_i_14/O
                         net (fo=1, routed)           0.000    16.470    display/UTB1/segmentos[4]_i_14_n_0
    SLICE_X41Y108        MUXF7 (Prop_muxf7_I1_O)      0.217    16.687 r  display/UTB1/segmentos_reg[4]_i_11/O
                         net (fo=1, routed)           0.649    17.336    display/UTB1/segmentos_reg[4]_i_11_n_0
    SLICE_X41Y107        LUT5 (Prop_lut5_I0_O)        0.299    17.635 r  display/UTB1/segmentos[4]_i_5/O
                         net (fo=1, routed)           0.763    18.398    fsm/segmentos_reg[4]
    SLICE_X37Y107        LUT6 (Prop_lut6_I5_O)        0.124    18.522 r  fsm/segmentos[4]_i_1/O
                         net (fo=1, routed)           0.000    18.522    display/segmentos_vector[7]__0[4]
    SLICE_X37Y107        FDCE                                         r  display/segmentos_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/letras_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/segmentos_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.148ns  (logic 3.078ns (23.411%)  route 10.070ns (76.589%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.624     5.226    fsm/clk_IBUF_BUFG
    SLICE_X30Y108        FDRE                                         r  fsm/letras_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y108        FDRE (Prop_fdre_C_Q)         0.518     5.744 r  fsm/letras_reg[0]/Q
                         net (fo=88, routed)          3.008     8.752    puntuaciones1/instancia_demux/centenas0_carry_i_2[0]
    SLICE_X30Y99         LUT5 (Prop_lut5_I3_O)        0.124     8.876 r  puntuaciones1/instancia_demux/centenas0_carry_i_56/O
                         net (fo=1, routed)           0.728     9.604    puntuaciones1/instancia_demux/centenas0_carry_i_56_n_0
    SLICE_X35Y98         LUT6 (Prop_lut6_I0_O)        0.124     9.728 r  puntuaciones1/instancia_demux/centenas0_carry_i_47/O
                         net (fo=1, routed)           0.789    10.517    mux_fin/segmentos[2]_i_5_1
    SLICE_X37Y98         LUT6 (Prop_lut6_I2_O)        0.124    10.641 r  mux_fin/centenas0_carry_i_21/O
                         net (fo=9, routed)           1.124    11.765    puntuaciones2/instance_caso_ep/puntos[0]
    SLICE_X44Y105        LUT2 (Prop_lut2_I1_O)        0.124    11.889 r  puntuaciones2/instance_caso_ep/centenas0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.889    display/UTB1/S[1]
    SLICE_X44Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.439 r  display/UTB1/centenas0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.439    display/UTB1/centenas0_carry_n_0
    SLICE_X44Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.553 r  display/UTB1/centenas0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.553    display/UTB1/centenas0_carry__0_n_0
    SLICE_X44Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.775 r  display/UTB1/centenas0_carry__1/O[0]
                         net (fo=19, routed)          1.134    13.909    fsm/O[0]
    SLICE_X42Y109        LUT4 (Prop_lut4_I2_O)        0.299    14.208 r  fsm/centenas0__14_carry__0_i_3/O
                         net (fo=1, routed)           0.407    14.615    display/UTB1/segmentos[3]_i_10_0[1]
    SLICE_X43Y109        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    15.122 r  display/UTB1/centenas0__14_carry__0/CO[3]
                         net (fo=7, routed)           1.313    16.434    fsm/segmentos[3]_i_4_0[0]
    SLICE_X45Y107        LUT6 (Prop_lut6_I5_O)        0.124    16.558 r  fsm/segmentos[1]_i_10/O
                         net (fo=1, routed)           0.582    17.140    fsm/segmentos[1]_i_10_n_0
    SLICE_X42Y107        LUT6 (Prop_lut6_I4_O)        0.124    17.264 r  fsm/segmentos[1]_i_4/O
                         net (fo=1, routed)           0.986    18.250    fsm/segmentos[1]_i_4_n_0
    SLICE_X37Y107        LUT6 (Prop_lut6_I3_O)        0.124    18.374 r  fsm/segmentos[1]_i_1/O
                         net (fo=1, routed)           0.000    18.374    display/segmentos_vector[7]__0[1]
    SLICE_X37Y107        FDCE                                         r  display/segmentos_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/letras_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/segmentos_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.780ns  (logic 3.812ns (29.828%)  route 8.968ns (70.172%))
  Logic Levels:           14  (CARRY4=5 LUT2=2 LUT5=1 LUT6=5 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.624     5.226    fsm/clk_IBUF_BUFG
    SLICE_X30Y108        FDRE                                         r  fsm/letras_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y108        FDRE (Prop_fdre_C_Q)         0.518     5.744 r  fsm/letras_reg[0]/Q
                         net (fo=88, routed)          3.535     9.279    puntuaciones1/instancia_demux/centenas0_carry_i_2[0]
    SLICE_X31Y97         LUT5 (Prop_lut5_I3_O)        0.124     9.403 f  puntuaciones1/instancia_demux/centenas0_carry_i_52/O
                         net (fo=1, routed)           0.998    10.401    mux_fin/centenas0_carry_i_20_1
    SLICE_X33Y101        LUT6 (Prop_lut6_I3_O)        0.124    10.525 r  mux_fin/centenas0_carry_i_24/O
                         net (fo=3, routed)           0.827    11.352    mux_fin/centenas0_carry_i_24_n_0
    SLICE_X42Y105        LUT6 (Prop_lut6_I5_O)        0.124    11.476 r  mux_fin/centenas0_carry_i_20/O
                         net (fo=11, routed)          0.811    12.287    puntuaciones2/instancia_punt_total/puntos[0]
    SLICE_X43Y104        LUT2 (Prop_lut2_I1_O)        0.124    12.411 r  puntuaciones2/instancia_punt_total/decenas1_carry_i_2/O
                         net (fo=1, routed)           0.000    12.411    display/UTB1/decenas1_carry__0_0[2]
    SLICE_X43Y104        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.809 r  display/UTB1/decenas1_carry/CO[3]
                         net (fo=1, routed)           0.000    12.809    display/UTB1/decenas1_carry_n_0
    SLICE_X43Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.923 r  display/UTB1/decenas1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.923    display/UTB1/decenas1_carry__0_n_0
    SLICE_X43Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.257 r  display/UTB1/decenas1_carry__1/O[1]
                         net (fo=3, routed)           0.692    13.949    puntuaciones2/instancia_punt_total/decenas1__13_carry[0]
    SLICE_X42Y105        LUT2 (Prop_lut2_I1_O)        0.303    14.252 r  puntuaciones2/instancia_punt_total/decenas1__13_carry_i_2/O
                         net (fo=1, routed)           0.000    14.252    display/UTB1/segmentos_reg[0]_i_11_0[2]
    SLICE_X42Y105        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    14.632 r  display/UTB1/decenas1__13_carry/CO[3]
                         net (fo=1, routed)           0.000    14.632    display/UTB1/decenas1__13_carry_n_0
    SLICE_X42Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.955 r  display/UTB1/decenas1__13_carry__0/O[1]
                         net (fo=14, routed)          0.843    15.798    display/UTB1/decenas1__13_carry__0_n_6
    SLICE_X43Y107        LUT6 (Prop_lut6_I5_O)        0.306    16.104 r  display/UTB1/segmentos[6]_i_19/O
                         net (fo=1, routed)           0.000    16.104    display/UTB1/segmentos[6]_i_19_n_0
    SLICE_X43Y107        MUXF7 (Prop_muxf7_I1_O)      0.217    16.321 r  display/UTB1/segmentos_reg[6]_i_12/O
                         net (fo=1, routed)           0.436    16.757    fsm/segmentos_reg[6]_3
    SLICE_X43Y107        LUT6 (Prop_lut6_I0_O)        0.299    17.056 r  fsm/segmentos[6]_i_5/O
                         net (fo=1, routed)           0.826    17.882    fsm/segmentos[6]_i_5_n_0
    SLICE_X35Y106        LUT6 (Prop_lut6_I5_O)        0.124    18.006 r  fsm/segmentos[6]_i_1/O
                         net (fo=1, routed)           0.000    18.006    display/segmentos_vector[7]__0[6]
    SLICE_X35Y106        FDCE                                         r  display/segmentos_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/etapa_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.663ns  (logic 4.386ns (45.392%)  route 5.277ns (54.608%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.625     5.227    fsm/clk_IBUF_BUFG
    SLICE_X29Y108        FDCE                                         r  fsm/etapa_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y108        FDCE (Prop_fdce_C_Q)         0.456     5.683 r  fsm/etapa_reg[3]/Q
                         net (fo=23, routed)          1.382     7.065    fsm/etapa_reg_n_0_[3]
    SLICE_X28Y103        LUT4 (Prop_lut4_I0_O)        0.152     7.217 r  fsm/leds_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           3.895    11.112    leds_OBUF[15]
    V12                  OBUF (Prop_obuf_I_O)         3.778    14.890 r  leds_OBUF[15]_inst/O
                         net (fo=0)                   0.000    14.890    leds[15]
    V12                                                               r  leds[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/etapa_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.541ns  (logic 4.370ns (45.806%)  route 5.170ns (54.194%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.625     5.227    fsm/clk_IBUF_BUFG
    SLICE_X29Y108        FDCE                                         r  fsm/etapa_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y108        FDCE (Prop_fdce_C_Q)         0.456     5.683 r  fsm/etapa_reg[3]/Q
                         net (fo=23, routed)          1.215     6.898    fsm/etapa_reg_n_0_[3]
    SLICE_X28Y104        LUT4 (Prop_lut4_I0_O)        0.152     7.050 r  fsm/leds_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           3.955    11.006    leds_OBUF[14]
    V14                  OBUF (Prop_obuf_I_O)         3.762    14.768 r  leds_OBUF[14]_inst/O
                         net (fo=0)                   0.000    14.768    leds[14]
    V14                                                               r  leds[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/etapa_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.280ns  (logic 4.132ns (44.532%)  route 5.147ns (55.468%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.625     5.227    fsm/clk_IBUF_BUFG
    SLICE_X29Y108        FDCE                                         r  fsm/etapa_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y108        FDCE (Prop_fdce_C_Q)         0.456     5.683 r  fsm/etapa_reg[3]/Q
                         net (fo=23, routed)          1.382     7.065    fsm/etapa_reg_n_0_[3]
    SLICE_X28Y103        LUT4 (Prop_lut4_I0_O)        0.124     7.189 r  fsm/leds_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           3.765    10.955    leds_OBUF[11]
    U14                  OBUF (Prop_obuf_I_O)         3.552    14.507 r  leds_OBUF[11]_inst/O
                         net (fo=0)                   0.000    14.507    leds[11]
    U14                                                               r  leds[11] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 puntuaciones1/instance6/resultado_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance6/resultado_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.243ns  (logic 0.141ns (58.002%)  route 0.102ns (41.998%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.571     1.490    puntuaciones1/instance6/clk_IBUF_BUFG
    SLICE_X36Y99         FDRE                                         r  puntuaciones1/instance6/resultado_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y99         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  puntuaciones1/instance6/resultado_i_reg[3]/Q
                         net (fo=1, routed)           0.102     1.733    puntuaciones1/instance6/resultado_i_reg_n_0_[3]
    SLICE_X34Y98         LDCE                                         r  puntuaciones1/instance6/resultado_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones1/instance5/resultado_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance5/resultado_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.141ns (53.727%)  route 0.121ns (46.273%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.561     1.480    puntuaciones1/instance5/clk_IBUF_BUFG
    SLICE_X48Y102        FDRE                                         r  puntuaciones1/instance5/resultado_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y102        FDRE (Prop_fdre_C_Q)         0.141     1.621 r  puntuaciones1/instance5/resultado_i_reg[5]/Q
                         net (fo=1, routed)           0.121     1.743    puntuaciones1/instance5/resultado_i_reg_n_0_[5]
    SLICE_X48Y103        LDCE                                         r  puntuaciones1/instance5/resultado_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones1/instance3/resultado_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance3/resultado_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.571     1.490    puntuaciones1/instance3/clk_IBUF_BUFG
    SLICE_X32Y94         FDRE                                         r  puntuaciones1/instance3/resultado_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y94         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  puntuaciones1/instance3/resultado_i_reg[1]/Q
                         net (fo=1, routed)           0.118     1.749    puntuaciones1/instance3/resultado_i_reg_n_0_[1]
    SLICE_X33Y94         LDCE                                         r  puntuaciones1/instance3/resultado_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones1/instance3/resultado_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance3/resultado_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.141ns (54.232%)  route 0.119ns (45.768%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.571     1.490    puntuaciones1/instance3/clk_IBUF_BUFG
    SLICE_X32Y94         FDRE                                         r  puntuaciones1/instance3/resultado_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y94         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  puntuaciones1/instance3/resultado_i_reg[3]/Q
                         net (fo=1, routed)           0.119     1.750    puntuaciones1/instance3/resultado_i_reg_n_0_[3]
    SLICE_X33Y94         LDCE                                         r  puntuaciones1/instance3/resultado_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones1/instance3/resultado_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance3/resultado_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.141ns (54.227%)  route 0.119ns (45.773%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.571     1.490    puntuaciones1/instance3/clk_IBUF_BUFG
    SLICE_X32Y94         FDRE                                         r  puntuaciones1/instance3/resultado_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y94         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  puntuaciones1/instance3/resultado_i_reg[2]/Q
                         net (fo=1, routed)           0.119     1.750    puntuaciones1/instance3/resultado_i_reg_n_0_[2]
    SLICE_X33Y94         LDCE                                         r  puntuaciones1/instance3/resultado_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones1/instance3/resultado_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance3/resultado_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.261ns  (logic 0.141ns (54.076%)  route 0.120ns (45.924%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.571     1.490    puntuaciones1/instance3/clk_IBUF_BUFG
    SLICE_X32Y95         FDRE                                         r  puntuaciones1/instance3/resultado_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y95         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  puntuaciones1/instance3/resultado_i_reg[4]/Q
                         net (fo=1, routed)           0.120     1.751    puntuaciones1/instance3/resultado_i_reg_n_0_[4]
    SLICE_X33Y94         LDCE                                         r  puntuaciones1/instance3/resultado_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones1/instance4/resultado_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance4/resultado_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.141ns (52.355%)  route 0.128ns (47.645%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.569     1.488    puntuaciones1/instance4/clk_IBUF_BUFG
    SLICE_X45Y99         FDRE                                         r  puntuaciones1/instance4/resultado_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y99         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  puntuaciones1/instance4/resultado_i_reg[3]/Q
                         net (fo=2, routed)           0.128     1.758    puntuaciones2/instance4/centenas0_carry_i_28[1]
    SLICE_X41Y99         LDCE                                         r  puntuaciones2/instance4/resultado_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones1/instance2/resultado_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance2/resultado_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.277ns  (logic 0.141ns (50.983%)  route 0.136ns (49.017%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.571     1.490    puntuaciones1/instance2/clk_IBUF_BUFG
    SLICE_X37Y98         FDRE                                         r  puntuaciones1/instance2/resultado_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y98         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  puntuaciones1/instance2/resultado_i_reg[1]/Q
                         net (fo=2, routed)           0.136     1.767    puntuaciones2/instance2/centenas0_carry_i_13[0]
    SLICE_X36Y98         LDCE                                         r  puntuaciones2/instance2/resultado_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones1/instance5/resultado_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance5/resultado_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.299ns  (logic 0.141ns (47.167%)  route 0.158ns (52.833%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.561     1.480    puntuaciones1/instance5/clk_IBUF_BUFG
    SLICE_X48Y101        FDRE                                         r  puntuaciones1/instance5/resultado_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y101        FDRE (Prop_fdre_C_Q)         0.141     1.621 r  puntuaciones1/instance5/resultado_i_reg[4]/Q
                         net (fo=1, routed)           0.158     1.779    puntuaciones1/instance5/resultado_i_reg_n_0_[4]
    SLICE_X47Y100        LDCE                                         r  puntuaciones1/instance5/resultado_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones1/instance5/resultado_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance5/resultado_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.304ns  (logic 0.141ns (46.348%)  route 0.163ns (53.652%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.561     1.480    puntuaciones1/instance5/clk_IBUF_BUFG
    SLICE_X48Y101        FDRE                                         r  puntuaciones1/instance5/resultado_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y101        FDRE (Prop_fdre_C_Q)         0.141     1.621 r  puntuaciones1/instance5/resultado_i_reg[3]/Q
                         net (fo=1, routed)           0.163     1.785    puntuaciones1/instance5/resultado_i_reg_n_0_[3]
    SLICE_X47Y99         LDCE                                         r  puntuaciones1/instance5/resultado_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           145 Endpoints
Min Delay           145 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw_enclave[1]
                            (input port)
  Destination:            fsm/etapa_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.838ns  (logic 2.069ns (26.392%)  route 5.769ns (73.608%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)
  Clock Path Skew:        4.926ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 f  sw_enclave[1] (IN)
                         net (fo=0)                   0.000     0.000    sw_enclave[1]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  sw_enclave_IBUF[1]_inst/O
                         net (fo=2, routed)           3.481     4.948    fsm/sw_enclave_IBUF[1]
    SLICE_X29Y93         LUT5 (Prop_lut5_I1_O)        0.152     5.100 r  fsm/FSM_onehot_etapa[10]_i_2/O
                         net (fo=4, routed)           1.490     6.590    fsm/FSM_onehot_etapa[10]_i_2_n_0
    SLICE_X29Y107        LUT6 (Prop_lut6_I3_O)        0.326     6.916 r  fsm/etapa[0]_i_4/O
                         net (fo=1, routed)           0.798     7.714    fsm/etapa[0]_i_4_n_0
    SLICE_X28Y107        LUT6 (Prop_lut6_I5_O)        0.124     7.838 r  fsm/etapa[0]_i_1/O
                         net (fo=1, routed)           0.000     7.838    fsm/etapa[0]
    SLICE_X28Y107        FDPE                                         r  fsm/etapa_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.504     4.926    fsm/clk_IBUF_BUFG
    SLICE_X28Y107        FDPE                                         r  fsm/etapa_reg[0]/C

Slack:                    inf
  Source:                 sw_enclave[1]
                            (input port)
  Destination:            fsm/intermitente_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.057ns  (logic 1.977ns (28.010%)  route 5.080ns (71.990%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        4.925ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  sw_enclave[1] (IN)
                         net (fo=0)                   0.000     0.000    sw_enclave[1]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  sw_enclave_IBUF[1]_inst/O
                         net (fo=2, routed)           3.481     4.948    fsm/sw_enclave_IBUF[1]
    SLICE_X29Y93         LUT5 (Prop_lut5_I1_O)        0.152     5.100 f  fsm/FSM_onehot_etapa[10]_i_2/O
                         net (fo=4, routed)           1.599     6.699    fsm/FSM_onehot_etapa[10]_i_2_n_0
    SLICE_X30Y107        LUT3 (Prop_lut3_I0_O)        0.358     7.057 r  fsm/intermitente_i_1/O
                         net (fo=1, routed)           0.000     7.057    fsm/intermitente_i_1_n_0
    SLICE_X30Y107        FDCE                                         r  fsm/intermitente_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.503     4.925    fsm/clk_IBUF_BUFG
    SLICE_X30Y107        FDCE                                         r  fsm/intermitente_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dados_aleatorios/dados_i_reg[2][0]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.046ns  (logic 1.655ns (23.488%)  route 5.391ns (76.512%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_IBUF_inst/O
                         net (fo=9, routed)           3.562     5.069    fsm/reset_IBUF
    SLICE_X30Y94         LUT1 (Prop_lut1_I0_O)        0.148     5.217 f  fsm/indice_jugador[1]_i_2/O
                         net (fo=101, routed)         1.829     7.046    dados_aleatorios/lfsr_reg_reg[0]
    SLICE_X45Y96         FDPE                                         f  dados_aleatorios/dados_i_reg[2][0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.515     4.938    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X45Y96         FDPE                                         r  dados_aleatorios/dados_i_reg[2][0]/C

Slack:                    inf
  Source:                 sw_enclave[1]
                            (input port)
  Destination:            fsm/FSM_onehot_etapa_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.025ns  (logic 1.945ns (27.682%)  route 5.080ns (72.318%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        4.925ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  sw_enclave[1] (IN)
                         net (fo=0)                   0.000     0.000    sw_enclave[1]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  sw_enclave_IBUF[1]_inst/O
                         net (fo=2, routed)           3.481     4.948    fsm/sw_enclave_IBUF[1]
    SLICE_X29Y93         LUT5 (Prop_lut5_I1_O)        0.152     5.100 f  fsm/FSM_onehot_etapa[10]_i_2/O
                         net (fo=4, routed)           1.599     6.699    fsm/FSM_onehot_etapa[10]_i_2_n_0
    SLICE_X30Y107        LUT3 (Prop_lut3_I1_O)        0.326     7.025 r  fsm/FSM_onehot_etapa[9]_i_1/O
                         net (fo=1, routed)           0.000     7.025    fsm/FSM_onehot_etapa[9]_i_1_n_0
    SLICE_X30Y107        FDCE                                         r  fsm/FSM_onehot_etapa_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.503     4.925    fsm/clk_IBUF_BUFG
    SLICE_X30Y107        FDCE                                         r  fsm/FSM_onehot_etapa_reg[9]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            fsm/jugadores_reg[2][2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.950ns  (logic 1.655ns (23.812%)  route 5.295ns (76.188%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.922ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_IBUF_inst/O
                         net (fo=9, routed)           3.562     5.069    fsm/reset_IBUF
    SLICE_X30Y94         LUT1 (Prop_lut1_I0_O)        0.148     5.217 f  fsm/indice_jugador[1]_i_2/O
                         net (fo=101, routed)         1.733     6.950    fsm/reset
    SLICE_X35Y111        FDCE                                         f  fsm/jugadores_reg[2][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.500     4.922    fsm/clk_IBUF_BUFG
    SLICE_X35Y111        FDCE                                         r  fsm/jugadores_reg[2][2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            fsm/jugadores_reg[2][3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.950ns  (logic 1.655ns (23.812%)  route 5.295ns (76.188%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.922ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_IBUF_inst/O
                         net (fo=9, routed)           3.562     5.069    fsm/reset_IBUF
    SLICE_X30Y94         LUT1 (Prop_lut1_I0_O)        0.148     5.217 f  fsm/indice_jugador[1]_i_2/O
                         net (fo=101, routed)         1.733     6.950    fsm/reset
    SLICE_X34Y111        FDCE                                         f  fsm/jugadores_reg[2][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.500     4.922    fsm/clk_IBUF_BUFG
    SLICE_X34Y111        FDCE                                         r  fsm/jugadores_reg[2][3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            fsm/indice_jugador_reg[1]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.851ns  (logic 1.655ns (24.157%)  route 5.196ns (75.843%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_IBUF_inst/O
                         net (fo=9, routed)           3.562     5.069    fsm/reset_IBUF
    SLICE_X30Y94         LUT1 (Prop_lut1_I0_O)        0.148     5.217 f  fsm/indice_jugador[1]_i_2/O
                         net (fo=101, routed)         1.634     6.851    fsm/reset
    SLICE_X32Y110        FDPE                                         f  fsm/indice_jugador_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.502     4.924    fsm/clk_IBUF_BUFG
    SLICE_X32Y110        FDPE                                         r  fsm/indice_jugador_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            fsm/jugadores_reg[2][12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.851ns  (logic 1.655ns (24.157%)  route 5.196ns (75.843%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_IBUF_inst/O
                         net (fo=9, routed)           3.562     5.069    fsm/reset_IBUF
    SLICE_X30Y94         LUT1 (Prop_lut1_I0_O)        0.148     5.217 f  fsm/indice_jugador[1]_i_2/O
                         net (fo=101, routed)         1.634     6.851    fsm/reset
    SLICE_X32Y110        FDCE                                         f  fsm/jugadores_reg[2][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.502     4.924    fsm/clk_IBUF_BUFG
    SLICE_X32Y110        FDCE                                         r  fsm/jugadores_reg[2][12]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            fsm/indice_jugador_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.847ns  (logic 1.655ns (24.173%)  route 5.192ns (75.827%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_IBUF_inst/O
                         net (fo=9, routed)           3.562     5.069    fsm/reset_IBUF
    SLICE_X30Y94         LUT1 (Prop_lut1_I0_O)        0.148     5.217 f  fsm/indice_jugador[1]_i_2/O
                         net (fo=101, routed)         1.629     6.847    fsm/reset
    SLICE_X33Y110        FDCE                                         f  fsm/indice_jugador_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.502     4.924    fsm/clk_IBUF_BUFG
    SLICE_X33Y110        FDCE                                         r  fsm/indice_jugador_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            fsm/jugadores_reg[1][2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.847ns  (logic 1.655ns (24.173%)  route 5.192ns (75.827%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_IBUF_inst/O
                         net (fo=9, routed)           3.562     5.069    fsm/reset_IBUF
    SLICE_X30Y94         LUT1 (Prop_lut1_I0_O)        0.148     5.217 f  fsm/indice_jugador[1]_i_2/O
                         net (fo=101, routed)         1.629     6.847    fsm/reset
    SLICE_X33Y110        FDCE                                         f  fsm/jugadores_reg[1][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.502     4.924    fsm/clk_IBUF_BUFG
    SLICE_X33Y110        FDCE                                         r  fsm/jugadores_reg[1][2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 boton_arriba
                            (input port)
  Destination:            up/U1/SREG_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.127ns  (logic 0.254ns (22.491%)  route 0.874ns (77.509%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  boton_arriba (IN)
                         net (fo=0)                   0.000     0.000    boton_arriba
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  boton_arriba_IBUF_inst/O
                         net (fo=1, routed)           0.874     1.127    up/U1/boton_arriba_IBUF
    SLICE_X30Y109        FDRE                                         r  up/U1/SREG_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.835     2.000    up/U1/clk_IBUF_BUFG
    SLICE_X30Y109        FDRE                                         r  up/U1/SREG_reg[0]/C

Slack:                    inf
  Source:                 boton_abajo
                            (input port)
  Destination:            down/U1/SREG_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.330ns  (logic 0.248ns (18.628%)  route 1.083ns (81.372%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  boton_abajo (IN)
                         net (fo=0)                   0.000     0.000    boton_abajo
    P18                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  boton_abajo_IBUF_inst/O
                         net (fo=1, routed)           1.083     1.330    down/U1/boton_abajo_IBUF
    SLICE_X30Y109        FDRE                                         r  down/U1/SREG_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.835     2.000    down/U1/clk_IBUF_BUFG
    SLICE_X30Y109        FDRE                                         r  down/U1/SREG_reg[0]/C

Slack:                    inf
  Source:                 boton_enter
                            (input port)
  Destination:            enter/U1/SREG_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.396ns  (logic 0.244ns (17.515%)  route 1.151ns (82.485%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  boton_enter (IN)
                         net (fo=0)                   0.000     0.000    boton_enter
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  boton_enter_IBUF_inst/O
                         net (fo=1, routed)           1.151     1.396    enter/U1/boton_enter_IBUF
    SLICE_X30Y109        FDRE                                         r  enter/U1/SREG_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.835     2.000    enter/U1/clk_IBUF_BUFG
    SLICE_X30Y109        FDRE                                         r  enter/U1/SREG_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            fsm/habilitador_num_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.573ns  (logic 0.320ns (20.322%)  route 1.253ns (79.678%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  reset_IBUF_inst/O
                         net (fo=9, routed)           1.253     1.528    fsm/reset_IBUF
    SLICE_X32Y107        LUT6 (Prop_lut6_I0_O)        0.045     1.573 r  fsm/habilitador_num_i_1/O
                         net (fo=1, routed)           0.000     1.573    fsm/habilitador_num_i_1_n_0
    SLICE_X32Y107        FDRE                                         r  fsm/habilitador_num_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.835     2.000    fsm/clk_IBUF_BUFG
    SLICE_X32Y107        FDRE                                         r  fsm/habilitador_num_reg/C

Slack:                    inf
  Source:                 sw_enclave[3]
                            (input port)
  Destination:            fsm/tirar_dados_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.630ns  (logic 0.322ns (19.783%)  route 1.307ns (80.217%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 f  sw_enclave[3] (IN)
                         net (fo=0)                   0.000     0.000    sw_enclave[3]
    U11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 f  sw_enclave_IBUF[3]_inst/O
                         net (fo=2, routed)           1.307     1.585    fsm/sw_enclave_IBUF[3]
    SLICE_X30Y93         LUT1 (Prop_lut1_I0_O)        0.045     1.630 r  fsm/tirar_dados[3]_i_1/O
                         net (fo=1, routed)           0.000     1.630    fsm/tirar_dados[3]_i_1_n_0
    SLICE_X30Y93         FDRE                                         r  fsm/tirar_dados_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.842     2.007    fsm/clk_IBUF_BUFG
    SLICE_X30Y93         FDRE                                         r  fsm/tirar_dados_reg[3]/C

Slack:                    inf
  Source:                 sw_enclave[0]
                            (input port)
  Destination:            fsm/tirar_dados_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.660ns  (logic 0.315ns (18.960%)  route 1.345ns (81.040%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  sw_enclave[0] (IN)
                         net (fo=0)                   0.000     0.000    sw_enclave[0]
    T13                  IBUF (Prop_ibuf_I_O)         0.270     0.270 f  sw_enclave_IBUF[0]_inst/O
                         net (fo=2, routed)           1.345     1.615    fsm/sw_enclave_IBUF[0]
    SLICE_X30Y93         LUT1 (Prop_lut1_I0_O)        0.045     1.660 r  fsm/tirar_dados[0]_i_1/O
                         net (fo=1, routed)           0.000     1.660    fsm/tirar_dados[0]_i_1_n_0
    SLICE_X30Y93         FDRE                                         r  fsm/tirar_dados_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.842     2.007    fsm/clk_IBUF_BUFG
    SLICE_X30Y93         FDRE                                         r  fsm/tirar_dados_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            fsm/sumturno1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.666ns  (logic 0.320ns (19.180%)  route 1.347ns (80.820%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  reset_IBUF_inst/O
                         net (fo=9, routed)           1.347     1.621    fsm/reset_IBUF
    SLICE_X32Y107        LUT5 (Prop_lut5_I0_O)        0.045     1.666 r  fsm/sumturno1_i_1/O
                         net (fo=1, routed)           0.000     1.666    fsm/sumturno1_i_1_n_0
    SLICE_X32Y107        FDRE                                         r  fsm/sumturno1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.835     2.000    fsm/clk_IBUF_BUFG
    SLICE_X32Y107        FDRE                                         r  fsm/sumturno1_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            fsm/H_JP1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.734ns  (logic 0.320ns (18.428%)  route 1.415ns (81.572%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  reset_IBUF_inst/O
                         net (fo=9, routed)           1.415     1.689    fsm/reset_IBUF
    SLICE_X32Y107        LUT6 (Prop_lut6_I1_O)        0.045     1.734 r  fsm/H_JP1_i_1/O
                         net (fo=1, routed)           0.000     1.734    fsm/H_JP1_i_1_n_0
    SLICE_X32Y107        FDRE                                         r  fsm/H_JP1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.835     2.000    fsm/clk_IBUF_BUFG
    SLICE_X32Y107        FDRE                                         r  fsm/H_JP1_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            fsm/letras_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.739ns  (logic 0.320ns (18.379%)  route 1.419ns (81.621%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  reset_IBUF_inst/O
                         net (fo=9, routed)           1.290     1.565    fsm/reset_IBUF
    SLICE_X31Y108        LUT6 (Prop_lut6_I0_O)        0.045     1.610 r  fsm/letras[4]_i_1/O
                         net (fo=5, routed)           0.129     1.739    fsm/letras0
    SLICE_X30Y108        FDRE                                         r  fsm/letras_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.835     2.000    fsm/clk_IBUF_BUFG
    SLICE_X30Y108        FDRE                                         r  fsm/letras_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            fsm/letras_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.739ns  (logic 0.320ns (18.379%)  route 1.419ns (81.621%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  reset_IBUF_inst/O
                         net (fo=9, routed)           1.290     1.565    fsm/reset_IBUF
    SLICE_X31Y108        LUT6 (Prop_lut6_I0_O)        0.045     1.610 r  fsm/letras[4]_i_1/O
                         net (fo=5, routed)           0.129     1.739    fsm/letras0
    SLICE_X30Y108        FDRE                                         r  fsm/letras_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.835     2.000    fsm/clk_IBUF_BUFG
    SLICE_X30Y108        FDRE                                         r  fsm/letras_reg[1]/C





