Release 9.2.04i - xst J.40
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to ./xst/projnav.tmp
CPU : 0.00 / 0.05 s | Elapsed : 0.00 / 0.00 s
 
--> 
Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.05 s | Elapsed : 0.00 / 0.00 s
 
--> 
Reading design: ProcesseurAndCo.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ProcesseurAndCo.prj"
Input Format                       : mixed
Synthesis Constraint File          : "/home/k4user/poly-imag/archi2/projet/ProcesseurAndCo.xcf"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ProcesseurAndCo"
Output Format                      : NGC
Target Device                      : xc3s1000-4-ft256

---- Source Options
Top Module Name                    : ProcesseurAndCo
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : NO

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 2
Library Search Order               : ProcesseurAndCo.lso
Keep Hierarchy                     : NO
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" in Library work.
Architecture structural_ks of Entity fast_adder is up to date.
Compiling vhdl file "/home/k4user/poly-imag/archi2/projet/vhdl/shifter.vhd" in Library work.
Architecture behavioral of Entity shifter is up to date.
Compiling vhdl file "/home/k4user/poly-imag/archi2/projet/vhdl/reg1.vhd" in Library work.
Architecture behavioral of Entity reg1 is up to date.
Compiling vhdl file "/home/k4user/poly-imag/archi2/projet/vhdl/reg16.vhd" in Library work.
Architecture behavioral of Entity reg16 is up to date.
Compiling vhdl file "/home/k4user/poly-imag/archi2/projet/vhdl/UAL.vhd" in Library work.
Architecture behavioral of Entity ual is up to date.
Compiling vhdl file "/home/k4user/poly-imag/archi2/projet/vhdl/cond_checker.vhd" in Library work.
Architecture behavioral of Entity cond_checker is up to date.
Compiling vhdl file "/home/k4user/poly-imag/archi2/projet/vhdl/FIFO.vhd" in Library work.
Architecture behavioral of Entity fifo is up to date.
Compiling vhdl file "/home/k4user/poly-imag/archi2/projet/vhdl/GeneSync.vhd" in Library work.
Architecture behavioral of Entity genesync is up to date.
Compiling vhdl file "/home/k4user/poly-imag/archi2/projet/vhdl/GeneRGB.vhd" in Library work.
Architecture behavioral of Entity genergb is up to date.
Compiling vhdl file "/home/k4user/poly-imag/archi2/projet/vhdl/FSM.vhd" in Library work.
Architecture behavioral of Entity fsm is up to date.
Compiling vhdl file "/home/k4user/poly-imag/archi2/projet/vhdl/PO.vhd" in Library work.
Architecture behavioral of Entity po is up to date.
Compiling vhdl file "/home/k4user/poly-imag/archi2/projet/vhdl/Processeur.vhd" in Library work.
Architecture behavioral of Entity processeur is up to date.
Compiling vhdl file "/home/k4user/poly-imag/archi2/projet/vhdl/ROMPROG.vhd" in Library work.
Architecture behavioral of Entity romprog is up to date.
Compiling vhdl file "/home/k4user/poly-imag/archi2/projet/vhdl/MMU.vhd" in Library work.
Architecture behavioral of Entity mmu is up to date.
Compiling vhdl file "/home/k4user/poly-imag/archi2/projet/vhdl/RAMDoublePort.vhd" in Library work.
Architecture behavioral of Entity ramdoubleport is up to date.
Compiling vhdl file "/home/k4user/poly-imag/archi2/projet/vhdl/IRQ.vhd" in Library work.
Architecture behavioral of Entity irq is up to date.
Compiling vhdl file "/home/k4user/poly-imag/archi2/projet/vhdl/VGA.vhd" in Library work.
Architecture behavioral of Entity vga is up to date.
Compiling vhdl file "/home/k4user/poly-imag/archi2/projet/vhdl/PS2.vhd" in Library work.
Architecture behavioral of Entity ps2 is up to date.
Compiling vhdl file "/home/k4user/poly-imag/archi2/projet/vhdl/Timer.vhd" in Library work.
Architecture behavioral of Entity timer is up to date.
Compiling vhdl file "/home/k4user/poly-imag/archi2/projet/vhdl/ProcesseurAndCo.vhd" in Library work.
Architecture behavioral of Entity processeurandco is up to date.

Reading constraint file /home/k4user/poly-imag/archi2/projet/ProcesseurAndCo.xcf.
XCF parsing done.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <ProcesseurAndCo> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Processeur> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ROMPROG> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <MMU> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <RAMDoublePort> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <IRQ> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <VGA> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <PS2> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Timer> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <FSM> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <PO> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <reg16> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <GeneSync> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <GeneRGB> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <FIFO> in library <work> (architecture <behavioral>) with generics.
	bits = 8
	words = 4

Analyzing hierarchy for entity <reg1> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <UAL> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <cond_checker> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <fast_adder> in library <work> (architecture <structural_ks>) with generics.
	size = 13
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times

Analyzing hierarchy for entity <fast_adder> in library <work> (architecture <structural_ks>) with generics.
	size = 16
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times

Analyzing hierarchy for entity <shifter> in library <work> (architecture <behavioral>) with generics.
	level = 4
	size = 16

WARNING:Xst:2549 - Found 'incremental_synthesis' constraints in XCF file (at least one on module <ProcesseurAndCo>). 'incremental_synthesis' constraint is being deprecated in a future release and is being replaced with Partitions. Please remove the 'incremental_synthesis' constraints from design modules and create Partitions for the corresponding module instance(s). Refer to application note XAPP918 for more details on how to convert your design.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ProcesseurAndCo> in library <work> (Architecture <behavioral>).
    Set property "INCREMENTAL_SYNTHESIS = yes" for unit <Processeur>.
    Set property "INCREMENTAL_SYNTHESIS = yes" for unit <ROMPROG>.
    Set property "INCREMENTAL_SYNTHESIS = yes" for unit <RAMDoublePort>.
WARNING:Xst:753 - "/home/k4user/poly-imag/archi2/projet/vhdl/ProcesseurAndCo.vhd" line 255: Unconnected output port 'BYTE_ERROR' of component 'PS2'.
WARNING:Xst:753 - "/home/k4user/poly-imag/archi2/projet/vhdl/ProcesseurAndCo.vhd" line 255: Unconnected output port 'BYTE_AVAIL' of component 'PS2'.
Entity <ProcesseurAndCo> analyzed. Unit <ProcesseurAndCo> generated.

Analyzing Entity <Processeur> in library <work> (Architecture <behavioral>).
Entity <Processeur> analyzed. Unit <Processeur> generated.

Analyzing Entity <FSM> in library <work> (Architecture <behavioral>).
Entity <FSM> analyzed. Unit <FSM> generated.

Analyzing Entity <PO> in library <work> (Architecture <behavioral>).
Entity <PO> analyzed. Unit <PO> generated.

Analyzing Entity <reg1> in library <work> (Architecture <behavioral>).
Entity <reg1> analyzed. Unit <reg1> generated.

Analyzing Entity <reg16> in library <work> (Architecture <behavioral>).
Entity <reg16> analyzed. Unit <reg16> generated.

Analyzing Entity <UAL> in library <work> (Architecture <behavioral>).
INFO:Xst:1561 - "/home/k4user/poly-imag/archi2/projet/vhdl/UAL.vhd" line 139: Mux is complete : default of case is discarded
WARNING:Xst:819 - "/home/k4user/poly-imag/archi2/projet/vhdl/UAL.vhd" line 144: The following signals are missing in the process sensitivity list:
   CIN.
Entity <UAL> analyzed. Unit <UAL> generated.

Analyzing generic Entity <fast_adder.2> in library <work> (Architecture <structural_ks>).
	size = 16
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
Entity <fast_adder.2> analyzed. Unit <fast_adder.2> generated.

Analyzing generic Entity <shifter> in library <work> (Architecture <behavioral>).
	level = 4
	size = 16
Entity <shifter> analyzed. Unit <shifter> generated.

Analyzing Entity <cond_checker> in library <work> (Architecture <behavioral>).
Entity <cond_checker> analyzed. Unit <cond_checker> generated.

Analyzing Entity <ROMPROG> in library <work> (Architecture <behavioral>).
Entity <ROMPROG> analyzed. Unit <ROMPROG> generated.

Analyzing Entity <MMU> in library <work> (Architecture <behavioral>).
Entity <MMU> analyzed. Unit <MMU> generated.

Analyzing Entity <RAMDoublePort> in library <work> (Architecture <behavioral>).
WARNING:Xst:790 - "/home/k4user/poly-imag/archi2/projet/vhdl/RAMDoublePort.vhd" line 975: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <memoire> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/k4user/poly-imag/archi2/projet/vhdl/RAMDoublePort.vhd" line 983: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <memoire> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/k4user/poly-imag/archi2/projet/vhdl/RAMDoublePort.vhd" line 994: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <memoire> may be accessed with an index that does not cover the full array size.
Entity <RAMDoublePort> analyzed. Unit <RAMDoublePort> generated.

Analyzing Entity <IRQ> in library <work> (Architecture <behavioral>).
Entity <IRQ> analyzed. Unit <IRQ> generated.

Analyzing Entity <VGA> in library <work> (Architecture <behavioral>).
Entity <VGA> analyzed. Unit <VGA> generated.

Analyzing Entity <GeneSync> in library <work> (Architecture <behavioral>).
Entity <GeneSync> analyzed. Unit <GeneSync> generated.

Analyzing Entity <GeneRGB> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "/home/k4user/poly-imag/archi2/projet/vhdl/GeneRGB.vhd" line 90: Unconnected output port 'COUT' of component 'fast_adder'.
WARNING:Xst:753 - "/home/k4user/poly-imag/archi2/projet/vhdl/GeneRGB.vhd" line 100: Unconnected output port 'COUT' of component 'fast_adder'.
Entity <GeneRGB> analyzed. Unit <GeneRGB> generated.

Analyzing generic Entity <fast_adder.1> in library <work> (Architecture <structural_ks>).
	size = 13
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
Entity <fast_adder.1> analyzed. Unit <fast_adder.1> generated.

Analyzing Entity <PS2> in library <work> (Architecture <behavioral>).
WARNING:Xst:790 - "/home/k4user/poly-imag/archi2/projet/vhdl/PS2.vhd" line 120: Index value(s) does not match array range, simulation mismatch.
Entity <PS2> analyzed. Unit <PS2> generated.

Analyzing generic Entity <FIFO> in library <work> (Architecture <behavioral>).
	bits = 8
	words = 4
Entity <FIFO> analyzed. Unit <FIFO> generated.

Analyzing Entity <Timer> in library <work> (Architecture <behavioral>).
Entity <Timer> analyzed. Unit <Timer> generated.

    Set property "INCREMENTAL_SYNTHESIS = yes" for unit <ProcesseurAndCo>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <ROMPROG>.
    Related source file is "/home/k4user/poly-imag/archi2/projet/vhdl/ROMPROG.vhd".
    Found 8192x16-bit ROM for signal <D$rom0000> created at line 223.
    Found 16-bit register for signal <D>.
    Summary:
	inferred   1 ROM(s).
	inferred  16 D-type flip-flop(s).
Unit <ROMPROG> synthesized.


Synthesizing Unit <MMU>.
    Related source file is "/home/k4user/poly-imag/archi2/projet/vhdl/MMU.vhd".
WARNING:Xst:647 - Input <AD<1:0>> is never used.
WARNING:Xst:1780 - Signal <CEi> is never used or assigned.
Unit <MMU> synthesized.


Synthesizing Unit <RAMDoublePort>.
    Related source file is "/home/k4user/poly-imag/archi2/projet/vhdl/RAMDoublePort.vhd".
    Found 8192x16-bit dual-port RAM <Mram_memoire> for signal <memoire>.
    Found 16-bit register for signal <DOUT1>.
    Found 16-bit register for signal <DOUT2>.
    Summary:
	inferred   1 RAM(s).
	inferred  32 D-type flip-flop(s).
Unit <RAMDoublePort> synthesized.


Synthesizing Unit <FSM>.
    Related source file is "/home/k4user/poly-imag/archi2/projet/vhdl/FSM.vhd".
WARNING:Xst:646 - Signal <sIR<15:3>> is assigned but never used.
    Using one-hot encoding for signal <sCurState>.
    Using one-hot encoding for signal <sNextState>.
    Found 9-bit register for signal <sCurState>.
    Summary:
	inferred   9 D-type flip-flop(s).
Unit <FSM> synthesized.


Synthesizing Unit <reg1>.
    Related source file is "/home/k4user/poly-imag/archi2/projet/vhdl/reg1.vhd".
    Found 1-bit register for signal <Q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <reg1> synthesized.


Synthesizing Unit <reg16>.
    Related source file is "/home/k4user/poly-imag/archi2/projet/vhdl/reg16.vhd".
    Found 16-bit register for signal <Q>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <reg16> synthesized.


Synthesizing Unit <cond_checker>.
    Related source file is "/home/k4user/poly-imag/archi2/projet/vhdl/cond_checker.vhd".
WARNING:Xst:1780 - Signal <sNeg> is never used or assigned.
    Found 1-bit xor2 for signal <R>.
Unit <cond_checker> synthesized.


Synthesizing Unit <fast_adder_2>.
    Related source file is "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd".
WARNING:Xst:1780 - Signal <G<15><13>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<15><11:9>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<15><7:1>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<14><15>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<14><12>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<14><10:8>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<14><6:1>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<13><15:14>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<13><11>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<13><9:7>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<13><5:1>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<12><15:13>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<12><10>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<12><8:6>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<12><4:1>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<11><15:12>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<11><9>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<11><7:5>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<11><3:1>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<10><15:11>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<10><8>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<10><6:4>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<10><2:1>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<9><15:10>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<9><7>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<9><5:3>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<9><1>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<8><15:9>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<8><6>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<8><4:2>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<7><15:8>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<7><5>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<7><3:1>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<6><15:7>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<6><4>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<6><2:1>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<5><15:6>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<5><3>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<5><1>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<4><15:5>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<4><2>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<3><15:4>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<3><1>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<2><15:3>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<1><15:2>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<0><15:1>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<15><13>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<15><11:9>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<15><7:1>> is never used or assigned.
WARNING:Xst:646 - Signal <P<15><0>> is assigned but never used.
WARNING:Xst:1780 - Signal <P<14><15>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<14><12>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<14><10:8>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<14><6:1>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<13><15:14>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<13><11>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<13><9:7>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<13><5:1>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<12><15:13>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<12><10>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<12><8:6>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<12><4:1>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<11><15:12>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<11><9>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<11><7:5>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<11><3:1>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<10><15:11>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<10><8>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<10><6:4>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<10><2:1>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<9><15:10>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<9><7>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<9><5:3>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<9><1>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<8><15:9>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<8><6>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<8><4:2>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<7><15:8>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<7><5>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<7><3:1>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<6><15:7>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<6><4>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<6><2:1>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<5><15:6>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<5><3>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<5><1>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<4><15:5>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<4><2>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<3><15:4>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<3><1>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<2><15:3>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<1><15:2>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<0><15:1>> is never used or assigned.
    Found 16-bit xor2 for signal <S>.
Unit <fast_adder_2> synthesized.


Synthesizing Unit <shifter>.
    Related source file is "/home/k4user/poly-imag/archi2/projet/vhdl/shifter.vhd".
WARNING:Xst:1780 - Signal <sCout> is never used or assigned.
    Found 4-bit comparator greatequal for signal <sMask_0$cmp_ge0000> created at line 60.
    Found 4-bit comparator greatequal for signal <sMask_1$cmp_ge0000> created at line 60.
    Found 4-bit comparator greatequal for signal <sMask_10$cmp_ge0000> created at line 60.
    Found 4-bit comparator greatequal for signal <sMask_11$cmp_ge0000> created at line 60.
    Found 4-bit comparator greatequal for signal <sMask_12$cmp_ge0000> created at line 60.
    Found 4-bit comparator greatequal for signal <sMask_13$cmp_ge0000> created at line 60.
    Found 4-bit comparator greatequal for signal <sMask_14$cmp_ge0000> created at line 60.
    Found 4-bit comparator greatequal for signal <sMask_2$cmp_ge0000> created at line 60.
    Found 4-bit comparator greatequal for signal <sMask_3$cmp_ge0000> created at line 60.
    Found 4-bit comparator greatequal for signal <sMask_4$cmp_ge0000> created at line 60.
    Found 4-bit comparator greatequal for signal <sMask_5$cmp_ge0000> created at line 60.
    Found 4-bit comparator greatequal for signal <sMask_6$cmp_ge0000> created at line 60.
    Found 4-bit comparator greatequal for signal <sMask_7$cmp_ge0000> created at line 60.
    Found 4-bit comparator greatequal for signal <sMask_8$cmp_ge0000> created at line 60.
    Found 4-bit comparator greatequal for signal <sMask_9$cmp_ge0000> created at line 60.
    Summary:
	inferred  15 Comparator(s).
Unit <shifter> synthesized.


Synthesizing Unit <GeneSync>.
    Related source file is "/home/k4user/poly-imag/archi2/projet/vhdl/GeneSync.vhd".
WARNING:Xst:646 - Signal <Yaux<9>> is assigned but never used.
WARNING:Xst:2734 - Property "use_dsp48" is not applicable for this technology.
WARNING:Xst:2734 - Property "use_dsp48" is not applicable for this technology.
WARNING:Xst:2734 - Property "use_dsp48" is not applicable for this technology.
WARNING:Xst:2734 - Property "use_dsp48" is not applicable for this technology.
    Found 11-bit up counter for signal <comptX>.
    Found 10-bit comparator greatequal for signal <comptX$cmp_ge0000> created at line 46.
    Found 10-bit up counter for signal <comptY>.
    Found 10-bit comparator greatequal for signal <comptY$cmp_ge0000> created at line 53.
    Found 10-bit comparator less for signal <IMGY$cmp_lt0000> created at line 95.
    Found 10-bit comparator less for signal <IMGY$cmp_lt0001> created at line 101.
    Found 10-bit comparator less for signal <pulseX$cmp_lt0000> created at line 65.
    Found 10-bit comparator less for signal <pulseY$cmp_lt0000> created at line 90.
    Found 10-bit subtractor for signal <X$addsub0000> created at line 76.
    Found 10-bit subtractor for signal <X$addsub0001> created at line 76.
    Found 10-bit comparator less for signal <X$cmp_lt0000> created at line 70.
    Found 10-bit comparator less for signal <X$cmp_lt0001> created at line 75.
    Found 10-bit subtractor for signal <Yaux$addsub0000> created at line 102.
    Found 10-bit subtractor for signal <Yaux$addsub0001> created at line 102.
    Summary:
	inferred   2 Counter(s).
	inferred   4 Adder/Subtractor(s).
	inferred   8 Comparator(s).
Unit <GeneSync> synthesized.


Synthesizing Unit <fast_adder_1>.
    Related source file is "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd".
WARNING:Xst:1780 - Signal <G<12><10>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<12><8:6>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<12><4:1>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<11><12>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<11><9>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<11><7:5>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<11><3:1>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<10><12:11>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<10><8>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<10><6:4>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<10><2:1>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<9><12:10>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<9><7>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<9><5:3>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<9><1>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<8><12:9>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<8><6>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<8><4:2>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<7><12:8>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<7><5>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<7><3:1>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<6><12:7>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<6><4>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<6><2:1>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<5><12:6>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<5><3>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<5><1>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<4><12:5>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<4><2>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<3><12:4>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<3><1>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<2><12:3>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<1><12:2>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<0><12:1>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<12><10>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<12><8:6>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<12><4:1>> is never used or assigned.
WARNING:Xst:646 - Signal <P<12><0>> is assigned but never used.
WARNING:Xst:1780 - Signal <P<11><12>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<11><9>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<11><7:5>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<11><3:1>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<10><12:11>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<10><8>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<10><6:4>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<10><2:1>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<9><12:10>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<9><7>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<9><5:3>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<9><1>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<8><12:9>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<8><6>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<8><4:2>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<7><12:8>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<7><5>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<7><3:1>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<6><12:7>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<6><4>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<6><2:1>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<5><12:6>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<5><3>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<5><1>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<4><12:5>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<4><2>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<3><12:4>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<3><1>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<2><12:3>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<1><12:2>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<0><12:1>> is never used or assigned.
    Found 13-bit xor2 for signal <S>.
Unit <fast_adder_1> synthesized.


Synthesizing Unit <FIFO>.
    Related source file is "/home/k4user/poly-imag/archi2/projet/vhdl/FIFO.vhd".
    Found 16x8-bit dual-port RAM <Mram_memory> for signal <memory>.
WARNING:Xst:2734 - Property "use_dsp48" is not applicable for this technology.
    Found 8-bit tristate buffer for signal <DOUT>.
    Found 8-bit register for signal <Mtridata_DOUT> created at line 51.
    Found 1-bit register for signal <Mtrien_DOUT> created at line 51.
    Found 4-bit up counter for signal <queue>.
    Found 1-bit register for signal <sEmpty>.
    Found 4-bit comparator equal for signal <sEmpty$cmp_eq0000> created at line 60.
    Found 1-bit register for signal <sFull>.
    Found 4-bit adder for signal <sFull$addsub0000> created at line 61.
    Found 4-bit comparator equal for signal <sFull$cmp_eq0000> created at line 61.
    Found 4-bit up counter for signal <top>.
    Summary:
	inferred   1 RAM(s).
	inferred   2 Counter(s).
	inferred  11 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   2 Comparator(s).
	inferred   8 Tristate(s).
Unit <FIFO> synthesized.


Synthesizing Unit <IRQ>.
    Related source file is "/home/k4user/poly-imag/archi2/projet/vhdl/IRQ.vhd".
WARNING:Xst:646 - Signal <sE<3>> is assigned but never used.
    Found 16-bit register for signal <DOUT>.
    Found 16-bit 4-to-1 multiplexer for signal <sOut>.
    Found 16-bit xor2 for signal <sSigIn$xor0000> created at line 103.
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred  16 Multiplexer(s).
Unit <IRQ> synthesized.


Synthesizing Unit <PS2>.
    Related source file is "/home/k4user/poly-imag/archi2/projet/vhdl/PS2.vhd".
WARNING:Xst:647 - Input <DIN> is never used.
WARNING:Xst:647 - Input <WE> is never used.
WARNING:Xst:1305 - Output <BYTE_AVAIL> is never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <sFull> is assigned but never used.
WARNING:Xst:646 - Signal <sInput<8>> is assigned but never used.
    Found 1-bit register for signal <IRQ>.
    Found 16-bit tristate buffer for signal <DOUT>.
    Found 16-bit register for signal <Mtridata_DOUT> created at line 149.
    Found 1-bit register for signal <Mtrien_DOUT> created at line 149.
    Found 1-bit register for signal <PS2Clast>.
    Found 1-bit register for signal <PS2Csmooth>.
    Found 1-bit register for signal <sAvail>.
    Found 4-bit up counter for signal <sBitCount>.
    Found 1-bit register for signal <sError>.
    Found 1-bit register for signal <sIdle>.
    Found 8-bit register for signal <sInput<7:0>>.
    Found 8-bit down counter for signal <smooth_counter>.
    Found 1-bit xor2 for signal <smooth_counter$xor0000> created at line 79.
    Found 1-bit xor2 for signal <smooth_counter$xor0001> created at line 77.
    Found 1-bit register for signal <sParity>.
    Found 1-bit xor2 for signal <sParity$xor0000> created at line 121.
    Found 1-bit register for signal <sRead>.
    Summary:
	inferred   2 Counter(s).
	inferred  33 D-type flip-flop(s).
	inferred  16 Tristate(s).
Unit <PS2> synthesized.


Synthesizing Unit <Timer>.
    Related source file is "/home/k4user/poly-imag/archi2/projet/vhdl/Timer.vhd".
WARNING:Xst:653 - Signal <sRegisters<7>> is used but never assigned. Tied to value 0000000000000000.
WARNING:Xst:2734 - Property "use_dsp48" is not applicable for this technology.
    Found 3-bit register for signal <IRQ>.
    Found 16-bit register for signal <DOUT>.
    Found 16-bit 8-to-1 multiplexer for signal <$varindex0000> created at line 183.
    Found 5-bit up counter for signal <cnt_base>.
    Found 3-bit 8-to-1 multiplexer for signal <sCLK>.
    Found 3-bit register for signal <sIRQin>.
    Found 16-bit down counter for signal <sRegisters<6:4>>.
    Found 16-bit subtractor for signal <sRegisters_4$addsub0000> created at line 154.
    Found 16-bit subtractor for signal <sRegisters_4$sub0000> created at line 146.
    Found 16-bit subtractor for signal <sRegisters_5$addsub0000> created at line 154.
    Found 16-bit subtractor for signal <sRegisters_6$addsub0000> created at line 154.
    Found 3-bit register for signal <sResetIRQ>.
    Found 8-bit register for signal <TMR_CLK>.
    Summary:
	inferred  11 Counter(s).
	inferred  33 D-type flip-flop(s).
	inferred   4 Adder/Subtractor(s).
	inferred  19 Multiplexer(s).
Unit <Timer> synthesized.


Synthesizing Unit <UAL>.
    Related source file is "/home/k4user/poly-imag/archi2/projet/vhdl/UAL.vhd".
    Found 16-bit tristate buffer for signal <S>.
    Found 1-bit tristate buffer for signal <sCin>.
    Found 1-bit 8-to-1 multiplexer for signal <sCLoad>.
    Found 16-bit tristate buffer for signal <sMuxB>.
    Found 16-bit 8-to-1 multiplexer for signal <sSLoad>.
    Found 16-bit 4-to-1 multiplexer for signal <sSLogic>.
    Found 16-bit xor2 for signal <sSLogic$xor0000> created at line 151.
    Summary:
	inferred  33 Multiplexer(s).
	inferred  33 Tristate(s).
Unit <UAL> synthesized.


Synthesizing Unit <GeneRGB>.
    Related source file is "/home/k4user/poly-imag/archi2/projet/vhdl/GeneRGB.vhd".
WARNING:Xst:647 - Input <X<0>> is never used.
WARNING:Xst:647 - Input <Y<0>> is never used.
    Found 4-bit register for signal <S>.
    Found 1-bit 16-to-1 multiplexer for signal <sPixel>.
    Summary:
	inferred   4 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <GeneRGB> synthesized.


Synthesizing Unit <VGA>.
    Related source file is "/home/k4user/poly-imag/archi2/projet/vhdl/VGA.vhd".
Unit <VGA> synthesized.


Synthesizing Unit <PO>.
    Related source file is "/home/k4user/poly-imag/archi2/projet/vhdl/PO.vhd".
WARNING:Xst:1780 - Signal <sCstore> is never used or assigned.
WARNING:Xst:1780 - Signal <sCsave> is never used or assigned.
WARNING:Xst:1780 - Signal <sRdin> is never used or assigned.
WARNING:Xst:2734 - Property "use_dsp48" is not applicable for this technology.
WARNING:Xst:2734 - Property "use_dsp48" is not applicable for this technology.
    Found 16-bit 16-to-1 multiplexer for signal <DDATAOUT>.
    Found 16-bit 16-to-1 multiplexer for signal <sigRa>.
    Found 16-bit 16-to-1 multiplexer for signal <sigRb>.
    Found 16-bit adder for signal <sPCinc>.
    Found 16-bit adder for signal <sPCload>.
    Found 16x16-bit multiplier for signal <sProd>.
    Found 16-bit tristate buffer for signal <sRin>.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   1 Multiplier(s).
	inferred  48 Multiplexer(s).
	inferred  16 Tristate(s).
Unit <PO> synthesized.


Synthesizing Unit <Processeur>.
    Related source file is "/home/k4user/poly-imag/archi2/projet/vhdl/Processeur.vhd".
Unit <Processeur> synthesized.


Synthesizing Unit <ProcesseurAndCo>.
    Related source file is "/home/k4user/poly-imag/archi2/projet/vhdl/ProcesseurAndCo.vhd".
WARNING:Xst:646 - Signal <ADPROG<15:13>> is assigned but never used.
WARNING:Xst:1780 - Signal <s232out> is never used or assigned.
WARNING:Xst:646 - Signal <CE232> is assigned but never used.
WARNING:Xst:1780 - Signal <ADVGA<15:13>> is never used or assigned.
Unit <ProcesseurAndCo> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x8-bit dual-port RAM                                : 1
 8192x16-bit dual-port RAM                             : 1
# ROMs                                                 : 1
 8192x16-bit ROM                                       : 1
# Multipliers                                          : 1
 16x16-bit multiplier                                  : 1
# Adders/Subtractors                                   : 11
 10-bit subtractor                                     : 4
 16-bit adder                                          : 2
 16-bit subtractor                                     : 4
 4-bit adder                                           : 1
# Counters                                             : 17
 10-bit up counter                                     : 1
 11-bit up counter                                     : 1
 16-bit down counter                                   : 3
 4-bit up counter                                      : 3
 5-bit up counter                                      : 8
 8-bit down counter                                    : 1
# Registers                                            : 80
 1-bit register                                        : 37
 16-bit register                                       : 38
 3-bit register                                        : 2
 4-bit register                                        : 1
 8-bit register                                        : 1
 9-bit register                                        : 1
# Comparators                                          : 25
 10-bit comparator greatequal                          : 2
 10-bit comparator less                                : 6
 4-bit comparator equal                                : 2
 4-bit comparator greatequal                           : 15
# Multiplexers                                         : 12
 1-bit 16-to-1 multiplexer                             : 1
 1-bit 8-to-1 multiplexer                              : 4
 16-bit 16-to-1 multiplexer                            : 3
 16-bit 4-to-1 multiplexer                             : 2
 16-bit 8-to-1 multiplexer                             : 2
# Tristates                                            : 6
 1-bit tristate buffer                                 : 1
 16-bit tristate buffer                                : 4
 8-bit tristate buffer                                 : 1
# Xors                                                 : 154
 1-bit xor2                                            : 152
 16-bit xor2                                           : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Incremental synthesis: cProcesseur#Processeur.ngc file not found.
Incremental synthesis: cROMPROG#ROMPROG.ngc file not found.
Incremental synthesis: cRAMDoublePort#RAMDoublePort.ngc file not found.
Loading device for application Rf_Device from file '3s1000.nph' in environment /home/k4user/Xilinx92i.
WARNING:Xst:2404 -  FFs/Latches <Mtridata_DOUT<15:8>> (without init value) have a constant value of 0 in block <PS2>.
INFO:Xst:2694 - Unit <ROMPROG> : The ROM <Mrom_D_rom0000> will be implemented as a read-only BLOCK RAM, absorbing the register: <D>.
INFO:Xst:2452 - Unit <FIFO> : The small RAM <Mram_memory> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     weA            | connected to signal <_and0000>      | high     |
    |     addrA          | connected to signal <top>           |          |
    |     diA            | connected to signal <DIN>           |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     addrB          | connected to signal <queue>         |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8192-word x 16-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <AD>            |          |
    |     diA            | connected to internal node          |          |
    |     doA            | connected to signal <D>             |          |
    -----------------------------------------------------------------------
    | optimisation       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:2664 - HDL ADVISOR - Unit <RAMDoublePort> : The RAM <Mram_memoire> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8192-word x 16-bit                  |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     weA            | connected to signal <_and0000>      | high     |
    |     addrA          | connected to signal <AD1>           |          |
    |     diA            | connected to signal <DIN1>          |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8192-word x 16-bit                  |          |
    |     addrB          | connected to signal <AD2>           |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------

Synthesizing (advanced) Unit <RAMDoublePort>.
INFO:Xst:2386 - HDL ADVISOR - The KEEP property attached to signal AD1 may hinder XST clustering optimizations.
INFO:Xst:2386 - HDL ADVISOR - The KEEP property attached to signal AD2 may hinder XST clustering optimizations.
Unit <RAMDoublePort> synthesized (advanced).

Synthesizing (advanced) Unit <ROMPROG>.
INFO:Xst:2386 - HDL ADVISOR - The KEEP property attached to signal AD may hinder XST clustering optimizations.
INFO:Xst:2386 - HDL ADVISOR - The KEEP property attached to signal D may hinder XST clustering optimizations.
Unit <ROMPROG> synthesized (advanced).
WARNING:Xst:1293 - FF/Latch  <sCurState_7> has a constant value of 0 in block <FSM>.
WARNING:Xst:1710 - FF/Latch  <Q_0> (without init value) has a constant value of 0 in block <cProdH>.
WARNING:Xst:1710 - FF/Latch  <Q_1> (without init value) has a constant value of 0 in block <cProdH>.
WARNING:Xst:1710 - FF/Latch  <Q_2> (without init value) has a constant value of 0 in block <cProdH>.
WARNING:Xst:1710 - FF/Latch  <Q_3> (without init value) has a constant value of 0 in block <cProdH>.
WARNING:Xst:1710 - FF/Latch  <Q_4> (without init value) has a constant value of 0 in block <cProdH>.
WARNING:Xst:1710 - FF/Latch  <Q_5> (without init value) has a constant value of 0 in block <cProdH>.
WARNING:Xst:1710 - FF/Latch  <Q_6> (without init value) has a constant value of 0 in block <cProdH>.
WARNING:Xst:1710 - FF/Latch  <Q_7> (without init value) has a constant value of 0 in block <cProdH>.
WARNING:Xst:1710 - FF/Latch  <Q_8> (without init value) has a constant value of 0 in block <cProdH>.
WARNING:Xst:1710 - FF/Latch  <Q_9> (without init value) has a constant value of 0 in block <cProdH>.
WARNING:Xst:1710 - FF/Latch  <Q_10> (without init value) has a constant value of 0 in block <cProdH>.
WARNING:Xst:1710 - FF/Latch  <Q_11> (without init value) has a constant value of 0 in block <cProdH>.
WARNING:Xst:1710 - FF/Latch  <Q_12> (without init value) has a constant value of 0 in block <cProdH>.
WARNING:Xst:1710 - FF/Latch  <Q_13> (without init value) has a constant value of 0 in block <cProdH>.
WARNING:Xst:1710 - FF/Latch  <Q_14> (without init value) has a constant value of 0 in block <cProdH>.
WARNING:Xst:1710 - FF/Latch  <Q_15> (without init value) has a constant value of 0 in block <cProdH>.
WARNING:Xst:2677 - Node <Q_3> of sequential type is unconnected in block <cPIR>.
WARNING:Xst:2677 - Node <Q_4> of sequential type is unconnected in block <cPIR>.
WARNING:Xst:2677 - Node <Q_5> of sequential type is unconnected in block <cPIR>.
WARNING:Xst:2677 - Node <Q_6> of sequential type is unconnected in block <cPIR>.
WARNING:Xst:2677 - Node <Q_7> of sequential type is unconnected in block <cPIR>.
WARNING:Xst:2677 - Node <Q_8> of sequential type is unconnected in block <cPIR>.
WARNING:Xst:2677 - Node <Q_10> of sequential type is unconnected in block <cPIR>.
WARNING:Xst:2677 - Node <Q_11> of sequential type is unconnected in block <cPIR>.
WARNING:Xst:2677 - Node <Q_12> of sequential type is unconnected in block <cPIR>.
WARNING:Xst:2677 - Node <Q_14> of sequential type is unconnected in block <cPIR>.
WARNING:Xst:2677 - Node <Q_15> of sequential type is unconnected in block <cPIR>.
WARNING:Xst:2677 - Node <sError> of sequential type is unconnected in block <cPS2>.
WARNING:Xst:1290 - Hierarchical block <cProdH> is unconnected in block <cDataPath>.
   It will be removed from the design.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 16x8-bit dual-port distributed RAM                    : 1
 8192x16-bit dual-port distributed RAM                 : 1
 8192x16-bit single-port block RAM                     : 1
# Multipliers                                          : 1
 16x16-bit multiplier                                  : 1
# Adders/Subtractors                                   : 11
 10-bit subtractor                                     : 2
 16-bit adder                                          : 2
 16-bit subtractor                                     : 4
 4-bit adder                                           : 1
 9-bit subtractor                                      : 2
# Counters                                             : 17
 10-bit up counter                                     : 1
 11-bit up counter                                     : 1
 16-bit down counter                                   : 3
 4-bit up counter                                      : 3
 5-bit up counter                                      : 8
 8-bit down counter                                    : 1
# Registers                                            : 647
 Flip-Flops                                            : 647
# Comparators                                          : 25
 10-bit comparator greatequal                          : 2
 10-bit comparator less                                : 6
 4-bit comparator equal                                : 2
 4-bit comparator greatequal                           : 15
# Multiplexers                                         : 12
 1-bit 16-to-1 multiplexer                             : 1
 1-bit 8-to-1 multiplexer                              : 4
 16-bit 16-to-1 multiplexer                            : 3
 16-bit 4-to-1 multiplexer                             : 2
 16-bit 8-to-1 multiplexer                             : 2
# Xors                                                 : 154
 1-bit xor2                                            : 152
 16-bit xor2                                           : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2042 - Unit PO: 16 internal tristates are replaced by logic (pull-up yes): sRin<0>, sRin<10>, sRin<11>, sRin<12>, sRin<13>, sRin<14>, sRin<15>, sRin<1>, sRin<2>, sRin<3>, sRin<4>, sRin<5>, sRin<6>, sRin<7>, sRin<8>, sRin<9>.
WARNING:Xst:2042 - Unit UAL: 33 internal tristates are replaced by logic (pull-up yes): S<0>, S<10>, S<11>, S<12>, S<13>, S<14>, S<15>, S<1>, S<2>, S<3>, S<4>, S<5>, S<6>, S<7>, S<8>, S<9>, sCin, sMuxB<0>, sMuxB<10>, sMuxB<11>, sMuxB<12>, sMuxB<13>, sMuxB<14>, sMuxB<15>, sMuxB<1>, sMuxB<2>, sMuxB<3>, sMuxB<4>, sMuxB<5>, sMuxB<6>, sMuxB<7>, sMuxB<8>, sMuxB<9>.
WARNING:Xst:2042 - Unit PS2: 16 internal tristates are replaced by logic (pull-up yes): DOUT<0>, DOUT<10>, DOUT<11>, DOUT<12>, DOUT<13>, DOUT<14>, DOUT<15>, DOUT<1>, DOUT<2>, DOUT<3>, DOUT<4>, DOUT<5>, DOUT<6>, DOUT<7>, DOUT<8>, DOUT<9>.
WARNING:Xst:2042 - Unit FIFO: 8 internal tristates are replaced by logic (pull-up yes): DOUT<0>, DOUT<1>, DOUT<2>, DOUT<3>, DOUT<4>, DOUT<5>, DOUT<6>, DOUT<7>.

Optimizing unit <ProcesseurAndCo> ...

Optimizing unit <ROMPROG> ...

Optimizing unit <RAMDoublePort> ...

Optimizing unit <FSM> ...

Optimizing unit <reg1> ...

Optimizing unit <reg16> ...

Optimizing unit <cond_checker> ...

Optimizing unit <fast_adder_2> ...

Optimizing unit <shifter> ...

Optimizing unit <GeneSync> ...

Optimizing unit <fast_adder_1> ...

Optimizing unit <FIFO> ...

Optimizing unit <IRQ> ...

Optimizing unit <PS2> ...

Optimizing unit <UAL> ...

Optimizing unit <Timer> ...

Optimizing unit <PO> ...

Optimizing unit <Processeur> ...
WARNING:Xst - Flatten/CheckKeep (cPS2): Could not change edge sPS2out<14> name to cPS2/Mtrien_DOUT
WARNING:Xst - Flatten/CheckKeep (cPS2): Could not change edge sPS2out<13> name to cPS2/Mtrien_DOUT
WARNING:Xst - Flatten/CheckKeep (cPS2): Could not change edge sPS2out<12> name to cPS2/Mtrien_DOUT
WARNING:Xst - Flatten/CheckKeep (cPS2): Could not change edge sPS2out<11> name to cPS2/Mtrien_DOUT
WARNING:Xst - Flatten/CheckKeep (cPS2): Could not change edge sPS2out<10> name to cPS2/Mtrien_DOUT
WARNING:Xst - Flatten/CheckKeep (cPS2): Could not change edge sPS2out<9> name to cPS2/Mtrien_DOUT
WARNING:Xst - Flatten/CheckKeep (cPS2): Could not change edge sPS2out<8> name to cPS2/Mtrien_DOUT
WARNING:Xst:1710 - FF/Latch  <cDataPath/cProdH/Q_0> (without init value) has a constant value of 0 in block <cProcesseur>.
WARNING:Xst:1710 - FF/Latch  <cDataPath/cProdH/Q_1> (without init value) has a constant value of 0 in block <cProcesseur>.
WARNING:Xst:1710 - FF/Latch  <cDataPath/cProdH/Q_2> (without init value) has a constant value of 0 in block <cProcesseur>.
WARNING:Xst:1710 - FF/Latch  <cDataPath/cProdH/Q_3> (without init value) has a constant value of 0 in block <cProcesseur>.
WARNING:Xst:1710 - FF/Latch  <cDataPath/cProdH/Q_4> (without init value) has a constant value of 0 in block <cProcesseur>.
WARNING:Xst:1710 - FF/Latch  <cDataPath/cProdH/Q_5> (without init value) has a constant value of 0 in block <cProcesseur>.
WARNING:Xst:1710 - FF/Latch  <cDataPath/cProdH/Q_6> (without init value) has a constant value of 0 in block <cProcesseur>.
WARNING:Xst:1710 - FF/Latch  <cDataPath/cProdH/Q_7> (without init value) has a constant value of 0 in block <cProcesseur>.
WARNING:Xst:1710 - FF/Latch  <cDataPath/cProdH/Q_8> (without init value) has a constant value of 0 in block <cProcesseur>.
WARNING:Xst:1710 - FF/Latch  <cDataPath/cProdH/Q_9> (without init value) has a constant value of 0 in block <cProcesseur>.
WARNING:Xst:1710 - FF/Latch  <cDataPath/cProdH/Q_10> (without init value) has a constant value of 0 in block <cProcesseur>.
WARNING:Xst:1710 - FF/Latch  <cDataPath/cProdH/Q_11> (without init value) has a constant value of 0 in block <cProcesseur>.
WARNING:Xst:1710 - FF/Latch  <cDataPath/cProdH/Q_12> (without init value) has a constant value of 0 in block <cProcesseur>.
WARNING:Xst:1710 - FF/Latch  <cDataPath/cProdH/Q_13> (without init value) has a constant value of 0 in block <cProcesseur>.
WARNING:Xst:1710 - FF/Latch  <cDataPath/cProdH/Q_14> (without init value) has a constant value of 0 in block <cProcesseur>.
WARNING:Xst:1710 - FF/Latch  <cDataPath/cProdH/Q_15> (without init value) has a constant value of 0 in block <cProcesseur>.
WARNING:Xst:2677 - Node <cPS2/sError> of sequential type is unconnected in block <ProcesseurAndCo>.
WARNING:Xst:2677 - Node <cDataPath/cPIR/Q_3> of sequential type is unconnected in block <cProcesseur>.
WARNING:Xst:2677 - Node <cDataPath/cPIR/Q_4> of sequential type is unconnected in block <cProcesseur>.
WARNING:Xst:2677 - Node <cDataPath/cPIR/Q_5> of sequential type is unconnected in block <cProcesseur>.
WARNING:Xst:2677 - Node <cDataPath/cPIR/Q_6> of sequential type is unconnected in block <cProcesseur>.
WARNING:Xst:2677 - Node <cDataPath/cPIR/Q_7> of sequential type is unconnected in block <cProcesseur>.
WARNING:Xst:2677 - Node <cDataPath/cPIR/Q_8> of sequential type is unconnected in block <cProcesseur>.
WARNING:Xst:2677 - Node <cDataPath/cPIR/Q_10> of sequential type is unconnected in block <cProcesseur>.
WARNING:Xst:2677 - Node <cDataPath/cPIR/Q_11> of sequential type is unconnected in block <cProcesseur>.
WARNING:Xst:2677 - Node <cDataPath/cPIR/Q_12> of sequential type is unconnected in block <cProcesseur>.
WARNING:Xst:2677 - Node <cDataPath/cPIR/Q_14> of sequential type is unconnected in block <cProcesseur>.
WARNING:Xst:2677 - Node <cDataPath/cPIR/Q_15> of sequential type is unconnected in block <cProcesseur>.
WARNING:Xst:2677 - Node <cDataPath/cProdH/Q_0> of sequential type is unconnected in block <cProcesseur>.
WARNING:Xst:2677 - Node <cDataPath/cProdH/Q_1> of sequential type is unconnected in block <cProcesseur>.
WARNING:Xst:2677 - Node <cDataPath/cProdH/Q_2> of sequential type is unconnected in block <cProcesseur>.
WARNING:Xst:2677 - Node <cDataPath/cProdH/Q_3> of sequential type is unconnected in block <cProcesseur>.
WARNING:Xst:2677 - Node <cDataPath/cProdH/Q_4> of sequential type is unconnected in block <cProcesseur>.
WARNING:Xst:2677 - Node <cDataPath/cProdH/Q_5> of sequential type is unconnected in block <cProcesseur>.
WARNING:Xst:2677 - Node <cDataPath/cProdH/Q_6> of sequential type is unconnected in block <cProcesseur>.
WARNING:Xst:2677 - Node <cDataPath/cProdH/Q_7> of sequential type is unconnected in block <cProcesseur>.
WARNING:Xst:2677 - Node <cDataPath/cProdH/Q_8> of sequential type is unconnected in block <cProcesseur>.
WARNING:Xst:2677 - Node <cDataPath/cProdH/Q_9> of sequential type is unconnected in block <cProcesseur>.
WARNING:Xst:2677 - Node <cDataPath/cProdH/Q_10> of sequential type is unconnected in block <cProcesseur>.
WARNING:Xst:2677 - Node <cDataPath/cProdH/Q_11> of sequential type is unconnected in block <cProcesseur>.
WARNING:Xst:2677 - Node <cDataPath/cProdH/Q_12> of sequential type is unconnected in block <cProcesseur>.
WARNING:Xst:2677 - Node <cDataPath/cProdH/Q_13> of sequential type is unconnected in block <cProcesseur>.
WARNING:Xst:2677 - Node <cDataPath/cProdH/Q_14> of sequential type is unconnected in block <cProcesseur>.
WARNING:Xst:2677 - Node <cDataPath/cProdH/Q_15> of sequential type is unconnected in block <cProcesseur>.
