Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/docs/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 94d6cf8c9a4746c08180305c50339a2a --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot MemoryStageTB_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.MemoryStageTB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.DataMemory [datamemory_default]
Compiling architecture behavioral of entity xil_defaultlib.BCDSevenSegConverter [bcdsevensegconverter_default]
Compiling architecture behavioral of entity xil_defaultlib.SevenSegController [sevensegcontroller_default]
Compiling architecture behavioral of entity xil_defaultlib.MemoryStage [memorystage_default]
Compiling architecture testbench of entity xil_defaultlib.memorystagetb
Built simulation snapshot MemoryStageTB_time_impl
