${LCX_HOME}/design/sys/core/lc364/cpu/rtl/cpu_cfig.h
${LCX_HOME}/design/sys/core/lc364/mmu/rtl/sysmap.h

${LCX_HOME}/design/sys/core/lc364/common/rtl/compressor.v
${LCX_HOME}/design/sys/core/lc364/common/rtl/sync_level2pulse.v
${LCX_HOME}/design/sys/core/lc364/common/rtl/booth_code.v
${LCX_HOME}/design/sys/core/lc364/clk/rtl/ct_clk_top.v
${LCX_HOME}/design/sys/core/lc364/clk/rtl/ct_mp_clk_top.v
${LCX_HOME}/design/sys/core/lc364/clk/rtl/gated_clk_cell.v
${LCX_HOME}/design/sys/core/lc364/rst/rtl/ct_rst_top.v
${LCX_HOME}/design/sys/core/lc364/rst/rtl/ct_mp_rst_top.v

${LCX_HOME}/design/sys/core/lc364/ifu/rtl/ct_ifu_sfp_entry.v
${LCX_HOME}/design/sys/core/lc364/ifu/rtl/ct_ifu_debug.v
${LCX_HOME}/design/sys/core/lc364/ifu/rtl/ct_spsram_2048x32_split.v
${LCX_HOME}/design/sys/core/lc364/ifu/rtl/ct_ifu_sfp.v
${LCX_HOME}/design/sys/core/lc364/ifu/rtl/ct_spsram_1024x59.v
${LCX_HOME}/design/sys/core/lc364/ifu/rtl/ct_ifu_ibuf_entry.v
${LCX_HOME}/design/sys/core/lc364/ifu/rtl/ct_spsram_128x16.v
${LCX_HOME}/design/sys/core/lc364/ifu/rtl/ct_spsram_512x59.v
${LCX_HOME}/design/sys/core/lc364/ifu/rtl/ct_ifu_lbuf.v
${LCX_HOME}/design/sys/core/lc364/ifu/rtl/ct_ifu_ibuf.v
${LCX_HOME}/design/sys/core/lc364/ifu/rtl/ct_ifu_icache_predecd_array1.v
${LCX_HOME}/design/sys/core/lc364/ifu/rtl/ct_ifu_ibdp.v
${LCX_HOME}/design/sys/core/lc364/ifu/rtl/ct_ifu_icache_if.v
${LCX_HOME}/design/sys/core/lc364/ifu/rtl/ct_ifu_ibctrl.v
${LCX_HOME}/design/sys/core/lc364/ifu/rtl/ct_spsram_2048x59.v
${LCX_HOME}/design/sys/core/lc364/ifu/rtl/ct_ifu_ifdp.v
${LCX_HOME}/design/sys/core/lc364/ifu/rtl/ct_ifu_icache_data_array0.v
${LCX_HOME}/design/sys/core/lc364/ifu/rtl/ct_spsram_512x22.v
${LCX_HOME}/design/sys/core/lc364/ifu/rtl/ct_ifu_vector.v
${LCX_HOME}/design/sys/core/lc364/ifu/rtl/ct_ifu_l0_btb_entry.v
${LCX_HOME}/design/sys/core/lc364/ifu/rtl/ct_ifu_ras.v
${LCX_HOME}/design/sys/core/lc364/ifu/rtl/ct_ifu_bht.v
${LCX_HOME}/design/sys/core/lc364/ifu/rtl/ct_ifu_l1_refill.v
${LCX_HOME}/design/sys/core/lc364/ifu/rtl/ct_ifu_ipdecode.v
${LCX_HOME}/design/sys/core/lc364/ifu/rtl/ct_ifu_decd_normal.v
${LCX_HOME}/design/sys/core/lc364/ifu/rtl/ct_spsram_256x59.v
${LCX_HOME}/design/sys/core/lc364/ifu/rtl/ct_ifu_lbuf_entry.v
${LCX_HOME}/design/sys/core/lc364/ifu/rtl/ct_ifu_pcgen.v
${LCX_HOME}/design/sys/core/lc364/ifu/rtl/ct_ifu_precode.v
${LCX_HOME}/design/sys/core/lc364/ifu/rtl/ct_spsram_256x23.v
${LCX_HOME}/design/sys/core/lc364/ifu/rtl/ct_ifu_bht_pre_array.v
${LCX_HOME}/design/sys/core/lc364/ifu/rtl/ct_ifu_ind_btb.v
${LCX_HOME}/design/sys/core/lc364/ifu/rtl/ct_ifu_ipb.v
${LCX_HOME}/design/sys/core/lc364/ifu/rtl/ct_ifu_addrgen.v
${LCX_HOME}/design/sys/core/lc364/ifu/rtl/ct_ifu_l0_btb.v
${LCX_HOME}/design/sys/core/lc364/ifu/rtl/ct_ifu_bht_sel_array.v
${LCX_HOME}/design/sys/core/lc364/ifu/rtl/ct_ifu_ind_btb_array.v
${LCX_HOME}/design/sys/core/lc364/ifu/rtl/ct_ifu_icache_tag_array.v
${LCX_HOME}/design/sys/core/lc364/ifu/rtl/ct_ifu_btb_data_array.v
${LCX_HOME}/design/sys/core/lc364/ifu/rtl/ct_ifu_icache_predecd_array0.v
${LCX_HOME}/design/sys/core/lc364/ifu/rtl/ct_ifu_ipdp.v
${LCX_HOME}/design/sys/core/lc364/ifu/rtl/ct_ifu_btb.v
${LCX_HOME}/design/sys/core/lc364/ifu/rtl/ct_ifu_ipctrl.v
${LCX_HOME}/design/sys/core/lc364/ifu/rtl/ct_spsram_512x44.v
${LCX_HOME}/design/sys/core/lc364/ifu/rtl/ct_ifu_icache_data_array1.v
${LCX_HOME}/design/sys/core/lc364/ifu/rtl/ct_ifu_pcfifo_if.v
${LCX_HOME}/design/sys/core/lc364/ifu/rtl/ct_spsram_1024x64.v
${LCX_HOME}/design/sys/core/lc364/ifu/rtl/ct_ifu_ifctrl.v
${LCX_HOME}/design/sys/core/lc364/ifu/rtl/ct_ifu_btb_tag_array.v
${LCX_HOME}/design/sys/core/lc364/ifu/rtl/ct_ifu_top.v

${LCX_HOME}/design/sys/core/lc364/idu/rtl/ct_idu_rf_prf_eregfile.v
${LCX_HOME}/design/sys/core/lc364/idu/rtl/ct_idu_is_aiq1.v
${LCX_HOME}/design/sys/core/lc364/idu/rtl/ct_idu_is_viq1_entry.v
${LCX_HOME}/design/sys/core/lc364/idu/rtl/ct_idu_ir_rt.v
${LCX_HOME}/design/sys/core/lc364/idu/rtl/ct_idu_rf_fwd.v
${LCX_HOME}/design/sys/core/lc364/idu/rtl/ct_idu_rf_prf_vregfile.v
${LCX_HOME}/design/sys/core/lc364/idu/rtl/ct_idu_rf_prf_gated_ereg.v
${LCX_HOME}/design/sys/core/lc364/idu/rtl/ct_idu_ir_dp.v
${LCX_HOME}/design/sys/core/lc364/idu/rtl/ct_idu_is_aiq0_entry.v
${LCX_HOME}/design/sys/core/lc364/idu/rtl/ct_idu_is_aiq1_entry.v
${LCX_HOME}/design/sys/core/lc364/idu/rtl/ct_idu_is_lsiq.v
${LCX_HOME}/design/sys/core/lc364/idu/rtl/ct_idu_id_fence.v
${LCX_HOME}/design/sys/core/lc364/idu/rtl/ct_idu_rf_pipe3_decd.v
${LCX_HOME}/design/sys/core/lc364/idu/rtl/ct_idu_rf_pipe7_decd.v
${LCX_HOME}/design/sys/core/lc364/idu/rtl/ct_idu_rf_dp.v
${LCX_HOME}/design/sys/core/lc364/idu/rtl/ct_idu_dep_reg_entry.v
${LCX_HOME}/design/sys/core/lc364/idu/rtl/ct_idu_dep_vreg_entry.v
${LCX_HOME}/design/sys/core/lc364/idu/rtl/ct_idu_id_split_long.v
${LCX_HOME}/design/sys/core/lc364/idu/rtl/ct_idu_rf_pipe1_decd.v
${LCX_HOME}/design/sys/core/lc364/idu/rtl/ct_idu_is_pipe_entry.v
${LCX_HOME}/design/sys/core/lc364/idu/rtl/ct_idu_is_biq_entry.v
${LCX_HOME}/design/sys/core/lc364/idu/rtl/ct_idu_is_aiq_lch_rdy_1.v
${LCX_HOME}/design/sys/core/lc364/idu/rtl/ct_idu_dep_vreg_srcv2_entry.v
${LCX_HOME}/design/sys/core/lc364/idu/rtl/ct_idu_ir_vrt.v
${LCX_HOME}/design/sys/core/lc364/idu/rtl/ct_idu_rf_pipe4_decd.v
${LCX_HOME}/design/sys/core/lc364/idu/rtl/ct_idu_id_dp.v
${LCX_HOME}/design/sys/core/lc364/idu/rtl/ct_idu_rf_pipe6_decd.v
${LCX_HOME}/design/sys/core/lc364/idu/rtl/ct_idu_dep_reg_src2_entry.v
${LCX_HOME}/design/sys/core/lc364/idu/rtl/ct_idu_rf_fwd_preg.v
${LCX_HOME}/design/sys/core/lc364/idu/rtl/ct_idu_rf_prf_gated_preg.v
${LCX_HOME}/design/sys/core/lc364/idu/rtl/ct_idu_ir_ctrl.v
${LCX_HOME}/design/sys/core/lc364/idu/rtl/ct_idu_is_viq0.v
${LCX_HOME}/design/sys/core/lc364/idu/rtl/ct_idu_rf_prf_fregfile.v
${LCX_HOME}/design/sys/core/lc364/idu/rtl/ct_idu_is_biq.v
${LCX_HOME}/design/sys/core/lc364/idu/rtl/ct_idu_ir_frt.v
${LCX_HOME}/design/sys/core/lc364/idu/rtl/ct_idu_ir_decd.v
${LCX_HOME}/design/sys/core/lc364/idu/rtl/ct_idu_rf_pipe2_decd.v
${LCX_HOME}/design/sys/core/lc364/idu/rtl/ct_idu_rf_prf_gated_vreg.v
${LCX_HOME}/design/sys/core/lc364/idu/rtl/ct_idu_id_decd.v
${LCX_HOME}/design/sys/core/lc364/idu/rtl/ct_idu_is_viq1.v
${LCX_HOME}/design/sys/core/lc364/idu/rtl/ct_idu_id_ctrl.v
${LCX_HOME}/design/sys/core/lc364/idu/rtl/ct_idu_is_ctrl.v
${LCX_HOME}/design/sys/core/lc364/idu/rtl/ct_idu_rf_pipe0_decd.v
${LCX_HOME}/design/sys/core/lc364/idu/rtl/ct_idu_is_aiq_lch_rdy_3.v
${LCX_HOME}/design/sys/core/lc364/idu/rtl/ct_idu_is_viq0_entry.v
${LCX_HOME}/design/sys/core/lc364/idu/rtl/ct_idu_is_lsiq_entry.v
${LCX_HOME}/design/sys/core/lc364/idu/rtl/ct_idu_rf_fwd_vreg.v
${LCX_HOME}/design/sys/core/lc364/idu/rtl/ct_idu_rf_prf_pregfile.v
${LCX_HOME}/design/sys/core/lc364/idu/rtl/ct_idu_rf_ctrl.v
${LCX_HOME}/design/sys/core/lc364/idu/rtl/ct_idu_id_split_short.v
${LCX_HOME}/design/sys/core/lc364/idu/rtl/ct_idu_is_aiq0.v
${LCX_HOME}/design/sys/core/lc364/idu/rtl/ct_idu_is_aiq_lch_rdy_2.v
${LCX_HOME}/design/sys/core/lc364/idu/rtl/ct_idu_is_dp.v
${LCX_HOME}/design/sys/core/lc364/idu/rtl/ct_idu_is_sdiq.v
${LCX_HOME}/design/sys/core/lc364/idu/rtl/ct_idu_is_sdiq_entry.v
${LCX_HOME}/design/sys/core/lc364/idu/rtl/ct_idu_id_decd_special.v
${LCX_HOME}/design/sys/core/lc364/idu/rtl/ct_idu_top.v

${LCX_HOME}/design/sys/core/lc364/iu/rtl/ct_iu_bju_pcfifo_entry.v
${LCX_HOME}/design/sys/core/lc364/iu/rtl/ct_iu_bju.v
${LCX_HOME}/design/sys/core/lc364/iu/rtl/ct_iu_bju_pcfifo.v
${LCX_HOME}/design/sys/core/lc364/iu/rtl/ct_iu_cbus.v
${LCX_HOME}/design/sys/core/lc364/iu/rtl/ct_iu_alu.v
${LCX_HOME}/design/sys/core/lc364/iu/rtl/ct_iu_mult.v
${LCX_HOME}/design/sys/core/lc364/iu/rtl/ct_iu_crc.v
${LCX_HOME}/design/sys/core/lc364/iu/rtl/ct_iu_div_srt_radix16.v
${LCX_HOME}/design/sys/core/lc364/iu/rtl/ct_iu_bju_pcfifo_read_entry.v
${LCX_HOME}/design/sys/core/lc364/iu/rtl/ct_iu_special.v
${LCX_HOME}/design/sys/core/lc364/iu/rtl/ct_iu_rbus.v
${LCX_HOME}/design/sys/core/lc364/iu/rtl/ct_iu_div.v
${LCX_HOME}/design/sys/core/lc364/iu/rtl/ct_iu_div_entry.v
${LCX_HOME}/design/sys/core/lc364/iu/rtl/multiplier_65x65_3_stage.v
${LCX_HOME}/design/sys/core/lc364/iu/rtl/ct_iu_top.v

${LCX_HOME}/design/sys/core/lc364/rtu/rtl/ct_rtu_encode_8.v
${LCX_HOME}/design/sys/core/lc364/rtu/rtl/ct_rtu_retire.v
${LCX_HOME}/design/sys/core/lc364/rtu/rtl/ct_rtu_top.v
${LCX_HOME}/design/sys/core/lc364/rtu/rtl/ct_rtu_pst_ereg_entry.v
${LCX_HOME}/design/sys/core/lc364/rtu/rtl/ct_rtu_expand_64.v
${LCX_HOME}/design/sys/core/lc364/rtu/rtl/ct_rtu_pst_vreg_entry.v
${LCX_HOME}/design/sys/core/lc364/rtu/rtl/ct_rtu_rob_expt.v
${LCX_HOME}/design/sys/core/lc364/rtu/rtl/ct_rtu_rob_rt.v
${LCX_HOME}/design/sys/core/lc364/rtu/rtl/ct_rtu_pst_vreg.v
${LCX_HOME}/design/sys/core/lc364/rtu/rtl/ct_rtu_pst_ereg.v
${LCX_HOME}/design/sys/core/lc364/rtu/rtl/ct_rtu_expand_8.v
${LCX_HOME}/design/sys/core/lc364/rtu/rtl/ct_rtu_encode_64.v
${LCX_HOME}/design/sys/core/lc364/rtu/rtl/ct_rtu_pst_preg.v
${LCX_HOME}/design/sys/core/lc364/rtu/rtl/ct_rtu_encode_96.v
${LCX_HOME}/design/sys/core/lc364/rtu/rtl/ct_rtu_rob_entry.v
${LCX_HOME}/design/sys/core/lc364/rtu/rtl/ct_rtu_encode_32.v
${LCX_HOME}/design/sys/core/lc364/rtu/rtl/ct_rtu_compare_iid.v
${LCX_HOME}/design/sys/core/lc364/rtu/rtl/ct_rtu_expand_32.v
${LCX_HOME}/design/sys/core/lc364/rtu/rtl/ct_rtu_rob.v
${LCX_HOME}/design/sys/core/lc364/rtu/rtl/ct_rtu_pst_vreg_dummy.v
${LCX_HOME}/design/sys/core/lc364/rtu/rtl/ct_rtu_expand_96.v
${LCX_HOME}/design/sys/core/lc364/rtu/rtl/ct_rtu_pst_preg_entry.v

${LCX_HOME}/design/sys/core/lc364/lsu/rtl/ct_lsu_idfifo_entry.v
${LCX_HOME}/design/sys/core/lc364/lsu/rtl/ct_lsu_st_da.v
${LCX_HOME}/design/sys/core/lc364/lsu/rtl/ct_lsu_lq.v
${LCX_HOME}/design/sys/core/lc364/lsu/rtl/ct_spsram_256x52.v
${LCX_HOME}/design/sys/core/lc364/lsu/rtl/ct_lsu_ld_dc.v
${LCX_HOME}/design/sys/core/lc364/lsu/rtl/ct_lsu_sq_entry.v
${LCX_HOME}/design/sys/core/lc364/lsu/rtl/ct_lsu_dcache_top.v
${LCX_HOME}/design/sys/core/lc364/lsu/rtl/ct_lsu_lfb_data_entry.v
${LCX_HOME}/design/sys/core/lc364/lsu/rtl/ct_lsu_pfu_sdb_cmp.v
${LCX_HOME}/design/sys/core/lc364/lsu/rtl/ct_lsu_wmb_ce.v
${LCX_HOME}/design/sys/core/lc364/lsu/rtl/ct_lsu_snoop_snq_entry.v
${LCX_HOME}/design/sys/core/lc364/lsu/rtl/ct_lsu_vb.v
${LCX_HOME}/design/sys/core/lc364/lsu/rtl/ct_spsram_8192x32.v
${LCX_HOME}/design/sys/core/lc364/lsu/rtl/ct_lsu_rb.v
${LCX_HOME}/design/sys/core/lc364/lsu/rtl/ct_lsu_pfu_sdb_entry.v
${LCX_HOME}/design/sys/core/lc364/lsu/rtl/ct_lsu_pfu_pmb_entry.v
${LCX_HOME}/design/sys/core/lc364/lsu/rtl/ct_lsu_ld_wb.v
${LCX_HOME}/design/sys/core/lc364/lsu/rtl/ct_lsu_rb_entry.v
${LCX_HOME}/design/sys/core/lc364/lsu/rtl/ct_lsu_sd_ex1.v
${LCX_HOME}/design/sys/core/lc364/lsu/rtl/ct_lsu_wmb.v
${LCX_HOME}/design/sys/core/lc364/lsu/rtl/ct_lsu_pfu_gpfb.v
${LCX_HOME}/design/sys/core/lc364/lsu/rtl/ct_spsram_256x7.v
${LCX_HOME}/design/sys/core/lc364/lsu/rtl/ct_lsu_pfu_pfb_entry.v
${LCX_HOME}/design/sys/core/lc364/lsu/rtl/ct_lsu_snoop_ctcq_entry.v
${LCX_HOME}/design/sys/core/lc364/lsu/rtl/ct_lsu_pfu_gsdb.v
${LCX_HOME}/design/sys/core/lc364/lsu/rtl/ct_spsram_1024x32.v
${LCX_HOME}/design/sys/core/lc364/lsu/rtl/ct_lsu_mcic.v
${LCX_HOME}/design/sys/core/lc364/lsu/rtl/ct_lsu_st_ag.v
${LCX_HOME}/design/sys/core/lc364/lsu/rtl/ct_lsu_lm.v
${LCX_HOME}/design/sys/core/lc364/lsu/rtl/ct_spsram_512x54.v
${LCX_HOME}/design/sys/core/lc364/lsu/rtl/ct_lsu_snoop_resp.v
${LCX_HOME}/design/sys/core/lc364/lsu/rtl/ct_lsu_ld_da.v
${LCX_HOME}/design/sys/core/lc364/lsu/rtl/ct_lsu_dcache_ld_tag_array.v
${LCX_HOME}/design/sys/core/lc364/lsu/rtl/ct_spsram_512x52.v
${LCX_HOME}/design/sys/core/lc364/lsu/rtl/ct_lsu_wmb_entry.v
${LCX_HOME}/design/sys/core/lc364/lsu/rtl/ct_lsu_cache_buffer.v
${LCX_HOME}/design/sys/core/lc364/lsu/rtl/ct_lsu_vb_sdb_data.v
${LCX_HOME}/design/sys/core/lc364/lsu/rtl/ct_lsu_vb_sdb_data_entry.v
${LCX_HOME}/design/sys/core/lc364/lsu/rtl/ct_lsu_dcache_info_update.v
${LCX_HOME}/design/sys/core/lc364/lsu/rtl/ct_lsu_pfu_pfb_l2sm.v
${LCX_HOME}/design/sys/core/lc364/lsu/rtl/ct_lsu_snoop_req_arbiter.v
${LCX_HOME}/design/sys/core/lc364/lsu/rtl/ct_lsu_st_dc.v
${LCX_HOME}/design/sys/core/lc364/lsu/rtl/ct_lsu_icc.v
${LCX_HOME}/design/sys/core/lc364/lsu/rtl/ct_spsram_512x7.v
${LCX_HOME}/design/sys/core/lc364/lsu/rtl/ct_lsu_st_wb.v
${LCX_HOME}/design/sys/core/lc364/lsu/rtl/ct_lsu_pfu_pfb_l1sm.v
${LCX_HOME}/design/sys/core/lc364/lsu/rtl/ct_lsu_pfu.v
${LCX_HOME}/design/sys/core/lc364/lsu/rtl/ct_lsu_ld_ag.v
${LCX_HOME}/design/sys/core/lc364/lsu/rtl/ct_lsu_ctrl.v
${LCX_HOME}/design/sys/core/lc364/lsu/rtl/ct_lsu_amr.v
${LCX_HOME}/design/sys/core/lc364/lsu/rtl/ct_lsu_lfb.v
${LCX_HOME}/design/sys/core/lc364/lsu/rtl/ct_lsu_snoop_ctcq.v
${LCX_HOME}/design/sys/core/lc364/lsu/rtl/ct_spsram_4096x32.v
${LCX_HOME}/design/sys/core/lc364/lsu/rtl/ct_lsu_vb_addr_entry.v
${LCX_HOME}/design/sys/core/lc364/lsu/rtl/ct_lsu_idfifo_8.v
${LCX_HOME}/design/sys/core/lc364/lsu/rtl/ct_lsu_lq_entry.v
${LCX_HOME}/design/sys/core/lc364/lsu/rtl/ct_lsu_pfu_pfb_tsm.v
${LCX_HOME}/design/sys/core/lc364/lsu/rtl/ct_lsu_bus_arb.v
${LCX_HOME}/design/sys/core/lc364/lsu/rtl/ct_spsram_256x54.v
${LCX_HOME}/design/sys/core/lc364/lsu/rtl/ct_lsu_snoop_snq.v
${LCX_HOME}/design/sys/core/lc364/lsu/rtl/ct_lsu_dcache_data_array.v
${LCX_HOME}/design/sys/core/lc364/lsu/rtl/ct_lsu_sq.v
${LCX_HOME}/design/sys/core/lc364/lsu/rtl/ct_lsu_lfb_addr_entry.v
${LCX_HOME}/design/sys/core/lc364/lsu/rtl/ct_lsu_dcache_tag_array.v
${LCX_HOME}/design/sys/core/lc364/lsu/rtl/ct_lsu_spec_fail_predict.v
${LCX_HOME}/design/sys/core/lc364/lsu/rtl/ct_lsu_rot_data.v
${LCX_HOME}/design/sys/core/lc364/lsu/rtl/ct_spsram_2048x32.v
${LCX_HOME}/design/sys/core/lc364/lsu/rtl/ct_lsu_dcache_dirty_array.v
${LCX_HOME}/design/sys/core/lc364/lsu/rtl/ct_lsu_dcache_arb.v
${LCX_HOME}/design/sys/core/lc364/lsu/rtl/ct_lsu_top.v

${LCX_HOME}/design/sys/core/lc364/mmu/rtl/ct_mmu_arb.v
${LCX_HOME}/design/sys/core/lc364/mmu/rtl/ct_mmu_sysmap_hit.v
${LCX_HOME}/design/sys/core/lc364/mmu/rtl/ct_mmu_top.v
${LCX_HOME}/design/sys/core/lc364/mmu/rtl/ct_mmu_tlboper.v
${LCX_HOME}/design/sys/core/lc364/mmu/rtl/ct_mmu_dutlb_huge_entry.v
${LCX_HOME}/design/sys/core/lc364/mmu/rtl/ct_spsram_256x84.v
${LCX_HOME}/design/sys/core/lc364/mmu/rtl/ct_mmu_iutlb.v
${LCX_HOME}/design/sys/core/lc364/mmu/rtl/ct_mmu_iplru.v
${LCX_HOME}/design/sys/core/lc364/mmu/rtl/ct_mmu_jtlb.v
${LCX_HOME}/design/sys/core/lc364/mmu/rtl/ct_mmu_jtlb_data_array.v
${LCX_HOME}/design/sys/core/lc364/mmu/rtl/ct_mmu_ptw.v
${LCX_HOME}/design/sys/core/lc364/mmu/rtl/ct_mmu_regs.v
${LCX_HOME}/design/sys/core/lc364/mmu/rtl/ct_mmu_dutlb.v
${LCX_HOME}/design/sys/core/lc364/mmu/rtl/ct_mmu_iutlb_fst_entry.v
${LCX_HOME}/design/sys/core/lc364/mmu/rtl/ct_mmu_sysmap.v
${LCX_HOME}/design/sys/core/lc364/mmu/rtl/ct_spsram_256x196.v
${LCX_HOME}/design/sys/core/lc364/mmu/rtl/ct_mmu_dplru.v
${LCX_HOME}/design/sys/core/lc364/mmu/rtl/ct_mmu_dutlb_entry.v
${LCX_HOME}/design/sys/core/lc364/mmu/rtl/ct_mmu_dutlb_read.v
${LCX_HOME}/design/sys/core/lc364/mmu/rtl/ct_mmu_jtlb_tag_array.v
${LCX_HOME}/design/sys/core/lc364/mmu/rtl/ct_mmu_iutlb_entry.v

${LCX_HOME}/design/sys/core/lc364/cp0/rtl/ct_cp0_iui.v
${LCX_HOME}/design/sys/core/lc364/cp0/rtl/ct_cp0_lpmd.v
${LCX_HOME}/design/sys/core/lc364/cp0/rtl/ct_cp0_regs.v
${LCX_HOME}/design/sys/core/lc364/cp0/rtl/ct_cp0_top.v

${LCX_HOME}/design/sys/core/lc364/pmp/rtl/ct_pmp_comp_hit.v
${LCX_HOME}/design/sys/core/lc364/pmp/rtl/ct_pmp_regs.v
${LCX_HOME}/design/sys/core/lc364/pmp/rtl/ct_pmp_acc.v
${LCX_HOME}/design/sys/core/lc364/pmp/rtl/ct_pmp_top.v
${LCX_HOME}/design/sys/core/lc364/pmu/rtl/ct_hpcp_cnt.v
${LCX_HOME}/design/sys/core/lc364/pmu/rtl/ct_hpcp_event.v
${LCX_HOME}/design/sys/core/lc364/pmu/rtl/ct_hpcp_cntinten_reg.v
${LCX_HOME}/design/sys/core/lc364/pmu/rtl/ct_hpcp_cnten_reg.v
${LCX_HOME}/design/sys/core/lc364/pmu/rtl/ct_hpcp_cntof_reg.v
${LCX_HOME}/design/sys/core/lc364/pmu/rtl/ct_hpcp_adder_sel.v
${LCX_HOME}/design/sys/core/lc364/pmu/rtl/ct_hpcp_top.v

${LCX_HOME}/design/sys/core/lc364/had/rtl/ct_had_ctrl.v
${LCX_HOME}/design/sys/core/lc364/had/rtl/ct_had_etm.v
${LCX_HOME}/design/sys/core/lc364/had/rtl/ct_had_io.v
${LCX_HOME}/design/sys/core/lc364/had/rtl/ct_had_serial.v
${LCX_HOME}/design/sys/core/lc364/had/rtl/ct_had_ir.v
${LCX_HOME}/design/sys/core/lc364/had/rtl/ct_had_ddc_ctrl.v
${LCX_HOME}/design/sys/core/lc364/had/rtl/ct_had_common_regs.v
${LCX_HOME}/design/sys/core/lc364/had/rtl/ct_had_sync_3flop.v
${LCX_HOME}/design/sys/core/lc364/had/rtl/ct_had_event.v
${LCX_HOME}/design/sys/core/lc364/had/rtl/ct_had_nirv_bkpt.v
${LCX_HOME}/design/sys/core/lc364/had/rtl/ct_had_common_dbg_info.v
${LCX_HOME}/design/sys/core/lc364/had/rtl/ct_had_dbg_info.v
${LCX_HOME}/design/sys/core/lc364/had/rtl/ct_had_ddc_dp.v
${LCX_HOME}/design/sys/core/lc364/had/rtl/ct_had_regs.v
${LCX_HOME}/design/sys/core/lc364/had/rtl/ct_had_bkpt.v
${LCX_HOME}/design/sys/core/lc364/had/rtl/ct_had_private_ir.v
${LCX_HOME}/design/sys/core/lc364/had/rtl/ct_had_etm_if.v
${LCX_HOME}/design/sys/core/lc364/had/rtl/ct_had_sm.v
${LCX_HOME}/design/sys/core/lc364/had/rtl/ct_had_trace.v
${LCX_HOME}/design/sys/core/lc364/had/rtl/ct_had_pcfifo.v
${LCX_HOME}/design/sys/core/lc364/had/rtl/ct_had_common_top.v
${LCX_HOME}/design/sys/core/lc364/had/rtl/ct_had_private_top.v

${LCX_HOME}/design/sys/core/lc364/vfalu/rtl/ct_fcnvt_dtoh_sh.v
${LCX_HOME}/design/sys/core/lc364/vfalu/rtl/ct_fspu_ctrl.v
${LCX_HOME}/design/sys/core/lc364/vfalu/rtl/ct_fspu_dp.v
${LCX_HOME}/design/sys/core/lc364/vfalu/rtl/ct_vfalu_top_pipe7.v
${LCX_HOME}/design/sys/core/lc364/vfalu/rtl/ct_fcnvt_scalar_dp.v
${LCX_HOME}/design/sys/core/lc364/vfalu/rtl/ct_fspu_double.v
${LCX_HOME}/design/sys/core/lc364/vfalu/rtl/ct_fadd_double_dp.v
${LCX_HOME}/design/sys/core/lc364/vfalu/rtl/ct_fcnvt_top.v
${LCX_HOME}/design/sys/core/lc364/vfalu/rtl/ct_fadd_close_s0_h.v
${LCX_HOME}/design/sys/core/lc364/vfalu/rtl/ct_vfalu_dp_pipe6.v
${LCX_HOME}/design/sys/core/lc364/vfalu/rtl/ct_fcnvt_stoh_sh.v
${LCX_HOME}/design/sys/core/lc364/vfalu/rtl/ct_fcnvt_ctrl.v
${LCX_HOME}/design/sys/core/lc364/vfalu/rtl/ct_fcnvt_stod_sh.v
${LCX_HOME}/design/sys/core/lc364/vfalu/rtl/ct_vfalu_dp_pipe7.v
${LCX_HOME}/design/sys/core/lc364/vfalu/rtl/ct_fcnvt_htos_sh.v
${LCX_HOME}/design/sys/core/lc364/vfalu/rtl/ct_fspu_single.v
${LCX_HOME}/design/sys/core/lc364/vfalu/rtl/ct_fcnvt_ftoi_sh.v
${LCX_HOME}/design/sys/core/lc364/vfalu/rtl/ct_fspu_half.v
${LCX_HOME}/design/sys/core/lc364/vfalu/rtl/ct_fadd_half_dp.v
${LCX_HOME}/design/sys/core/lc364/vfalu/rtl/ct_fadd_close_s1_h.v
${LCX_HOME}/design/sys/core/lc364/vfalu/rtl/ct_fadd_onehot_sel_h.v
${LCX_HOME}/design/sys/core/lc364/vfalu/rtl/ct_fcnvt_double_dp.v
${LCX_HOME}/design/sys/core/lc364/vfalu/rtl/ct_fadd_onehot_sel_d.v
${LCX_HOME}/design/sys/core/lc364/vfalu/rtl/ct_vfalu_top_pipe6.v
${LCX_HOME}/design/sys/core/lc364/vfalu/rtl/ct_fcnvt_itof_sh.v
${LCX_HOME}/design/sys/core/lc364/vfalu/rtl/ct_fadd_close_s0_d.v
${LCX_HOME}/design/sys/core/lc364/vfalu/rtl/ct_fadd_close_s1_d.v
${LCX_HOME}/design/sys/core/lc364/vfalu/rtl/ct_fadd_top.v
${LCX_HOME}/design/sys/core/lc364/vfalu/rtl/ct_fcnvt_dtos_sh.v
${LCX_HOME}/design/sys/core/lc364/vfalu/rtl/ct_fadd_ctrl.v
${LCX_HOME}/design/sys/core/lc364/vfalu/rtl/ct_fadd_scalar_dp.v
${LCX_HOME}/design/sys/core/lc364/vfalu/rtl/ct_fspu_top.v

${LCX_HOME}/design/sys/core/lc364/vfdsu/rtl/ct_vfdsu_srt_radix16_only_div.v
${LCX_HOME}/design/sys/core/lc364/vfdsu/rtl/ct_vfdsu_double.v
${LCX_HOME}/design/sys/core/lc364/vfdsu/rtl/ct_vfdsu_pack.v
${LCX_HOME}/design/sys/core/lc364/vfdsu/rtl/ct_vfdsu_prepare.v
${LCX_HOME}/design/sys/core/lc364/vfdsu/rtl/ct_vfdsu_srt.v
${LCX_HOME}/design/sys/core/lc364/vfdsu/rtl/ct_vfdsu_ctrl.v
${LCX_HOME}/design/sys/core/lc364/vfdsu/rtl/ct_vfdsu_srt_radix16_with_sqrt.v
${LCX_HOME}/design/sys/core/lc364/vfdsu/rtl/ct_vfdsu_round.v
${LCX_HOME}/design/sys/core/lc364/vfdsu/rtl/ct_vfdsu_scalar_dp.v
${LCX_HOME}/design/sys/core/lc364/vfdsu/rtl/ct_vfdsu_ff1.v
${LCX_HOME}/design/sys/core/lc364/vfdsu/rtl/ct_vfdsu_srt_radix16_bound_table.v
${LCX_HOME}/design/sys/core/lc364/vfdsu/rtl/ct_vfdsu_top.v

${LCX_HOME}/design/sys/core/lc364/vfmau/rtl/ct_vfmau_lza_42.v
${LCX_HOME}/design/sys/core/lc364/vfmau/rtl/ct_vfmau_dp.v
${LCX_HOME}/design/sys/core/lc364/vfmau/rtl/ct_vfmau_lza_32.v
${LCX_HOME}/design/sys/core/lc364/vfmau/rtl/ct_vfmau_ff1_10bit.v
${LCX_HOME}/design/sys/core/lc364/vfmau/rtl/ct_vfmau_mult1.v
${LCX_HOME}/design/sys/core/lc364/vfmau/rtl/ct_vfmau_mult_simd_half.v
${LCX_HOME}/design/sys/core/lc364/vfmau/rtl/ct_vfmau_ctrl.v
${LCX_HOME}/design/sys/core/lc364/vfmau/rtl/ct_vfmau_lza_simd_half.v
${LCX_HOME}/design/sys/core/lc364/vfmau/rtl/ct_vfmau_lza.v
${LCX_HOME}/design/sys/core/lc364/vfmau/rtl/ct_vfmau_mult_compressor.v
${LCX_HOME}/design/sys/core/lc364/vfmau/rtl/ct_vfmau_top.v

${LCX_HOME}/design/sys/core/lc364/vfpu/rtl/ct_vfpu_dp.v
${LCX_HOME}/design/sys/core/lc364/vfpu/rtl/ct_vfpu_cbus.v
${LCX_HOME}/design/sys/core/lc364/vfpu/rtl/ct_vfpu_rbus.v
${LCX_HOME}/design/sys/core/lc364/vfpu/rtl/ct_vfpu_ctrl.v
${LCX_HOME}/design/sys/core/lc364/vfpu/rtl/ct_vfpu_top.v

${LCX_HOME}/design/sys/core/lc364/biu/rtl/ct_biu_lowpower.v
${LCX_HOME}/design/sys/core/lc364/biu/rtl/ct_biu_req_arbiter.v
${LCX_HOME}/design/sys/core/lc364/biu/rtl/ct_biu_csr_req_arbiter.v
${LCX_HOME}/design/sys/core/lc364/biu/rtl/ct_biu_other_io_sync.v
${LCX_HOME}/design/sys/core/lc364/biu/rtl/ct_biu_snoop_channel.v
${LCX_HOME}/design/sys/core/lc364/biu/rtl/ct_biu_write_channel.v
${LCX_HOME}/design/sys/core/lc364/biu/rtl/ct_biu_read_channel.v
${LCX_HOME}/design/sys/core/lc364/biu/rtl/ct_biu_top.v

${LCX_HOME}/design/sys/core/lc364/cpu/rtl/ct_rmu_top_dummy.v
${LCX_HOME}/design/sys/core/lc364/cpu/rtl/ct_core.v
${LCX_HOME}/design/sys/core/lc364/cpu/rtl/ct_top.v
