#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sat Mar 26 15:45:24 2022
# Process ID: 31976
# Current directory: C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao3/parte1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6124 C:\Academico\UA\4ano\2semestre\CR\Pratica\Guiao3\parte1\parte1.xpr
# Log file: C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao3/parte1/vivado.log
# Journal file: C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao3/parte1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao3/parte1/parte1.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao3/parte1/parte1.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
launch_runs synth_1 -jobs 4
[Sat Mar 26 15:45:45 2022] Launched synth_1...
Run output will be captured here: C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao3/parte1/parte1.runs/synth_1/runme.log
update_compile_order -fileset sources_1
launch_runs impl_1 -jobs 4
[Sat Mar 26 15:46:44 2022] Launched impl_1...
Run output will be captured here: C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao3/parte1/parte1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Mar 26 15:48:03 2022] Launched impl_1...
Run output will be captured here: C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao3/parte1/parte1.runs/impl_1/runme.log
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
[Sat Mar 26 15:56:28 2022] Launched synth_1...
Run output will be captured here: C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao3/parte1/parte1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Sat Mar 26 15:57:17 2022] Launched impl_1...
Run output will be captured here: C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao3/parte1/parte1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Mar 26 15:58:38 2022] Launched impl_1...
Run output will be captured here: C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao3/parte1/parte1.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
CRITICAL WARNING: [HDL 9-806] Syntax error near "end". [C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao3/parte1/parte1.srcs/sources_1/new/Nexys4DispDriver.vhd:49]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao3/parte1/parte1.srcs/sources_1/new/Nexys4DispDriver.vhd:59]
[Sat Mar 26 16:01:10 2022] Launched synth_1...
Run output will be captured here: C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao3/parte1/parte1.runs/synth_1/runme.log
update_compile_order -fileset sources_1
launch_runs impl_1 -jobs 4
[Sat Mar 26 16:02:06 2022] Launched impl_1...
Run output will be captured here: C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao3/parte1/parte1.runs/impl_1/runme.log
reset_run impl_1
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'reset_runs' was cancelled
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
[Sat Mar 26 16:03:44 2022] Launched synth_1...
Run output will be captured here: C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao3/parte1/parte1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Sat Mar 26 16:04:32 2022] Launched impl_1...
Run output will be captured here: C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao3/parte1/parte1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Mar 26 16:05:57 2022] Launched impl_1...
Run output will be captured here: C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao3/parte1/parte1.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Sat Mar 26 16:07:07 2022] Launched synth_1...
Run output will be captured here: C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao3/parte1/parte1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Sat Mar 26 16:07:57 2022] Launched synth_1...
Run output will be captured here: C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao3/parte1/parte1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Sat Mar 26 16:08:42 2022] Launched impl_1...
Run output will be captured here: C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao3/parte1/parte1.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1054.176 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 1721.746 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 1721.746 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1721.746 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 1856.738 ; gain = 856.449
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Mar 26 16:10:28 2022] Launched impl_1...
Run output will be captured here: C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao3/parte1/parte1.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Sat Mar 26 16:12:38 2022] Launched synth_1...
Run output will be captured here: C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao3/parte1/parte1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Sat Mar 26 16:13:27 2022] Launched impl_1...
Run output will be captured here: C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao3/parte1/parte1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Mar 26 16:14:59 2022] Launched impl_1...
Run output will be captured here: C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao3/parte1/parte1.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 4
[Sat Mar 26 16:16:59 2022] Launched synth_1...
Run output will be captured here: C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao3/parte1/parte1.runs/synth_1/runme.log
[Sat Mar 26 16:17:00 2022] Launched impl_1...
Run output will be captured here: C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao3/parte1/parte1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Mar 26 16:19:19 2022] Launched impl_1...
Run output will be captured here: C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao3/parte1/parte1.runs/impl_1/runme.log
close_design
reset_run synth_1
launch_runs impl_1 -jobs 4
[Sat Mar 26 16:24:26 2022] Launched synth_1...
Run output will be captured here: C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao3/parte1/parte1.runs/synth_1/runme.log
[Sat Mar 26 16:24:26 2022] Launched impl_1...
Run output will be captured here: C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao3/parte1/parte1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Mar 26 16:26:26 2022] Launched impl_1...
Run output will be captured here: C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao3/parte1/parte1.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Sat Mar 26 16:28:41 2022] Launched synth_1...
Run output will be captured here: C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao3/parte1/parte1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Sat Mar 26 16:29:27 2022] Launched impl_1...
Run output will be captured here: C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao3/parte1/parte1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Mar 26 16:30:46 2022] Launched impl_1...
Run output will be captured here: C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao3/parte1/parte1.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-21:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 1907.371 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210274505240A
open_hw_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3195.648 ; gain = 1288.277
set_property PROGRAM.FILE {C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao3/parte1/parte1.runs/impl_1/Nexys4DispDriver.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao3/parte1/parte1.runs/impl_1/Nexys4DispDriver.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run synth_1
launch_runs synth_1 -jobs 4
[Sat Mar 26 16:35:09 2022] Launched synth_1...
Run output will be captured here: C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao3/parte1/parte1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Sat Mar 26 16:36:08 2022] Launched impl_1...
Run output will be captured here: C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao3/parte1/parte1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Mar 26 16:37:30 2022] Launched impl_1...
Run output will be captured here: C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao3/parte1/parte1.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 4
[Sat Mar 26 16:38:37 2022] Launched synth_1...
Run output will be captured here: C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao3/parte1/parte1.runs/synth_1/runme.log
[Sat Mar 26 16:38:37 2022] Launched impl_1...
Run output will be captured here: C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao3/parte1/parte1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Mar 26 16:40:36 2022] Launched impl_1...
Run output will be captured here: C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao3/parte1/parte1.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-21:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 3249.180 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210274505240A
set_property PROGRAM.FILE {C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao3/parte1/parte1.runs/impl_1/Nexys4DispDriver.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao3/parte1/parte1.runs/impl_1/Nexys4DispDriver.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210274505240A
close_hw_manager
close [ open C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao3/parte1/parte1.srcs/sources_1/new/mux_dp.vhd w ]
add_files C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao3/parte1/parte1.srcs/sources_1/new/mux_dp.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -jobs 4
[Sat Mar 26 16:51:42 2022] Launched synth_1...
Run output will be captured here: C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao3/parte1/parte1.runs/synth_1/runme.log
[Sat Mar 26 16:51:42 2022] Launched impl_1...
Run output will be captured here: C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao3/parte1/parte1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Mar 26 16:53:57 2022] Launched impl_1...
Run output will be captured here: C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao3/parte1/parte1.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-21:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 3250.078 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210274505240A
set_property PROGRAM.FILE {C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao3/parte1/parte1.runs/impl_1/Nexys4DispDriver.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao3/parte1/parte1.runs/impl_1/Nexys4DispDriver.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
close_project
****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao3/parte1/parte1.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat Mar 26 17:00:08 2022...
exit
INFO: [Common 17-206] Exiting Vivado at Sat Mar 26 17:01:33 2022...
