
###############################################################################
# PRJ INFO
PRJ_DIR = #                                                                                  # directory of SystemVerilog files
TOP_MODULE = #                                                                               # Top Module name of project
SIM_FILES = ../sim_files#                                                                    # files to add to compilation of simulated system and main file
S_SIM_FILES = sim_files#                                                                     # files to add to compilation of simulated system and main file
S_SIM_FILES = $(TOP_MODULE)_sim_files#                                                       # files specific to add to compilation of simulated system 
PROGRAM_ELF = ../../sw/programs/#                                                            # elf file to load in ram 

###############################################################################

###############################################################################
# Dirs

SYS_VER_FILES = system_verilog_files#
SRC_SIM_FILES = src_simulated_system#

###############################################################################

###############################################################################
# Flags 
VFLAGS         = --cc --exe --Wall                                                            # Verilator Flags
VFLAGS_TRACE   = --trace --trace-fst --trace-structs --trace-params --trace-max-array 1024    # Verilator Trace Flags
VM_USER_CFLAGS = -DVM_TRACE_FMT_FST -DTOPLEVEL_NAME=$(TOP_MODULE) -std=c++11 -Wall            # User CFLAGS (from -CFLAGS on Verilator command line)
VM_USER_LDLIBS = -pthread -lutil -lelf -lz  #quest ultimo per la zlib                         # User LDLIBS (from -LDFLAGS on Verilator command line)

#DA RIMUOVERE
WIGNORING = -Wno-UNUSED -Wno-UNOPTFLAT -Wno-IMPORTSTAR -Wno-DECLFILENAME -Wno-PINCONNECTEMPTY -Wno-PINMISSING -Wno-ENDLABEL

###############################################################################

#Generating list of srcs of simulated system
VM_USER_CLASSES = $(basename $(notdir $(shell find $(SIM_FILES) -name '*.cc' -o -name '*.cpp' -o -name '*.c')))
VM_USER_CLASSES += $(basename $(notdir $(shell find $(S_SIM_FILES) -name '*.cc' -o -name '*.cpp' -o -name '*.c')))

###############################################################################
#Exported Variable to makefile generated by Verilator
export VM_USER_CLASSES
export VM_USER_CFLAGS
export VM_USER_LDLIBS

###############################################################################

.PHONY: help clear prepare_simulation prepare_build prepare convert build run all rb


rb: all run

all: clear prepare convert build

run:
	./$(SRC_SIM_FILES)/V$(TOP_MODULE) -t --meminit=ram,$(PROGRAM_ELF)
	
build: 
	$(MAKE) -C ./$(SRC_SIM_FILES)/ -e -f V$(TOP_MODULE).mk

convert: 
	verilator --top-module $(TOP_MODULE) $(SYS_VER_FILES)/src/$(TOP_MODULE).sv -I$(SYS_VER_FILES)/inc/ --Mdir $(SRC_SIM_FILES)/ $(VFLAGS) $(VFLAGS_TRACE)  -y $(SYS_VER_FILES)/src/  $(WIGNORING) 
		
prepare: prepare_build prepare_simulation	

prepare_build: 
	@echo $(PRJ_DIR)
	@echo "[MKDIR]  Create SystemVerilog Directories" 
	mkdir -p $(SYS_VER_FILES)
	mkdir -p $(SYS_VER_FILES)/src 
	mkdir -p $(SYS_VER_FILES)/inc 
	@echo "[COPY] Copy all source and include files" 
	find $(PRJ_DIR) -name *.sv -exec cp {} $(SYS_VER_FILES)/src/ \;
	find $(PRJ_DIR) -name *.svh -exec cp {} $(SYS_VER_FILES)/inc/ \;
	
prepare_simulation: 
	@echo "[MKDIR] Create Source Directory for Simulated System"
	mkdir -p $(SRC_SIM_FILES)/
	@echo "[COPY] Copy all Additional Simulation Files in Simulated System Directory"
	cp -r $(SIM_FILES)/* $(SRC_SIM_FILES)/
	@echo "[COPY] Copy all Specific Additional Simulation Files in Simulated System Directory"
	cp -r $(S_SIM_FILES)/* $(SRC_SIM_FILES)/

clear:
	@echo "[RM]      Source of System Verilog files"         ; rm -f  $(SYS_VER_FILES)/src/*
	@echo "[RM]      Include of System Verilog files"        ; rm -f  $(SYS_VER_FILES)/inc/*
	@echo "[RMDIR]   Source Directory of System Verilog"     ; rm -fr $(SYS_VER_FILES)/src
	@echo "[RMDIR]   Include Directory of System Verilog"    ; rm -fr $(SYS_VER_FILES)/inc
	@echo "[RMDIR]   Directory of System Verilog"            ; rm -fr $(SYS_VER_FILES)
	@echo "[RM]      Sources of Simulated System"            ; rm -f  $(SRC_SIM_FILES)/*
	@echo "[RMDIR]   Sources Directory of Simulated System"  ; rm -fr $(SRC_SIM_FILES)
	@echo "[RM]      Performance Counter CSV"                ; rm -f  $(TOP_MODULE)_pcount.csv
	@echo "[RM]      System Log"                             ; rm -f  $(TOP_MODULE).log
	@echo "[RM]      FST Trace"                              ; rm -f  sim.fst
	
help:
	@echo "Makefile to build and run" $(TOP_MODULE) "on Verilator" 
	@echo "> make clear : Delete files and directories of " $(SYS_VER_FILES)/ $(SRC_SIM_FILES)/ ", Performance Counter CSV, System Log and FST Trace"
	@echo "> make prepare_build : Copy all source and include files of System Verilog Project in" $(SYS_VER_FILES)/
	@echo "> make prepare_simulation : Copy all Additional sources Simulated System and Specific" $(S_SIM_FILES) "in " $(SRC_SIM_FILES)/ 
	@echo "> make prepare : Runs prepare_build and prepare_simulation"
	@echo "> make convert : Convert System Verilog System in C++ by Verilator and copy in " $(SRC_SIM_FILES)/  
	@echo "> make build : Build Simulated System" $(SRC_SIM_FILES)/V$(TOP_MODULE) 
	@echo "> make run : Run Simulated System with program" $(PROGRAM_ELF)  
	@echo "> make all : clear prepare convert build"
	@echo "> make rb : all run"

	


