#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Sep 17 00:52:23 2023
# Process ID: 10580
# Current directory: F:/project/seg_dynamic/vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14856 F:\project\seg_dynamic\vivado\seg_dynamic.xpr
# Log file: F:/project/seg_dynamic/vivado/vivado.log
# Journal file: F:/project/seg_dynamic/vivado\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/project/seg_dynamic/vivado/seg_dynamic.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 10
[Sun Sep 17 00:53:10 2023] Launched synth_1...
Run output will be captured here: F:/project/seg_dynamic/vivado/seg_dynamic.runs/synth_1/runme.log
launch_runs impl_1 -jobs 10
[Sun Sep 17 00:53:56 2023] Launched impl_1...
Run output will be captured here: F:/project/seg_dynamic/vivado/seg_dynamic.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1153.457 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1814.398 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1814.398 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1814.398 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 1999.789 ; gain = 1072.398
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
set_property IOSTANDARD LVCMOS33 [get_ports [list {seg[7]} {seg[6]} {seg[5]} {seg[4]} {seg[3]} {seg[2]} {seg[1]} {seg[0]}]]
set_property IOSTANDARD MOBILE_DDR [get_ports [list {seg2[7]} {seg2[6]} {seg2[5]} {seg2[4]} {seg2[3]} {seg2[2]} {seg2[1]} {seg2[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {seg2[7]} {seg2[6]} {seg2[5]} {seg2[4]} {seg2[3]} {seg2[2]} {seg2[1]} {seg2[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {sel2[3]} {sel2[2]} {sel2[1]} {sel2[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {sel[3]} {sel[2]} {sel[1]} {sel[0]}]]
place_ports sys_rst_n R11
set_property IOSTANDARD LVCMOS33 [get_ports [list sys_rst_n]]
startgroup
set_property package_pin "" [get_ports [list  {sel[0]}]]
place_ports {sel[3]} G2
endgroup
startgroup
set_property package_pin "" [get_ports [list  {sel[1]}]]
place_ports {sel[2]} C2
endgroup
place_ports {sel[1]} C1
place_ports {sel[0]} H1
place_ports {sel2[3]} G1
place_ports {sel2[2]} F1
place_ports {sel2[1]} E1
place_ports {sel2[0]} G6
place_ports {seg[7]} B4
place_ports {seg[6]} A4
place_ports {seg[5]} A3
place_ports {seg[4]} B1
place_ports {seg[3]} A1
place_ports {seg[2]} B3
place_ports {seg[1]} B2
place_ports {seg[0]} D5
place_ports {seg2[7]} D4
place_ports {seg2[6]} E3
place_ports {seg2[5]} D3
place_ports {seg2[4]} F4
place_ports {seg2[3]} F3
place_ports {seg2[2]} E2
place_ports {seg2[1]} D2
place_ports {seg2[0]} H2
save_constraints
reset_run synth_1
launch_runs synth_1 -jobs 10
[Sun Sep 17 01:00:18 2023] Launched synth_1...
Run output will be captured here: F:/project/seg_dynamic/vivado/seg_dynamic.runs/synth_1/runme.log
launch_runs impl_1 -jobs 10
[Sun Sep 17 01:01:00 2023] Launched impl_1...
Run output will be captured here: F:/project/seg_dynamic/vivado/seg_dynamic.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Sun Sep 17 01:01:55 2023] Launched impl_1...
Run output will be captured here: F:/project/seg_dynamic/vivado/seg_dynamic.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-13:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2143.750 ; gain = 12.020
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {F:/project/seg_dynamic/vivado/seg_dynamic.runs/impl_1/seg_dynatic.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/project/seg_dynamic/vivado/seg_dynamic.runs/impl_1/seg_dynatic.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
exit
INFO: [Common 17-206] Exiting Vivado at Sun Sep 17 01:03:35 2023...
