-- generated by newgenasym Thu Mar 05 17:02:48 2009

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity dfcl32g01lbjaa_tt1 is
    port (    
	GND1:      IN     STD_LOGIC;    
	GND2:      IN     STD_LOGIC;    
	GND3:      IN     STD_LOGIC;    
	GND4:      IN     STD_LOGIC;    
	GND5:      IN     STD_LOGIC;    
	GND6:      IN     STD_LOGIC;    
	\in\:      INOUT  STD_LOGIC;    
	\out\:     INOUT  STD_LOGIC);
end dfcl32g01lbjaa_tt1;
