[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/GenCaseStmt/slpp_all/surelog.log.

LIB:  work
FILE: ${SURELOG_DIR}/tests/GenCaseStmt/dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<248> s<247> l<3:1> el<1:3>
n<> u<2> t<Module_keyword> p<6> s<3> l<3:1> el<3:7>
n<GOOD> u<3> t<StringConst> p<6> s<5> l<3:8> el<3:12>
n<> u<4> t<Port> p<5> l<3:13> el<3:13>
n<> u<5> t<List_of_ports> p<6> c<4> l<3:12> el<3:14>
n<> u<6> t<Module_nonansi_header> p<7> c<2> l<3:1> el<3:15>
n<> u<7> t<Module_declaration> p<8> c<6> l<3:1> el<4:10>
n<> u<8> t<Description> p<247> c<7> s<246> l<3:1> el<4:10>
n<> u<9> t<Module_keyword> p<13> s<10> l<6:1> el<6:7>
n<top> u<10> t<StringConst> p<13> s<12> l<6:8> el<6:11>
n<> u<11> t<Port> p<12> l<6:12> el<6:12>
n<> u<12> t<List_of_ports> p<13> c<11> l<6:11> el<6:13>
n<> u<13> t<Module_nonansi_header> p<245> c<9> s<33> l<6:1> el<6:14>
n<> u<14> t<IntVec_TypeBit> p<16> s<15> l<7:13> el<7:16>
n<> u<15> t<Signing_Unsigned> p<16> l<7:17> el<7:25>
n<> u<16> t<Data_type> p<17> c<14> l<7:13> el<7:25>
n<> u<17> t<Data_type_or_implicit> p<27> c<16> s<26> l<7:13> el<7:25>
n<x_1b0> u<18> t<StringConst> p<25> s<24> l<7:26> el<7:31>
n<> u<19> t<Number_1Tickb0> p<20> l<7:34> el<7:38>
n<> u<20> t<Primary_literal> p<21> c<19> l<7:34> el<7:38>
n<> u<21> t<Constant_primary> p<22> c<20> l<7:34> el<7:38>
n<> u<22> t<Constant_expression> p<23> c<21> l<7:34> el<7:38>
n<> u<23> t<Constant_mintypmax_expression> p<24> c<22> l<7:34> el<7:38>
n<> u<24> t<Constant_param_expression> p<25> c<23> l<7:34> el<7:38>
n<> u<25> t<Param_assignment> p<26> c<18> l<7:26> el<7:38>
n<> u<26> t<List_of_param_assignments> p<27> c<25> l<7:26> el<7:38>
n<> u<27> t<Parameter_declaration> p<28> c<17> l<7:3> el<7:38>
n<> u<28> t<Package_or_generate_item_declaration> p<29> c<27> l<7:3> el<7:39>
n<> u<29> t<Module_or_generate_item_declaration> p<30> c<28> l<7:3> el<7:39>
n<> u<30> t<Module_common_item> p<31> c<29> l<7:3> el<7:39>
n<> u<31> t<Module_or_generate_item> p<32> c<30> l<7:3> el<7:39>
n<> u<32> t<Non_port_module_item> p<33> c<31> l<7:3> el<7:39>
n<> u<33> t<Module_item> p<245> c<32> s<53> l<7:3> el<7:39>
n<> u<34> t<IntVec_TypeBit> p<36> s<35> l<8:13> el<8:16>
n<> u<35> t<Signing_Signed> p<36> l<8:17> el<8:23>
n<> u<36> t<Data_type> p<37> c<34> l<8:13> el<8:23>
n<> u<37> t<Data_type_or_implicit> p<47> c<36> s<46> l<8:13> el<8:23>
n<x_1sb0> u<38> t<StringConst> p<45> s<44> l<8:24> el<8:30>
n<1'sb0> u<39> t<IntConst> p<40> l<8:33> el<8:38>
n<> u<40> t<Primary_literal> p<41> c<39> l<8:33> el<8:38>
n<> u<41> t<Constant_primary> p<42> c<40> l<8:33> el<8:38>
n<> u<42> t<Constant_expression> p<43> c<41> l<8:33> el<8:38>
n<> u<43> t<Constant_mintypmax_expression> p<44> c<42> l<8:33> el<8:38>
n<> u<44> t<Constant_param_expression> p<45> c<43> l<8:33> el<8:38>
n<> u<45> t<Param_assignment> p<46> c<38> l<8:24> el<8:38>
n<> u<46> t<List_of_param_assignments> p<47> c<45> l<8:24> el<8:38>
n<> u<47> t<Parameter_declaration> p<48> c<37> l<8:3> el<8:38>
n<> u<48> t<Package_or_generate_item_declaration> p<49> c<47> l<8:3> el<8:39>
n<> u<49> t<Module_or_generate_item_declaration> p<50> c<48> l<8:3> el<8:39>
n<> u<50> t<Module_common_item> p<51> c<49> l<8:3> el<8:39>
n<> u<51> t<Module_or_generate_item> p<52> c<50> l<8:3> el<8:39>
n<> u<52> t<Non_port_module_item> p<53> c<51> l<8:3> el<8:39>
n<> u<53> t<Module_item> p<245> c<52> s<73> l<8:3> el<8:39>
n<> u<54> t<IntVec_TypeBit> p<56> s<55> l<9:13> el<9:16>
n<> u<55> t<Signing_Signed> p<56> l<9:17> el<9:23>
n<> u<56> t<Data_type> p<57> c<54> l<9:13> el<9:23>
n<> u<57> t<Data_type_or_implicit> p<67> c<56> s<66> l<9:13> el<9:23>
n<x_1sb1> u<58> t<StringConst> p<65> s<64> l<9:24> el<9:30>
n<1'sb1> u<59> t<IntConst> p<60> l<9:33> el<9:38>
n<> u<60> t<Primary_literal> p<61> c<59> l<9:33> el<9:38>
n<> u<61> t<Constant_primary> p<62> c<60> l<9:33> el<9:38>
n<> u<62> t<Constant_expression> p<63> c<61> l<9:33> el<9:38>
n<> u<63> t<Constant_mintypmax_expression> p<64> c<62> l<9:33> el<9:38>
n<> u<64> t<Constant_param_expression> p<65> c<63> l<9:33> el<9:38>
n<> u<65> t<Param_assignment> p<66> c<58> l<9:24> el<9:38>
n<> u<66> t<List_of_param_assignments> p<67> c<65> l<9:24> el<9:38>
n<> u<67> t<Parameter_declaration> p<68> c<57> l<9:3> el<9:38>
n<> u<68> t<Package_or_generate_item_declaration> p<69> c<67> l<9:3> el<9:39>
n<> u<69> t<Module_or_generate_item_declaration> p<70> c<68> l<9:3> el<9:39>
n<> u<70> t<Module_common_item> p<71> c<69> l<9:3> el<9:39>
n<> u<71> t<Module_or_generate_item> p<72> c<70> l<9:3> el<9:39>
n<> u<72> t<Non_port_module_item> p<73> c<71> l<9:3> el<9:39>
n<> u<73> t<Module_item> p<245> c<72> s<103> l<9:3> el<9:39>
n<> u<74> t<IntVec_TypeLogic> p<86> s<75> l<10:13> el<10:18>
n<> u<75> t<Signing_Signed> p<86> s<85> l<10:19> el<10:25>
n<1> u<76> t<IntConst> p<77> l<10:27> el<10:28>
n<> u<77> t<Primary_literal> p<78> c<76> l<10:27> el<10:28>
n<> u<78> t<Constant_primary> p<79> c<77> l<10:27> el<10:28>
n<> u<79> t<Constant_expression> p<84> c<78> s<83> l<10:27> el<10:28>
n<0> u<80> t<IntConst> p<81> l<10:29> el<10:30>
n<> u<81> t<Primary_literal> p<82> c<80> l<10:29> el<10:30>
n<> u<82> t<Constant_primary> p<83> c<81> l<10:29> el<10:30>
n<> u<83> t<Constant_expression> p<84> c<82> l<10:29> el<10:30>
n<> u<84> t<Constant_range> p<85> c<79> l<10:27> el<10:30>
n<> u<85> t<Packed_dimension> p<86> c<84> l<10:26> el<10:31>
n<> u<86> t<Data_type> p<87> c<74> l<10:13> el<10:31>
n<> u<87> t<Data_type_or_implicit> p<97> c<86> s<96> l<10:13> el<10:31>
n<x_2sb11> u<88> t<StringConst> p<95> s<94> l<10:32> el<10:39>
n<2'sb11> u<89> t<IntConst> p<90> l<10:42> el<10:48>
n<> u<90> t<Primary_literal> p<91> c<89> l<10:42> el<10:48>
n<> u<91> t<Constant_primary> p<92> c<90> l<10:42> el<10:48>
n<> u<92> t<Constant_expression> p<93> c<91> l<10:42> el<10:48>
n<> u<93> t<Constant_mintypmax_expression> p<94> c<92> l<10:42> el<10:48>
n<> u<94> t<Constant_param_expression> p<95> c<93> l<10:42> el<10:48>
n<> u<95> t<Param_assignment> p<96> c<88> l<10:32> el<10:48>
n<> u<96> t<List_of_param_assignments> p<97> c<95> l<10:32> el<10:48>
n<> u<97> t<Parameter_declaration> p<98> c<87> l<10:3> el<10:48>
n<> u<98> t<Package_or_generate_item_declaration> p<99> c<97> l<10:3> el<10:49>
n<> u<99> t<Module_or_generate_item_declaration> p<100> c<98> l<10:3> el<10:49>
n<> u<100> t<Module_common_item> p<101> c<99> l<10:3> el<10:49>
n<> u<101> t<Module_or_generate_item> p<102> c<100> l<10:3> el<10:49>
n<> u<102> t<Non_port_module_item> p<103> c<101> l<10:3> el<10:49>
n<> u<103> t<Module_item> p<245> c<102> s<140> l<10:3> el<10:49>
n<x_2sb11> u<104> t<StringConst> p<105> l<12:9> el<12:16>
n<> u<105> t<Primary_literal> p<106> c<104> l<12:9> el<12:16>
n<> u<106> t<Constant_primary> p<107> c<105> l<12:9> el<12:16>
n<> u<107> t<Constant_expression> p<135> c<106> s<122> l<12:9> el<12:16>
n<2'b?1> u<108> t<IntConst> p<109> l<13:5> el<13:10>
n<> u<109> t<Primary_literal> p<110> c<108> l<13:5> el<13:10>
n<> u<110> t<Constant_primary> p<111> c<109> l<13:5> el<13:10>
n<> u<111> t<Constant_expression> p<122> c<110> s<121> l<13:5> el<13:10>
n<BAD> u<112> t<StringConst> p<118> s<117> l<13:12> el<13:15>
n<u2> u<113> t<StringConst> p<114> l<13:16> el<13:18>
n<> u<114> t<Name_of_instance> p<117> c<113> s<116> l<13:16> el<13:18>
n<> u<115> t<Ordered_port_connection> p<116> l<13:19> el<13:19>
n<> u<116> t<List_of_port_connections> p<117> c<115> l<13:19> el<13:19>
n<> u<117> t<Hierarchical_instance> p<118> c<114> l<13:16> el<13:20>
n<> u<118> t<Module_instantiation> p<119> c<112> l<13:12> el<13:21>
n<> u<119> t<Module_or_generate_item> p<120> c<118> l<13:12> el<13:21>
n<> u<120> t<Generate_item> p<121> c<119> l<13:12> el<13:21>
n<> u<121> t<Generate_block> p<122> c<120> l<13:12> el<13:21>
n<> u<122> t<Case_generate_item> p<135> c<111> s<133> l<13:5> el<13:21>
n<GOOD> u<123> t<StringConst> p<129> s<128> l<14:14> el<14:18>
n<u3> u<124> t<StringConst> p<125> l<14:19> el<14:21>
n<> u<125> t<Name_of_instance> p<128> c<124> s<127> l<14:19> el<14:21>
n<> u<126> t<Ordered_port_connection> p<127> l<14:22> el<14:22>
n<> u<127> t<List_of_port_connections> p<128> c<126> l<14:22> el<14:22>
n<> u<128> t<Hierarchical_instance> p<129> c<125> l<14:19> el<14:23>
n<> u<129> t<Module_instantiation> p<130> c<123> l<14:14> el<14:24>
n<> u<130> t<Module_or_generate_item> p<131> c<129> l<14:14> el<14:24>
n<> u<131> t<Generate_item> p<132> c<130> l<14:14> el<14:24>
n<> u<132> t<Generate_block> p<133> c<131> l<14:14> el<14:24>
n<> u<133> t<Case_generate_item> p<135> c<132> s<134> l<14:5> el<14:24>
n<> u<134> t<Endcase> p<135> l<15:3> el<15:10>
n<> u<135> t<Case_generate_construct> p<136> c<107> l<12:3> el<15:10>
n<> u<136> t<Conditional_generate_construct> p<137> c<135> l<12:3> el<15:10>
n<> u<137> t<Module_common_item> p<138> c<136> l<12:3> el<15:10>
n<> u<138> t<Module_or_generate_item> p<139> c<137> l<12:3> el<15:10>
n<> u<139> t<Non_port_module_item> p<140> c<138> l<12:3> el<15:10>
n<> u<140> t<Module_item> p<245> c<139> s<192> l<12:3> el<15:10>
n<x_2sb11> u<141> t<StringConst> p<142> l<18:9> el<18:16>
n<> u<142> t<Primary_literal> p<143> c<141> l<18:9> el<18:16>
n<> u<143> t<Constant_primary> p<144> c<142> l<18:9> el<18:16>
n<> u<144> t<Constant_expression> p<187> c<143> s<159> l<18:9> el<18:16>
n<x_1b0> u<145> t<StringConst> p<146> l<19:5> el<19:10>
n<> u<146> t<Primary_literal> p<147> c<145> l<19:5> el<19:10>
n<> u<147> t<Constant_primary> p<148> c<146> l<19:5> el<19:10>
n<> u<148> t<Constant_expression> p<159> c<147> s<158> l<19:5> el<19:10>
n<BAD> u<149> t<StringConst> p<155> s<154> l<19:13> el<19:16>
n<u1> u<150> t<StringConst> p<151> l<19:17> el<19:19>
n<> u<151> t<Name_of_instance> p<154> c<150> s<153> l<19:17> el<19:19>
n<> u<152> t<Ordered_port_connection> p<153> l<19:20> el<19:20>
n<> u<153> t<List_of_port_connections> p<154> c<152> l<19:20> el<19:20>
n<> u<154> t<Hierarchical_instance> p<155> c<151> l<19:17> el<19:21>
n<> u<155> t<Module_instantiation> p<156> c<149> l<19:13> el<19:22>
n<> u<156> t<Module_or_generate_item> p<157> c<155> l<19:13> el<19:22>
n<> u<157> t<Generate_item> p<158> c<156> l<19:13> el<19:22>
n<> u<158> t<Generate_block> p<159> c<157> l<19:13> el<19:22>
n<> u<159> t<Case_generate_item> p<187> c<148> s<174> l<19:5> el<19:22>
n<x_1sb1> u<160> t<StringConst> p<161> l<20:5> el<20:11>
n<> u<161> t<Primary_literal> p<162> c<160> l<20:5> el<20:11>
n<> u<162> t<Constant_primary> p<163> c<161> l<20:5> el<20:11>
n<> u<163> t<Constant_expression> p<174> c<162> s<173> l<20:5> el<20:11>
n<BAD> u<164> t<StringConst> p<170> s<169> l<20:13> el<20:16>
n<u2> u<165> t<StringConst> p<166> l<20:17> el<20:19>
n<> u<166> t<Name_of_instance> p<169> c<165> s<168> l<20:17> el<20:19>
n<> u<167> t<Ordered_port_connection> p<168> l<20:20> el<20:20>
n<> u<168> t<List_of_port_connections> p<169> c<167> l<20:20> el<20:20>
n<> u<169> t<Hierarchical_instance> p<170> c<166> l<20:17> el<20:21>
n<> u<170> t<Module_instantiation> p<171> c<164> l<20:13> el<20:22>
n<> u<171> t<Module_or_generate_item> p<172> c<170> l<20:13> el<20:22>
n<> u<172> t<Generate_item> p<173> c<171> l<20:13> el<20:22>
n<> u<173> t<Generate_block> p<174> c<172> l<20:13> el<20:22>
n<> u<174> t<Case_generate_item> p<187> c<163> s<185> l<20:5> el<20:22>
n<GOOD> u<175> t<StringConst> p<181> s<180> l<21:14> el<21:18>
n<u3> u<176> t<StringConst> p<177> l<21:19> el<21:21>
n<> u<177> t<Name_of_instance> p<180> c<176> s<179> l<21:19> el<21:21>
n<> u<178> t<Ordered_port_connection> p<179> l<21:22> el<21:22>
n<> u<179> t<List_of_port_connections> p<180> c<178> l<21:22> el<21:22>
n<> u<180> t<Hierarchical_instance> p<181> c<177> l<21:19> el<21:23>
n<> u<181> t<Module_instantiation> p<182> c<175> l<21:14> el<21:24>
n<> u<182> t<Module_or_generate_item> p<183> c<181> l<21:14> el<21:24>
n<> u<183> t<Generate_item> p<184> c<182> l<21:14> el<21:24>
n<> u<184> t<Generate_block> p<185> c<183> l<21:14> el<21:24>
n<> u<185> t<Case_generate_item> p<187> c<184> s<186> l<21:5> el<21:24>
n<> u<186> t<Endcase> p<187> l<22:3> el<22:10>
n<> u<187> t<Case_generate_construct> p<188> c<144> l<18:3> el<22:10>
n<> u<188> t<Conditional_generate_construct> p<189> c<187> l<18:3> el<22:10>
n<> u<189> t<Module_common_item> p<190> c<188> l<18:3> el<22:10>
n<> u<190> t<Module_or_generate_item> p<191> c<189> l<18:3> el<22:10>
n<> u<191> t<Non_port_module_item> p<192> c<190> l<18:3> el<22:10>
n<> u<192> t<Module_item> p<245> c<191> s<244> l<18:3> el<22:10>
n<x_2sb11> u<193> t<StringConst> p<194> l<24:9> el<24:16>
n<> u<194> t<Primary_literal> p<195> c<193> l<24:9> el<24:16>
n<> u<195> t<Constant_primary> p<196> c<194> l<24:9> el<24:16>
n<> u<196> t<Constant_expression> p<239> c<195> s<211> l<24:9> el<24:16>
n<x_1sb0> u<197> t<StringConst> p<198> l<25:5> el<25:11>
n<> u<198> t<Primary_literal> p<199> c<197> l<25:5> el<25:11>
n<> u<199> t<Constant_primary> p<200> c<198> l<25:5> el<25:11>
n<> u<200> t<Constant_expression> p<211> c<199> s<210> l<25:5> el<25:11>
n<BAD> u<201> t<StringConst> p<207> s<206> l<25:14> el<25:17>
n<u1> u<202> t<StringConst> p<203> l<25:18> el<25:20>
n<> u<203> t<Name_of_instance> p<206> c<202> s<205> l<25:18> el<25:20>
n<> u<204> t<Ordered_port_connection> p<205> l<25:21> el<25:21>
n<> u<205> t<List_of_port_connections> p<206> c<204> l<25:21> el<25:21>
n<> u<206> t<Hierarchical_instance> p<207> c<203> l<25:18> el<25:22>
n<> u<207> t<Module_instantiation> p<208> c<201> l<25:14> el<25:23>
n<> u<208> t<Module_or_generate_item> p<209> c<207> l<25:14> el<25:23>
n<> u<209> t<Generate_item> p<210> c<208> l<25:14> el<25:23>
n<> u<210> t<Generate_block> p<211> c<209> l<25:14> el<25:23>
n<> u<211> t<Case_generate_item> p<239> c<200> s<226> l<25:5> el<25:23>
n<x_1sb1> u<212> t<StringConst> p<213> l<26:5> el<26:11>
n<> u<213> t<Primary_literal> p<214> c<212> l<26:5> el<26:11>
n<> u<214> t<Constant_primary> p<215> c<213> l<26:5> el<26:11>
n<> u<215> t<Constant_expression> p<226> c<214> s<225> l<26:5> el<26:11>
n<GOOD> u<216> t<StringConst> p<222> s<221> l<26:13> el<26:17>
n<u2> u<217> t<StringConst> p<218> l<26:18> el<26:20>
n<> u<218> t<Name_of_instance> p<221> c<217> s<220> l<26:18> el<26:20>
n<> u<219> t<Ordered_port_connection> p<220> l<26:21> el<26:21>
n<> u<220> t<List_of_port_connections> p<221> c<219> l<26:21> el<26:21>
n<> u<221> t<Hierarchical_instance> p<222> c<218> l<26:18> el<26:22>
n<> u<222> t<Module_instantiation> p<223> c<216> l<26:13> el<26:23>
n<> u<223> t<Module_or_generate_item> p<224> c<222> l<26:13> el<26:23>
n<> u<224> t<Generate_item> p<225> c<223> l<26:13> el<26:23>
n<> u<225> t<Generate_block> p<226> c<224> l<26:13> el<26:23>
n<> u<226> t<Case_generate_item> p<239> c<215> s<237> l<26:5> el<26:23>
n<BAD> u<227> t<StringConst> p<233> s<232> l<27:14> el<27:17>
n<u3> u<228> t<StringConst> p<229> l<27:18> el<27:20>
n<> u<229> t<Name_of_instance> p<232> c<228> s<231> l<27:18> el<27:20>
n<> u<230> t<Ordered_port_connection> p<231> l<27:21> el<27:21>
n<> u<231> t<List_of_port_connections> p<232> c<230> l<27:21> el<27:21>
n<> u<232> t<Hierarchical_instance> p<233> c<229> l<27:18> el<27:22>
n<> u<233> t<Module_instantiation> p<234> c<227> l<27:14> el<27:23>
n<> u<234> t<Module_or_generate_item> p<235> c<233> l<27:14> el<27:23>
n<> u<235> t<Generate_item> p<236> c<234> l<27:14> el<27:23>
n<> u<236> t<Generate_block> p<237> c<235> l<27:14> el<27:23>
n<> u<237> t<Case_generate_item> p<239> c<236> s<238> l<27:5> el<27:23>
n<> u<238> t<Endcase> p<239> l<28:3> el<28:10>
n<> u<239> t<Case_generate_construct> p<240> c<196> l<24:3> el<28:10>
n<> u<240> t<Conditional_generate_construct> p<241> c<239> l<24:3> el<28:10>
n<> u<241> t<Module_common_item> p<242> c<240> l<24:3> el<28:10>
n<> u<242> t<Module_or_generate_item> p<243> c<241> l<24:3> el<28:10>
n<> u<243> t<Non_port_module_item> p<244> c<242> l<24:3> el<28:10>
n<> u<244> t<Module_item> p<245> c<243> l<24:3> el<28:10>
n<> u<245> t<Module_declaration> p<246> c<13> l<6:1> el<30:10>
n<> u<246> t<Description> p<247> c<245> l<6:1> el<30:10>
n<> u<247> t<Source_text> p<248> c<8> l<3:1> el<30:10>
n<> u<248> t<Top_level_rule> c<1> l<3:1> el<32:1>
[WRN:PA0205] ${SURELOG_DIR}/tests/GenCaseStmt/dut.sv:3:1: No timescale set for "GOOD".

[WRN:PA0205] ${SURELOG_DIR}/tests/GenCaseStmt/dut.sv:6:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] ${SURELOG_DIR}/tests/GenCaseStmt/dut.sv:3:1: Compile module "work@GOOD".

[INF:CP0303] ${SURELOG_DIR}/tests/GenCaseStmt/dut.sv:6:1: Compile module "work@top".

[INF:EL0526] Design Elaboration...

[INF:CP0335] ${SURELOG_DIR}/tests/GenCaseStmt/dut.sv:12:3: Compile generate block "work@top.genblk1".

[INF:CP0335] ${SURELOG_DIR}/tests/GenCaseStmt/dut.sv:18:3: Compile generate block "work@top.genblk2".

[INF:CP0335] ${SURELOG_DIR}/tests/GenCaseStmt/dut.sv:24:3: Compile generate block "work@top.genblk3".

[NTE:EL0503] ${SURELOG_DIR}/tests/GenCaseStmt/dut.sv:6:1: Top level module "work@top".

[ERR:EL0545] ${SURELOG_DIR}/tests/GenCaseStmt/dut.sv:13:5: Invalid generate case stmt value.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 3.

[NTE:EL0510] Nb instances: 4.

[NTE:EL0511] Nb leaf instances: 3.

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
bit_typespec                                           6
constant                                              39
design                                                 1
gen_scope                                              6
gen_scope_array                                        6
int_typespec                                          24
logic_typespec                                         2
module                                                 9
param_assign                                           8
parameter                                              8
range                                                  2
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...

=== UHDM Object Stats Begin (Elaborated Model) ===
bit_typespec                                           6
constant                                              39
design                                                 1
gen_scope                                              9
gen_scope_array                                        9
int_typespec                                          24
logic_typespec                                         2
module                                                12
param_assign                                           8
parameter                                              8
range                                                  2
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/GenCaseStmt/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/GenCaseStmt/slpp_all/checker/surelog.chk.html ...

[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/GenCaseStmt/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallModules:
\_module: work@GOOD (work@GOOD), file:${SURELOG_DIR}/tests/GenCaseStmt/dut.sv, line:3:1, endln:4:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@GOOD
  |vpiDefName:work@GOOD
|uhdmallModules:
\_module: work@top (work@top), file:${SURELOG_DIR}/tests/GenCaseStmt/dut.sv, line:6:1, endln:30:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@top
  |vpiParameter:
  \_parameter: (work@top.x_1b0), line:7:26, endln:7:31
    |vpiParent:
    \_module: work@top (work@top), file:${SURELOG_DIR}/tests/GenCaseStmt/dut.sv, line:6:1, endln:30:10
    |BIN:0
    |vpiTypespec:
    \_bit_typespec: , line:7:13, endln:7:16
      |vpiParent:
      \_parameter: (work@top.x_1b0), line:7:26, endln:7:31
    |vpiName:x_1b0
    |vpiFullName:work@top.x_1b0
  |vpiParameter:
  \_parameter: (work@top.x_1sb0), line:8:24, endln:8:30
    |vpiParent:
    \_module: work@top (work@top), file:${SURELOG_DIR}/tests/GenCaseStmt/dut.sv, line:6:1, endln:30:10
    |BIN:0
    |vpiTypespec:
    \_bit_typespec: , line:8:13, endln:8:16
      |vpiParent:
      \_parameter: (work@top.x_1sb0), line:8:24, endln:8:30
      |vpiSigned:1
    |vpiSigned:1
    |vpiName:x_1sb0
    |vpiFullName:work@top.x_1sb0
  |vpiParameter:
  \_parameter: (work@top.x_1sb1), line:9:24, endln:9:30
    |vpiParent:
    \_module: work@top (work@top), file:${SURELOG_DIR}/tests/GenCaseStmt/dut.sv, line:6:1, endln:30:10
    |BIN:1
    |vpiTypespec:
    \_bit_typespec: , line:9:13, endln:9:16
      |vpiParent:
      \_parameter: (work@top.x_1sb1), line:9:24, endln:9:30
      |vpiSigned:1
    |vpiSigned:1
    |vpiName:x_1sb1
    |vpiFullName:work@top.x_1sb1
  |vpiParameter:
  \_parameter: (work@top.x_2sb11), line:10:32, endln:10:39
    |vpiParent:
    \_module: work@top (work@top), file:${SURELOG_DIR}/tests/GenCaseStmt/dut.sv, line:6:1, endln:30:10
    |BIN:11
    |vpiTypespec:
    \_logic_typespec: , line:10:13, endln:10:31
      |vpiParent:
      \_parameter: (work@top.x_2sb11), line:10:32, endln:10:39
      |vpiRange:
      \_range: , line:10:26, endln:10:31
        |vpiLeftRange:
        \_constant: , line:10:27, endln:10:28
          |vpiParent:
          \_range: , line:10:26, endln:10:31
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:10:29, endln:10:30
          |vpiParent:
          \_range: , line:10:26, endln:10:31
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
      |vpiSigned:1
    |vpiSigned:1
    |vpiName:x_2sb11
    |vpiFullName:work@top.x_2sb11
  |vpiParamAssign:
  \_param_assign: , line:7:26, endln:7:38
    |vpiParent:
    \_module: work@top (work@top), file:${SURELOG_DIR}/tests/GenCaseStmt/dut.sv, line:6:1, endln:30:10
    |vpiRhs:
    \_constant: , line:7:34, endln:7:38
      |vpiDecompile:1'b0
      |vpiSize:1
      |BIN:0
      |vpiTypespec:
      \_bit_typespec: , line:7:13, endln:7:16
      |vpiConstType:3
    |vpiLhs:
    \_parameter: (work@top.x_1b0), line:7:26, endln:7:31
  |vpiParamAssign:
  \_param_assign: , line:8:24, endln:8:38
    |vpiParent:
    \_module: work@top (work@top), file:${SURELOG_DIR}/tests/GenCaseStmt/dut.sv, line:6:1, endln:30:10
    |vpiRhs:
    \_constant: , line:8:33, endln:8:38
      |vpiDecompile:1'sb0
      |vpiSize:1
      |BIN:0
      |vpiTypespec:
      \_bit_typespec: , line:8:13, endln:8:16
      |vpiConstType:3
    |vpiLhs:
    \_parameter: (work@top.x_1sb0), line:8:24, endln:8:30
  |vpiParamAssign:
  \_param_assign: , line:9:24, endln:9:38
    |vpiParent:
    \_module: work@top (work@top), file:${SURELOG_DIR}/tests/GenCaseStmt/dut.sv, line:6:1, endln:30:10
    |vpiRhs:
    \_constant: , line:9:33, endln:9:38
      |vpiDecompile:1'sb1
      |vpiSize:1
      |BIN:1
      |vpiTypespec:
      \_bit_typespec: , line:9:13, endln:9:16
      |vpiConstType:3
    |vpiLhs:
    \_parameter: (work@top.x_1sb1), line:9:24, endln:9:30
  |vpiParamAssign:
  \_param_assign: , line:10:32, endln:10:48
    |vpiParent:
    \_module: work@top (work@top), file:${SURELOG_DIR}/tests/GenCaseStmt/dut.sv, line:6:1, endln:30:10
    |vpiRhs:
    \_constant: , line:10:42, endln:10:48
      |vpiDecompile:2'sb11
      |vpiSize:2
      |BIN:11
      |vpiTypespec:
      \_logic_typespec: , line:10:13, endln:10:31
      |vpiConstType:3
    |vpiLhs:
    \_parameter: (work@top.x_2sb11), line:10:32, endln:10:39
  |vpiDefName:work@top
|uhdmtopModules:
\_module: work@top (work@top), file:${SURELOG_DIR}/tests/GenCaseStmt/dut.sv, line:6:1, endln:30:10
  |vpiName:work@top
  |vpiParameter:
  \_parameter: (work@top.x_1b0), line:7:26, endln:7:31
    |vpiParent:
    \_module: work@top (work@top), file:${SURELOG_DIR}/tests/GenCaseStmt/dut.sv, line:6:1, endln:30:10
    |BIN:0
    |vpiTypespec:
    \_bit_typespec: , line:7:13, endln:7:16
      |vpiParent:
      \_parameter: (work@top.x_1b0), line:7:26, endln:7:31
    |vpiName:x_1b0
    |vpiFullName:work@top.x_1b0
  |vpiParameter:
  \_parameter: (work@top.x_1sb0), line:8:24, endln:8:30
    |vpiParent:
    \_module: work@top (work@top), file:${SURELOG_DIR}/tests/GenCaseStmt/dut.sv, line:6:1, endln:30:10
    |BIN:0
    |vpiTypespec:
    \_bit_typespec: , line:8:13, endln:8:16
      |vpiParent:
      \_parameter: (work@top.x_1sb0), line:8:24, endln:8:30
      |vpiSigned:1
    |vpiSigned:1
    |vpiName:x_1sb0
    |vpiFullName:work@top.x_1sb0
  |vpiParameter:
  \_parameter: (work@top.x_1sb1), line:9:24, endln:9:30
    |vpiParent:
    \_module: work@top (work@top), file:${SURELOG_DIR}/tests/GenCaseStmt/dut.sv, line:6:1, endln:30:10
    |BIN:1
    |vpiTypespec:
    \_bit_typespec: , line:9:13, endln:9:16
      |vpiParent:
      \_parameter: (work@top.x_1sb1), line:9:24, endln:9:30
      |vpiSigned:1
    |vpiSigned:1
    |vpiName:x_1sb1
    |vpiFullName:work@top.x_1sb1
  |vpiParameter:
  \_parameter: (work@top.x_2sb11), line:10:32, endln:10:39
    |vpiParent:
    \_module: work@top (work@top), file:${SURELOG_DIR}/tests/GenCaseStmt/dut.sv, line:6:1, endln:30:10
    |BIN:11
    |vpiTypespec:
    \_logic_typespec: , line:10:13, endln:10:31
      |vpiParent:
      \_parameter: (work@top.x_2sb11), line:10:32, endln:10:39
      |vpiRange:
      \_range: , line:10:26, endln:10:31
        |vpiParent:
        \_logic_typespec: , line:10:13, endln:10:31
        |vpiLeftRange:
        \_constant: , line:10:27, endln:10:28
          |vpiParent:
          \_range: , line:10:26, endln:10:31
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:10:29, endln:10:30
          |vpiParent:
          \_range: , line:10:26, endln:10:31
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
      |vpiSigned:1
    |vpiSigned:1
    |vpiName:x_2sb11
    |vpiFullName:work@top.x_2sb11
  |vpiParamAssign:
  \_param_assign: , line:7:26, endln:7:38
    |vpiParent:
    \_module: work@top (work@top), file:${SURELOG_DIR}/tests/GenCaseStmt/dut.sv, line:6:1, endln:30:10
    |vpiRhs:
    \_constant: , line:7:34, endln:7:38
      |vpiDecompile:1'b0
      |vpiSize:1
      |BIN:0
      |vpiTypespec:
      \_bit_typespec: , line:7:13, endln:7:16
      |vpiConstType:3
    |vpiLhs:
    \_parameter: (work@top.x_1b0), line:7:26, endln:7:31
  |vpiParamAssign:
  \_param_assign: , line:8:24, endln:8:38
    |vpiParent:
    \_module: work@top (work@top), file:${SURELOG_DIR}/tests/GenCaseStmt/dut.sv, line:6:1, endln:30:10
    |vpiRhs:
    \_constant: , line:8:33, endln:8:38
      |vpiDecompile:1'b0
      |vpiSize:1
      |BIN:0
      |vpiTypespec:
      \_bit_typespec: , line:8:13, endln:8:16
      |vpiConstType:3
    |vpiLhs:
    \_parameter: (work@top.x_1sb0), line:8:24, endln:8:30
  |vpiParamAssign:
  \_param_assign: , line:9:24, endln:9:38
    |vpiParent:
    \_module: work@top (work@top), file:${SURELOG_DIR}/tests/GenCaseStmt/dut.sv, line:6:1, endln:30:10
    |vpiRhs:
    \_constant: , line:9:33, endln:9:38
      |vpiDecompile:1'b1
      |vpiSize:1
      |BIN:1
      |vpiTypespec:
      \_bit_typespec: , line:9:13, endln:9:16
      |vpiConstType:3
    |vpiLhs:
    \_parameter: (work@top.x_1sb1), line:9:24, endln:9:30
  |vpiParamAssign:
  \_param_assign: , line:10:32, endln:10:48
    |vpiParent:
    \_module: work@top (work@top), file:${SURELOG_DIR}/tests/GenCaseStmt/dut.sv, line:6:1, endln:30:10
    |vpiRhs:
    \_constant: , line:10:42, endln:10:48
      |vpiDecompile:2'b11
      |vpiSize:2
      |BIN:11
      |vpiTypespec:
      \_logic_typespec: , line:10:13, endln:10:31
      |vpiConstType:3
    |vpiLhs:
    \_parameter: (work@top.x_2sb11), line:10:32, endln:10:39
  |vpiDefName:work@top
  |vpiTop:1
  |vpiTopModule:1
  |vpiGenScopeArray:
  \_gen_scope_array: (work@top.genblk1), line:12:3, endln:15:10
    |vpiParent:
    \_module: work@top (work@top), file:${SURELOG_DIR}/tests/GenCaseStmt/dut.sv, line:6:1, endln:30:10
    |vpiName:genblk1
    |vpiFullName:work@top.genblk1
    |vpiGenScope:
    \_gen_scope: (work@top.genblk1)
      |vpiParent:
      \_gen_scope_array: (work@top.genblk1), line:12:3, endln:15:10
      |vpiFullName:work@top.genblk1
      |vpiModule:
      \_module: work@GOOD (work@top.genblk1.u3), file:${SURELOG_DIR}/tests/GenCaseStmt/dut.sv, line:14:14, endln:14:24
        |vpiParent:
        \_gen_scope: (work@top.genblk1)
        |vpiName:u3
        |vpiFullName:work@top.genblk1.u3
        |vpiDefName:work@GOOD
        |vpiDefFile:${SURELOG_DIR}/tests/GenCaseStmt/dut.sv
        |vpiDefLineNo:3
  |vpiGenScopeArray:
  \_gen_scope_array: (work@top.genblk2), line:18:3, endln:22:10
    |vpiParent:
    \_module: work@top (work@top), file:${SURELOG_DIR}/tests/GenCaseStmt/dut.sv, line:6:1, endln:30:10
    |vpiName:genblk2
    |vpiFullName:work@top.genblk2
    |vpiGenScope:
    \_gen_scope: (work@top.genblk2)
      |vpiParent:
      \_gen_scope_array: (work@top.genblk2), line:18:3, endln:22:10
      |vpiFullName:work@top.genblk2
      |vpiModule:
      \_module: work@GOOD (work@top.genblk2.u3), file:${SURELOG_DIR}/tests/GenCaseStmt/dut.sv, line:21:14, endln:21:24
        |vpiParent:
        \_gen_scope: (work@top.genblk2)
        |vpiName:u3
        |vpiFullName:work@top.genblk2.u3
        |vpiDefName:work@GOOD
        |vpiDefFile:${SURELOG_DIR}/tests/GenCaseStmt/dut.sv
        |vpiDefLineNo:3
  |vpiGenScopeArray:
  \_gen_scope_array: (work@top.genblk3), line:24:3, endln:28:10
    |vpiParent:
    \_module: work@top (work@top), file:${SURELOG_DIR}/tests/GenCaseStmt/dut.sv, line:6:1, endln:30:10
    |vpiName:genblk3
    |vpiFullName:work@top.genblk3
    |vpiGenScope:
    \_gen_scope: (work@top.genblk3)
      |vpiParent:
      \_gen_scope_array: (work@top.genblk3), line:24:3, endln:28:10
      |vpiFullName:work@top.genblk3
      |vpiModule:
      \_module: work@GOOD (work@top.genblk3.u2), file:${SURELOG_DIR}/tests/GenCaseStmt/dut.sv, line:26:13, endln:26:23
        |vpiParent:
        \_gen_scope: (work@top.genblk3)
        |vpiName:u2
        |vpiFullName:work@top.genblk3.u2
        |vpiDefName:work@GOOD
        |vpiDefFile:${SURELOG_DIR}/tests/GenCaseStmt/dut.sv
        |vpiDefLineNo:3
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 2
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/GenCaseStmt/dut.sv | ${SURELOG_DIR}/build/regression/GenCaseStmt/roundtrip/dut_000.sv | 18 | 30 |