// Seed: 2099051431
module module_0 ();
  assign id_1 = 1;
  assign id_1 = id_1;
  assign id_1 = 1'h0;
endmodule
module module_1;
  reg  id_1 = id_1;
  module_0();
  wire id_2;
  always id_2 = id_2 && id_1;
  wire id_3 = id_3;
  reg id_4, id_5;
  always
    if (1 - 1) begin
      id_4 <= 1'b0;
    end
  assign id_2 = 1;
  reg id_6;
  always id_6 <= id_5 === 1;
  assign id_5 = id_1;
  assign id_5 = 1'd0;
endmodule
