inst_mem.v,verilog,xil_defaultlib,../../../../RISC-V-pipeline.gen/sources_1/ip/inst_mem/sim/inst_mem.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
