make[1]: Entering directory `/mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim'
vsim -c -coverage   -sv_seed 2 +UVM_TESTNAME=alu_and_test +UVM_VERBOSITY=UVM_MEDIUM -permit_unmatched_virtual_intf +notimingchecks -suppress 8887 -solvefaildebug -solvefailtestcase    -uvmcontrol=none  -printsimstats     -do " coverage save -onexit alu_and_test.ucdb; set IterationLimit 140000; set NoQuitOnFinish 1;   run -all; quit -f;"  optimized_batch_top_tb  
Reading pref.tcl

# 2023.2_2

# vsim -c -coverage -sv_seed 2 "+UVM_TESTNAME=alu_and_test" "+UVM_VERBOSITY=UVM_MEDIUM" -permit_unmatched_virtual_intf "+notimingchecks" -suppress 8887 -solvefaildebug -solvefailtestcase -uvmcontrol=none -printsimstats -do " coverage save -onexit alu_and_test.ucdb; set IterationLimit 140000; set NoQuitOnFinish 1;   run -all; quit -f;" optimized_batch_top_tb 
# Start time: 06:04:41 on Dec 06,2023
# //  Questa Sim
# //  Version 2023.2_2 linux Jun  9 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.imem_driver_bfm(fast)
# Loading work.imem_monitor_bfm(fast)
# Loading work.uvmf_base_pkg_hdl(fast)
# Loading work.imem_pkg_hdl(fast)
# Loading work.fetch_in_driver_bfm(fast)
# Loading work.fetch_in_monitor_bfm(fast)
# Loading work.fetch_out_driver_bfm(fast)
# Loading work.fetch_out_monitor_bfm(fast)
# Loading work.decode_in_driver_bfm(fast)
# Loading work.decode_in_monitor_bfm(fast)
# Loading work.decode_out_driver_bfm(fast)
# Loading work.decode_out_monitor_bfm(fast)
# Loading work.execute_in_driver_bfm(fast)
# Loading work.execute_in_monitor_bfm(fast)
# Loading work.execute_out_driver_bfm(fast)
# Loading work.execute_out_monitor_bfm(fast)
# Loading work.writeback_in_driver_bfm(fast)
# Loading work.writeback_in_monitor_bfm(fast)
# Loading work.writeback_out_driver_bfm(fast)
# Loading work.writeback_out_monitor_bfm(fast)
# Loading work.memaccess_in_driver_bfm(fast)
# Loading work.memaccess_in_monitor_bfm(fast)
# Loading work.memaccess_out_driver_bfm(fast)
# Loading work.memaccess_out_monitor_bfm(fast)
# Loading work.control_in_driver_bfm(fast)
# Loading work.control_in_monitor_bfm(fast)
# Loading work.control_out_driver_bfm(fast)
# Loading work.control_out_monitor_bfm(fast)
# Loading work.dmem_driver_bfm(fast)
# Loading work.dmem_monitor_bfm(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.uvmf_base_pkg(fast)
# Loading work.imem_pkg(fast)
# Loading work.dmem_pkg_hdl(fast)
# Loading work.dmem_pkg(fast)
# Loading work.control_out_pkg_hdl(fast)
# Loading work.control_out_pkg(fast)
# Loading work.control_in_pkg_hdl(fast)
# Loading work.control_in_pkg(fast)
# Loading work.lc3_prediction_pkg(fast)
# Loading work.control_env_pkg(fast)
# Loading work.writeback_out_pkg_hdl(fast)
# Loading work.writeback_out_pkg(fast)
# Loading work.writeback_in_pkg_hdl(fast)
# Loading work.writeback_in_pkg(fast)
# Loading work.writeback_env_pkg(fast)
# Loading work.memaccess_out_pkg_hdl(fast)
# Loading work.memaccess_out_pkg(fast)
# Loading work.memaccess_in_pkg_hdl(fast)
# Loading work.memaccess_in_pkg(fast)
# Loading work.memaccess_env_pkg(fast)
# Loading work.execute_out_pkg_hdl(fast)
# Loading work.execute_out_pkg(fast)
# Loading work.execute_in_pkg_hdl(fast)
# Loading work.execute_in_pkg(fast)
# Loading work.execute_env_pkg(fast)
# Loading work.decode_out_pkg_hdl(fast)
# Loading work.decode_out_pkg(fast)
# Loading work.decode_in_pkg_hdl(fast)
# Loading work.decode_in_pkg(fast)
# Loading work.decode_env_pkg(fast)
# Loading work.fetch_out_pkg_hdl(fast)
# Loading work.fetch_out_pkg(fast)
# Loading work.fetch_in_pkg_hdl(fast)
# Loading work.fetch_in_pkg(fast)
# Loading work.fetch_env_pkg(fast)
# Loading work.lc3_env_pkg(fast)
# Loading work.lc3_parameters_pkg(fast)
# Loading work.lc3_sequences_pkg(fast)
# Loading work.lc3_test_pkg(fast)
# Loading work.hvl_top_sv_unit(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.hvl_top(fast)
# Loading work.hdl_top(fast)
# Loading work.fetch_in_if_sv_unit(fast)
# Loading work.fetch_in_if(fast__1)
# Loading work.fetch_out_if_sv_unit(fast)
# Loading work.fetch_out_if(fast__1)
# Loading work.decode_in_if_sv_unit(fast)
# Loading work.decode_in_if(fast__1)
# Loading work.decode_out_if_sv_unit(fast)
# Loading work.decode_out_if(fast__1)
# Loading work.execute_in_if_sv_unit(fast)
# Loading work.execute_in_if(fast__1)
# Loading work.execute_out_if_sv_unit(fast)
# Loading work.execute_out_if(fast__1)
# Loading work.writeback_in_if_sv_unit(fast)
# Loading work.writeback_in_if(fast__1)
# Loading work.writeback_out_if_sv_unit(fast)
# Loading work.writeback_out_if(fast__1)
# Loading work.memaccess_in_if_sv_unit(fast)
# Loading work.memaccess_in_if(fast__1)
# Loading work.memaccess_out_if_sv_unit(fast)
# Loading work.memaccess_out_if(fast__1)
# Loading work.control_in_if_sv_unit(fast)
# Loading work.control_in_if(fast__1)
# Loading work.control_out_if_sv_unit(fast)
# Loading work.control_out_if(fast__1)
# Loading work.imem_if_sv_unit(fast)
# Loading work.imem_if(fast__1)
# Loading work.dmem_if_sv_unit(fast)
# Loading work.dmem_if(fast__1)
# Loading work.fetch_in_monitor_bfm_sv_unit(fast)
# Loading work.fetch_in_monitor_bfm(fast__1)
# Loading work.fetch_out_monitor_bfm_sv_unit(fast)
# Loading work.fetch_out_monitor_bfm(fast__1)
# Loading work.decode_in_monitor_bfm_sv_unit(fast)
# Loading work.decode_in_monitor_bfm(fast__1)
# Loading work.decode_out_monitor_bfm_sv_unit(fast)
# Loading work.decode_out_monitor_bfm(fast__1)
# Loading work.execute_in_monitor_bfm_sv_unit(fast)
# Loading work.execute_in_monitor_bfm(fast__1)
# Loading work.execute_out_monitor_bfm_sv_unit(fast)
# Loading work.execute_out_monitor_bfm(fast__1)
# Loading work.writeback_in_monitor_bfm_sv_unit(fast)
# Loading work.writeback_in_monitor_bfm(fast__1)
# Loading work.writeback_out_monitor_bfm_sv_unit(fast)
# Loading work.writeback_out_monitor_bfm(fast__1)
# Loading work.memaccess_in_monitor_bfm_sv_unit(fast)
# Loading work.memaccess_in_monitor_bfm(fast__1)
# Loading work.memaccess_out_monitor_bfm_sv_unit(fast)
# Loading work.memaccess_out_monitor_bfm(fast__1)
# Loading work.control_in_monitor_bfm_sv_unit(fast)
# Loading work.control_in_monitor_bfm(fast__1)
# Loading work.control_out_monitor_bfm_sv_unit(fast)
# Loading work.control_out_monitor_bfm(fast__1)
# Loading work.imem_monitor_bfm_sv_unit(fast)
# Loading work.imem_monitor_bfm(fast__1)
# Loading work.dmem_monitor_bfm_sv_unit(fast)
# Loading work.dmem_monitor_bfm(fast__1)
# Loading work.imem_driver_bfm_sv_unit(fast)
# Loading work.imem_driver_bfm(fast__1)
# Loading work.dmem_driver_bfm_sv_unit(fast)
# Loading work.dmem_driver_bfm(fast__1)
# Loading work.LC3(fast)
# Loading /mnt/apps/public/COE/mg_apps/questa2023.2_2/questasim/uvm-1.1d/linux/uvm_dpi.so
#  coverage save -onexit alu_and_test.ucdb
#  set IterationLimit 140000
# 140000
#  set NoQuitOnFinish 1
# 1
#    run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# ----------------------------------------------------------------
# //  UVM Framework 
# //  Version 2023.3
# //  (C) 2013-2023 Siemens Corporation
# //  Digital Industries Software
# //  Siemens EDA
# //  All Rights Reserved.
# ----------------------------------------------------------------
# 
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init()
# Entered into hvl top
# UVM_INFO @ 0: reporter [RNTST] Running test alu_and_test...
# UVM_WARNING @ 0: reporter [COVERAGE_MODEL_REVIEW] A covergroup has been constructed which may need review because of either generation or re-generation with merging.  Please note that configuration variables added as a result of re-generation and merging are not automatically added to the covergroup.  Remove this warning after the covergroup has been reviewed.
# UVM_WARNING @ 0: reporter [COVERAGE_MODEL_REVIEW] A covergroup has been constructed which may need review because of either generation or re-generation with merging.  Please note that configuration variables added as a result of re-generation and merging are not automatically added to the covergroup.  Remove this warning after the covergroup has been reviewed.
# UVM_WARNING @ 0: reporter [COVERAGE_MODEL_REVIEW] A covergroup has been constructed which may need review because of either generation or re-generation with merging.  Please note that configuration variables added as a result of re-generation and merging are not automatically added to the covergroup.  Remove this warning after the covergroup has been reviewed.
# UVM_WARNING @ 0: reporter [COVERAGE_MODEL_REVIEW] A covergroup has been constructed which may need review because of either generation or re-generation with merging.  Please note that configuration variables added as a result of re-generation and merging are not automatically added to the covergroup.  Remove this warning after the covergroup has been reviewed.
# UVM_WARNING @ 0: reporter [COVERAGE_MODEL_REVIEW] A covergroup has been constructed which may need review because of either generation or re-generation with merging.  Please note that configuration variables added as a result of re-generation and merging are not automatically added to the covergroup.  Remove this warning after the covergroup has been reviewed.
# UVM_WARNING @ 0: reporter [COVERAGE_MODEL_REVIEW] A covergroup has been constructed which may need review because of either generation or re-generation with merging.  Please note that configuration variables added as a result of re-generation and merging are not automatically added to the covergroup.  Remove this warning after the covergroup has been reviewed.
# UVM_WARNING @ 0: reporter [COVERAGE_MODEL_REVIEW] A covergroup has been constructed which may need review because of either generation or re-generation with merging.  Please note that configuration variables added as a result of re-generation and merging are not automatically added to the covergroup.  Remove this warning after the covergroup has been reviewed.
# entered into build phase of alu test
# UVM_WARNING @ 0: uvm_test_top.environment.control_env.predictor [PREDICTOR_REVIEW] This predictor has been created either through generation or re-generation with merging.  Remove this warning after the predictor has been reviewed.
# UVM_WARNING @ 0: uvm_test_top.environment.execute_env.exe_pred [PREDICTOR_REVIEW] This predictor has been created either through generation or re-generation with merging.  Remove this warning after the predictor has been reviewed.
# UVM_WARNING @ 0: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] end_of_test_empty_check has been turned off
# UVM_WARNING @ 0: uvm_test_top.environment.fetch_env.predictor [PREDICTOR_REVIEW] This predictor has been created either through generation or re-generation with merging.  Remove this warning after the predictor has been reviewed.
# UVM_WARNING @ 0: uvm_test_top.environment.imem_resp.imem_resp_coverage [COVERAGE_MODEL_REVIEW] A covergroup has been constructed which may need review because of either generation or re-generation with merging.  Please note that transaction variables added as a result of re-generation and merging are not automatically added to the covergroup.  Remove this warning after the covergroup has been reviewed.
# UVM_WARNING @ 0: uvm_test_top.environment.writeback_env.predictor [PREDICTOR_REVIEW] This predictor has been created either through generation or re-generation with merging.  Remove this warning after the predictor has been reviewed.
# UVM_INFO @ 0: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] bfm.start_monitoring() 
# UVM_INFO @ 20: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 20: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3001 pc:0x3000 instrmem_rd:0x0 ACTUAL: npc:0x0000 pc:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 20: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 30: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 30: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3001 pc:0x3000 instrmem_rd:0x1 ACTUAL: npc:0x3001 pc:0x3000 instrmem_rd:0x0 
# UVM_INFO @ 30: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 40: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 40: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3001 pc:0x3000 instrmem_rd:0x1 ACTUAL: npc:0x3001 pc:0x3000 instrmem_rd:0x1 
# UVM_INFO @ 40: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 50: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 50: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3001 pc:0x3000 instrmem_rd:0x1 ACTUAL: npc:0x3001 pc:0x3000 instrmem_rd:0x1 
# UVM_INFO @ 50: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 50: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 50: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 50: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 50: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 60: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 60: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3001 pc:0x3000 instrmem_rd:0x1 ACTUAL: npc:0x3001 pc:0x3000 instrmem_rd:0x1 
# UVM_INFO @ 60: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 60: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 60: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 60: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 60: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 70: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 70: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3001 pc:0x3000 instrmem_rd:0x1 ACTUAL: npc:0x3001 pc:0x3000 instrmem_rd:0x1 
# UVM_INFO @ 70: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 70: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 70: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 70: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 70: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 80: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 80: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3001 pc:0x3000 instrmem_rd:0x1 ACTUAL: npc:0x3001 pc:0x3000 instrmem_rd:0x1 
# UVM_INFO @ 80: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 80: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 80: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 80: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 80: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 90: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 90: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3002 pc:0x3001 instrmem_rd:0x1 ACTUAL: npc:0x3001 pc:0x3000 instrmem_rd:0x1 
# UVM_INFO @ 90: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 90: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 90: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 90: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 90: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 100: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 100: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3003 pc:0x3002 instrmem_rd:0x1 ACTUAL: npc:0x3002 pc:0x3001 instrmem_rd:0x1 
# UVM_INFO @ 100: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 100: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LD dr:0x0 pcoffset9:0x000 instruction:0x2000 npc_in:0x3002 
# UVM_INFO @ 100: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 100: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 100: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 100: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 100: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 110: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 110: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3004 pc:0x3003 instrmem_rd:0x1 ACTUAL: npc:0x3003 pc:0x3002 instrmem_rd:0x1 
# UVM_INFO @ 110: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 110: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LD dr:0x1 pcoffset9:0x000 instruction:0x2200 npc_in:0x3003 
# UVM_INFO @ 110: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3002 ir_var:0x2000 
# UVM_INFO @ 110: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3002 ir_var:0x2000 ACTUAL: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3002 ir_var:0x2000 
# UVM_INFO @ 110: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 110: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 110: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 110: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 110: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 110: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 120: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 120: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3004 pc:0x3003 instrmem_rd:0x0 ACTUAL: npc:0x3004 pc:0x3003 instrmem_rd:0x1 
# UVM_INFO @ 120: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3003 ir_var:0x2200 
# UVM_INFO @ 120: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3003 ir_var:0x2200 ACTUAL: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3003 ir_var:0x2200 
# UVM_INFO @ 120: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x0 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x3001 M_Data:0x0000 IR_Exec:0x2000 pcout:0x3001 ACTUAL: sr1:0x0 sr2:0x0 dr:0x0 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x3001 M_Data:0x0000 IR_Exec:0x2000 pcout:0x3001 
# UVM_INFO @ 120: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 120: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x3001 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x3001 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 120: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 120: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 120: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 130: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 130: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3004 pc:0x3003 instrmem_rd:0x0 ACTUAL: npc:0x3004 pc:0x3003 instrmem_rd:0x0 
# UVM_INFO @ 130: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 130: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x3001 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x3001 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 130: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 130: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 130: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 140: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 140: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3005 pc:0x3004 instrmem_rd:0x1 ACTUAL: npc:0x3004 pc:0x3003 instrmem_rd:0x0 
# UVM_INFO @ 140: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 140: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LD dr:0x2 pcoffset9:0x000 instruction:0x2400 npc_in:0x3004 
# UVM_INFO @ 140: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 140: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 140: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 140: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 140: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 140: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 140: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 150: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 150: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3005 pc:0x3004 instrmem_rd:0x0 ACTUAL: npc:0x3005 pc:0x3004 instrmem_rd:0x1 
# UVM_INFO @ 150: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3004 ir_var:0x2400 
# UVM_INFO @ 150: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3004 ir_var:0x2400 ACTUAL: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3004 ir_var:0x2400 
# UVM_INFO @ 150: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x1 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x3002 M_Data:0x0000 IR_Exec:0x2200 pcout:0x3002 ACTUAL: sr1:0x0 sr2:0x0 dr:0x1 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x3002 M_Data:0x0000 IR_Exec:0x2200 pcout:0x3002 
# UVM_INFO @ 150: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 150: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 150: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x3002 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x3002 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 150: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 150: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 150: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 160: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 160: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3006 pc:0x3005 instrmem_rd:0x1 ACTUAL: npc:0x3005 pc:0x3004 instrmem_rd:0x0 
# UVM_INFO @ 160: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 160: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LD dr:0x3 pcoffset9:0x000 instruction:0x2600 npc_in:0x3005 
# UVM_INFO @ 160: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 160: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 160: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 160: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 160: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 160: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 160: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 170: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 170: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3006 pc:0x3005 instrmem_rd:0x0 ACTUAL: npc:0x3006 pc:0x3005 instrmem_rd:0x1 
# UVM_INFO @ 170: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3005 ir_var:0x2600 
# UVM_INFO @ 170: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3005 ir_var:0x2600 ACTUAL: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3005 ir_var:0x2600 
# UVM_INFO @ 170: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x2 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x3003 M_Data:0x0000 IR_Exec:0x2400 pcout:0x3003 ACTUAL: sr1:0x0 sr2:0x0 dr:0x2 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x3003 M_Data:0x0000 IR_Exec:0x2400 pcout:0x3003 
# UVM_INFO @ 170: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 170: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 170: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x3003 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x3003 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 170: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 170: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 170: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 180: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 180: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3007 pc:0x3006 instrmem_rd:0x1 ACTUAL: npc:0x3006 pc:0x3005 instrmem_rd:0x0 
# UVM_INFO @ 180: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 180: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LD dr:0x4 pcoffset9:0x000 instruction:0x2800 npc_in:0x3006 
# UVM_INFO @ 180: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 180: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 180: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 180: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 180: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 180: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 180: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 190: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 190: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3007 pc:0x3006 instrmem_rd:0x0 ACTUAL: npc:0x3007 pc:0x3006 instrmem_rd:0x1 
# UVM_INFO @ 190: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3006 ir_var:0x2800 
# UVM_INFO @ 190: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3006 ir_var:0x2800 ACTUAL: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3006 ir_var:0x2800 
# UVM_INFO @ 190: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x3 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x3004 M_Data:0x0000 IR_Exec:0x2600 pcout:0x3004 ACTUAL: sr1:0x0 sr2:0x0 dr:0x3 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x3004 M_Data:0x0000 IR_Exec:0x2600 pcout:0x3004 
# UVM_INFO @ 190: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 190: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 190: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x3004 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x3004 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 190: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 190: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 190: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 200: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 200: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3008 pc:0x3007 instrmem_rd:0x1 ACTUAL: npc:0x3007 pc:0x3006 instrmem_rd:0x0 
# UVM_INFO @ 200: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 200: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LD dr:0x5 pcoffset9:0x000 instruction:0x2a00 npc_in:0x3007 
# UVM_INFO @ 200: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 200: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 200: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 200: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 200: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 200: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 200: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 210: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 210: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3008 pc:0x3007 instrmem_rd:0x0 ACTUAL: npc:0x3008 pc:0x3007 instrmem_rd:0x1 
# UVM_INFO @ 210: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3007 ir_var:0x2a00 
# UVM_INFO @ 210: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3007 ir_var:0x2a00 ACTUAL: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3007 ir_var:0x2a00 
# UVM_INFO @ 210: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x4 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x3005 M_Data:0x0000 IR_Exec:0x2800 pcout:0x3005 ACTUAL: sr1:0x0 sr2:0x0 dr:0x4 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x3005 M_Data:0x0000 IR_Exec:0x2800 pcout:0x3005 
# UVM_INFO @ 210: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 210: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 210: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x3005 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x3005 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 210: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 210: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 210: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 220: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 220: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3009 pc:0x3008 instrmem_rd:0x1 ACTUAL: npc:0x3008 pc:0x3007 instrmem_rd:0x0 
# UVM_INFO @ 220: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 220: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LD dr:0x6 pcoffset9:0x000 instruction:0x2c00 npc_in:0x3008 
# UVM_INFO @ 220: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 220: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 220: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 220: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 220: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 220: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 220: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 230: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 230: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3009 pc:0x3008 instrmem_rd:0x0 ACTUAL: npc:0x3009 pc:0x3008 instrmem_rd:0x1 
# UVM_INFO @ 230: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3008 ir_var:0x2c00 
# UVM_INFO @ 230: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3008 ir_var:0x2c00 ACTUAL: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3008 ir_var:0x2c00 
# UVM_INFO @ 230: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x5 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x3006 M_Data:0x0000 IR_Exec:0x2a00 pcout:0x3006 ACTUAL: sr1:0x0 sr2:0x0 dr:0x5 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x3006 M_Data:0x0000 IR_Exec:0x2a00 pcout:0x3006 
# UVM_INFO @ 230: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 230: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 230: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x3006 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x3006 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 230: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 230: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 230: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 240: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 240: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x300a pc:0x3009 instrmem_rd:0x1 ACTUAL: npc:0x3009 pc:0x3008 instrmem_rd:0x0 
# UVM_INFO @ 240: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 240: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LD dr:0x7 pcoffset9:0x000 instruction:0x2e00 npc_in:0x3009 
# UVM_INFO @ 240: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 240: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 240: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 240: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 240: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 240: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 240: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 250: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 250: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x300a pc:0x3009 instrmem_rd:0x0 ACTUAL: npc:0x300a pc:0x3009 instrmem_rd:0x1 
# UVM_INFO @ 250: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3009 ir_var:0x2e00 
# UVM_INFO @ 250: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3009 ir_var:0x2e00 ACTUAL: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3009 ir_var:0x2e00 
# UVM_INFO @ 250: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x6 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x3007 M_Data:0x0000 IR_Exec:0x2c00 pcout:0x3007 ACTUAL: sr1:0x0 sr2:0x0 dr:0x6 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x3007 M_Data:0x0000 IR_Exec:0x2c00 pcout:0x3007 
# UVM_INFO @ 250: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 250: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 250: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x3007 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x3007 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 250: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 250: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 250: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 260: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 260: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x300b pc:0x300a instrmem_rd:0x1 ACTUAL: npc:0x300a pc:0x3009 instrmem_rd:0x0 
# UVM_INFO @ 260: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 260: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x3 dr:0x1 imm5:0x08 imm:0x1 instruction:0x52e8 npc_in:0x300a 
# UVM_INFO @ 260: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 260: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 260: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 260: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 260: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 260: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 260: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 270: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 270: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x300b pc:0x300a instrmem_rd:0x0 ACTUAL: npc:0x300b pc:0x300a instrmem_rd:0x1 
# UVM_INFO @ 270: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x300a ir_var:0x52e8 
# UVM_INFO @ 270: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x300a ir_var:0x52e8 ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x300a ir_var:0x52e8 
# UVM_INFO @ 270: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x7 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x3008 M_Data:0x0000 IR_Exec:0x2e00 pcout:0x3008 ACTUAL: sr1:0x0 sr2:0x0 dr:0x7 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x3008 M_Data:0x0000 IR_Exec:0x2e00 pcout:0x3008 
# UVM_INFO @ 270: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 270: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 270: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x3008 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x3008 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 270: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 270: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 270: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 280: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 280: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x300c pc:0x300b instrmem_rd:0x1 ACTUAL: npc:0x300b pc:0x300a instrmem_rd:0x0 
# UVM_INFO @ 280: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 280: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x7 dr:0x5 imm5:0x01 imm:0x1 instruction:0x5be1 npc_in:0x300b 
# UVM_INFO @ 280: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 280: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 280: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 280: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 280: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 280: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 280: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 290: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 290: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x300d pc:0x300c instrmem_rd:0x1 ACTUAL: npc:0x300c pc:0x300b instrmem_rd:0x1 
# UVM_INFO @ 290: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 290: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x0 sr2:0x4 dr:0x3 imm:0x0 instruction:0x5604 npc_in:0x300c 
# UVM_INFO @ 290: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x300b ir_var:0x5be1 
# UVM_INFO @ 290: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x300b ir_var:0x5be1 ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x300b ir_var:0x5be1 
# UVM_INFO @ 290: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 290: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x0 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x52e8 pcout:0x0000 ACTUAL: sr1:0x3 sr2:0x0 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x52e8 pcout:0x0000 
# UVM_INFO @ 290: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 290: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 290: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 290: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 290: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 290: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 290: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 300: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 300: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x300e pc:0x300d instrmem_rd:0x1 ACTUAL: npc:0x300d pc:0x300c instrmem_rd:0x1 
# UVM_INFO @ 300: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 300: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x1 dr:0x1 imm5:0x14 imm:0x1 instruction:0x5274 npc_in:0x300d 
# UVM_INFO @ 300: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x300c ir_var:0x5604 
# UVM_INFO @ 300: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x300c ir_var:0x5604 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x300c ir_var:0x5604 
# UVM_INFO @ 300: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 300: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x1 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5be1 pcout:0x0000 ACTUAL: sr1:0x7 sr2:0x1 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5be1 pcout:0x0000 
# UVM_INFO @ 300: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 300: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x3008 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 300: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 300: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 300: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 300: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 300: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 310: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 310: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x300f pc:0x300e instrmem_rd:0x1 ACTUAL: npc:0x300e pc:0x300d instrmem_rd:0x1 
# UVM_INFO @ 310: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 310: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x2 sr2:0x6 dr:0x0 imm:0x0 instruction:0x5086 npc_in:0x300e 
# UVM_INFO @ 310: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x300d ir_var:0x5274 
# UVM_INFO @ 310: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x300d ir_var:0x5274 ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x300d ir_var:0x5274 
# UVM_INFO @ 310: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 310: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x4 dr:0x3 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5604 pcout:0x0000 ACTUAL: sr1:0x0 sr2:0x4 dr:0x3 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5604 pcout:0x0000 
# UVM_INFO @ 310: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 310: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 310: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 310: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 310: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 310: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 310: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 320: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 320: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3010 pc:0x300f instrmem_rd:0x1 ACTUAL: npc:0x300f pc:0x300e instrmem_rd:0x1 
# UVM_INFO @ 320: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 320: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x0 sr2:0x3 dr:0x1 imm:0x0 instruction:0x5203 npc_in:0x300f 
# UVM_INFO @ 320: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x300e ir_var:0x5086 
# UVM_INFO @ 320: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x300e ir_var:0x5086 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x300e ir_var:0x5086 
# UVM_INFO @ 320: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 320: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x4 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5274 pcout:0x0000 ACTUAL: sr1:0x1 sr2:0x4 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5274 pcout:0x0000 
# UVM_INFO @ 320: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 320: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 320: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 320: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 320: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 320: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 320: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 330: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 330: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3011 pc:0x3010 instrmem_rd:0x1 ACTUAL: npc:0x3010 pc:0x300f instrmem_rd:0x1 
# UVM_INFO @ 330: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 330: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x6 sr2:0x6 dr:0x1 imm:0x0 instruction:0x5386 npc_in:0x3010 
# UVM_INFO @ 330: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x300f ir_var:0x5203 
# UVM_INFO @ 330: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x300f ir_var:0x5203 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x300f ir_var:0x5203 
# UVM_INFO @ 330: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 330: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x6 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5086 pcout:0x0000 ACTUAL: sr1:0x2 sr2:0x6 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5086 pcout:0x0000 
# UVM_INFO @ 330: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 330: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 330: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 330: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 330: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 330: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 330: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 340: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 340: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3012 pc:0x3011 instrmem_rd:0x1 ACTUAL: npc:0x3011 pc:0x3010 instrmem_rd:0x1 
# UVM_INFO @ 340: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 340: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x6 sr2:0x5 dr:0x2 imm:0x0 instruction:0x5585 npc_in:0x3011 
# UVM_INFO @ 340: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3010 ir_var:0x5386 
# UVM_INFO @ 340: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3010 ir_var:0x5386 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3010 ir_var:0x5386 
# UVM_INFO @ 340: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 340: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x3 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5203 pcout:0x0000 ACTUAL: sr1:0x0 sr2:0x3 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5203 pcout:0x0000 
# UVM_INFO @ 340: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 340: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 340: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 340: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 340: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 340: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 340: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 350: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 350: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3013 pc:0x3012 instrmem_rd:0x1 ACTUAL: npc:0x3012 pc:0x3011 instrmem_rd:0x1 
# UVM_INFO @ 350: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 350: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x6 sr2:0x4 dr:0x3 imm:0x0 instruction:0x5784 npc_in:0x3012 
# UVM_INFO @ 350: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3011 ir_var:0x5585 
# UVM_INFO @ 350: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3011 ir_var:0x5585 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3011 ir_var:0x5585 
# UVM_INFO @ 350: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 350: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x6 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5386 pcout:0x0000 ACTUAL: sr1:0x6 sr2:0x6 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5386 pcout:0x0000 
# UVM_INFO @ 350: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 350: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 350: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 350: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 350: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 350: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 350: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 360: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 360: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3014 pc:0x3013 instrmem_rd:0x1 ACTUAL: npc:0x3013 pc:0x3012 instrmem_rd:0x1 
# UVM_INFO @ 360: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 360: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x7 sr2:0x1 dr:0x3 imm:0x0 instruction:0x57c1 npc_in:0x3013 
# UVM_INFO @ 360: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3012 ir_var:0x5784 
# UVM_INFO @ 360: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3012 ir_var:0x5784 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3012 ir_var:0x5784 
# UVM_INFO @ 360: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 360: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x5 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5585 pcout:0x0000 ACTUAL: sr1:0x6 sr2:0x5 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5585 pcout:0x0000 
# UVM_INFO @ 360: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 360: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 360: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 360: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 360: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 360: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 360: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 370: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 370: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3015 pc:0x3014 instrmem_rd:0x1 ACTUAL: npc:0x3014 pc:0x3013 instrmem_rd:0x1 
# UVM_INFO @ 370: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 370: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x7 sr2:0x4 dr:0x1 imm:0x0 instruction:0x53c4 npc_in:0x3014 
# UVM_INFO @ 370: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3013 ir_var:0x57c1 
# UVM_INFO @ 370: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3013 ir_var:0x57c1 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3013 ir_var:0x57c1 
# UVM_INFO @ 370: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 370: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x4 dr:0x3 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5784 pcout:0x0000 ACTUAL: sr1:0x6 sr2:0x4 dr:0x3 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5784 pcout:0x0000 
# UVM_INFO @ 370: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 370: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 370: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 370: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 370: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 370: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 370: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 380: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 380: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3016 pc:0x3015 instrmem_rd:0x1 ACTUAL: npc:0x3015 pc:0x3014 instrmem_rd:0x1 
# UVM_INFO @ 380: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 380: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x5 sr2:0x5 dr:0x0 imm:0x0 instruction:0x5145 npc_in:0x3015 
# UVM_INFO @ 380: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3014 ir_var:0x53c4 
# UVM_INFO @ 380: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3014 ir_var:0x53c4 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3014 ir_var:0x53c4 
# UVM_INFO @ 380: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 380: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x1 dr:0x3 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x57c1 pcout:0x0000 ACTUAL: sr1:0x7 sr2:0x1 dr:0x3 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x57c1 pcout:0x0000 
# UVM_INFO @ 380: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 380: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x3008 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 380: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 380: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 380: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 380: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 380: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 390: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 390: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3017 pc:0x3016 instrmem_rd:0x1 ACTUAL: npc:0x3016 pc:0x3015 instrmem_rd:0x1 
# UVM_INFO @ 390: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 390: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x7 sr2:0x0 dr:0x6 imm:0x0 instruction:0x5dc0 npc_in:0x3016 
# UVM_INFO @ 390: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3015 ir_var:0x5145 
# UVM_INFO @ 390: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3015 ir_var:0x5145 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3015 ir_var:0x5145 
# UVM_INFO @ 390: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 390: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x4 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x53c4 pcout:0x0000 ACTUAL: sr1:0x7 sr2:0x4 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x53c4 pcout:0x0000 
# UVM_INFO @ 390: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 390: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x3008 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 390: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 390: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 390: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 390: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 390: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 400: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 400: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3018 pc:0x3017 instrmem_rd:0x1 ACTUAL: npc:0x3017 pc:0x3016 instrmem_rd:0x1 
# UVM_INFO @ 400: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 400: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x7 dr:0x5 imm5:0x05 imm:0x1 instruction:0x5be5 npc_in:0x3017 
# UVM_INFO @ 400: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3016 ir_var:0x5dc0 
# UVM_INFO @ 400: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3016 ir_var:0x5dc0 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3016 ir_var:0x5dc0 
# UVM_INFO @ 400: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 400: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x5 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5145 pcout:0x0000 ACTUAL: sr1:0x5 sr2:0x5 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5145 pcout:0x0000 
# UVM_INFO @ 400: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 400: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 400: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 400: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 400: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 400: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x1 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x1 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 400: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 410: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 410: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3019 pc:0x3018 instrmem_rd:0x1 ACTUAL: npc:0x3018 pc:0x3017 instrmem_rd:0x1 
# UVM_INFO @ 410: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 410: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x1 sr2:0x2 dr:0x2 imm:0x0 instruction:0x5442 npc_in:0x3018 
# UVM_INFO @ 410: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3017 ir_var:0x5be5 
# UVM_INFO @ 410: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3017 ir_var:0x5be5 ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3017 ir_var:0x5be5 
# UVM_INFO @ 410: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 410: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x0 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5dc0 pcout:0x0000 ACTUAL: sr1:0x7 sr2:0x0 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5dc0 pcout:0x0000 
# UVM_INFO @ 410: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 410: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x3008 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 410: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 410: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 410: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 410: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 410: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 420: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 420: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x301a pc:0x3019 instrmem_rd:0x1 ACTUAL: npc:0x3019 pc:0x3018 instrmem_rd:0x1 
# UVM_INFO @ 420: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 420: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x5 sr2:0x3 dr:0x6 imm:0x0 instruction:0x5d43 npc_in:0x3019 
# UVM_INFO @ 420: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3018 ir_var:0x5442 
# UVM_INFO @ 420: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3018 ir_var:0x5442 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3018 ir_var:0x5442 
# UVM_INFO @ 420: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 420: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x5 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5be5 pcout:0x0000 ACTUAL: sr1:0x7 sr2:0x5 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5be5 pcout:0x0000 
# UVM_INFO @ 420: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 420: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x3008 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 420: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 420: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 420: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 420: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 420: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 430: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 430: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x301b pc:0x301a instrmem_rd:0x1 ACTUAL: npc:0x301a pc:0x3019 instrmem_rd:0x1 
# UVM_INFO @ 430: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 430: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x1 dr:0x7 imm5:0x08 imm:0x1 instruction:0x5e68 npc_in:0x301a 
# UVM_INFO @ 430: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3019 ir_var:0x5d43 
# UVM_INFO @ 430: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3019 ir_var:0x5d43 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3019 ir_var:0x5d43 
# UVM_INFO @ 430: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 430: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x2 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5442 pcout:0x0000 ACTUAL: sr1:0x1 sr2:0x2 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5442 pcout:0x0000 
# UVM_INFO @ 430: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 430: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 430: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 430: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 430: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 430: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 430: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 440: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 440: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x301c pc:0x301b instrmem_rd:0x1 ACTUAL: npc:0x301b pc:0x301a instrmem_rd:0x1 
# UVM_INFO @ 440: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 440: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x0 dr:0x0 imm5:0x16 imm:0x1 instruction:0x5036 npc_in:0x301b 
# UVM_INFO @ 440: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x301a ir_var:0x5e68 
# UVM_INFO @ 440: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x301a ir_var:0x5e68 ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x301a ir_var:0x5e68 
# UVM_INFO @ 440: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 440: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x3 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5d43 pcout:0x0000 ACTUAL: sr1:0x5 sr2:0x3 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5d43 pcout:0x0000 
# UVM_INFO @ 440: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 440: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 440: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 440: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 440: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 440: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 440: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 450: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 450: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x301d pc:0x301c instrmem_rd:0x1 ACTUAL: npc:0x301c pc:0x301b instrmem_rd:0x1 
# UVM_INFO @ 450: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 450: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x2 dr:0x5 imm5:0x0f imm:0x1 instruction:0x5aaf npc_in:0x301c 
# UVM_INFO @ 450: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x301b ir_var:0x5036 
# UVM_INFO @ 450: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x301b ir_var:0x5036 ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x301b ir_var:0x5036 
# UVM_INFO @ 450: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 450: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x0 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5e68 pcout:0x0000 ACTUAL: sr1:0x1 sr2:0x0 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5e68 pcout:0x0000 
# UVM_INFO @ 450: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 450: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 450: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 450: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 450: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 450: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 450: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 460: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 460: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x301e pc:0x301d instrmem_rd:0x1 ACTUAL: npc:0x301d pc:0x301c instrmem_rd:0x1 
# UVM_INFO @ 460: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 460: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x1 dr:0x0 imm5:0x02 imm:0x1 instruction:0x5062 npc_in:0x301d 
# UVM_INFO @ 460: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x301c ir_var:0x5aaf 
# UVM_INFO @ 460: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x301c ir_var:0x5aaf ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x301c ir_var:0x5aaf 
# UVM_INFO @ 460: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 460: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x6 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5036 pcout:0x0000 ACTUAL: sr1:0x0 sr2:0x6 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5036 pcout:0x0000 
# UVM_INFO @ 460: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 460: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 460: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 460: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 460: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 460: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 460: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 470: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 470: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x301f pc:0x301e instrmem_rd:0x1 ACTUAL: npc:0x301e pc:0x301d instrmem_rd:0x1 
# UVM_INFO @ 470: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 470: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x0 dr:0x7 imm5:0x18 imm:0x1 instruction:0x5e38 npc_in:0x301e 
# UVM_INFO @ 470: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x301d ir_var:0x5062 
# UVM_INFO @ 470: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x301d ir_var:0x5062 ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x301d ir_var:0x5062 
# UVM_INFO @ 470: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 470: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x7 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5aaf pcout:0x0000 ACTUAL: sr1:0x2 sr2:0x7 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5aaf pcout:0x0000 
# UVM_INFO @ 470: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 470: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 470: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 470: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 470: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 470: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 470: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 480: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 480: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3020 pc:0x301f instrmem_rd:0x1 ACTUAL: npc:0x301f pc:0x301e instrmem_rd:0x1 
# UVM_INFO @ 480: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 480: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x0 dr:0x1 imm5:0x1e imm:0x1 instruction:0x523e npc_in:0x301f 
# UVM_INFO @ 480: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x301e ir_var:0x5e38 
# UVM_INFO @ 480: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x301e ir_var:0x5e38 ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x301e ir_var:0x5e38 
# UVM_INFO @ 480: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 480: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x2 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5062 pcout:0x0000 ACTUAL: sr1:0x1 sr2:0x2 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5062 pcout:0x0000 
# UVM_INFO @ 480: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 480: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 480: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 480: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 480: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 480: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 480: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 490: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 490: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3021 pc:0x3020 instrmem_rd:0x1 ACTUAL: npc:0x3020 pc:0x301f instrmem_rd:0x1 
# UVM_INFO @ 490: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 490: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x6 dr:0x4 imm5:0x1d imm:0x1 instruction:0x59bd npc_in:0x3020 
# UVM_INFO @ 490: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x301f ir_var:0x523e 
# UVM_INFO @ 490: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x301f ir_var:0x523e ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x301f ir_var:0x523e 
# UVM_INFO @ 490: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 490: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5e38 pcout:0x0000 ACTUAL: sr1:0x0 sr2:0x0 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5e38 pcout:0x0000 
# UVM_INFO @ 490: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 490: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 490: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 490: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 490: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 490: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 490: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 500: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 500: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3022 pc:0x3021 instrmem_rd:0x1 ACTUAL: npc:0x3021 pc:0x3020 instrmem_rd:0x1 
# UVM_INFO @ 500: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 500: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x7 sr2:0x1 dr:0x7 imm:0x0 instruction:0x5fc1 npc_in:0x3021 
# UVM_INFO @ 500: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3020 ir_var:0x59bd 
# UVM_INFO @ 500: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3020 ir_var:0x59bd ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3020 ir_var:0x59bd 
# UVM_INFO @ 500: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 500: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x6 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x523e pcout:0x0000 ACTUAL: sr1:0x0 sr2:0x6 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x523e pcout:0x0000 
# UVM_INFO @ 500: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 500: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 500: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 500: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 500: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 500: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 500: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 510: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 510: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3023 pc:0x3022 instrmem_rd:0x1 ACTUAL: npc:0x3022 pc:0x3021 instrmem_rd:0x1 
# UVM_INFO @ 510: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 510: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x4 dr:0x6 imm5:0x1a imm:0x1 instruction:0x5d3a npc_in:0x3022 
# UVM_INFO @ 510: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3021 ir_var:0x5fc1 
# UVM_INFO @ 510: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3021 ir_var:0x5fc1 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3021 ir_var:0x5fc1 
# UVM_INFO @ 510: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 510: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x5 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x59bd pcout:0x0000 ACTUAL: sr1:0x6 sr2:0x5 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x59bd pcout:0x0000 
# UVM_INFO @ 510: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 510: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 510: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 510: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 510: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 510: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 510: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 520: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 520: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3024 pc:0x3023 instrmem_rd:0x1 ACTUAL: npc:0x3023 pc:0x3022 instrmem_rd:0x1 
# UVM_INFO @ 520: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 520: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x0 sr2:0x5 dr:0x7 imm:0x0 instruction:0x5e05 npc_in:0x3023 
# UVM_INFO @ 520: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3022 ir_var:0x5d3a 
# UVM_INFO @ 520: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3022 ir_var:0x5d3a ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3022 ir_var:0x5d3a 
# UVM_INFO @ 520: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 520: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x1 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5fc1 pcout:0x0000 ACTUAL: sr1:0x7 sr2:0x1 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5fc1 pcout:0x0000 
# UVM_INFO @ 520: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 520: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 520: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 520: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 520: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 520: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 520: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 530: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 530: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3025 pc:0x3024 instrmem_rd:0x1 ACTUAL: npc:0x3024 pc:0x3023 instrmem_rd:0x1 
# UVM_INFO @ 530: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 530: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x7 dr:0x2 imm5:0x17 imm:0x1 instruction:0x55f7 npc_in:0x3024 
# UVM_INFO @ 530: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3023 ir_var:0x5e05 
# UVM_INFO @ 530: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3023 ir_var:0x5e05 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3023 ir_var:0x5e05 
# UVM_INFO @ 530: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 530: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x2 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5d3a pcout:0x0000 ACTUAL: sr1:0x4 sr2:0x2 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5d3a pcout:0x0000 
# UVM_INFO @ 530: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 530: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 530: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 530: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 530: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 530: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 530: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 540: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 540: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3026 pc:0x3025 instrmem_rd:0x1 ACTUAL: npc:0x3025 pc:0x3024 instrmem_rd:0x1 
# UVM_INFO @ 540: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 540: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x7 sr2:0x4 dr:0x5 imm:0x0 instruction:0x5bc4 npc_in:0x3025 
# UVM_INFO @ 540: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3024 ir_var:0x55f7 
# UVM_INFO @ 540: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3024 ir_var:0x55f7 ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3024 ir_var:0x55f7 
# UVM_INFO @ 540: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 540: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x5 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5e05 pcout:0x0000 ACTUAL: sr1:0x0 sr2:0x5 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5e05 pcout:0x0000 
# UVM_INFO @ 540: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 540: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 540: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 540: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 540: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 540: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 540: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 550: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 550: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3027 pc:0x3026 instrmem_rd:0x1 ACTUAL: npc:0x3026 pc:0x3025 instrmem_rd:0x1 
# UVM_INFO @ 550: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 550: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x6 dr:0x5 imm5:0x13 imm:0x1 instruction:0x5bb3 npc_in:0x3026 
# UVM_INFO @ 550: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3025 ir_var:0x5bc4 
# UVM_INFO @ 550: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3025 ir_var:0x5bc4 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3025 ir_var:0x5bc4 
# UVM_INFO @ 550: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 550: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x7 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x55f7 pcout:0x0000 ACTUAL: sr1:0x7 sr2:0x7 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x55f7 pcout:0x0000 
# UVM_INFO @ 550: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 550: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 550: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 550: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 550: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 550: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 550: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 560: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 560: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3028 pc:0x3027 instrmem_rd:0x1 ACTUAL: npc:0x3027 pc:0x3026 instrmem_rd:0x1 
# UVM_INFO @ 560: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 560: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x5 dr:0x2 imm5:0x0e imm:0x1 instruction:0x556e npc_in:0x3027 
# UVM_INFO @ 560: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3026 ir_var:0x5bb3 
# UVM_INFO @ 560: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3026 ir_var:0x5bb3 ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3026 ir_var:0x5bb3 
# UVM_INFO @ 560: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 560: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x4 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5bc4 pcout:0x0000 ACTUAL: sr1:0x7 sr2:0x4 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5bc4 pcout:0x0000 
# UVM_INFO @ 560: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 560: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 560: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 560: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 560: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 560: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 560: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 570: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 570: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3029 pc:0x3028 instrmem_rd:0x1 ACTUAL: npc:0x3028 pc:0x3027 instrmem_rd:0x1 
# UVM_INFO @ 570: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 570: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x0 dr:0x4 imm5:0x0f imm:0x1 instruction:0x582f npc_in:0x3028 
# UVM_INFO @ 570: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3027 ir_var:0x556e 
# UVM_INFO @ 570: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3027 ir_var:0x556e ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3027 ir_var:0x556e 
# UVM_INFO @ 570: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 570: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x3 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5bb3 pcout:0x0000 ACTUAL: sr1:0x6 sr2:0x3 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5bb3 pcout:0x0000 
# UVM_INFO @ 570: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 570: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 570: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 570: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 570: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 570: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 570: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 580: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 580: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x302a pc:0x3029 instrmem_rd:0x1 ACTUAL: npc:0x3029 pc:0x3028 instrmem_rd:0x1 
# UVM_INFO @ 580: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 580: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x5 sr2:0x6 dr:0x0 imm:0x0 instruction:0x5146 npc_in:0x3029 
# UVM_INFO @ 580: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3028 ir_var:0x582f 
# UVM_INFO @ 580: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3028 ir_var:0x582f ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3028 ir_var:0x582f 
# UVM_INFO @ 580: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 580: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x6 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x556e pcout:0x0000 ACTUAL: sr1:0x5 sr2:0x6 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x556e pcout:0x0000 
# UVM_INFO @ 580: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 580: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 580: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 580: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 580: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 580: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 580: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 590: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 590: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x302b pc:0x302a instrmem_rd:0x1 ACTUAL: npc:0x302a pc:0x3029 instrmem_rd:0x1 
# UVM_INFO @ 590: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 590: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x5 dr:0x2 imm5:0x19 imm:0x1 instruction:0x5579 npc_in:0x302a 
# UVM_INFO @ 590: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3029 ir_var:0x5146 
# UVM_INFO @ 590: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3029 ir_var:0x5146 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3029 ir_var:0x5146 
# UVM_INFO @ 590: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 590: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x7 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x582f pcout:0x0000 ACTUAL: sr1:0x0 sr2:0x7 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x582f pcout:0x0000 
# UVM_INFO @ 590: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 590: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 590: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 590: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 590: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 590: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 590: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 600: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 600: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x302c pc:0x302b instrmem_rd:0x1 ACTUAL: npc:0x302b pc:0x302a instrmem_rd:0x1 
# UVM_INFO @ 600: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 600: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x3 sr2:0x6 dr:0x1 imm:0x0 instruction:0x52c6 npc_in:0x302b 
# UVM_INFO @ 600: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x302a ir_var:0x5579 
# UVM_INFO @ 600: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x302a ir_var:0x5579 ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x302a ir_var:0x5579 
# UVM_INFO @ 600: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 600: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x6 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5146 pcout:0x0000 ACTUAL: sr1:0x5 sr2:0x6 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5146 pcout:0x0000 
# UVM_INFO @ 600: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 600: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 600: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 600: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 600: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 600: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 600: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 610: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 610: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x302d pc:0x302c instrmem_rd:0x1 ACTUAL: npc:0x302c pc:0x302b instrmem_rd:0x1 
# UVM_INFO @ 610: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 610: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x2 dr:0x2 imm5:0x10 imm:0x1 instruction:0x54b0 npc_in:0x302c 
# UVM_INFO @ 610: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x302b ir_var:0x52c6 
# UVM_INFO @ 610: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x302b ir_var:0x52c6 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x302b ir_var:0x52c6 
# UVM_INFO @ 610: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 610: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x1 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5579 pcout:0x0000 ACTUAL: sr1:0x5 sr2:0x1 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5579 pcout:0x0000 
# UVM_INFO @ 610: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 610: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 610: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 610: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 610: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 610: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 610: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 620: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 620: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x302e pc:0x302d instrmem_rd:0x1 ACTUAL: npc:0x302d pc:0x302c instrmem_rd:0x1 
# UVM_INFO @ 620: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 620: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x5 sr2:0x1 dr:0x5 imm:0x0 instruction:0x5b41 npc_in:0x302d 
# UVM_INFO @ 620: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x302c ir_var:0x54b0 
# UVM_INFO @ 620: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x302c ir_var:0x54b0 ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x302c ir_var:0x54b0 
# UVM_INFO @ 620: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 620: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x6 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x52c6 pcout:0x0000 ACTUAL: sr1:0x3 sr2:0x6 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x52c6 pcout:0x0000 
# UVM_INFO @ 620: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 620: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 620: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 620: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 620: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 620: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 620: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 630: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 630: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x302f pc:0x302e instrmem_rd:0x1 ACTUAL: npc:0x302e pc:0x302d instrmem_rd:0x1 
# UVM_INFO @ 630: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 630: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x4 sr2:0x2 dr:0x6 imm:0x0 instruction:0x5d02 npc_in:0x302e 
# UVM_INFO @ 630: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x302d ir_var:0x5b41 
# UVM_INFO @ 630: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x302d ir_var:0x5b41 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x302d ir_var:0x5b41 
# UVM_INFO @ 630: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 630: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x0 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x54b0 pcout:0x0000 ACTUAL: sr1:0x2 sr2:0x0 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x54b0 pcout:0x0000 
# UVM_INFO @ 630: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 630: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 630: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 630: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 630: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 630: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 630: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 640: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 640: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3030 pc:0x302f instrmem_rd:0x1 ACTUAL: npc:0x302f pc:0x302e instrmem_rd:0x1 
# UVM_INFO @ 640: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 640: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x7 sr2:0x5 dr:0x0 imm:0x0 instruction:0x51c5 npc_in:0x302f 
# UVM_INFO @ 640: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x302e ir_var:0x5d02 
# UVM_INFO @ 640: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x302e ir_var:0x5d02 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x302e ir_var:0x5d02 
# UVM_INFO @ 640: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 640: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x1 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5b41 pcout:0x0000 ACTUAL: sr1:0x5 sr2:0x1 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5b41 pcout:0x0000 
# UVM_INFO @ 640: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 640: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 640: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 640: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 640: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 640: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 640: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 650: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 650: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3031 pc:0x3030 instrmem_rd:0x1 ACTUAL: npc:0x3030 pc:0x302f instrmem_rd:0x1 
# UVM_INFO @ 650: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 650: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x5 dr:0x0 imm5:0x04 imm:0x1 instruction:0x5164 npc_in:0x3030 
# UVM_INFO @ 650: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x302f ir_var:0x51c5 
# UVM_INFO @ 650: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x302f ir_var:0x51c5 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x302f ir_var:0x51c5 
# UVM_INFO @ 650: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 650: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x2 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5d02 pcout:0x0000 ACTUAL: sr1:0x4 sr2:0x2 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5d02 pcout:0x0000 
# UVM_INFO @ 650: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 650: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 650: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 650: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 650: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 650: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 650: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 660: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 660: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3032 pc:0x3031 instrmem_rd:0x1 ACTUAL: npc:0x3031 pc:0x3030 instrmem_rd:0x1 
# UVM_INFO @ 660: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 660: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x1 dr:0x2 imm5:0x19 imm:0x1 instruction:0x5479 npc_in:0x3031 
# UVM_INFO @ 660: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3030 ir_var:0x5164 
# UVM_INFO @ 660: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3030 ir_var:0x5164 ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3030 ir_var:0x5164 
# UVM_INFO @ 660: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 660: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x5 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x51c5 pcout:0x0000 ACTUAL: sr1:0x7 sr2:0x5 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x51c5 pcout:0x0000 
# UVM_INFO @ 660: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 660: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 660: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 660: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 660: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 660: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 660: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 670: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 670: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3033 pc:0x3032 instrmem_rd:0x1 ACTUAL: npc:0x3032 pc:0x3031 instrmem_rd:0x1 
# UVM_INFO @ 670: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 670: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x6 dr:0x4 imm5:0x0b imm:0x1 instruction:0x59ab npc_in:0x3032 
# UVM_INFO @ 670: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3031 ir_var:0x5479 
# UVM_INFO @ 670: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3031 ir_var:0x5479 ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3031 ir_var:0x5479 
# UVM_INFO @ 670: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 670: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x4 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5164 pcout:0x0000 ACTUAL: sr1:0x5 sr2:0x4 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5164 pcout:0x0000 
# UVM_INFO @ 670: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 670: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 670: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 670: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 670: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 670: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 670: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 680: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 680: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3034 pc:0x3033 instrmem_rd:0x1 ACTUAL: npc:0x3033 pc:0x3032 instrmem_rd:0x1 
# UVM_INFO @ 680: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 680: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x4 sr2:0x7 dr:0x0 imm:0x0 instruction:0x5107 npc_in:0x3033 
# UVM_INFO @ 680: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3032 ir_var:0x59ab 
# UVM_INFO @ 680: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3032 ir_var:0x59ab ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3032 ir_var:0x59ab 
# UVM_INFO @ 680: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 680: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x1 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5479 pcout:0x0000 ACTUAL: sr1:0x1 sr2:0x1 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5479 pcout:0x0000 
# UVM_INFO @ 680: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 680: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 680: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 680: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 680: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 680: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 680: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 690: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 690: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3035 pc:0x3034 instrmem_rd:0x1 ACTUAL: npc:0x3034 pc:0x3033 instrmem_rd:0x1 
# UVM_INFO @ 690: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 690: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x4 sr2:0x7 dr:0x5 imm:0x0 instruction:0x5b07 npc_in:0x3034 
# UVM_INFO @ 690: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3033 ir_var:0x5107 
# UVM_INFO @ 690: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3033 ir_var:0x5107 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3033 ir_var:0x5107 
# UVM_INFO @ 690: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 690: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x3 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x59ab pcout:0x0000 ACTUAL: sr1:0x6 sr2:0x3 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x59ab pcout:0x0000 
# UVM_INFO @ 690: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 690: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 690: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 690: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 690: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 690: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 690: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 700: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 700: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3036 pc:0x3035 instrmem_rd:0x1 ACTUAL: npc:0x3035 pc:0x3034 instrmem_rd:0x1 
# UVM_INFO @ 700: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 700: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x5 sr2:0x0 dr:0x2 imm:0x0 instruction:0x5540 npc_in:0x3035 
# UVM_INFO @ 700: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3034 ir_var:0x5b07 
# UVM_INFO @ 700: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3034 ir_var:0x5b07 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3034 ir_var:0x5b07 
# UVM_INFO @ 700: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 700: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x7 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5107 pcout:0x0000 ACTUAL: sr1:0x4 sr2:0x7 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5107 pcout:0x0000 
# UVM_INFO @ 700: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 700: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 700: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 700: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 700: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 700: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 700: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 710: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 710: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3037 pc:0x3036 instrmem_rd:0x1 ACTUAL: npc:0x3036 pc:0x3035 instrmem_rd:0x1 
# UVM_INFO @ 710: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 710: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x3 sr2:0x3 dr:0x6 imm:0x0 instruction:0x5cc3 npc_in:0x3036 
# UVM_INFO @ 710: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3035 ir_var:0x5540 
# UVM_INFO @ 710: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3035 ir_var:0x5540 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3035 ir_var:0x5540 
# UVM_INFO @ 710: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 710: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x7 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5b07 pcout:0x0000 ACTUAL: sr1:0x4 sr2:0x7 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5b07 pcout:0x0000 
# UVM_INFO @ 710: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 710: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 710: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 710: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 710: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 710: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 710: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 720: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 720: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3038 pc:0x3037 instrmem_rd:0x1 ACTUAL: npc:0x3037 pc:0x3036 instrmem_rd:0x1 
# UVM_INFO @ 720: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 720: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x4 dr:0x0 imm5:0x0a imm:0x1 instruction:0x512a npc_in:0x3037 
# UVM_INFO @ 720: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3036 ir_var:0x5cc3 
# UVM_INFO @ 720: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3036 ir_var:0x5cc3 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3036 ir_var:0x5cc3 
# UVM_INFO @ 720: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 720: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x0 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5540 pcout:0x0000 ACTUAL: sr1:0x5 sr2:0x0 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5540 pcout:0x0000 
# UVM_INFO @ 720: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 720: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 720: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 720: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 720: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 720: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 720: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 730: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 730: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3039 pc:0x3038 instrmem_rd:0x1 ACTUAL: npc:0x3038 pc:0x3037 instrmem_rd:0x1 
# UVM_INFO @ 730: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 730: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x3 dr:0x1 imm5:0x1e imm:0x1 instruction:0x52fe npc_in:0x3038 
# UVM_INFO @ 730: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3037 ir_var:0x512a 
# UVM_INFO @ 730: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3037 ir_var:0x512a ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3037 ir_var:0x512a 
# UVM_INFO @ 730: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 730: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x3 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5cc3 pcout:0x0000 ACTUAL: sr1:0x3 sr2:0x3 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5cc3 pcout:0x0000 
# UVM_INFO @ 730: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 730: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 730: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 730: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 730: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 730: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 730: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 740: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 740: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x303a pc:0x3039 instrmem_rd:0x1 ACTUAL: npc:0x3039 pc:0x3038 instrmem_rd:0x1 
# UVM_INFO @ 740: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 740: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x5 dr:0x7 imm5:0x17 imm:0x1 instruction:0x5f77 npc_in:0x3039 
# UVM_INFO @ 740: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3038 ir_var:0x52fe 
# UVM_INFO @ 740: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3038 ir_var:0x52fe ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3038 ir_var:0x52fe 
# UVM_INFO @ 740: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 740: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x2 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x512a pcout:0x0000 ACTUAL: sr1:0x4 sr2:0x2 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x512a pcout:0x0000 
# UVM_INFO @ 740: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 740: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 740: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 740: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 740: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 740: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 740: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 750: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 750: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x303b pc:0x303a instrmem_rd:0x1 ACTUAL: npc:0x303a pc:0x3039 instrmem_rd:0x1 
# UVM_INFO @ 750: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 750: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x7 sr2:0x1 dr:0x0 imm:0x0 instruction:0x51c1 npc_in:0x303a 
# UVM_INFO @ 750: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3039 ir_var:0x5f77 
# UVM_INFO @ 750: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3039 ir_var:0x5f77 ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3039 ir_var:0x5f77 
# UVM_INFO @ 750: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 750: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x6 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x52fe pcout:0x0000 ACTUAL: sr1:0x3 sr2:0x6 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x52fe pcout:0x0000 
# UVM_INFO @ 750: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 750: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 750: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 750: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 750: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 750: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 750: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 760: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 760: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x303c pc:0x303b instrmem_rd:0x1 ACTUAL: npc:0x303b pc:0x303a instrmem_rd:0x1 
# UVM_INFO @ 760: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 760: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x7 dr:0x5 imm5:0x0d imm:0x1 instruction:0x5bed npc_in:0x303b 
# UVM_INFO @ 760: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x303a ir_var:0x51c1 
# UVM_INFO @ 760: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x303a ir_var:0x51c1 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x303a ir_var:0x51c1 
# UVM_INFO @ 760: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 760: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x7 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5f77 pcout:0x0000 ACTUAL: sr1:0x5 sr2:0x7 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5f77 pcout:0x0000 
# UVM_INFO @ 760: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 760: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 760: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 760: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 760: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 760: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 760: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 770: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 770: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x303d pc:0x303c instrmem_rd:0x1 ACTUAL: npc:0x303c pc:0x303b instrmem_rd:0x1 
# UVM_INFO @ 770: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 770: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x1 sr2:0x0 dr:0x0 imm:0x0 instruction:0x5040 npc_in:0x303c 
# UVM_INFO @ 770: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x303b ir_var:0x5bed 
# UVM_INFO @ 770: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x303b ir_var:0x5bed ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x303b ir_var:0x5bed 
# UVM_INFO @ 770: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 770: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x1 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x51c1 pcout:0x0000 ACTUAL: sr1:0x7 sr2:0x1 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x51c1 pcout:0x0000 
# UVM_INFO @ 770: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 770: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 770: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 770: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 770: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 770: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 770: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 780: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 780: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x303e pc:0x303d instrmem_rd:0x1 ACTUAL: npc:0x303d pc:0x303c instrmem_rd:0x1 
# UVM_INFO @ 780: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 780: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x5 sr2:0x3 dr:0x3 imm:0x0 instruction:0x5743 npc_in:0x303d 
# UVM_INFO @ 780: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x303c ir_var:0x5040 
# UVM_INFO @ 780: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x303c ir_var:0x5040 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x303c ir_var:0x5040 
# UVM_INFO @ 780: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 780: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x5 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5bed pcout:0x0000 ACTUAL: sr1:0x7 sr2:0x5 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5bed pcout:0x0000 
# UVM_INFO @ 780: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 780: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 780: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 780: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 780: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 780: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 780: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 790: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 790: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x303f pc:0x303e instrmem_rd:0x1 ACTUAL: npc:0x303e pc:0x303d instrmem_rd:0x1 
# UVM_INFO @ 790: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 790: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x4 sr2:0x6 dr:0x4 imm:0x0 instruction:0x5906 npc_in:0x303e 
# UVM_INFO @ 790: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x303d ir_var:0x5743 
# UVM_INFO @ 790: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x303d ir_var:0x5743 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x303d ir_var:0x5743 
# UVM_INFO @ 790: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 790: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5040 pcout:0x0000 ACTUAL: sr1:0x1 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5040 pcout:0x0000 
# UVM_INFO @ 790: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 790: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 790: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 790: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 790: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 790: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 790: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 800: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 800: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3040 pc:0x303f instrmem_rd:0x1 ACTUAL: npc:0x303f pc:0x303e instrmem_rd:0x1 
# UVM_INFO @ 800: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 800: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x3 sr2:0x6 dr:0x4 imm:0x0 instruction:0x58c6 npc_in:0x303f 
# UVM_INFO @ 800: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x303e ir_var:0x5906 
# UVM_INFO @ 800: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x303e ir_var:0x5906 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x303e ir_var:0x5906 
# UVM_INFO @ 800: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 800: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x3 dr:0x3 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5743 pcout:0x0000 ACTUAL: sr1:0x5 sr2:0x3 dr:0x3 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5743 pcout:0x0000 
# UVM_INFO @ 800: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 800: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 800: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 800: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 800: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 800: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 800: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 810: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 810: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3041 pc:0x3040 instrmem_rd:0x1 ACTUAL: npc:0x3040 pc:0x303f instrmem_rd:0x1 
# UVM_INFO @ 810: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 810: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x6 dr:0x5 imm5:0x07 imm:0x1 instruction:0x5ba7 npc_in:0x3040 
# UVM_INFO @ 810: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x303f ir_var:0x58c6 
# UVM_INFO @ 810: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x303f ir_var:0x58c6 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x303f ir_var:0x58c6 
# UVM_INFO @ 810: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 810: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x6 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5906 pcout:0x0000 ACTUAL: sr1:0x4 sr2:0x6 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5906 pcout:0x0000 
# UVM_INFO @ 810: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 810: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 810: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 810: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 810: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 810: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 810: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 820: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 820: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3042 pc:0x3041 instrmem_rd:0x1 ACTUAL: npc:0x3041 pc:0x3040 instrmem_rd:0x1 
# UVM_INFO @ 820: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 820: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x4 sr2:0x2 dr:0x1 imm:0x0 instruction:0x5302 npc_in:0x3041 
# UVM_INFO @ 820: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3040 ir_var:0x5ba7 
# UVM_INFO @ 820: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3040 ir_var:0x5ba7 ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3040 ir_var:0x5ba7 
# UVM_INFO @ 820: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 820: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x6 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x58c6 pcout:0x0000 ACTUAL: sr1:0x3 sr2:0x6 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x58c6 pcout:0x0000 
# UVM_INFO @ 820: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 820: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 820: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 820: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 820: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 820: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 820: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 830: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 830: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3043 pc:0x3042 instrmem_rd:0x1 ACTUAL: npc:0x3042 pc:0x3041 instrmem_rd:0x1 
# UVM_INFO @ 830: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 830: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x6 dr:0x0 imm5:0x01 imm:0x1 instruction:0x51a1 npc_in:0x3042 
# UVM_INFO @ 830: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3041 ir_var:0x5302 
# UVM_INFO @ 830: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3041 ir_var:0x5302 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3041 ir_var:0x5302 
# UVM_INFO @ 830: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 830: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x7 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5ba7 pcout:0x0000 ACTUAL: sr1:0x6 sr2:0x7 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5ba7 pcout:0x0000 
# UVM_INFO @ 830: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 830: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 830: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 830: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 830: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 830: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 830: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 840: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 840: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3044 pc:0x3043 instrmem_rd:0x1 ACTUAL: npc:0x3043 pc:0x3042 instrmem_rd:0x1 
# UVM_INFO @ 840: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 840: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x3 dr:0x4 imm5:0x19 imm:0x1 instruction:0x58f9 npc_in:0x3043 
# UVM_INFO @ 840: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3042 ir_var:0x51a1 
# UVM_INFO @ 840: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3042 ir_var:0x51a1 ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3042 ir_var:0x51a1 
# UVM_INFO @ 840: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 840: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x2 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5302 pcout:0x0000 ACTUAL: sr1:0x4 sr2:0x2 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5302 pcout:0x0000 
# UVM_INFO @ 840: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 840: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 840: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 840: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 840: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 840: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 840: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 850: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 850: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3045 pc:0x3044 instrmem_rd:0x1 ACTUAL: npc:0x3044 pc:0x3043 instrmem_rd:0x1 
# UVM_INFO @ 850: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 850: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x3 dr:0x5 imm5:0x07 imm:0x1 instruction:0x5ae7 npc_in:0x3044 
# UVM_INFO @ 850: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3043 ir_var:0x58f9 
# UVM_INFO @ 850: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3043 ir_var:0x58f9 ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3043 ir_var:0x58f9 
# UVM_INFO @ 850: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 850: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x1 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x51a1 pcout:0x0000 ACTUAL: sr1:0x6 sr2:0x1 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x51a1 pcout:0x0000 
# UVM_INFO @ 850: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 850: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 850: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 850: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 850: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 850: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 850: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 860: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 860: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3046 pc:0x3045 instrmem_rd:0x1 ACTUAL: npc:0x3045 pc:0x3044 instrmem_rd:0x1 
# UVM_INFO @ 860: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 860: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x4 sr2:0x4 dr:0x6 imm:0x0 instruction:0x5d04 npc_in:0x3045 
# UVM_INFO @ 860: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3044 ir_var:0x5ae7 
# UVM_INFO @ 860: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3044 ir_var:0x5ae7 ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3044 ir_var:0x5ae7 
# UVM_INFO @ 860: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 860: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x1 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x58f9 pcout:0x0000 ACTUAL: sr1:0x3 sr2:0x1 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x58f9 pcout:0x0000 
# UVM_INFO @ 860: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 860: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 860: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 860: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 860: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 860: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 860: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 870: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 870: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3047 pc:0x3046 instrmem_rd:0x1 ACTUAL: npc:0x3046 pc:0x3045 instrmem_rd:0x1 
# UVM_INFO @ 870: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 870: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x3 dr:0x7 imm5:0x18 imm:0x1 instruction:0x5ef8 npc_in:0x3046 
# UVM_INFO @ 870: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3045 ir_var:0x5d04 
# UVM_INFO @ 870: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3045 ir_var:0x5d04 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3045 ir_var:0x5d04 
# UVM_INFO @ 870: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 870: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x7 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5ae7 pcout:0x0000 ACTUAL: sr1:0x3 sr2:0x7 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5ae7 pcout:0x0000 
# UVM_INFO @ 870: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 870: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 870: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 870: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 870: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 870: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 870: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 880: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 880: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3048 pc:0x3047 instrmem_rd:0x1 ACTUAL: npc:0x3047 pc:0x3046 instrmem_rd:0x1 
# UVM_INFO @ 880: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 880: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x6 dr:0x3 imm5:0x1d imm:0x1 instruction:0x57bd npc_in:0x3047 
# UVM_INFO @ 880: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3046 ir_var:0x5ef8 
# UVM_INFO @ 880: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3046 ir_var:0x5ef8 ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3046 ir_var:0x5ef8 
# UVM_INFO @ 880: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 880: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x4 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5d04 pcout:0x0000 ACTUAL: sr1:0x4 sr2:0x4 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5d04 pcout:0x0000 
# UVM_INFO @ 880: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 880: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 880: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 880: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 880: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 880: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 880: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 890: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 890: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3049 pc:0x3048 instrmem_rd:0x1 ACTUAL: npc:0x3048 pc:0x3047 instrmem_rd:0x1 
# UVM_INFO @ 890: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 890: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x2 sr2:0x0 dr:0x6 imm:0x0 instruction:0x5c80 npc_in:0x3048 
# UVM_INFO @ 890: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3047 ir_var:0x57bd 
# UVM_INFO @ 890: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3047 ir_var:0x57bd ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3047 ir_var:0x57bd 
# UVM_INFO @ 890: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 890: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x0 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5ef8 pcout:0x0000 ACTUAL: sr1:0x3 sr2:0x0 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5ef8 pcout:0x0000 
# UVM_INFO @ 890: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 890: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 890: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 890: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 890: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 890: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 890: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 900: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 900: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x304a pc:0x3049 instrmem_rd:0x1 ACTUAL: npc:0x3049 pc:0x3048 instrmem_rd:0x1 
# UVM_INFO @ 900: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 900: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x2 sr2:0x3 dr:0x3 imm:0x0 instruction:0x5683 npc_in:0x3049 
# UVM_INFO @ 900: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3048 ir_var:0x5c80 
# UVM_INFO @ 900: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3048 ir_var:0x5c80 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3048 ir_var:0x5c80 
# UVM_INFO @ 900: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 900: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x5 dr:0x3 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x57bd pcout:0x0000 ACTUAL: sr1:0x6 sr2:0x5 dr:0x3 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x57bd pcout:0x0000 
# UVM_INFO @ 900: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 900: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 900: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 900: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 900: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 900: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 900: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 910: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 910: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x304b pc:0x304a instrmem_rd:0x1 ACTUAL: npc:0x304a pc:0x3049 instrmem_rd:0x1 
# UVM_INFO @ 910: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 910: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x5 sr2:0x2 dr:0x1 imm:0x0 instruction:0x5342 npc_in:0x304a 
# UVM_INFO @ 910: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3049 ir_var:0x5683 
# UVM_INFO @ 910: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3049 ir_var:0x5683 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3049 ir_var:0x5683 
# UVM_INFO @ 910: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 910: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x0 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5c80 pcout:0x0000 ACTUAL: sr1:0x2 sr2:0x0 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5c80 pcout:0x0000 
# UVM_INFO @ 910: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 910: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 910: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 910: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 910: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 910: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 910: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 920: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 920: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x304c pc:0x304b instrmem_rd:0x1 ACTUAL: npc:0x304b pc:0x304a instrmem_rd:0x1 
# UVM_INFO @ 920: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 920: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x5 dr:0x0 imm5:0x10 imm:0x1 instruction:0x5170 npc_in:0x304b 
# UVM_INFO @ 920: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x304a ir_var:0x5342 
# UVM_INFO @ 920: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x304a ir_var:0x5342 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x304a ir_var:0x5342 
# UVM_INFO @ 920: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 920: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x3 dr:0x3 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5683 pcout:0x0000 ACTUAL: sr1:0x2 sr2:0x3 dr:0x3 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5683 pcout:0x0000 
# UVM_INFO @ 920: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 920: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 920: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 920: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 920: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 920: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 920: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 930: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 930: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x304d pc:0x304c instrmem_rd:0x1 ACTUAL: npc:0x304c pc:0x304b instrmem_rd:0x1 
# UVM_INFO @ 930: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 930: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x0 dr:0x7 imm5:0x14 imm:0x1 instruction:0x5e34 npc_in:0x304c 
# UVM_INFO @ 930: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x304b ir_var:0x5170 
# UVM_INFO @ 930: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x304b ir_var:0x5170 ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x304b ir_var:0x5170 
# UVM_INFO @ 930: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 930: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x2 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5342 pcout:0x0000 ACTUAL: sr1:0x5 sr2:0x2 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5342 pcout:0x0000 
# UVM_INFO @ 930: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 930: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 930: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 930: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 930: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 930: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 930: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 940: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 940: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x304e pc:0x304d instrmem_rd:0x1 ACTUAL: npc:0x304d pc:0x304c instrmem_rd:0x1 
# UVM_INFO @ 940: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 940: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x1 dr:0x4 imm5:0x01 imm:0x1 instruction:0x5861 npc_in:0x304d 
# UVM_INFO @ 940: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x304c ir_var:0x5e34 
# UVM_INFO @ 940: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x304c ir_var:0x5e34 ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x304c ir_var:0x5e34 
# UVM_INFO @ 940: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 940: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5170 pcout:0x0000 ACTUAL: sr1:0x5 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5170 pcout:0x0000 
# UVM_INFO @ 940: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 940: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 940: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 940: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 940: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 940: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 940: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 950: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 950: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x304f pc:0x304e instrmem_rd:0x1 ACTUAL: npc:0x304e pc:0x304d instrmem_rd:0x1 
# UVM_INFO @ 950: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 950: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x6 dr:0x6 imm5:0x1f imm:0x1 instruction:0x5dbf npc_in:0x304e 
# UVM_INFO @ 950: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x304d ir_var:0x5861 
# UVM_INFO @ 950: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x304d ir_var:0x5861 ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x304d ir_var:0x5861 
# UVM_INFO @ 950: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 950: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x4 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5e34 pcout:0x0000 ACTUAL: sr1:0x0 sr2:0x4 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5e34 pcout:0x0000 
# UVM_INFO @ 950: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 950: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 950: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 950: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 950: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 950: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 950: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 960: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 960: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3050 pc:0x304f instrmem_rd:0x1 ACTUAL: npc:0x304f pc:0x304e instrmem_rd:0x1 
# UVM_INFO @ 960: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 960: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x1 sr2:0x7 dr:0x2 imm:0x0 instruction:0x5447 npc_in:0x304f 
# UVM_INFO @ 960: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x304e ir_var:0x5dbf 
# UVM_INFO @ 960: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x304e ir_var:0x5dbf ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x304e ir_var:0x5dbf 
# UVM_INFO @ 960: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 960: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x1 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5861 pcout:0x0000 ACTUAL: sr1:0x1 sr2:0x1 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5861 pcout:0x0000 
# UVM_INFO @ 960: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 960: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 960: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 960: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 960: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 960: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 960: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 970: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 970: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3051 pc:0x3050 instrmem_rd:0x1 ACTUAL: npc:0x3050 pc:0x304f instrmem_rd:0x1 
# UVM_INFO @ 970: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 970: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x3 dr:0x2 imm5:0x15 imm:0x1 instruction:0x54f5 npc_in:0x3050 
# UVM_INFO @ 970: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x304f ir_var:0x5447 
# UVM_INFO @ 970: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x304f ir_var:0x5447 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x304f ir_var:0x5447 
# UVM_INFO @ 970: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 970: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x7 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5dbf pcout:0x0000 ACTUAL: sr1:0x6 sr2:0x7 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5dbf pcout:0x0000 
# UVM_INFO @ 970: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 970: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 970: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 970: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 970: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 970: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 970: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 980: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 980: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3052 pc:0x3051 instrmem_rd:0x1 ACTUAL: npc:0x3051 pc:0x3050 instrmem_rd:0x1 
# UVM_INFO @ 980: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 980: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x1 dr:0x4 imm5:0x1d imm:0x1 instruction:0x587d npc_in:0x3051 
# UVM_INFO @ 980: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3050 ir_var:0x54f5 
# UVM_INFO @ 980: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3050 ir_var:0x54f5 ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3050 ir_var:0x54f5 
# UVM_INFO @ 980: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 980: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x7 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5447 pcout:0x0000 ACTUAL: sr1:0x1 sr2:0x7 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5447 pcout:0x0000 
# UVM_INFO @ 980: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 980: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 980: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 980: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 980: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 980: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 980: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 990: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 990: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3053 pc:0x3052 instrmem_rd:0x1 ACTUAL: npc:0x3052 pc:0x3051 instrmem_rd:0x1 
# UVM_INFO @ 990: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 990: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x7 dr:0x2 imm5:0x0e imm:0x1 instruction:0x55ee npc_in:0x3052 
# UVM_INFO @ 990: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3051 ir_var:0x587d 
# UVM_INFO @ 990: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3051 ir_var:0x587d ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3051 ir_var:0x587d 
# UVM_INFO @ 990: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 990: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x5 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x54f5 pcout:0x0000 ACTUAL: sr1:0x3 sr2:0x5 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x54f5 pcout:0x0000 
# UVM_INFO @ 990: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 990: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 990: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 990: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 990: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 990: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 990: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1000: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1000: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3054 pc:0x3053 instrmem_rd:0x1 ACTUAL: npc:0x3053 pc:0x3052 instrmem_rd:0x1 
# UVM_INFO @ 1000: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1000: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x4 sr2:0x0 dr:0x4 imm:0x0 instruction:0x5900 npc_in:0x3053 
# UVM_INFO @ 1000: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3052 ir_var:0x55ee 
# UVM_INFO @ 1000: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3052 ir_var:0x55ee ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3052 ir_var:0x55ee 
# UVM_INFO @ 1000: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1000: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x5 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x587d pcout:0x0000 ACTUAL: sr1:0x1 sr2:0x5 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x587d pcout:0x0000 
# UVM_INFO @ 1000: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1000: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 1000: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1000: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1000: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1000: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1000: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1010: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1010: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3055 pc:0x3054 instrmem_rd:0x1 ACTUAL: npc:0x3054 pc:0x3053 instrmem_rd:0x1 
# UVM_INFO @ 1010: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1010: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x3 sr2:0x4 dr:0x0 imm:0x0 instruction:0x50c4 npc_in:0x3054 
# UVM_INFO @ 1010: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3053 ir_var:0x5900 
# UVM_INFO @ 1010: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3053 ir_var:0x5900 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3053 ir_var:0x5900 
# UVM_INFO @ 1010: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1010: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x6 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x55ee pcout:0x0000 ACTUAL: sr1:0x7 sr2:0x6 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x55ee pcout:0x0000 
# UVM_INFO @ 1010: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1010: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 1010: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1010: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1010: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1010: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1010: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1020: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1020: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3056 pc:0x3055 instrmem_rd:0x1 ACTUAL: npc:0x3055 pc:0x3054 instrmem_rd:0x1 
# UVM_INFO @ 1020: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1020: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x4 dr:0x2 imm5:0x03 imm:0x1 instruction:0x5523 npc_in:0x3055 
# UVM_INFO @ 1020: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3054 ir_var:0x50c4 
# UVM_INFO @ 1020: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3054 ir_var:0x50c4 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3054 ir_var:0x50c4 
# UVM_INFO @ 1020: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1020: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x0 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5900 pcout:0x0000 ACTUAL: sr1:0x4 sr2:0x0 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5900 pcout:0x0000 
# UVM_INFO @ 1020: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1020: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 1020: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1020: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1020: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1020: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x1 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x1 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1020: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1030: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1030: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3057 pc:0x3056 instrmem_rd:0x1 ACTUAL: npc:0x3056 pc:0x3055 instrmem_rd:0x1 
# UVM_INFO @ 1030: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1030: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x2 dr:0x6 imm5:0x16 imm:0x1 instruction:0x5cb6 npc_in:0x3056 
# UVM_INFO @ 1030: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3055 ir_var:0x5523 
# UVM_INFO @ 1030: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3055 ir_var:0x5523 ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3055 ir_var:0x5523 
# UVM_INFO @ 1030: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1030: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x4 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x50c4 pcout:0x0000 ACTUAL: sr1:0x3 sr2:0x4 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x50c4 pcout:0x0000 
# UVM_INFO @ 1030: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1030: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 1030: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1030: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1030: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1030: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1030: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1040: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1040: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3058 pc:0x3057 instrmem_rd:0x1 ACTUAL: npc:0x3057 pc:0x3056 instrmem_rd:0x1 
# UVM_INFO @ 1040: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1040: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x6 sr2:0x1 dr:0x0 imm:0x0 instruction:0x5181 npc_in:0x3057 
# UVM_INFO @ 1040: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3056 ir_var:0x5cb6 
# UVM_INFO @ 1040: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3056 ir_var:0x5cb6 ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3056 ir_var:0x5cb6 
# UVM_INFO @ 1040: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1040: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x3 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5523 pcout:0x0000 ACTUAL: sr1:0x4 sr2:0x3 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5523 pcout:0x0000 
# UVM_INFO @ 1040: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1040: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 1040: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1040: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1040: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1040: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1040: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1050: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1050: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3059 pc:0x3058 instrmem_rd:0x1 ACTUAL: npc:0x3058 pc:0x3057 instrmem_rd:0x1 
# UVM_INFO @ 1050: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1050: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x0 sr2:0x1 dr:0x6 imm:0x0 instruction:0x5c01 npc_in:0x3058 
# UVM_INFO @ 1050: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3057 ir_var:0x5181 
# UVM_INFO @ 1050: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3057 ir_var:0x5181 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3057 ir_var:0x5181 
# UVM_INFO @ 1050: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1050: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x6 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5cb6 pcout:0x0000 ACTUAL: sr1:0x2 sr2:0x6 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5cb6 pcout:0x0000 
# UVM_INFO @ 1050: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1050: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 1050: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1050: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1050: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1050: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1050: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1060: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1060: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x305a pc:0x3059 instrmem_rd:0x1 ACTUAL: npc:0x3059 pc:0x3058 instrmem_rd:0x1 
# UVM_INFO @ 1060: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1060: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x6 sr2:0x3 dr:0x4 imm:0x0 instruction:0x5983 npc_in:0x3059 
# UVM_INFO @ 1060: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3058 ir_var:0x5c01 
# UVM_INFO @ 1060: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3058 ir_var:0x5c01 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3058 ir_var:0x5c01 
# UVM_INFO @ 1060: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1060: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x1 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5181 pcout:0x0000 ACTUAL: sr1:0x6 sr2:0x1 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5181 pcout:0x0000 
# UVM_INFO @ 1060: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1060: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 1060: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1060: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1060: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1060: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1060: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1070: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1070: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x305b pc:0x305a instrmem_rd:0x1 ACTUAL: npc:0x305a pc:0x3059 instrmem_rd:0x1 
# UVM_INFO @ 1070: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1070: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x7 dr:0x3 imm5:0x1a imm:0x1 instruction:0x57fa npc_in:0x305a 
# UVM_INFO @ 1070: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3059 ir_var:0x5983 
# UVM_INFO @ 1070: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3059 ir_var:0x5983 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3059 ir_var:0x5983 
# UVM_INFO @ 1070: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1070: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x1 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5c01 pcout:0x0000 ACTUAL: sr1:0x0 sr2:0x1 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5c01 pcout:0x0000 
# UVM_INFO @ 1070: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1070: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 1070: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1070: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1070: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1070: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1070: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1080: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1080: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x305c pc:0x305b instrmem_rd:0x1 ACTUAL: npc:0x305b pc:0x305a instrmem_rd:0x1 
# UVM_INFO @ 1080: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1080: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x2 dr:0x3 imm5:0x1a imm:0x1 instruction:0x56ba npc_in:0x305b 
# UVM_INFO @ 1080: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x305a ir_var:0x57fa 
# UVM_INFO @ 1080: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x305a ir_var:0x57fa ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x305a ir_var:0x57fa 
# UVM_INFO @ 1080: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1080: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x3 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5983 pcout:0x0000 ACTUAL: sr1:0x6 sr2:0x3 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5983 pcout:0x0000 
# UVM_INFO @ 1080: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1080: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 1080: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1080: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1080: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1080: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1080: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1090: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1090: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x305d pc:0x305c instrmem_rd:0x1 ACTUAL: npc:0x305c pc:0x305b instrmem_rd:0x1 
# UVM_INFO @ 1090: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1090: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x7 sr2:0x6 dr:0x0 imm:0x0 instruction:0x51c6 npc_in:0x305c 
# UVM_INFO @ 1090: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x305b ir_var:0x56ba 
# UVM_INFO @ 1090: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x305b ir_var:0x56ba ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x305b ir_var:0x56ba 
# UVM_INFO @ 1090: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1090: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x2 dr:0x3 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x57fa pcout:0x0000 ACTUAL: sr1:0x7 sr2:0x2 dr:0x3 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x57fa pcout:0x0000 
# UVM_INFO @ 1090: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1090: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 1090: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1090: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1090: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1090: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1090: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1100: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1100: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x305e pc:0x305d instrmem_rd:0x1 ACTUAL: npc:0x305d pc:0x305c instrmem_rd:0x1 
# UVM_INFO @ 1100: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1100: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x1 dr:0x5 imm5:0x02 imm:0x1 instruction:0x5a62 npc_in:0x305d 
# UVM_INFO @ 1100: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x305c ir_var:0x51c6 
# UVM_INFO @ 1100: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x305c ir_var:0x51c6 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x305c ir_var:0x51c6 
# UVM_INFO @ 1100: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1100: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x2 dr:0x3 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x56ba pcout:0x0000 ACTUAL: sr1:0x2 sr2:0x2 dr:0x3 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x56ba pcout:0x0000 
# UVM_INFO @ 1100: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1100: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 1100: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1100: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1100: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1100: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1100: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1110: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1110: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x305f pc:0x305e instrmem_rd:0x1 ACTUAL: npc:0x305e pc:0x305d instrmem_rd:0x1 
# UVM_INFO @ 1110: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1110: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x4 dr:0x5 imm5:0x02 imm:0x1 instruction:0x5b22 npc_in:0x305e 
# UVM_INFO @ 1110: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x305d ir_var:0x5a62 
# UVM_INFO @ 1110: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x305d ir_var:0x5a62 ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x305d ir_var:0x5a62 
# UVM_INFO @ 1110: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1110: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x6 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x51c6 pcout:0x0000 ACTUAL: sr1:0x7 sr2:0x6 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x51c6 pcout:0x0000 
# UVM_INFO @ 1110: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1110: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 1110: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1110: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1110: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1110: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1110: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1120: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1120: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3060 pc:0x305f instrmem_rd:0x1 ACTUAL: npc:0x305f pc:0x305e instrmem_rd:0x1 
# UVM_INFO @ 1120: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1120: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x4 sr2:0x6 dr:0x2 imm:0x0 instruction:0x5506 npc_in:0x305f 
# UVM_INFO @ 1120: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x305e ir_var:0x5b22 
# UVM_INFO @ 1120: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x305e ir_var:0x5b22 ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x305e ir_var:0x5b22 
# UVM_INFO @ 1120: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1120: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x2 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5a62 pcout:0x0000 ACTUAL: sr1:0x1 sr2:0x2 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5a62 pcout:0x0000 
# UVM_INFO @ 1120: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1120: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 1120: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1120: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1120: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1120: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1120: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1130: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1130: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3061 pc:0x3060 instrmem_rd:0x1 ACTUAL: npc:0x3060 pc:0x305f instrmem_rd:0x1 
# UVM_INFO @ 1130: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1130: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x4 dr:0x6 imm5:0x01 imm:0x1 instruction:0x5d21 npc_in:0x3060 
# UVM_INFO @ 1130: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x305f ir_var:0x5506 
# UVM_INFO @ 1130: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x305f ir_var:0x5506 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x305f ir_var:0x5506 
# UVM_INFO @ 1130: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1130: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x2 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5b22 pcout:0x0000 ACTUAL: sr1:0x4 sr2:0x2 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5b22 pcout:0x0000 
# UVM_INFO @ 1130: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1130: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 1130: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1130: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1130: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1130: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1130: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1140: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1140: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3062 pc:0x3061 instrmem_rd:0x1 ACTUAL: npc:0x3061 pc:0x3060 instrmem_rd:0x1 
# UVM_INFO @ 1140: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1140: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x6 sr2:0x0 dr:0x4 imm:0x0 instruction:0x5980 npc_in:0x3061 
# UVM_INFO @ 1140: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3060 ir_var:0x5d21 
# UVM_INFO @ 1140: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3060 ir_var:0x5d21 ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3060 ir_var:0x5d21 
# UVM_INFO @ 1140: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1140: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x6 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5506 pcout:0x0000 ACTUAL: sr1:0x4 sr2:0x6 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5506 pcout:0x0000 
# UVM_INFO @ 1140: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1140: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 1140: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1140: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1140: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1140: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1140: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1150: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1150: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3063 pc:0x3062 instrmem_rd:0x1 ACTUAL: npc:0x3062 pc:0x3061 instrmem_rd:0x1 
# UVM_INFO @ 1150: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1150: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x2 dr:0x1 imm5:0x12 imm:0x1 instruction:0x52b2 npc_in:0x3062 
# UVM_INFO @ 1150: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3061 ir_var:0x5980 
# UVM_INFO @ 1150: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3061 ir_var:0x5980 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3061 ir_var:0x5980 
# UVM_INFO @ 1150: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1150: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x1 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5d21 pcout:0x0000 ACTUAL: sr1:0x4 sr2:0x1 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5d21 pcout:0x0000 
# UVM_INFO @ 1150: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1150: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 1150: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1150: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1150: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1150: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1150: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1160: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1160: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3064 pc:0x3063 instrmem_rd:0x1 ACTUAL: npc:0x3063 pc:0x3062 instrmem_rd:0x1 
# UVM_INFO @ 1160: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1160: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x6 dr:0x4 imm5:0x03 imm:0x1 instruction:0x59a3 npc_in:0x3063 
# UVM_INFO @ 1160: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3062 ir_var:0x52b2 
# UVM_INFO @ 1160: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3062 ir_var:0x52b2 ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3062 ir_var:0x52b2 
# UVM_INFO @ 1160: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1160: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x0 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5980 pcout:0x0000 ACTUAL: sr1:0x6 sr2:0x0 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5980 pcout:0x0000 
# UVM_INFO @ 1160: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1160: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 1160: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1160: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1160: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1160: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1160: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1170: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1170: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3065 pc:0x3064 instrmem_rd:0x1 ACTUAL: npc:0x3064 pc:0x3063 instrmem_rd:0x1 
# UVM_INFO @ 1170: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1170: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x1 sr2:0x3 dr:0x7 imm:0x0 instruction:0x5e43 npc_in:0x3064 
# UVM_INFO @ 1170: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3063 ir_var:0x59a3 
# UVM_INFO @ 1170: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3063 ir_var:0x59a3 ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3063 ir_var:0x59a3 
# UVM_INFO @ 1170: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1170: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x2 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x52b2 pcout:0x0000 ACTUAL: sr1:0x2 sr2:0x2 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x52b2 pcout:0x0000 
# UVM_INFO @ 1170: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1170: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 1170: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1170: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1170: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1170: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1170: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1180: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1180: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3066 pc:0x3065 instrmem_rd:0x1 ACTUAL: npc:0x3065 pc:0x3064 instrmem_rd:0x1 
# UVM_INFO @ 1180: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1180: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x6 dr:0x6 imm5:0x0d imm:0x1 instruction:0x5dad npc_in:0x3065 
# UVM_INFO @ 1180: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3064 ir_var:0x5e43 
# UVM_INFO @ 1180: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3064 ir_var:0x5e43 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3064 ir_var:0x5e43 
# UVM_INFO @ 1180: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1180: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x3 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x59a3 pcout:0x0000 ACTUAL: sr1:0x6 sr2:0x3 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x59a3 pcout:0x0000 
# UVM_INFO @ 1180: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1180: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 1180: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1180: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1180: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1180: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1180: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1190: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1190: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3067 pc:0x3066 instrmem_rd:0x1 ACTUAL: npc:0x3066 pc:0x3065 instrmem_rd:0x1 
# UVM_INFO @ 1190: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1190: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x6 sr2:0x5 dr:0x0 imm:0x0 instruction:0x5185 npc_in:0x3066 
# UVM_INFO @ 1190: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3065 ir_var:0x5dad 
# UVM_INFO @ 1190: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3065 ir_var:0x5dad ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3065 ir_var:0x5dad 
# UVM_INFO @ 1190: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1190: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x3 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5e43 pcout:0x0000 ACTUAL: sr1:0x1 sr2:0x3 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5e43 pcout:0x0000 
# UVM_INFO @ 1190: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1190: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 1190: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1190: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1190: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1190: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1190: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1200: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1200: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3068 pc:0x3067 instrmem_rd:0x1 ACTUAL: npc:0x3067 pc:0x3066 instrmem_rd:0x1 
# UVM_INFO @ 1200: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1200: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x5 sr2:0x5 dr:0x5 imm:0x0 instruction:0x5b45 npc_in:0x3067 
# UVM_INFO @ 1200: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3066 ir_var:0x5185 
# UVM_INFO @ 1200: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3066 ir_var:0x5185 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3066 ir_var:0x5185 
# UVM_INFO @ 1200: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1200: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x5 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5dad pcout:0x0000 ACTUAL: sr1:0x6 sr2:0x5 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5dad pcout:0x0000 
# UVM_INFO @ 1200: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1200: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 1200: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1200: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1200: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1200: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1200: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1210: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1210: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3069 pc:0x3068 instrmem_rd:0x1 ACTUAL: npc:0x3068 pc:0x3067 instrmem_rd:0x1 
# UVM_INFO @ 1210: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1210: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x6 dr:0x2 imm5:0x0d imm:0x1 instruction:0x55ad npc_in:0x3068 
# UVM_INFO @ 1210: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3067 ir_var:0x5b45 
# UVM_INFO @ 1210: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3067 ir_var:0x5b45 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3067 ir_var:0x5b45 
# UVM_INFO @ 1210: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1210: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x5 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5185 pcout:0x0000 ACTUAL: sr1:0x6 sr2:0x5 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5185 pcout:0x0000 
# UVM_INFO @ 1210: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1210: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 1210: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1210: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1210: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1210: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1210: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1220: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1220: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x306a pc:0x3069 instrmem_rd:0x1 ACTUAL: npc:0x3069 pc:0x3068 instrmem_rd:0x1 
# UVM_INFO @ 1220: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1220: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x5 dr:0x7 imm5:0x1a imm:0x1 instruction:0x5f7a npc_in:0x3069 
# UVM_INFO @ 1220: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3068 ir_var:0x55ad 
# UVM_INFO @ 1220: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3068 ir_var:0x55ad ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3068 ir_var:0x55ad 
# UVM_INFO @ 1220: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1220: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x5 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5b45 pcout:0x0000 ACTUAL: sr1:0x5 sr2:0x5 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5b45 pcout:0x0000 
# UVM_INFO @ 1220: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1220: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 1220: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1220: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1220: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1220: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1220: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1230: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1230: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x306b pc:0x306a instrmem_rd:0x1 ACTUAL: npc:0x306a pc:0x3069 instrmem_rd:0x1 
# UVM_INFO @ 1230: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1230: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x5 dr:0x1 imm5:0x16 imm:0x1 instruction:0x5376 npc_in:0x306a 
# UVM_INFO @ 1230: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3069 ir_var:0x5f7a 
# UVM_INFO @ 1230: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3069 ir_var:0x5f7a ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3069 ir_var:0x5f7a 
# UVM_INFO @ 1230: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1230: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x5 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x55ad pcout:0x0000 ACTUAL: sr1:0x6 sr2:0x5 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x55ad pcout:0x0000 
# UVM_INFO @ 1230: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1230: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 1230: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1230: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1230: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1230: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1230: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1240: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1240: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x306c pc:0x306b instrmem_rd:0x1 ACTUAL: npc:0x306b pc:0x306a instrmem_rd:0x1 
# UVM_INFO @ 1240: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1240: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x2 dr:0x3 imm5:0x13 imm:0x1 instruction:0x56b3 npc_in:0x306b 
# UVM_INFO @ 1240: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x306a ir_var:0x5376 
# UVM_INFO @ 1240: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x306a ir_var:0x5376 ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x306a ir_var:0x5376 
# UVM_INFO @ 1240: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1240: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x2 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5f7a pcout:0x0000 ACTUAL: sr1:0x5 sr2:0x2 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5f7a pcout:0x0000 
# UVM_INFO @ 1240: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1240: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 1240: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1240: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1240: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1240: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1240: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1250: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1250: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x306d pc:0x306c instrmem_rd:0x1 ACTUAL: npc:0x306c pc:0x306b instrmem_rd:0x1 
# UVM_INFO @ 1250: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1250: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x1 sr2:0x3 dr:0x1 imm:0x0 instruction:0x5243 npc_in:0x306c 
# UVM_INFO @ 1250: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x306b ir_var:0x56b3 
# UVM_INFO @ 1250: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x306b ir_var:0x56b3 ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x306b ir_var:0x56b3 
# UVM_INFO @ 1250: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1250: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x6 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5376 pcout:0x0000 ACTUAL: sr1:0x5 sr2:0x6 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5376 pcout:0x0000 
# UVM_INFO @ 1250: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1250: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 1250: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1250: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1250: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1250: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1250: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1260: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1260: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x306e pc:0x306d instrmem_rd:0x1 ACTUAL: npc:0x306d pc:0x306c instrmem_rd:0x1 
# UVM_INFO @ 1260: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1260: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x0 sr2:0x3 dr:0x4 imm:0x0 instruction:0x5803 npc_in:0x306d 
# UVM_INFO @ 1260: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x306c ir_var:0x5243 
# UVM_INFO @ 1260: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x306c ir_var:0x5243 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x306c ir_var:0x5243 
# UVM_INFO @ 1260: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1260: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x3 dr:0x3 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x56b3 pcout:0x0000 ACTUAL: sr1:0x2 sr2:0x3 dr:0x3 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x56b3 pcout:0x0000 
# UVM_INFO @ 1260: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1260: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 1260: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1260: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1260: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1260: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x1 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x1 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1260: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1270: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1270: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x306f pc:0x306e instrmem_rd:0x1 ACTUAL: npc:0x306e pc:0x306d instrmem_rd:0x1 
# UVM_INFO @ 1270: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1270: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x0 sr2:0x0 dr:0x2 imm:0x0 instruction:0x5400 npc_in:0x306e 
# UVM_INFO @ 1270: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x306d ir_var:0x5803 
# UVM_INFO @ 1270: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x306d ir_var:0x5803 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x306d ir_var:0x5803 
# UVM_INFO @ 1270: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1270: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x3 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5243 pcout:0x0000 ACTUAL: sr1:0x1 sr2:0x3 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5243 pcout:0x0000 
# UVM_INFO @ 1270: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1270: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 1270: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1270: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1270: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1270: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1270: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1280: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1280: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3070 pc:0x306f instrmem_rd:0x1 ACTUAL: npc:0x306f pc:0x306e instrmem_rd:0x1 
# UVM_INFO @ 1280: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1280: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x7 dr:0x1 imm5:0x09 imm:0x1 instruction:0x53e9 npc_in:0x306f 
# UVM_INFO @ 1280: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x306e ir_var:0x5400 
# UVM_INFO @ 1280: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x306e ir_var:0x5400 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x306e ir_var:0x5400 
# UVM_INFO @ 1280: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1280: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x3 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5803 pcout:0x0000 ACTUAL: sr1:0x0 sr2:0x3 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5803 pcout:0x0000 
# UVM_INFO @ 1280: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1280: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 1280: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1280: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1280: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1280: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1280: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1290: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1290: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3071 pc:0x3070 instrmem_rd:0x1 ACTUAL: npc:0x3070 pc:0x306f instrmem_rd:0x1 
# UVM_INFO @ 1290: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1290: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x4 dr:0x7 imm5:0x1b imm:0x1 instruction:0x5f3b npc_in:0x3070 
# UVM_INFO @ 1290: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x306f ir_var:0x53e9 
# UVM_INFO @ 1290: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x306f ir_var:0x53e9 ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x306f ir_var:0x53e9 
# UVM_INFO @ 1290: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1290: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5400 pcout:0x0000 ACTUAL: sr1:0x0 sr2:0x0 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5400 pcout:0x0000 
# UVM_INFO @ 1290: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1290: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 1290: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1290: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1290: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1290: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1290: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1300: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1300: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3072 pc:0x3071 instrmem_rd:0x1 ACTUAL: npc:0x3071 pc:0x3070 instrmem_rd:0x1 
# UVM_INFO @ 1300: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1300: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x5 dr:0x5 imm5:0x05 imm:0x1 instruction:0x5b65 npc_in:0x3071 
# UVM_INFO @ 1300: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3070 ir_var:0x5f3b 
# UVM_INFO @ 1300: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3070 ir_var:0x5f3b ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3070 ir_var:0x5f3b 
# UVM_INFO @ 1300: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1300: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x1 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x53e9 pcout:0x0000 ACTUAL: sr1:0x7 sr2:0x1 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x53e9 pcout:0x0000 
# UVM_INFO @ 1300: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1300: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 1300: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1300: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1300: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1300: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1300: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1310: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1310: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3073 pc:0x3072 instrmem_rd:0x1 ACTUAL: npc:0x3072 pc:0x3071 instrmem_rd:0x1 
# UVM_INFO @ 1310: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1310: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x2 dr:0x4 imm5:0x0f imm:0x1 instruction:0x58af npc_in:0x3072 
# UVM_INFO @ 1310: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3071 ir_var:0x5b65 
# UVM_INFO @ 1310: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3071 ir_var:0x5b65 ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3071 ir_var:0x5b65 
# UVM_INFO @ 1310: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1310: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x3 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5f3b pcout:0x0000 ACTUAL: sr1:0x4 sr2:0x3 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5f3b pcout:0x0000 
# UVM_INFO @ 1310: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1310: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 1310: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1310: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1310: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1310: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1310: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1320: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1320: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3074 pc:0x3073 instrmem_rd:0x1 ACTUAL: npc:0x3073 pc:0x3072 instrmem_rd:0x1 
# UVM_INFO @ 1320: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1320: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x7 sr2:0x6 dr:0x3 imm:0x0 instruction:0x57c6 npc_in:0x3073 
# UVM_INFO @ 1320: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3072 ir_var:0x58af 
# UVM_INFO @ 1320: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3072 ir_var:0x58af ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3072 ir_var:0x58af 
# UVM_INFO @ 1320: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1320: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x5 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5b65 pcout:0x0000 ACTUAL: sr1:0x5 sr2:0x5 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5b65 pcout:0x0000 
# UVM_INFO @ 1320: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1320: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 1320: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1320: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1320: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1320: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1320: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1330: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1330: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3075 pc:0x3074 instrmem_rd:0x1 ACTUAL: npc:0x3074 pc:0x3073 instrmem_rd:0x1 
# UVM_INFO @ 1330: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1330: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x3 sr2:0x3 dr:0x2 imm:0x0 instruction:0x54c3 npc_in:0x3074 
# UVM_INFO @ 1330: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3073 ir_var:0x57c6 
# UVM_INFO @ 1330: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3073 ir_var:0x57c6 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3073 ir_var:0x57c6 
# UVM_INFO @ 1330: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1330: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x7 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x58af pcout:0x0000 ACTUAL: sr1:0x2 sr2:0x7 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x58af pcout:0x0000 
# UVM_INFO @ 1330: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1330: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 1330: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1330: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1330: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1330: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1330: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1340: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1340: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3076 pc:0x3075 instrmem_rd:0x1 ACTUAL: npc:0x3075 pc:0x3074 instrmem_rd:0x1 
# UVM_INFO @ 1340: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1340: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x6 sr2:0x5 dr:0x0 imm:0x0 instruction:0x5185 npc_in:0x3075 
# UVM_INFO @ 1340: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3074 ir_var:0x54c3 
# UVM_INFO @ 1340: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3074 ir_var:0x54c3 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3074 ir_var:0x54c3 
# UVM_INFO @ 1340: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1340: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x6 dr:0x3 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x57c6 pcout:0x0000 ACTUAL: sr1:0x7 sr2:0x6 dr:0x3 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x57c6 pcout:0x0000 
# UVM_INFO @ 1340: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1340: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 1340: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1340: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1340: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1340: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x1 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x1 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1340: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1350: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1350: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3077 pc:0x3076 instrmem_rd:0x1 ACTUAL: npc:0x3076 pc:0x3075 instrmem_rd:0x1 
# UVM_INFO @ 1350: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1350: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x5 dr:0x3 imm5:0x19 imm:0x1 instruction:0x5779 npc_in:0x3076 
# UVM_INFO @ 1350: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3075 ir_var:0x5185 
# UVM_INFO @ 1350: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3075 ir_var:0x5185 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3075 ir_var:0x5185 
# UVM_INFO @ 1350: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1350: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x3 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x54c3 pcout:0x0000 ACTUAL: sr1:0x3 sr2:0x3 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x54c3 pcout:0x0000 
# UVM_INFO @ 1350: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1350: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 1350: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1350: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1350: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1350: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1350: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1360: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1360: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3078 pc:0x3077 instrmem_rd:0x1 ACTUAL: npc:0x3077 pc:0x3076 instrmem_rd:0x1 
# UVM_INFO @ 1360: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1360: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x5 sr2:0x0 dr:0x3 imm:0x0 instruction:0x5740 npc_in:0x3077 
# UVM_INFO @ 1360: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3076 ir_var:0x5779 
# UVM_INFO @ 1360: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3076 ir_var:0x5779 ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3076 ir_var:0x5779 
# UVM_INFO @ 1360: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1360: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x5 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5185 pcout:0x0000 ACTUAL: sr1:0x6 sr2:0x5 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5185 pcout:0x0000 
# UVM_INFO @ 1360: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1360: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 1360: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1360: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1360: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1360: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1360: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1370: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1370: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3079 pc:0x3078 instrmem_rd:0x1 ACTUAL: npc:0x3078 pc:0x3077 instrmem_rd:0x1 
# UVM_INFO @ 1370: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1370: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x7 sr2:0x0 dr:0x3 imm:0x0 instruction:0x57c0 npc_in:0x3078 
# UVM_INFO @ 1370: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3077 ir_var:0x5740 
# UVM_INFO @ 1370: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3077 ir_var:0x5740 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3077 ir_var:0x5740 
# UVM_INFO @ 1370: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1370: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x1 dr:0x3 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5779 pcout:0x0000 ACTUAL: sr1:0x5 sr2:0x1 dr:0x3 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5779 pcout:0x0000 
# UVM_INFO @ 1370: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1370: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 1370: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1370: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1370: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1370: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1370: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1380: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1380: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x307a pc:0x3079 instrmem_rd:0x1 ACTUAL: npc:0x3079 pc:0x3078 instrmem_rd:0x1 
# UVM_INFO @ 1380: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1380: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x4 sr2:0x2 dr:0x1 imm:0x0 instruction:0x5302 npc_in:0x3079 
# UVM_INFO @ 1380: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3078 ir_var:0x57c0 
# UVM_INFO @ 1380: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3078 ir_var:0x57c0 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3078 ir_var:0x57c0 
# UVM_INFO @ 1380: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1380: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x0 dr:0x3 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5740 pcout:0x0000 ACTUAL: sr1:0x5 sr2:0x0 dr:0x3 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5740 pcout:0x0000 
# UVM_INFO @ 1380: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1380: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 1380: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1380: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1380: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1380: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1380: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1390: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1390: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x307b pc:0x307a instrmem_rd:0x1 ACTUAL: npc:0x307a pc:0x3079 instrmem_rd:0x1 
# UVM_INFO @ 1390: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1390: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x3 sr2:0x0 dr:0x7 imm:0x0 instruction:0x5ec0 npc_in:0x307a 
# UVM_INFO @ 1390: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3079 ir_var:0x5302 
# UVM_INFO @ 1390: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3079 ir_var:0x5302 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3079 ir_var:0x5302 
# UVM_INFO @ 1390: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1390: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x0 dr:0x3 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x57c0 pcout:0x0000 ACTUAL: sr1:0x7 sr2:0x0 dr:0x3 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x57c0 pcout:0x0000 
# UVM_INFO @ 1390: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1390: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 1390: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1390: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1390: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1390: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1390: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1400: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1400: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x307c pc:0x307b instrmem_rd:0x1 ACTUAL: npc:0x307b pc:0x307a instrmem_rd:0x1 
# UVM_INFO @ 1400: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1400: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x3 sr2:0x5 dr:0x4 imm:0x0 instruction:0x58c5 npc_in:0x307b 
# UVM_INFO @ 1400: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x307a ir_var:0x5ec0 
# UVM_INFO @ 1400: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x307a ir_var:0x5ec0 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x307a ir_var:0x5ec0 
# UVM_INFO @ 1400: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1400: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x2 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5302 pcout:0x0000 ACTUAL: sr1:0x4 sr2:0x2 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5302 pcout:0x0000 
# UVM_INFO @ 1400: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1400: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 1400: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1400: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1400: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1400: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1400: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1410: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1410: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x307d pc:0x307c instrmem_rd:0x1 ACTUAL: npc:0x307c pc:0x307b instrmem_rd:0x1 
# UVM_INFO @ 1410: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1410: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x6 dr:0x5 imm5:0x1e imm:0x1 instruction:0x5bbe npc_in:0x307c 
# UVM_INFO @ 1410: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x307b ir_var:0x58c5 
# UVM_INFO @ 1410: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x307b ir_var:0x58c5 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x307b ir_var:0x58c5 
# UVM_INFO @ 1410: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1410: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x0 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5ec0 pcout:0x0000 ACTUAL: sr1:0x3 sr2:0x0 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5ec0 pcout:0x0000 
# UVM_INFO @ 1410: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1410: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 1410: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1410: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1410: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1410: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1410: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1420: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1420: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x307e pc:0x307d instrmem_rd:0x1 ACTUAL: npc:0x307d pc:0x307c instrmem_rd:0x1 
# UVM_INFO @ 1420: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1420: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x4 sr2:0x3 dr:0x5 imm:0x0 instruction:0x5b03 npc_in:0x307d 
# UVM_INFO @ 1420: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x307c ir_var:0x5bbe 
# UVM_INFO @ 1420: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x307c ir_var:0x5bbe ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x307c ir_var:0x5bbe 
# UVM_INFO @ 1420: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1420: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x5 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x58c5 pcout:0x0000 ACTUAL: sr1:0x3 sr2:0x5 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x58c5 pcout:0x0000 
# UVM_INFO @ 1420: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1420: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 1420: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1420: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1420: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1420: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1420: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1430: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1430: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x307f pc:0x307e instrmem_rd:0x1 ACTUAL: npc:0x307e pc:0x307d instrmem_rd:0x1 
# UVM_INFO @ 1430: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1430: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x7 dr:0x7 imm5:0x04 imm:0x1 instruction:0x5fe4 npc_in:0x307e 
# UVM_INFO @ 1430: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x307d ir_var:0x5b03 
# UVM_INFO @ 1430: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x307d ir_var:0x5b03 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x307d ir_var:0x5b03 
# UVM_INFO @ 1430: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1430: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x6 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5bbe pcout:0x0000 ACTUAL: sr1:0x6 sr2:0x6 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5bbe pcout:0x0000 
# UVM_INFO @ 1430: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1430: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 1430: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1430: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1430: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1430: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1430: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1440: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1440: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3080 pc:0x307f instrmem_rd:0x1 ACTUAL: npc:0x307f pc:0x307e instrmem_rd:0x1 
# UVM_INFO @ 1440: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1440: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x3 dr:0x4 imm5:0x19 imm:0x1 instruction:0x58f9 npc_in:0x307f 
# UVM_INFO @ 1440: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x307e ir_var:0x5fe4 
# UVM_INFO @ 1440: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x307e ir_var:0x5fe4 ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x307e ir_var:0x5fe4 
# UVM_INFO @ 1440: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1440: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x3 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5b03 pcout:0x0000 ACTUAL: sr1:0x4 sr2:0x3 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5b03 pcout:0x0000 
# UVM_INFO @ 1440: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1440: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 1440: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1440: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1440: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1440: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1440: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1450: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1450: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3081 pc:0x3080 instrmem_rd:0x1 ACTUAL: npc:0x3080 pc:0x307f instrmem_rd:0x1 
# UVM_INFO @ 1450: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1450: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x6 sr2:0x6 dr:0x3 imm:0x0 instruction:0x5786 npc_in:0x3080 
# UVM_INFO @ 1450: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x307f ir_var:0x58f9 
# UVM_INFO @ 1450: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x307f ir_var:0x58f9 ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x307f ir_var:0x58f9 
# UVM_INFO @ 1450: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1450: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x4 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5fe4 pcout:0x0000 ACTUAL: sr1:0x7 sr2:0x4 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5fe4 pcout:0x0000 
# UVM_INFO @ 1450: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1450: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 1450: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1450: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1450: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1450: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1450: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1460: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1460: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3082 pc:0x3081 instrmem_rd:0x1 ACTUAL: npc:0x3081 pc:0x3080 instrmem_rd:0x1 
# UVM_INFO @ 1460: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1460: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x6 sr2:0x1 dr:0x7 imm:0x0 instruction:0x5f81 npc_in:0x3081 
# UVM_INFO @ 1460: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3080 ir_var:0x5786 
# UVM_INFO @ 1460: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3080 ir_var:0x5786 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3080 ir_var:0x5786 
# UVM_INFO @ 1460: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1460: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x1 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x58f9 pcout:0x0000 ACTUAL: sr1:0x3 sr2:0x1 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x58f9 pcout:0x0000 
# UVM_INFO @ 1460: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1460: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 1460: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1460: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1460: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1460: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1460: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1470: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1470: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3083 pc:0x3082 instrmem_rd:0x1 ACTUAL: npc:0x3082 pc:0x3081 instrmem_rd:0x1 
# UVM_INFO @ 1470: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1470: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x3 dr:0x3 imm5:0x01 imm:0x1 instruction:0x56e1 npc_in:0x3082 
# UVM_INFO @ 1470: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3081 ir_var:0x5f81 
# UVM_INFO @ 1470: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3081 ir_var:0x5f81 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3081 ir_var:0x5f81 
# UVM_INFO @ 1470: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1470: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x6 dr:0x3 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5786 pcout:0x0000 ACTUAL: sr1:0x6 sr2:0x6 dr:0x3 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5786 pcout:0x0000 
# UVM_INFO @ 1470: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1470: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 1470: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1470: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1470: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1470: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1470: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1480: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1480: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3084 pc:0x3083 instrmem_rd:0x1 ACTUAL: npc:0x3083 pc:0x3082 instrmem_rd:0x1 
# UVM_INFO @ 1480: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1480: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x1 sr2:0x2 dr:0x4 imm:0x0 instruction:0x5842 npc_in:0x3083 
# UVM_INFO @ 1480: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3082 ir_var:0x56e1 
# UVM_INFO @ 1480: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3082 ir_var:0x56e1 ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3082 ir_var:0x56e1 
# UVM_INFO @ 1480: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1480: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x1 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5f81 pcout:0x0000 ACTUAL: sr1:0x6 sr2:0x1 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5f81 pcout:0x0000 
# UVM_INFO @ 1480: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1480: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 1480: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1480: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1480: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1480: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1480: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1490: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1490: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3085 pc:0x3084 instrmem_rd:0x1 ACTUAL: npc:0x3084 pc:0x3083 instrmem_rd:0x1 
# UVM_INFO @ 1490: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1490: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x1 dr:0x5 imm5:0x13 imm:0x1 instruction:0x5a73 npc_in:0x3084 
# UVM_INFO @ 1490: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3083 ir_var:0x5842 
# UVM_INFO @ 1490: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3083 ir_var:0x5842 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3083 ir_var:0x5842 
# UVM_INFO @ 1490: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1490: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x1 dr:0x3 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x56e1 pcout:0x0000 ACTUAL: sr1:0x3 sr2:0x1 dr:0x3 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x56e1 pcout:0x0000 
# UVM_INFO @ 1490: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1490: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 1490: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1490: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1490: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1490: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1490: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1500: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1500: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3086 pc:0x3085 instrmem_rd:0x1 ACTUAL: npc:0x3085 pc:0x3084 instrmem_rd:0x1 
# UVM_INFO @ 1500: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1500: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x3 sr2:0x3 dr:0x6 imm:0x0 instruction:0x5cc3 npc_in:0x3085 
# UVM_INFO @ 1500: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3084 ir_var:0x5a73 
# UVM_INFO @ 1500: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3084 ir_var:0x5a73 ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3084 ir_var:0x5a73 
# UVM_INFO @ 1500: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1500: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x2 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5842 pcout:0x0000 ACTUAL: sr1:0x1 sr2:0x2 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5842 pcout:0x0000 
# UVM_INFO @ 1500: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1500: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 1500: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1500: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1500: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1500: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1500: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1510: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1510: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3087 pc:0x3086 instrmem_rd:0x1 ACTUAL: npc:0x3086 pc:0x3085 instrmem_rd:0x1 
# UVM_INFO @ 1510: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1510: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x0 dr:0x7 imm5:0x18 imm:0x1 instruction:0x5e38 npc_in:0x3086 
# UVM_INFO @ 1510: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3085 ir_var:0x5cc3 
# UVM_INFO @ 1510: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3085 ir_var:0x5cc3 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3085 ir_var:0x5cc3 
# UVM_INFO @ 1510: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1510: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x3 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5a73 pcout:0x0000 ACTUAL: sr1:0x1 sr2:0x3 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5a73 pcout:0x0000 
# UVM_INFO @ 1510: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1510: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 1510: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1510: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1510: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1510: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1510: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1520: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1520: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3088 pc:0x3087 instrmem_rd:0x1 ACTUAL: npc:0x3087 pc:0x3086 instrmem_rd:0x1 
# UVM_INFO @ 1520: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1520: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x1 dr:0x3 imm5:0x12 imm:0x1 instruction:0x5672 npc_in:0x3087 
# UVM_INFO @ 1520: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3086 ir_var:0x5e38 
# UVM_INFO @ 1520: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3086 ir_var:0x5e38 ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3086 ir_var:0x5e38 
# UVM_INFO @ 1520: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1520: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x3 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5cc3 pcout:0x0000 ACTUAL: sr1:0x3 sr2:0x3 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5cc3 pcout:0x0000 
# UVM_INFO @ 1520: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1520: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 1520: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1520: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1520: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1520: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1520: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1530: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1530: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3089 pc:0x3088 instrmem_rd:0x1 ACTUAL: npc:0x3088 pc:0x3087 instrmem_rd:0x1 
# UVM_INFO @ 1530: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1530: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x1 dr:0x1 imm5:0x04 imm:0x1 instruction:0x5264 npc_in:0x3088 
# UVM_INFO @ 1530: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3087 ir_var:0x5672 
# UVM_INFO @ 1530: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3087 ir_var:0x5672 ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3087 ir_var:0x5672 
# UVM_INFO @ 1530: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1530: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5e38 pcout:0x0000 ACTUAL: sr1:0x0 sr2:0x0 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5e38 pcout:0x0000 
# UVM_INFO @ 1530: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1530: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 1530: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1530: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1530: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1530: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1530: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1540: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1540: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x308a pc:0x3089 instrmem_rd:0x1 ACTUAL: npc:0x3089 pc:0x3088 instrmem_rd:0x1 
# UVM_INFO @ 1540: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1540: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x4 sr2:0x2 dr:0x3 imm:0x0 instruction:0x5702 npc_in:0x3089 
# UVM_INFO @ 1540: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3088 ir_var:0x5264 
# UVM_INFO @ 1540: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3088 ir_var:0x5264 ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3088 ir_var:0x5264 
# UVM_INFO @ 1540: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1540: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x2 dr:0x3 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5672 pcout:0x0000 ACTUAL: sr1:0x1 sr2:0x2 dr:0x3 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5672 pcout:0x0000 
# UVM_INFO @ 1540: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1540: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 1540: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1540: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1540: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1540: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1540: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1550: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1550: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x308b pc:0x308a instrmem_rd:0x1 ACTUAL: npc:0x308a pc:0x3089 instrmem_rd:0x1 
# UVM_INFO @ 1550: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1550: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x2 dr:0x6 imm5:0x0a imm:0x1 instruction:0x5caa npc_in:0x308a 
# UVM_INFO @ 1550: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3089 ir_var:0x5702 
# UVM_INFO @ 1550: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3089 ir_var:0x5702 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3089 ir_var:0x5702 
# UVM_INFO @ 1550: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1550: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x4 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5264 pcout:0x0000 ACTUAL: sr1:0x1 sr2:0x4 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5264 pcout:0x0000 
# UVM_INFO @ 1550: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1550: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 1550: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1550: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1550: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1550: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1550: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1560: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1560: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x308c pc:0x308b instrmem_rd:0x1 ACTUAL: npc:0x308b pc:0x308a instrmem_rd:0x1 
# UVM_INFO @ 1560: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1560: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x6 dr:0x0 imm5:0x0b imm:0x1 instruction:0x51ab npc_in:0x308b 
# UVM_INFO @ 1560: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x308a ir_var:0x5caa 
# UVM_INFO @ 1560: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x308a ir_var:0x5caa ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x308a ir_var:0x5caa 
# UVM_INFO @ 1560: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1560: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x2 dr:0x3 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5702 pcout:0x0000 ACTUAL: sr1:0x4 sr2:0x2 dr:0x3 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5702 pcout:0x0000 
# UVM_INFO @ 1560: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1560: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 1560: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1560: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1560: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1560: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1560: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1570: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1570: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x308d pc:0x308c instrmem_rd:0x1 ACTUAL: npc:0x308c pc:0x308b instrmem_rd:0x1 
# UVM_INFO @ 1570: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1570: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x3 sr2:0x6 dr:0x1 imm:0x0 instruction:0x52c6 npc_in:0x308c 
# UVM_INFO @ 1570: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x308b ir_var:0x51ab 
# UVM_INFO @ 1570: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x308b ir_var:0x51ab ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x308b ir_var:0x51ab 
# UVM_INFO @ 1570: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1570: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x2 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5caa pcout:0x0000 ACTUAL: sr1:0x2 sr2:0x2 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5caa pcout:0x0000 
# UVM_INFO @ 1570: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1570: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 1570: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1570: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1570: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1570: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1570: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1580: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1580: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x308e pc:0x308d instrmem_rd:0x1 ACTUAL: npc:0x308d pc:0x308c instrmem_rd:0x1 
# UVM_INFO @ 1580: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1580: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x0 sr2:0x1 dr:0x3 imm:0x0 instruction:0x5601 npc_in:0x308d 
# UVM_INFO @ 1580: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x308c ir_var:0x52c6 
# UVM_INFO @ 1580: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x308c ir_var:0x52c6 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x308c ir_var:0x52c6 
# UVM_INFO @ 1580: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1580: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x3 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x51ab pcout:0x0000 ACTUAL: sr1:0x6 sr2:0x3 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x51ab pcout:0x0000 
# UVM_INFO @ 1580: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1580: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 1580: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1580: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1580: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1580: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1580: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1590: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1590: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x308f pc:0x308e instrmem_rd:0x1 ACTUAL: npc:0x308e pc:0x308d instrmem_rd:0x1 
# UVM_INFO @ 1590: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1590: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x3 sr2:0x0 dr:0x0 imm:0x0 instruction:0x50c0 npc_in:0x308e 
# UVM_INFO @ 1590: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x308d ir_var:0x5601 
# UVM_INFO @ 1590: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x308d ir_var:0x5601 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x308d ir_var:0x5601 
# UVM_INFO @ 1590: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1590: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x6 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x52c6 pcout:0x0000 ACTUAL: sr1:0x3 sr2:0x6 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x52c6 pcout:0x0000 
# UVM_INFO @ 1590: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1590: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 1590: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1590: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1590: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1590: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x1 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x1 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1590: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1600: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1600: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3090 pc:0x308f instrmem_rd:0x1 ACTUAL: npc:0x308f pc:0x308e instrmem_rd:0x1 
# UVM_INFO @ 1600: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1600: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x2 dr:0x4 imm5:0x08 imm:0x1 instruction:0x58a8 npc_in:0x308f 
# UVM_INFO @ 1600: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x308e ir_var:0x50c0 
# UVM_INFO @ 1600: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x308e ir_var:0x50c0 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x308e ir_var:0x50c0 
# UVM_INFO @ 1600: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1600: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x1 dr:0x3 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5601 pcout:0x0000 ACTUAL: sr1:0x0 sr2:0x1 dr:0x3 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5601 pcout:0x0000 
# UVM_INFO @ 1600: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1600: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 1600: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1600: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1600: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1600: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1600: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1610: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1610: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3091 pc:0x3090 instrmem_rd:0x1 ACTUAL: npc:0x3090 pc:0x308f instrmem_rd:0x1 
# UVM_INFO @ 1610: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1610: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x6 sr2:0x3 dr:0x0 imm:0x0 instruction:0x5183 npc_in:0x3090 
# UVM_INFO @ 1610: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x308f ir_var:0x58a8 
# UVM_INFO @ 1610: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x308f ir_var:0x58a8 ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x308f ir_var:0x58a8 
# UVM_INFO @ 1610: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1610: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x50c0 pcout:0x0000 ACTUAL: sr1:0x3 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x50c0 pcout:0x0000 
# UVM_INFO @ 1610: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1610: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 1610: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1610: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1610: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1610: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1610: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1620: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1620: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3092 pc:0x3091 instrmem_rd:0x1 ACTUAL: npc:0x3091 pc:0x3090 instrmem_rd:0x1 
# UVM_INFO @ 1620: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1620: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x7 dr:0x2 imm5:0x08 imm:0x1 instruction:0x55e8 npc_in:0x3091 
# UVM_INFO @ 1620: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3090 ir_var:0x5183 
# UVM_INFO @ 1620: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3090 ir_var:0x5183 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3090 ir_var:0x5183 
# UVM_INFO @ 1620: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1620: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x0 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x58a8 pcout:0x0000 ACTUAL: sr1:0x2 sr2:0x0 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x58a8 pcout:0x0000 
# UVM_INFO @ 1620: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1620: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 1620: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1620: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1620: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1620: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1620: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1630: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1630: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3093 pc:0x3092 instrmem_rd:0x1 ACTUAL: npc:0x3092 pc:0x3091 instrmem_rd:0x1 
# UVM_INFO @ 1630: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1630: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x2 sr2:0x1 dr:0x4 imm:0x0 instruction:0x5881 npc_in:0x3092 
# UVM_INFO @ 1630: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3091 ir_var:0x55e8 
# UVM_INFO @ 1630: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3091 ir_var:0x55e8 ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3091 ir_var:0x55e8 
# UVM_INFO @ 1630: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1630: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x3 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5183 pcout:0x0000 ACTUAL: sr1:0x6 sr2:0x3 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5183 pcout:0x0000 
# UVM_INFO @ 1630: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1630: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 1630: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1630: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1630: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1630: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1630: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1640: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1640: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3094 pc:0x3093 instrmem_rd:0x1 ACTUAL: npc:0x3093 pc:0x3092 instrmem_rd:0x1 
# UVM_INFO @ 1640: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1640: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x6 dr:0x0 imm5:0x1f imm:0x1 instruction:0x51bf npc_in:0x3093 
# UVM_INFO @ 1640: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3092 ir_var:0x5881 
# UVM_INFO @ 1640: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3092 ir_var:0x5881 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3092 ir_var:0x5881 
# UVM_INFO @ 1640: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1640: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x0 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x55e8 pcout:0x0000 ACTUAL: sr1:0x7 sr2:0x0 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x55e8 pcout:0x0000 
# UVM_INFO @ 1640: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1640: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 1640: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1640: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1640: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1640: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1640: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1650: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1650: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3095 pc:0x3094 instrmem_rd:0x1 ACTUAL: npc:0x3094 pc:0x3093 instrmem_rd:0x1 
# UVM_INFO @ 1650: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1650: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x0 dr:0x2 imm5:0x11 imm:0x1 instruction:0x5431 npc_in:0x3094 
# UVM_INFO @ 1650: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3093 ir_var:0x51bf 
# UVM_INFO @ 1650: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3093 ir_var:0x51bf ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3093 ir_var:0x51bf 
# UVM_INFO @ 1650: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1650: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x1 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5881 pcout:0x0000 ACTUAL: sr1:0x2 sr2:0x1 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5881 pcout:0x0000 
# UVM_INFO @ 1650: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1650: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 1650: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1650: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1650: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1650: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1650: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1660: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1660: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3096 pc:0x3095 instrmem_rd:0x1 ACTUAL: npc:0x3095 pc:0x3094 instrmem_rd:0x1 
# UVM_INFO @ 1660: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1660: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x5 dr:0x5 imm5:0x13 imm:0x1 instruction:0x5b73 npc_in:0x3095 
# UVM_INFO @ 1660: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3094 ir_var:0x5431 
# UVM_INFO @ 1660: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3094 ir_var:0x5431 ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3094 ir_var:0x5431 
# UVM_INFO @ 1660: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1660: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x7 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x51bf pcout:0x0000 ACTUAL: sr1:0x6 sr2:0x7 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x51bf pcout:0x0000 
# UVM_INFO @ 1660: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1660: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 1660: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1660: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1660: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1660: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1660: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1670: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1670: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3097 pc:0x3096 instrmem_rd:0x1 ACTUAL: npc:0x3096 pc:0x3095 instrmem_rd:0x1 
# UVM_INFO @ 1670: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1670: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x2 dr:0x7 imm5:0x1f imm:0x1 instruction:0x5ebf npc_in:0x3096 
# UVM_INFO @ 1670: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3095 ir_var:0x5b73 
# UVM_INFO @ 1670: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3095 ir_var:0x5b73 ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3095 ir_var:0x5b73 
# UVM_INFO @ 1670: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1670: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x1 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5431 pcout:0x0000 ACTUAL: sr1:0x0 sr2:0x1 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5431 pcout:0x0000 
# UVM_INFO @ 1670: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1670: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 1670: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1670: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1670: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1670: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1670: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1680: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1680: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3098 pc:0x3097 instrmem_rd:0x1 ACTUAL: npc:0x3097 pc:0x3096 instrmem_rd:0x1 
# UVM_INFO @ 1680: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1680: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x4 sr2:0x7 dr:0x2 imm:0x0 instruction:0x5507 npc_in:0x3097 
# UVM_INFO @ 1680: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3096 ir_var:0x5ebf 
# UVM_INFO @ 1680: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3096 ir_var:0x5ebf ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3096 ir_var:0x5ebf 
# UVM_INFO @ 1680: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1680: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x3 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5b73 pcout:0x0000 ACTUAL: sr1:0x5 sr2:0x3 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5b73 pcout:0x0000 
# UVM_INFO @ 1680: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1680: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 1680: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1680: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1680: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1680: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1680: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1690: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1690: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3099 pc:0x3098 instrmem_rd:0x1 ACTUAL: npc:0x3098 pc:0x3097 instrmem_rd:0x1 
# UVM_INFO @ 1690: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1690: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x6 sr2:0x5 dr:0x5 imm:0x0 instruction:0x5b85 npc_in:0x3098 
# UVM_INFO @ 1690: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3097 ir_var:0x5507 
# UVM_INFO @ 1690: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3097 ir_var:0x5507 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3097 ir_var:0x5507 
# UVM_INFO @ 1690: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1690: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x7 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5ebf pcout:0x0000 ACTUAL: sr1:0x2 sr2:0x7 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5ebf pcout:0x0000 
# UVM_INFO @ 1690: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1690: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 1690: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1690: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1690: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1690: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x1 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x1 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1690: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1700: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1700: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x309a pc:0x3099 instrmem_rd:0x1 ACTUAL: npc:0x3099 pc:0x3098 instrmem_rd:0x1 
# UVM_INFO @ 1700: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1700: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x2 sr2:0x6 dr:0x1 imm:0x0 instruction:0x5286 npc_in:0x3099 
# UVM_INFO @ 1700: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3098 ir_var:0x5b85 
# UVM_INFO @ 1700: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3098 ir_var:0x5b85 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3098 ir_var:0x5b85 
# UVM_INFO @ 1700: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1700: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x7 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5507 pcout:0x0000 ACTUAL: sr1:0x4 sr2:0x7 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5507 pcout:0x0000 
# UVM_INFO @ 1700: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1700: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 1700: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1700: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1700: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1700: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1700: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1710: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1710: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x309b pc:0x309a instrmem_rd:0x1 ACTUAL: npc:0x309a pc:0x3099 instrmem_rd:0x1 
# UVM_INFO @ 1710: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1710: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x0 sr2:0x2 dr:0x3 imm:0x0 instruction:0x5602 npc_in:0x309a 
# UVM_INFO @ 1710: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3099 ir_var:0x5286 
# UVM_INFO @ 1710: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3099 ir_var:0x5286 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3099 ir_var:0x5286 
# UVM_INFO @ 1710: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1710: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x5 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5b85 pcout:0x0000 ACTUAL: sr1:0x6 sr2:0x5 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5b85 pcout:0x0000 
# UVM_INFO @ 1710: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1710: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 1710: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1710: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1710: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1710: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1710: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1720: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1720: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x309c pc:0x309b instrmem_rd:0x1 ACTUAL: npc:0x309b pc:0x309a instrmem_rd:0x1 
# UVM_INFO @ 1720: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1720: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x1 dr:0x4 imm5:0x03 imm:0x1 instruction:0x5863 npc_in:0x309b 
# UVM_INFO @ 1720: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x309a ir_var:0x5602 
# UVM_INFO @ 1720: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x309a ir_var:0x5602 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x309a ir_var:0x5602 
# UVM_INFO @ 1720: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1720: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x6 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5286 pcout:0x0000 ACTUAL: sr1:0x2 sr2:0x6 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5286 pcout:0x0000 
# UVM_INFO @ 1720: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1720: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 1720: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1720: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1720: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1720: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1720: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1730: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1730: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x309d pc:0x309c instrmem_rd:0x1 ACTUAL: npc:0x309c pc:0x309b instrmem_rd:0x1 
# UVM_INFO @ 1730: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1730: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x0 sr2:0x7 dr:0x6 imm:0x0 instruction:0x5c07 npc_in:0x309c 
# UVM_INFO @ 1730: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x309b ir_var:0x5863 
# UVM_INFO @ 1730: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x309b ir_var:0x5863 ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x309b ir_var:0x5863 
# UVM_INFO @ 1730: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1730: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x2 dr:0x3 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5602 pcout:0x0000 ACTUAL: sr1:0x0 sr2:0x2 dr:0x3 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5602 pcout:0x0000 
# UVM_INFO @ 1730: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1730: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 1730: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1730: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1730: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1730: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1730: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1740: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1740: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x309e pc:0x309d instrmem_rd:0x1 ACTUAL: npc:0x309d pc:0x309c instrmem_rd:0x1 
# UVM_INFO @ 1740: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1740: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x3 dr:0x0 imm5:0x18 imm:0x1 instruction:0x50f8 npc_in:0x309d 
# UVM_INFO @ 1740: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x309c ir_var:0x5c07 
# UVM_INFO @ 1740: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x309c ir_var:0x5c07 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x309c ir_var:0x5c07 
# UVM_INFO @ 1740: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1740: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x3 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5863 pcout:0x0000 ACTUAL: sr1:0x1 sr2:0x3 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5863 pcout:0x0000 
# UVM_INFO @ 1740: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1740: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 1740: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1740: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1740: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1740: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1740: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1750: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1750: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x309f pc:0x309e instrmem_rd:0x1 ACTUAL: npc:0x309e pc:0x309d instrmem_rd:0x1 
# UVM_INFO @ 1750: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1750: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x1 dr:0x7 imm5:0x01 imm:0x1 instruction:0x5e61 npc_in:0x309e 
# UVM_INFO @ 1750: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x309d ir_var:0x50f8 
# UVM_INFO @ 1750: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x309d ir_var:0x50f8 ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x309d ir_var:0x50f8 
# UVM_INFO @ 1750: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1750: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x7 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5c07 pcout:0x0000 ACTUAL: sr1:0x0 sr2:0x7 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5c07 pcout:0x0000 
# UVM_INFO @ 1750: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1750: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 1750: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1750: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1750: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1750: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1750: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1760: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1760: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30a0 pc:0x309f instrmem_rd:0x1 ACTUAL: npc:0x309f pc:0x309e instrmem_rd:0x1 
# UVM_INFO @ 1760: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1760: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x2 dr:0x1 imm5:0x06 imm:0x1 instruction:0x52a6 npc_in:0x309f 
# UVM_INFO @ 1760: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x309e ir_var:0x5e61 
# UVM_INFO @ 1760: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x309e ir_var:0x5e61 ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x309e ir_var:0x5e61 
# UVM_INFO @ 1760: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1760: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x50f8 pcout:0x0000 ACTUAL: sr1:0x3 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x50f8 pcout:0x0000 
# UVM_INFO @ 1760: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1760: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 1760: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1760: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1760: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1760: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1760: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1770: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1770: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30a1 pc:0x30a0 instrmem_rd:0x1 ACTUAL: npc:0x30a0 pc:0x309f instrmem_rd:0x1 
# UVM_INFO @ 1770: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1770: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x3 dr:0x7 imm5:0x06 imm:0x1 instruction:0x5ee6 npc_in:0x30a0 
# UVM_INFO @ 1770: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x309f ir_var:0x52a6 
# UVM_INFO @ 1770: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x309f ir_var:0x52a6 ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x309f ir_var:0x52a6 
# UVM_INFO @ 1770: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1770: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x1 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5e61 pcout:0x0000 ACTUAL: sr1:0x1 sr2:0x1 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5e61 pcout:0x0000 
# UVM_INFO @ 1770: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1770: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 1770: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1770: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1770: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1770: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1770: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1780: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1780: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30a2 pc:0x30a1 instrmem_rd:0x1 ACTUAL: npc:0x30a1 pc:0x30a0 instrmem_rd:0x1 
# UVM_INFO @ 1780: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1780: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x0 sr2:0x7 dr:0x1 imm:0x0 instruction:0x5207 npc_in:0x30a1 
# UVM_INFO @ 1780: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30a0 ir_var:0x5ee6 
# UVM_INFO @ 1780: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30a0 ir_var:0x5ee6 ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30a0 ir_var:0x5ee6 
# UVM_INFO @ 1780: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1780: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x6 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x52a6 pcout:0x0000 ACTUAL: sr1:0x2 sr2:0x6 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x52a6 pcout:0x0000 
# UVM_INFO @ 1780: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1780: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 1780: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1780: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1780: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1780: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1780: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1790: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1790: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30a3 pc:0x30a2 instrmem_rd:0x1 ACTUAL: npc:0x30a2 pc:0x30a1 instrmem_rd:0x1 
# UVM_INFO @ 1790: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1790: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x7 sr2:0x0 dr:0x6 imm:0x0 instruction:0x5dc0 npc_in:0x30a2 
# UVM_INFO @ 1790: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30a1 ir_var:0x5207 
# UVM_INFO @ 1790: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30a1 ir_var:0x5207 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30a1 ir_var:0x5207 
# UVM_INFO @ 1790: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1790: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x6 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5ee6 pcout:0x0000 ACTUAL: sr1:0x3 sr2:0x6 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5ee6 pcout:0x0000 
# UVM_INFO @ 1790: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1790: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 1790: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1790: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1790: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1790: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x1 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x1 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1790: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1800: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1800: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30a4 pc:0x30a3 instrmem_rd:0x1 ACTUAL: npc:0x30a3 pc:0x30a2 instrmem_rd:0x1 
# UVM_INFO @ 1800: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1800: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x5 sr2:0x7 dr:0x3 imm:0x0 instruction:0x5747 npc_in:0x30a3 
# UVM_INFO @ 1800: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30a2 ir_var:0x5dc0 
# UVM_INFO @ 1800: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30a2 ir_var:0x5dc0 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30a2 ir_var:0x5dc0 
# UVM_INFO @ 1800: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1800: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x7 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5207 pcout:0x0000 ACTUAL: sr1:0x0 sr2:0x7 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5207 pcout:0x0000 
# UVM_INFO @ 1800: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1800: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 1800: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1800: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1800: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1800: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1800: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1810: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1810: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30a5 pc:0x30a4 instrmem_rd:0x1 ACTUAL: npc:0x30a4 pc:0x30a3 instrmem_rd:0x1 
# UVM_INFO @ 1810: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1810: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x4 dr:0x7 imm5:0x18 imm:0x1 instruction:0x5f38 npc_in:0x30a4 
# UVM_INFO @ 1810: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30a3 ir_var:0x5747 
# UVM_INFO @ 1810: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30a3 ir_var:0x5747 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30a3 ir_var:0x5747 
# UVM_INFO @ 1810: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1810: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x0 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5dc0 pcout:0x0000 ACTUAL: sr1:0x7 sr2:0x0 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5dc0 pcout:0x0000 
# UVM_INFO @ 1810: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1810: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 1810: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1810: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1810: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1810: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1810: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1820: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1820: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30a6 pc:0x30a5 instrmem_rd:0x1 ACTUAL: npc:0x30a5 pc:0x30a4 instrmem_rd:0x1 
# UVM_INFO @ 1820: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1820: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x4 dr:0x2 imm5:0x13 imm:0x1 instruction:0x5533 npc_in:0x30a5 
# UVM_INFO @ 1820: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30a4 ir_var:0x5f38 
# UVM_INFO @ 1820: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30a4 ir_var:0x5f38 ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30a4 ir_var:0x5f38 
# UVM_INFO @ 1820: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1820: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x7 dr:0x3 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5747 pcout:0x0000 ACTUAL: sr1:0x5 sr2:0x7 dr:0x3 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5747 pcout:0x0000 
# UVM_INFO @ 1820: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1820: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 1820: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1820: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1820: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1820: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1820: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1830: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1830: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30a7 pc:0x30a6 instrmem_rd:0x1 ACTUAL: npc:0x30a6 pc:0x30a5 instrmem_rd:0x1 
# UVM_INFO @ 1830: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1830: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x6 sr2:0x1 dr:0x5 imm:0x0 instruction:0x5b81 npc_in:0x30a6 
# UVM_INFO @ 1830: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30a5 ir_var:0x5533 
# UVM_INFO @ 1830: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30a5 ir_var:0x5533 ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30a5 ir_var:0x5533 
# UVM_INFO @ 1830: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1830: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x0 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5f38 pcout:0x0000 ACTUAL: sr1:0x4 sr2:0x0 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5f38 pcout:0x0000 
# UVM_INFO @ 1830: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1830: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 1830: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1830: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1830: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1830: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1830: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1840: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1840: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30a8 pc:0x30a7 instrmem_rd:0x1 ACTUAL: npc:0x30a7 pc:0x30a6 instrmem_rd:0x1 
# UVM_INFO @ 1840: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1840: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x7 sr2:0x6 dr:0x3 imm:0x0 instruction:0x57c6 npc_in:0x30a7 
# UVM_INFO @ 1840: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30a6 ir_var:0x5b81 
# UVM_INFO @ 1840: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30a6 ir_var:0x5b81 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30a6 ir_var:0x5b81 
# UVM_INFO @ 1840: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1840: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x3 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5533 pcout:0x0000 ACTUAL: sr1:0x4 sr2:0x3 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5533 pcout:0x0000 
# UVM_INFO @ 1840: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1840: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 1840: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1840: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1840: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1840: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1840: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1850: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1850: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30a9 pc:0x30a8 instrmem_rd:0x1 ACTUAL: npc:0x30a8 pc:0x30a7 instrmem_rd:0x1 
# UVM_INFO @ 1850: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1850: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x7 dr:0x4 imm5:0x0e imm:0x1 instruction:0x59ee npc_in:0x30a8 
# UVM_INFO @ 1850: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30a7 ir_var:0x57c6 
# UVM_INFO @ 1850: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30a7 ir_var:0x57c6 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30a7 ir_var:0x57c6 
# UVM_INFO @ 1850: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1850: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x1 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5b81 pcout:0x0000 ACTUAL: sr1:0x6 sr2:0x1 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5b81 pcout:0x0000 
# UVM_INFO @ 1850: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1850: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 1850: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1850: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1850: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1850: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1850: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1860: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1860: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30aa pc:0x30a9 instrmem_rd:0x1 ACTUAL: npc:0x30a9 pc:0x30a8 instrmem_rd:0x1 
# UVM_INFO @ 1860: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1860: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x5 dr:0x3 imm5:0x02 imm:0x1 instruction:0x5762 npc_in:0x30a9 
# UVM_INFO @ 1860: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30a8 ir_var:0x59ee 
# UVM_INFO @ 1860: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30a8 ir_var:0x59ee ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30a8 ir_var:0x59ee 
# UVM_INFO @ 1860: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1860: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x6 dr:0x3 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x57c6 pcout:0x0000 ACTUAL: sr1:0x7 sr2:0x6 dr:0x3 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x57c6 pcout:0x0000 
# UVM_INFO @ 1860: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1860: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 1860: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1860: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1860: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1860: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1860: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1870: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1870: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30ab pc:0x30aa instrmem_rd:0x1 ACTUAL: npc:0x30aa pc:0x30a9 instrmem_rd:0x1 
# UVM_INFO @ 1870: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1870: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x2 dr:0x7 imm5:0x1f imm:0x1 instruction:0x5ebf npc_in:0x30aa 
# UVM_INFO @ 1870: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30a9 ir_var:0x5762 
# UVM_INFO @ 1870: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30a9 ir_var:0x5762 ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30a9 ir_var:0x5762 
# UVM_INFO @ 1870: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1870: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x6 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x59ee pcout:0x0000 ACTUAL: sr1:0x7 sr2:0x6 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x59ee pcout:0x0000 
# UVM_INFO @ 1870: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1870: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 1870: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1870: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1870: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1870: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1870: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1880: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1880: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30ac pc:0x30ab instrmem_rd:0x1 ACTUAL: npc:0x30ab pc:0x30aa instrmem_rd:0x1 
# UVM_INFO @ 1880: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1880: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x6 dr:0x7 imm5:0x1d imm:0x1 instruction:0x5fbd npc_in:0x30ab 
# UVM_INFO @ 1880: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30aa ir_var:0x5ebf 
# UVM_INFO @ 1880: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30aa ir_var:0x5ebf ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30aa ir_var:0x5ebf 
# UVM_INFO @ 1880: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1880: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x2 dr:0x3 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5762 pcout:0x0000 ACTUAL: sr1:0x5 sr2:0x2 dr:0x3 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5762 pcout:0x0000 
# UVM_INFO @ 1880: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1880: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 1880: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1880: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1880: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1880: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1880: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1890: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1890: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30ad pc:0x30ac instrmem_rd:0x1 ACTUAL: npc:0x30ac pc:0x30ab instrmem_rd:0x1 
# UVM_INFO @ 1890: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1890: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x4 dr:0x5 imm5:0x0f imm:0x1 instruction:0x5b2f npc_in:0x30ac 
# UVM_INFO @ 1890: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30ab ir_var:0x5fbd 
# UVM_INFO @ 1890: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30ab ir_var:0x5fbd ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30ab ir_var:0x5fbd 
# UVM_INFO @ 1890: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1890: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x7 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5ebf pcout:0x0000 ACTUAL: sr1:0x2 sr2:0x7 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5ebf pcout:0x0000 
# UVM_INFO @ 1890: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1890: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 1890: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1890: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1890: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1890: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1890: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1900: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1900: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30ae pc:0x30ad instrmem_rd:0x1 ACTUAL: npc:0x30ad pc:0x30ac instrmem_rd:0x1 
# UVM_INFO @ 1900: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1900: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x6 dr:0x7 imm5:0x18 imm:0x1 instruction:0x5fb8 npc_in:0x30ad 
# UVM_INFO @ 1900: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30ac ir_var:0x5b2f 
# UVM_INFO @ 1900: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30ac ir_var:0x5b2f ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30ac ir_var:0x5b2f 
# UVM_INFO @ 1900: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1900: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x5 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5fbd pcout:0x0000 ACTUAL: sr1:0x6 sr2:0x5 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5fbd pcout:0x0000 
# UVM_INFO @ 1900: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1900: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 1900: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1900: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1900: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1900: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1900: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1910: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1910: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30af pc:0x30ae instrmem_rd:0x1 ACTUAL: npc:0x30ae pc:0x30ad instrmem_rd:0x1 
# UVM_INFO @ 1910: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1910: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x3 dr:0x3 imm5:0x1c imm:0x1 instruction:0x56fc npc_in:0x30ae 
# UVM_INFO @ 1910: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30ad ir_var:0x5fb8 
# UVM_INFO @ 1910: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30ad ir_var:0x5fb8 ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30ad ir_var:0x5fb8 
# UVM_INFO @ 1910: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1910: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x7 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5b2f pcout:0x0000 ACTUAL: sr1:0x4 sr2:0x7 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5b2f pcout:0x0000 
# UVM_INFO @ 1910: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1910: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 1910: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1910: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1910: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1910: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1910: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1920: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1920: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30b0 pc:0x30af instrmem_rd:0x1 ACTUAL: npc:0x30af pc:0x30ae instrmem_rd:0x1 
# UVM_INFO @ 1920: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1920: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x0 dr:0x7 imm5:0x12 imm:0x1 instruction:0x5e32 npc_in:0x30af 
# UVM_INFO @ 1920: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30ae ir_var:0x56fc 
# UVM_INFO @ 1920: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30ae ir_var:0x56fc ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30ae ir_var:0x56fc 
# UVM_INFO @ 1920: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1920: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x0 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5fb8 pcout:0x0000 ACTUAL: sr1:0x6 sr2:0x0 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5fb8 pcout:0x0000 
# UVM_INFO @ 1920: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1920: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 1920: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1920: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1920: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1920: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1920: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1930: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1930: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30b1 pc:0x30b0 instrmem_rd:0x1 ACTUAL: npc:0x30b0 pc:0x30af instrmem_rd:0x1 
# UVM_INFO @ 1930: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1930: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x6 sr2:0x2 dr:0x7 imm:0x0 instruction:0x5f82 npc_in:0x30b0 
# UVM_INFO @ 1930: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30af ir_var:0x5e32 
# UVM_INFO @ 1930: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30af ir_var:0x5e32 ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30af ir_var:0x5e32 
# UVM_INFO @ 1930: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1930: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x4 dr:0x3 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x56fc pcout:0x0000 ACTUAL: sr1:0x3 sr2:0x4 dr:0x3 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x56fc pcout:0x0000 
# UVM_INFO @ 1930: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1930: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 1930: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1930: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1930: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1930: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1930: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1940: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1940: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30b2 pc:0x30b1 instrmem_rd:0x1 ACTUAL: npc:0x30b1 pc:0x30b0 instrmem_rd:0x1 
# UVM_INFO @ 1940: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1940: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x1 dr:0x3 imm5:0x03 imm:0x1 instruction:0x5663 npc_in:0x30b1 
# UVM_INFO @ 1940: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30b0 ir_var:0x5f82 
# UVM_INFO @ 1940: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30b0 ir_var:0x5f82 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30b0 ir_var:0x5f82 
# UVM_INFO @ 1940: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1940: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x2 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5e32 pcout:0x0000 ACTUAL: sr1:0x0 sr2:0x2 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5e32 pcout:0x0000 
# UVM_INFO @ 1940: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1940: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 1940: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1940: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1940: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1940: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1940: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1950: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1950: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30b3 pc:0x30b2 instrmem_rd:0x1 ACTUAL: npc:0x30b2 pc:0x30b1 instrmem_rd:0x1 
# UVM_INFO @ 1950: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1950: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x5 dr:0x2 imm5:0x03 imm:0x1 instruction:0x5563 npc_in:0x30b2 
# UVM_INFO @ 1950: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30b1 ir_var:0x5663 
# UVM_INFO @ 1950: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30b1 ir_var:0x5663 ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30b1 ir_var:0x5663 
# UVM_INFO @ 1950: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1950: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x2 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5f82 pcout:0x0000 ACTUAL: sr1:0x6 sr2:0x2 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5f82 pcout:0x0000 
# UVM_INFO @ 1950: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1950: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 1950: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1950: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1950: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1950: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1950: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1960: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1960: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30b4 pc:0x30b3 instrmem_rd:0x1 ACTUAL: npc:0x30b3 pc:0x30b2 instrmem_rd:0x1 
# UVM_INFO @ 1960: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1960: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x1 sr2:0x1 dr:0x1 imm:0x0 instruction:0x5241 npc_in:0x30b3 
# UVM_INFO @ 1960: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30b2 ir_var:0x5563 
# UVM_INFO @ 1960: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30b2 ir_var:0x5563 ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30b2 ir_var:0x5563 
# UVM_INFO @ 1960: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1960: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x3 dr:0x3 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5663 pcout:0x0000 ACTUAL: sr1:0x1 sr2:0x3 dr:0x3 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5663 pcout:0x0000 
# UVM_INFO @ 1960: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1960: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 1960: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1960: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1960: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1960: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1960: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1970: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1970: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30b5 pc:0x30b4 instrmem_rd:0x1 ACTUAL: npc:0x30b4 pc:0x30b3 instrmem_rd:0x1 
# UVM_INFO @ 1970: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1970: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x2 sr2:0x7 dr:0x7 imm:0x0 instruction:0x5e87 npc_in:0x30b4 
# UVM_INFO @ 1970: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30b3 ir_var:0x5241 
# UVM_INFO @ 1970: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30b3 ir_var:0x5241 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30b3 ir_var:0x5241 
# UVM_INFO @ 1970: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1970: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x3 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5563 pcout:0x0000 ACTUAL: sr1:0x5 sr2:0x3 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5563 pcout:0x0000 
# UVM_INFO @ 1970: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1970: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 1970: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1970: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1970: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1970: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1970: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1980: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1980: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30b6 pc:0x30b5 instrmem_rd:0x1 ACTUAL: npc:0x30b5 pc:0x30b4 instrmem_rd:0x1 
# UVM_INFO @ 1980: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1980: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x0 sr2:0x3 dr:0x5 imm:0x0 instruction:0x5a03 npc_in:0x30b5 
# UVM_INFO @ 1980: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30b4 ir_var:0x5e87 
# UVM_INFO @ 1980: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30b4 ir_var:0x5e87 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30b4 ir_var:0x5e87 
# UVM_INFO @ 1980: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1980: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x1 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5241 pcout:0x0000 ACTUAL: sr1:0x1 sr2:0x1 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5241 pcout:0x0000 
# UVM_INFO @ 1980: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1980: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 1980: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1980: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1980: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1980: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1980: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1990: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1990: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30b7 pc:0x30b6 instrmem_rd:0x1 ACTUAL: npc:0x30b6 pc:0x30b5 instrmem_rd:0x1 
# UVM_INFO @ 1990: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1990: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x5 dr:0x6 imm5:0x15 imm:0x1 instruction:0x5d75 npc_in:0x30b6 
# UVM_INFO @ 1990: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30b5 ir_var:0x5a03 
# UVM_INFO @ 1990: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30b5 ir_var:0x5a03 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30b5 ir_var:0x5a03 
# UVM_INFO @ 1990: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1990: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x7 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5e87 pcout:0x0000 ACTUAL: sr1:0x2 sr2:0x7 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5e87 pcout:0x0000 
# UVM_INFO @ 1990: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1990: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 1990: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1990: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1990: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1990: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1990: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2000: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2000: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30b8 pc:0x30b7 instrmem_rd:0x1 ACTUAL: npc:0x30b7 pc:0x30b6 instrmem_rd:0x1 
# UVM_INFO @ 2000: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2000: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x5 dr:0x4 imm5:0x03 imm:0x1 instruction:0x5963 npc_in:0x30b7 
# UVM_INFO @ 2000: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30b6 ir_var:0x5d75 
# UVM_INFO @ 2000: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30b6 ir_var:0x5d75 ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30b6 ir_var:0x5d75 
# UVM_INFO @ 2000: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2000: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x3 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5a03 pcout:0x0000 ACTUAL: sr1:0x0 sr2:0x3 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5a03 pcout:0x0000 
# UVM_INFO @ 2000: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2000: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 2000: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2000: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2000: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2000: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2000: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2010: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2010: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30b9 pc:0x30b8 instrmem_rd:0x1 ACTUAL: npc:0x30b8 pc:0x30b7 instrmem_rd:0x1 
# UVM_INFO @ 2010: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2010: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x1 sr2:0x3 dr:0x2 imm:0x0 instruction:0x5443 npc_in:0x30b8 
# UVM_INFO @ 2010: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30b7 ir_var:0x5963 
# UVM_INFO @ 2010: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30b7 ir_var:0x5963 ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30b7 ir_var:0x5963 
# UVM_INFO @ 2010: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2010: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x5 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5d75 pcout:0x0000 ACTUAL: sr1:0x5 sr2:0x5 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5d75 pcout:0x0000 
# UVM_INFO @ 2010: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2010: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 2010: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2010: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2010: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2010: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2010: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2020: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2020: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30ba pc:0x30b9 instrmem_rd:0x1 ACTUAL: npc:0x30b9 pc:0x30b8 instrmem_rd:0x1 
# UVM_INFO @ 2020: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2020: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x5 dr:0x4 imm5:0x01 imm:0x1 instruction:0x5961 npc_in:0x30b9 
# UVM_INFO @ 2020: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30b8 ir_var:0x5443 
# UVM_INFO @ 2020: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30b8 ir_var:0x5443 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30b8 ir_var:0x5443 
# UVM_INFO @ 2020: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2020: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x3 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5963 pcout:0x0000 ACTUAL: sr1:0x5 sr2:0x3 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5963 pcout:0x0000 
# UVM_INFO @ 2020: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2020: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 2020: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2020: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2020: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2020: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2020: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2030: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2030: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30bb pc:0x30ba instrmem_rd:0x1 ACTUAL: npc:0x30ba pc:0x30b9 instrmem_rd:0x1 
# UVM_INFO @ 2030: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2030: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x5 dr:0x5 imm5:0x12 imm:0x1 instruction:0x5b72 npc_in:0x30ba 
# UVM_INFO @ 2030: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30b9 ir_var:0x5961 
# UVM_INFO @ 2030: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30b9 ir_var:0x5961 ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30b9 ir_var:0x5961 
# UVM_INFO @ 2030: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2030: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x3 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5443 pcout:0x0000 ACTUAL: sr1:0x1 sr2:0x3 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5443 pcout:0x0000 
# UVM_INFO @ 2030: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2030: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 2030: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2030: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2030: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2030: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2030: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2040: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2040: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30bc pc:0x30bb instrmem_rd:0x1 ACTUAL: npc:0x30bb pc:0x30ba instrmem_rd:0x1 
# UVM_INFO @ 2040: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2040: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x1 sr2:0x0 dr:0x6 imm:0x0 instruction:0x5c40 npc_in:0x30bb 
# UVM_INFO @ 2040: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30ba ir_var:0x5b72 
# UVM_INFO @ 2040: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30ba ir_var:0x5b72 ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30ba ir_var:0x5b72 
# UVM_INFO @ 2040: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2040: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x1 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5961 pcout:0x0000 ACTUAL: sr1:0x5 sr2:0x1 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5961 pcout:0x0000 
# UVM_INFO @ 2040: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2040: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 2040: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2040: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2040: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2040: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2040: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2050: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2050: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30bd pc:0x30bc instrmem_rd:0x1 ACTUAL: npc:0x30bc pc:0x30bb instrmem_rd:0x1 
# UVM_INFO @ 2050: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2050: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x1 dr:0x6 imm5:0x16 imm:0x1 instruction:0x5c76 npc_in:0x30bc 
# UVM_INFO @ 2050: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30bb ir_var:0x5c40 
# UVM_INFO @ 2050: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30bb ir_var:0x5c40 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30bb ir_var:0x5c40 
# UVM_INFO @ 2050: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2050: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x2 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5b72 pcout:0x0000 ACTUAL: sr1:0x5 sr2:0x2 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5b72 pcout:0x0000 
# UVM_INFO @ 2050: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2050: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 2050: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2050: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2050: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2050: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2050: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2060: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2060: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30be pc:0x30bd instrmem_rd:0x1 ACTUAL: npc:0x30bd pc:0x30bc instrmem_rd:0x1 
# UVM_INFO @ 2060: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2060: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x6 dr:0x5 imm5:0x18 imm:0x1 instruction:0x5bb8 npc_in:0x30bd 
# UVM_INFO @ 2060: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30bc ir_var:0x5c76 
# UVM_INFO @ 2060: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30bc ir_var:0x5c76 ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30bc ir_var:0x5c76 
# UVM_INFO @ 2060: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2060: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x0 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5c40 pcout:0x0000 ACTUAL: sr1:0x1 sr2:0x0 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5c40 pcout:0x0000 
# UVM_INFO @ 2060: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2060: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 2060: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2060: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2060: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2060: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2060: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2070: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2070: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30bf pc:0x30be instrmem_rd:0x1 ACTUAL: npc:0x30be pc:0x30bd instrmem_rd:0x1 
# UVM_INFO @ 2070: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2070: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x7 dr:0x0 imm5:0x0f imm:0x1 instruction:0x51ef npc_in:0x30be 
# UVM_INFO @ 2070: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30bd ir_var:0x5bb8 
# UVM_INFO @ 2070: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30bd ir_var:0x5bb8 ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30bd ir_var:0x5bb8 
# UVM_INFO @ 2070: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2070: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x6 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5c76 pcout:0x0000 ACTUAL: sr1:0x1 sr2:0x6 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5c76 pcout:0x0000 
# UVM_INFO @ 2070: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2070: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 2070: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2070: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2070: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2070: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2070: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2080: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2080: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30c0 pc:0x30bf instrmem_rd:0x1 ACTUAL: npc:0x30bf pc:0x30be instrmem_rd:0x1 
# UVM_INFO @ 2080: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2080: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x4 dr:0x1 imm5:0x16 imm:0x1 instruction:0x5336 npc_in:0x30bf 
# UVM_INFO @ 2080: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30be ir_var:0x51ef 
# UVM_INFO @ 2080: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30be ir_var:0x51ef ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30be ir_var:0x51ef 
# UVM_INFO @ 2080: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2080: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x0 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5bb8 pcout:0x0000 ACTUAL: sr1:0x6 sr2:0x0 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5bb8 pcout:0x0000 
# UVM_INFO @ 2080: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2080: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 2080: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2080: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2080: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2080: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2080: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2090: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2090: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30c1 pc:0x30c0 instrmem_rd:0x1 ACTUAL: npc:0x30c0 pc:0x30bf instrmem_rd:0x1 
# UVM_INFO @ 2090: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2090: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x7 sr2:0x0 dr:0x4 imm:0x0 instruction:0x59c0 npc_in:0x30c0 
# UVM_INFO @ 2090: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30bf ir_var:0x5336 
# UVM_INFO @ 2090: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30bf ir_var:0x5336 ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30bf ir_var:0x5336 
# UVM_INFO @ 2090: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2090: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x7 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x51ef pcout:0x0000 ACTUAL: sr1:0x7 sr2:0x7 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x51ef pcout:0x0000 
# UVM_INFO @ 2090: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2090: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 2090: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2090: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2090: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2090: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2090: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2100: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2100: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30c2 pc:0x30c1 instrmem_rd:0x1 ACTUAL: npc:0x30c1 pc:0x30c0 instrmem_rd:0x1 
# UVM_INFO @ 2100: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2100: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x1 sr2:0x6 dr:0x5 imm:0x0 instruction:0x5a46 npc_in:0x30c1 
# UVM_INFO @ 2100: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30c0 ir_var:0x59c0 
# UVM_INFO @ 2100: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30c0 ir_var:0x59c0 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30c0 ir_var:0x59c0 
# UVM_INFO @ 2100: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2100: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x6 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5336 pcout:0x0000 ACTUAL: sr1:0x4 sr2:0x6 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5336 pcout:0x0000 
# UVM_INFO @ 2100: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2100: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 2100: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2100: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2100: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2100: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2100: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2110: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2110: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30c3 pc:0x30c2 instrmem_rd:0x1 ACTUAL: npc:0x30c2 pc:0x30c1 instrmem_rd:0x1 
# UVM_INFO @ 2110: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2110: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x1 sr2:0x1 dr:0x1 imm:0x0 instruction:0x5241 npc_in:0x30c2 
# UVM_INFO @ 2110: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30c1 ir_var:0x5a46 
# UVM_INFO @ 2110: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30c1 ir_var:0x5a46 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30c1 ir_var:0x5a46 
# UVM_INFO @ 2110: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2110: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x0 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x59c0 pcout:0x0000 ACTUAL: sr1:0x7 sr2:0x0 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x59c0 pcout:0x0000 
# UVM_INFO @ 2110: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2110: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 2110: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2110: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2110: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2110: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2110: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2120: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2120: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30c4 pc:0x30c3 instrmem_rd:0x1 ACTUAL: npc:0x30c3 pc:0x30c2 instrmem_rd:0x1 
# UVM_INFO @ 2120: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2120: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x0 dr:0x1 imm5:0x16 imm:0x1 instruction:0x5236 npc_in:0x30c3 
# UVM_INFO @ 2120: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30c2 ir_var:0x5241 
# UVM_INFO @ 2120: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30c2 ir_var:0x5241 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30c2 ir_var:0x5241 
# UVM_INFO @ 2120: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2120: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x6 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5a46 pcout:0x0000 ACTUAL: sr1:0x1 sr2:0x6 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5a46 pcout:0x0000 
# UVM_INFO @ 2120: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2120: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 2120: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2120: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2120: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2120: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2120: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2130: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2130: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30c5 pc:0x30c4 instrmem_rd:0x1 ACTUAL: npc:0x30c4 pc:0x30c3 instrmem_rd:0x1 
# UVM_INFO @ 2130: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2130: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x5 sr2:0x1 dr:0x3 imm:0x0 instruction:0x5741 npc_in:0x30c4 
# UVM_INFO @ 2130: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30c3 ir_var:0x5236 
# UVM_INFO @ 2130: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30c3 ir_var:0x5236 ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30c3 ir_var:0x5236 
# UVM_INFO @ 2130: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2130: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x1 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5241 pcout:0x0000 ACTUAL: sr1:0x1 sr2:0x1 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5241 pcout:0x0000 
# UVM_INFO @ 2130: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2130: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 2130: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2130: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2130: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2130: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2130: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2140: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2140: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30c6 pc:0x30c5 instrmem_rd:0x1 ACTUAL: npc:0x30c5 pc:0x30c4 instrmem_rd:0x1 
# UVM_INFO @ 2140: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2140: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x0 sr2:0x0 dr:0x1 imm:0x0 instruction:0x5200 npc_in:0x30c5 
# UVM_INFO @ 2140: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30c4 ir_var:0x5741 
# UVM_INFO @ 2140: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30c4 ir_var:0x5741 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30c4 ir_var:0x5741 
# UVM_INFO @ 2140: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2140: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x6 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5236 pcout:0x0000 ACTUAL: sr1:0x0 sr2:0x6 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5236 pcout:0x0000 
# UVM_INFO @ 2140: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2140: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 2140: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2140: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2140: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2140: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x1 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x1 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2140: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2150: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2150: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30c7 pc:0x30c6 instrmem_rd:0x1 ACTUAL: npc:0x30c6 pc:0x30c5 instrmem_rd:0x1 
# UVM_INFO @ 2150: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2150: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x7 dr:0x3 imm5:0x0e imm:0x1 instruction:0x57ee npc_in:0x30c6 
# UVM_INFO @ 2150: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30c5 ir_var:0x5200 
# UVM_INFO @ 2150: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30c5 ir_var:0x5200 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30c5 ir_var:0x5200 
# UVM_INFO @ 2150: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2150: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x1 dr:0x3 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5741 pcout:0x0000 ACTUAL: sr1:0x5 sr2:0x1 dr:0x3 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5741 pcout:0x0000 
# UVM_INFO @ 2150: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2150: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 2150: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2150: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2150: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2150: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2150: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2160: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2160: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30c8 pc:0x30c7 instrmem_rd:0x1 ACTUAL: npc:0x30c7 pc:0x30c6 instrmem_rd:0x1 
# UVM_INFO @ 2160: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2160: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x2 dr:0x6 imm5:0x01 imm:0x1 instruction:0x5ca1 npc_in:0x30c7 
# UVM_INFO @ 2160: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30c6 ir_var:0x57ee 
# UVM_INFO @ 2160: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30c6 ir_var:0x57ee ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30c6 ir_var:0x57ee 
# UVM_INFO @ 2160: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2160: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5200 pcout:0x0000 ACTUAL: sr1:0x0 sr2:0x0 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5200 pcout:0x0000 
# UVM_INFO @ 2160: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2160: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 2160: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2160: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2160: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2160: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2160: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2170: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2170: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30c9 pc:0x30c8 instrmem_rd:0x1 ACTUAL: npc:0x30c8 pc:0x30c7 instrmem_rd:0x1 
# UVM_INFO @ 2170: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2170: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x6 dr:0x7 imm5:0x0a imm:0x1 instruction:0x5faa npc_in:0x30c8 
# UVM_INFO @ 2170: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30c7 ir_var:0x5ca1 
# UVM_INFO @ 2170: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30c7 ir_var:0x5ca1 ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30c7 ir_var:0x5ca1 
# UVM_INFO @ 2170: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2170: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x6 dr:0x3 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x57ee pcout:0x0000 ACTUAL: sr1:0x7 sr2:0x6 dr:0x3 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x57ee pcout:0x0000 
# UVM_INFO @ 2170: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2170: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 2170: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2170: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2170: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2170: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2170: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2180: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2180: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30ca pc:0x30c9 instrmem_rd:0x1 ACTUAL: npc:0x30c9 pc:0x30c8 instrmem_rd:0x1 
# UVM_INFO @ 2180: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2180: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x7 sr2:0x0 dr:0x6 imm:0x0 instruction:0x5dc0 npc_in:0x30c9 
# UVM_INFO @ 2180: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30c8 ir_var:0x5faa 
# UVM_INFO @ 2180: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30c8 ir_var:0x5faa ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30c8 ir_var:0x5faa 
# UVM_INFO @ 2180: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2180: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x1 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5ca1 pcout:0x0000 ACTUAL: sr1:0x2 sr2:0x1 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5ca1 pcout:0x0000 
# UVM_INFO @ 2180: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2180: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 2180: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2180: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2180: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2180: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2180: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2190: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2190: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30cb pc:0x30ca instrmem_rd:0x1 ACTUAL: npc:0x30ca pc:0x30c9 instrmem_rd:0x1 
# UVM_INFO @ 2190: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2190: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x1 sr2:0x4 dr:0x0 imm:0x0 instruction:0x5044 npc_in:0x30ca 
# UVM_INFO @ 2190: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30c9 ir_var:0x5dc0 
# UVM_INFO @ 2190: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30c9 ir_var:0x5dc0 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30c9 ir_var:0x5dc0 
# UVM_INFO @ 2190: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2190: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x2 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5faa pcout:0x0000 ACTUAL: sr1:0x6 sr2:0x2 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5faa pcout:0x0000 
# UVM_INFO @ 2190: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2190: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 2190: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2190: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2190: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2190: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2190: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2200: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2200: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30cc pc:0x30cb instrmem_rd:0x1 ACTUAL: npc:0x30cb pc:0x30ca instrmem_rd:0x1 
# UVM_INFO @ 2200: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2200: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x4 sr2:0x6 dr:0x5 imm:0x0 instruction:0x5b06 npc_in:0x30cb 
# UVM_INFO @ 2200: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30ca ir_var:0x5044 
# UVM_INFO @ 2200: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30ca ir_var:0x5044 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30ca ir_var:0x5044 
# UVM_INFO @ 2200: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2200: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x0 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5dc0 pcout:0x0000 ACTUAL: sr1:0x7 sr2:0x0 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5dc0 pcout:0x0000 
# UVM_INFO @ 2200: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2200: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 2200: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2200: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2200: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2200: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2200: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2210: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2210: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30cd pc:0x30cc instrmem_rd:0x1 ACTUAL: npc:0x30cc pc:0x30cb instrmem_rd:0x1 
# UVM_INFO @ 2210: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2210: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x5 sr2:0x3 dr:0x6 imm:0x0 instruction:0x5d43 npc_in:0x30cc 
# UVM_INFO @ 2210: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30cb ir_var:0x5b06 
# UVM_INFO @ 2210: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30cb ir_var:0x5b06 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30cb ir_var:0x5b06 
# UVM_INFO @ 2210: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2210: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x4 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5044 pcout:0x0000 ACTUAL: sr1:0x1 sr2:0x4 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5044 pcout:0x0000 
# UVM_INFO @ 2210: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2210: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 2210: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2210: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2210: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2210: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2210: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2220: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2220: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30ce pc:0x30cd instrmem_rd:0x1 ACTUAL: npc:0x30cd pc:0x30cc instrmem_rd:0x1 
# UVM_INFO @ 2220: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2220: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x0 dr:0x1 imm5:0x09 imm:0x1 instruction:0x5229 npc_in:0x30cd 
# UVM_INFO @ 2220: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30cc ir_var:0x5d43 
# UVM_INFO @ 2220: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30cc ir_var:0x5d43 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30cc ir_var:0x5d43 
# UVM_INFO @ 2220: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2220: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x6 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5b06 pcout:0x0000 ACTUAL: sr1:0x4 sr2:0x6 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5b06 pcout:0x0000 
# UVM_INFO @ 2220: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2220: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 2220: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2220: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2220: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2220: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2220: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2230: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2230: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30cf pc:0x30ce instrmem_rd:0x1 ACTUAL: npc:0x30ce pc:0x30cd instrmem_rd:0x1 
# UVM_INFO @ 2230: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2230: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x6 sr2:0x0 dr:0x0 imm:0x0 instruction:0x5180 npc_in:0x30ce 
# UVM_INFO @ 2230: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30cd ir_var:0x5229 
# UVM_INFO @ 2230: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30cd ir_var:0x5229 ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30cd ir_var:0x5229 
# UVM_INFO @ 2230: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2230: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x3 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5d43 pcout:0x0000 ACTUAL: sr1:0x5 sr2:0x3 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5d43 pcout:0x0000 
# UVM_INFO @ 2230: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2230: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 2230: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2230: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2230: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2230: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2230: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2240: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2240: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30d0 pc:0x30cf instrmem_rd:0x1 ACTUAL: npc:0x30cf pc:0x30ce instrmem_rd:0x1 
# UVM_INFO @ 2240: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2240: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x5 dr:0x6 imm5:0x03 imm:0x1 instruction:0x5d63 npc_in:0x30cf 
# UVM_INFO @ 2240: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30ce ir_var:0x5180 
# UVM_INFO @ 2240: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30ce ir_var:0x5180 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30ce ir_var:0x5180 
# UVM_INFO @ 2240: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2240: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x1 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5229 pcout:0x0000 ACTUAL: sr1:0x0 sr2:0x1 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5229 pcout:0x0000 
# UVM_INFO @ 2240: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2240: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 2240: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2240: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2240: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2240: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2240: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2250: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2250: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30d1 pc:0x30d0 instrmem_rd:0x1 ACTUAL: npc:0x30d0 pc:0x30cf instrmem_rd:0x1 
# UVM_INFO @ 2250: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2250: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x0 dr:0x5 imm5:0x07 imm:0x1 instruction:0x5a27 npc_in:0x30d0 
# UVM_INFO @ 2250: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30cf ir_var:0x5d63 
# UVM_INFO @ 2250: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30cf ir_var:0x5d63 ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30cf ir_var:0x5d63 
# UVM_INFO @ 2250: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2250: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5180 pcout:0x0000 ACTUAL: sr1:0x6 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5180 pcout:0x0000 
# UVM_INFO @ 2250: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2250: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 2250: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2250: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2250: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2250: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2250: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2260: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2260: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30d2 pc:0x30d1 instrmem_rd:0x1 ACTUAL: npc:0x30d1 pc:0x30d0 instrmem_rd:0x1 
# UVM_INFO @ 2260: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2260: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x0 sr2:0x5 dr:0x4 imm:0x0 instruction:0x5805 npc_in:0x30d1 
# UVM_INFO @ 2260: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30d0 ir_var:0x5a27 
# UVM_INFO @ 2260: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30d0 ir_var:0x5a27 ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30d0 ir_var:0x5a27 
# UVM_INFO @ 2260: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2260: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x3 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5d63 pcout:0x0000 ACTUAL: sr1:0x5 sr2:0x3 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5d63 pcout:0x0000 
# UVM_INFO @ 2260: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2260: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 2260: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2260: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2260: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2260: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2260: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2270: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2270: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30d3 pc:0x30d2 instrmem_rd:0x1 ACTUAL: npc:0x30d2 pc:0x30d1 instrmem_rd:0x1 
# UVM_INFO @ 2270: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2270: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x5 sr2:0x6 dr:0x1 imm:0x0 instruction:0x5346 npc_in:0x30d2 
# UVM_INFO @ 2270: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30d1 ir_var:0x5805 
# UVM_INFO @ 2270: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30d1 ir_var:0x5805 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30d1 ir_var:0x5805 
# UVM_INFO @ 2270: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2270: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x7 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5a27 pcout:0x0000 ACTUAL: sr1:0x0 sr2:0x7 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5a27 pcout:0x0000 
# UVM_INFO @ 2270: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2270: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 2270: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2270: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2270: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2270: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x1 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x1 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2270: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2280: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2280: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30d4 pc:0x30d3 instrmem_rd:0x1 ACTUAL: npc:0x30d3 pc:0x30d2 instrmem_rd:0x1 
# UVM_INFO @ 2280: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2280: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x0 sr2:0x3 dr:0x5 imm:0x0 instruction:0x5a03 npc_in:0x30d3 
# UVM_INFO @ 2280: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30d2 ir_var:0x5346 
# UVM_INFO @ 2280: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30d2 ir_var:0x5346 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30d2 ir_var:0x5346 
# UVM_INFO @ 2280: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2280: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x5 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5805 pcout:0x0000 ACTUAL: sr1:0x0 sr2:0x5 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5805 pcout:0x0000 
# UVM_INFO @ 2280: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2280: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 2280: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2280: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2280: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2280: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2280: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2290: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2290: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30d5 pc:0x30d4 instrmem_rd:0x1 ACTUAL: npc:0x30d4 pc:0x30d3 instrmem_rd:0x1 
# UVM_INFO @ 2290: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2290: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x2 sr2:0x0 dr:0x3 imm:0x0 instruction:0x5680 npc_in:0x30d4 
# UVM_INFO @ 2290: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30d3 ir_var:0x5a03 
# UVM_INFO @ 2290: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30d3 ir_var:0x5a03 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30d3 ir_var:0x5a03 
# UVM_INFO @ 2290: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2290: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x6 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5346 pcout:0x0000 ACTUAL: sr1:0x5 sr2:0x6 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5346 pcout:0x0000 
# UVM_INFO @ 2290: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2290: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 2290: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2290: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2290: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2290: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2290: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2300: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2300: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30d6 pc:0x30d5 instrmem_rd:0x1 ACTUAL: npc:0x30d5 pc:0x30d4 instrmem_rd:0x1 
# UVM_INFO @ 2300: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2300: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x7 dr:0x5 imm5:0x0d imm:0x1 instruction:0x5bed npc_in:0x30d5 
# UVM_INFO @ 2300: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30d4 ir_var:0x5680 
# UVM_INFO @ 2300: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30d4 ir_var:0x5680 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30d4 ir_var:0x5680 
# UVM_INFO @ 2300: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2300: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x3 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5a03 pcout:0x0000 ACTUAL: sr1:0x0 sr2:0x3 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5a03 pcout:0x0000 
# UVM_INFO @ 2300: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2300: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 2300: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2300: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2300: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2300: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2300: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2310: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2310: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30d7 pc:0x30d6 instrmem_rd:0x1 ACTUAL: npc:0x30d6 pc:0x30d5 instrmem_rd:0x1 
# UVM_INFO @ 2310: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2310: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x1 dr:0x0 imm5:0x15 imm:0x1 instruction:0x5075 npc_in:0x30d6 
# UVM_INFO @ 2310: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30d5 ir_var:0x5bed 
# UVM_INFO @ 2310: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30d5 ir_var:0x5bed ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30d5 ir_var:0x5bed 
# UVM_INFO @ 2310: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2310: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x0 dr:0x3 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5680 pcout:0x0000 ACTUAL: sr1:0x2 sr2:0x0 dr:0x3 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5680 pcout:0x0000 
# UVM_INFO @ 2310: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2310: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 2310: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2310: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2310: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2310: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2310: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2320: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2320: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30d8 pc:0x30d7 instrmem_rd:0x1 ACTUAL: npc:0x30d7 pc:0x30d6 instrmem_rd:0x1 
# UVM_INFO @ 2320: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2320: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x0 sr2:0x5 dr:0x5 imm:0x0 instruction:0x5a05 npc_in:0x30d7 
# UVM_INFO @ 2320: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30d6 ir_var:0x5075 
# UVM_INFO @ 2320: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30d6 ir_var:0x5075 ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30d6 ir_var:0x5075 
# UVM_INFO @ 2320: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2320: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x5 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5bed pcout:0x0000 ACTUAL: sr1:0x7 sr2:0x5 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5bed pcout:0x0000 
# UVM_INFO @ 2320: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2320: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 2320: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2320: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2320: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2320: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2320: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2330: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2330: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30d9 pc:0x30d8 instrmem_rd:0x1 ACTUAL: npc:0x30d8 pc:0x30d7 instrmem_rd:0x1 
# UVM_INFO @ 2330: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2330: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x3 sr2:0x0 dr:0x7 imm:0x0 instruction:0x5ec0 npc_in:0x30d8 
# UVM_INFO @ 2330: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30d7 ir_var:0x5a05 
# UVM_INFO @ 2330: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30d7 ir_var:0x5a05 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30d7 ir_var:0x5a05 
# UVM_INFO @ 2330: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2330: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x5 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5075 pcout:0x0000 ACTUAL: sr1:0x1 sr2:0x5 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5075 pcout:0x0000 
# UVM_INFO @ 2330: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2330: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 2330: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2330: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2330: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2330: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2330: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2340: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2340: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30da pc:0x30d9 instrmem_rd:0x1 ACTUAL: npc:0x30d9 pc:0x30d8 instrmem_rd:0x1 
# UVM_INFO @ 2340: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2340: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x0 sr2:0x2 dr:0x7 imm:0x0 instruction:0x5e02 npc_in:0x30d9 
# UVM_INFO @ 2340: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30d8 ir_var:0x5ec0 
# UVM_INFO @ 2340: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30d8 ir_var:0x5ec0 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30d8 ir_var:0x5ec0 
# UVM_INFO @ 2340: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2340: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x5 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5a05 pcout:0x0000 ACTUAL: sr1:0x0 sr2:0x5 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5a05 pcout:0x0000 
# UVM_INFO @ 2340: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2340: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 2340: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2340: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2340: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2340: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2340: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2350: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2350: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30db pc:0x30da instrmem_rd:0x1 ACTUAL: npc:0x30da pc:0x30d9 instrmem_rd:0x1 
# UVM_INFO @ 2350: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2350: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x6 sr2:0x2 dr:0x5 imm:0x0 instruction:0x5b82 npc_in:0x30da 
# UVM_INFO @ 2350: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30d9 ir_var:0x5e02 
# UVM_INFO @ 2350: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30d9 ir_var:0x5e02 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30d9 ir_var:0x5e02 
# UVM_INFO @ 2350: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2350: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x0 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5ec0 pcout:0x0000 ACTUAL: sr1:0x3 sr2:0x0 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5ec0 pcout:0x0000 
# UVM_INFO @ 2350: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2350: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 2350: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2350: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2350: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2350: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2350: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2360: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2360: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30dc pc:0x30db instrmem_rd:0x1 ACTUAL: npc:0x30db pc:0x30da instrmem_rd:0x1 
# UVM_INFO @ 2360: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2360: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x5 dr:0x6 imm5:0x0c imm:0x1 instruction:0x5d6c npc_in:0x30db 
# UVM_INFO @ 2360: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30da ir_var:0x5b82 
# UVM_INFO @ 2360: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30da ir_var:0x5b82 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30da ir_var:0x5b82 
# UVM_INFO @ 2360: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2360: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x2 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5e02 pcout:0x0000 ACTUAL: sr1:0x0 sr2:0x2 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5e02 pcout:0x0000 
# UVM_INFO @ 2360: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2360: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 2360: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2360: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2360: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2360: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2360: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2370: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2370: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30dd pc:0x30dc instrmem_rd:0x1 ACTUAL: npc:0x30dc pc:0x30db instrmem_rd:0x1 
# UVM_INFO @ 2370: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2370: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x0 sr2:0x5 dr:0x5 imm:0x0 instruction:0x5a05 npc_in:0x30dc 
# UVM_INFO @ 2370: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30db ir_var:0x5d6c 
# UVM_INFO @ 2370: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30db ir_var:0x5d6c ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30db ir_var:0x5d6c 
# UVM_INFO @ 2370: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2370: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x2 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5b82 pcout:0x0000 ACTUAL: sr1:0x6 sr2:0x2 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5b82 pcout:0x0000 
# UVM_INFO @ 2370: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2370: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 2370: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2370: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2370: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2370: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2370: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2380: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2380: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30de pc:0x30dd instrmem_rd:0x1 ACTUAL: npc:0x30dd pc:0x30dc instrmem_rd:0x1 
# UVM_INFO @ 2380: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2380: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x3 dr:0x6 imm5:0x15 imm:0x1 instruction:0x5cf5 npc_in:0x30dd 
# UVM_INFO @ 2380: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30dc ir_var:0x5a05 
# UVM_INFO @ 2380: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30dc ir_var:0x5a05 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30dc ir_var:0x5a05 
# UVM_INFO @ 2380: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2380: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x4 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5d6c pcout:0x0000 ACTUAL: sr1:0x5 sr2:0x4 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5d6c pcout:0x0000 
# UVM_INFO @ 2380: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2380: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 2380: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2380: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2380: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2380: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2380: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2390: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2390: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30df pc:0x30de instrmem_rd:0x1 ACTUAL: npc:0x30de pc:0x30dd instrmem_rd:0x1 
# UVM_INFO @ 2390: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2390: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x7 dr:0x7 imm5:0x0b imm:0x1 instruction:0x5feb npc_in:0x30de 
# UVM_INFO @ 2390: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30dd ir_var:0x5cf5 
# UVM_INFO @ 2390: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30dd ir_var:0x5cf5 ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30dd ir_var:0x5cf5 
# UVM_INFO @ 2390: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2390: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x5 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5a05 pcout:0x0000 ACTUAL: sr1:0x0 sr2:0x5 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5a05 pcout:0x0000 
# UVM_INFO @ 2390: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2390: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 2390: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2390: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2390: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2390: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2390: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2400: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2400: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30e0 pc:0x30df instrmem_rd:0x1 ACTUAL: npc:0x30df pc:0x30de instrmem_rd:0x1 
# UVM_INFO @ 2400: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2400: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x7 dr:0x1 imm5:0x0f imm:0x1 instruction:0x53ef npc_in:0x30df 
# UVM_INFO @ 2400: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30de ir_var:0x5feb 
# UVM_INFO @ 2400: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30de ir_var:0x5feb ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30de ir_var:0x5feb 
# UVM_INFO @ 2400: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2400: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x5 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5cf5 pcout:0x0000 ACTUAL: sr1:0x3 sr2:0x5 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5cf5 pcout:0x0000 
# UVM_INFO @ 2400: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2400: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 2400: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2400: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2400: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2400: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2400: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2410: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2410: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30e1 pc:0x30e0 instrmem_rd:0x1 ACTUAL: npc:0x30e0 pc:0x30df instrmem_rd:0x1 
# UVM_INFO @ 2410: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2410: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x6 sr2:0x2 dr:0x1 imm:0x0 instruction:0x5382 npc_in:0x30e0 
# UVM_INFO @ 2410: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30df ir_var:0x53ef 
# UVM_INFO @ 2410: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30df ir_var:0x53ef ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30df ir_var:0x53ef 
# UVM_INFO @ 2410: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2410: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x3 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5feb pcout:0x0000 ACTUAL: sr1:0x7 sr2:0x3 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5feb pcout:0x0000 
# UVM_INFO @ 2410: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2410: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 2410: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2410: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2410: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2410: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2410: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2420: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2420: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30e2 pc:0x30e1 instrmem_rd:0x1 ACTUAL: npc:0x30e1 pc:0x30e0 instrmem_rd:0x1 
# UVM_INFO @ 2420: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2420: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x0 dr:0x2 imm5:0x03 imm:0x1 instruction:0x5423 npc_in:0x30e1 
# UVM_INFO @ 2420: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30e0 ir_var:0x5382 
# UVM_INFO @ 2420: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30e0 ir_var:0x5382 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30e0 ir_var:0x5382 
# UVM_INFO @ 2420: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2420: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x7 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x53ef pcout:0x0000 ACTUAL: sr1:0x7 sr2:0x7 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x53ef pcout:0x0000 
# UVM_INFO @ 2420: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2420: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 2420: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2420: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2420: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2420: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2420: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2430: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2430: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30e3 pc:0x30e2 instrmem_rd:0x1 ACTUAL: npc:0x30e2 pc:0x30e1 instrmem_rd:0x1 
# UVM_INFO @ 2430: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2430: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x2 sr2:0x3 dr:0x1 imm:0x0 instruction:0x5283 npc_in:0x30e2 
# UVM_INFO @ 2430: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30e1 ir_var:0x5423 
# UVM_INFO @ 2430: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30e1 ir_var:0x5423 ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30e1 ir_var:0x5423 
# UVM_INFO @ 2430: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2430: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x2 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5382 pcout:0x0000 ACTUAL: sr1:0x6 sr2:0x2 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5382 pcout:0x0000 
# UVM_INFO @ 2430: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2430: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 2430: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2430: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2430: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2430: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2430: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2440: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2440: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30e4 pc:0x30e3 instrmem_rd:0x1 ACTUAL: npc:0x30e3 pc:0x30e2 instrmem_rd:0x1 
# UVM_INFO @ 2440: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2440: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x1 sr2:0x0 dr:0x6 imm:0x0 instruction:0x5c40 npc_in:0x30e3 
# UVM_INFO @ 2440: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30e2 ir_var:0x5283 
# UVM_INFO @ 2440: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30e2 ir_var:0x5283 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30e2 ir_var:0x5283 
# UVM_INFO @ 2440: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2440: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x3 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5423 pcout:0x0000 ACTUAL: sr1:0x0 sr2:0x3 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5423 pcout:0x0000 
# UVM_INFO @ 2440: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2440: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 2440: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2440: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2440: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2440: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2440: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2450: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2450: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30e5 pc:0x30e4 instrmem_rd:0x1 ACTUAL: npc:0x30e4 pc:0x30e3 instrmem_rd:0x1 
# UVM_INFO @ 2450: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2450: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x0 sr2:0x5 dr:0x6 imm:0x0 instruction:0x5c05 npc_in:0x30e4 
# UVM_INFO @ 2450: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30e3 ir_var:0x5c40 
# UVM_INFO @ 2450: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30e3 ir_var:0x5c40 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30e3 ir_var:0x5c40 
# UVM_INFO @ 2450: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2450: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x3 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5283 pcout:0x0000 ACTUAL: sr1:0x2 sr2:0x3 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5283 pcout:0x0000 
# UVM_INFO @ 2450: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2450: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 2450: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2450: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2450: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2450: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2450: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2460: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2460: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30e6 pc:0x30e5 instrmem_rd:0x1 ACTUAL: npc:0x30e5 pc:0x30e4 instrmem_rd:0x1 
# UVM_INFO @ 2460: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2460: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x2 sr2:0x6 dr:0x7 imm:0x0 instruction:0x5e86 npc_in:0x30e5 
# UVM_INFO @ 2460: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30e4 ir_var:0x5c05 
# UVM_INFO @ 2460: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30e4 ir_var:0x5c05 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30e4 ir_var:0x5c05 
# UVM_INFO @ 2460: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2460: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x0 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5c40 pcout:0x0000 ACTUAL: sr1:0x1 sr2:0x0 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5c40 pcout:0x0000 
# UVM_INFO @ 2460: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2460: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 2460: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2460: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2460: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2460: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2460: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2470: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2470: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30e7 pc:0x30e6 instrmem_rd:0x1 ACTUAL: npc:0x30e6 pc:0x30e5 instrmem_rd:0x1 
# UVM_INFO @ 2470: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2470: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x2 sr2:0x0 dr:0x1 imm:0x0 instruction:0x5280 npc_in:0x30e6 
# UVM_INFO @ 2470: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30e5 ir_var:0x5e86 
# UVM_INFO @ 2470: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30e5 ir_var:0x5e86 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30e5 ir_var:0x5e86 
# UVM_INFO @ 2470: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2470: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x5 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5c05 pcout:0x0000 ACTUAL: sr1:0x0 sr2:0x5 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5c05 pcout:0x0000 
# UVM_INFO @ 2470: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2470: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 2470: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2470: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2470: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2470: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x1 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x1 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2470: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2480: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2480: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30e8 pc:0x30e7 instrmem_rd:0x1 ACTUAL: npc:0x30e7 pc:0x30e6 instrmem_rd:0x1 
# UVM_INFO @ 2480: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2480: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x7 sr2:0x0 dr:0x2 imm:0x0 instruction:0x55c0 npc_in:0x30e7 
# UVM_INFO @ 2480: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30e6 ir_var:0x5280 
# UVM_INFO @ 2480: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30e6 ir_var:0x5280 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30e6 ir_var:0x5280 
# UVM_INFO @ 2480: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2480: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x6 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5e86 pcout:0x0000 ACTUAL: sr1:0x2 sr2:0x6 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5e86 pcout:0x0000 
# UVM_INFO @ 2480: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2480: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 2480: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2480: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2480: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2480: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2480: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2490: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2490: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30e9 pc:0x30e8 instrmem_rd:0x1 ACTUAL: npc:0x30e8 pc:0x30e7 instrmem_rd:0x1 
# UVM_INFO @ 2490: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2490: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x6 sr2:0x7 dr:0x7 imm:0x0 instruction:0x5f87 npc_in:0x30e8 
# UVM_INFO @ 2490: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30e7 ir_var:0x55c0 
# UVM_INFO @ 2490: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30e7 ir_var:0x55c0 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30e7 ir_var:0x55c0 
# UVM_INFO @ 2490: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2490: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x0 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5280 pcout:0x0000 ACTUAL: sr1:0x2 sr2:0x0 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5280 pcout:0x0000 
# UVM_INFO @ 2490: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2490: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 2490: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2490: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2490: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2490: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2490: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2500: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2500: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30ea pc:0x30e9 instrmem_rd:0x1 ACTUAL: npc:0x30e9 pc:0x30e8 instrmem_rd:0x1 
# UVM_INFO @ 2500: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2500: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x7 sr2:0x3 dr:0x4 imm:0x0 instruction:0x59c3 npc_in:0x30e9 
# UVM_INFO @ 2500: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30e8 ir_var:0x5f87 
# UVM_INFO @ 2500: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30e8 ir_var:0x5f87 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30e8 ir_var:0x5f87 
# UVM_INFO @ 2500: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2500: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x0 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x55c0 pcout:0x0000 ACTUAL: sr1:0x7 sr2:0x0 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x55c0 pcout:0x0000 
# UVM_INFO @ 2500: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2500: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 2500: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2500: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2500: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2500: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2500: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2510: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2510: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30eb pc:0x30ea instrmem_rd:0x1 ACTUAL: npc:0x30ea pc:0x30e9 instrmem_rd:0x1 
# UVM_INFO @ 2510: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2510: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x1 dr:0x6 imm5:0x13 imm:0x1 instruction:0x5c73 npc_in:0x30ea 
# UVM_INFO @ 2510: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30e9 ir_var:0x59c3 
# UVM_INFO @ 2510: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30e9 ir_var:0x59c3 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30e9 ir_var:0x59c3 
# UVM_INFO @ 2510: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2510: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x7 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5f87 pcout:0x0000 ACTUAL: sr1:0x6 sr2:0x7 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5f87 pcout:0x0000 
# UVM_INFO @ 2510: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2510: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 2510: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2510: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2510: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2510: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2510: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2520: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2520: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30ec pc:0x30eb instrmem_rd:0x1 ACTUAL: npc:0x30eb pc:0x30ea instrmem_rd:0x1 
# UVM_INFO @ 2520: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2520: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x3 dr:0x6 imm5:0x03 imm:0x1 instruction:0x5ce3 npc_in:0x30eb 
# UVM_INFO @ 2520: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30ea ir_var:0x5c73 
# UVM_INFO @ 2520: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30ea ir_var:0x5c73 ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30ea ir_var:0x5c73 
# UVM_INFO @ 2520: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2520: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x3 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x59c3 pcout:0x0000 ACTUAL: sr1:0x7 sr2:0x3 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x59c3 pcout:0x0000 
# UVM_INFO @ 2520: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2520: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 2520: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2520: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2520: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2520: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2520: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2530: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2530: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30ed pc:0x30ec instrmem_rd:0x1 ACTUAL: npc:0x30ec pc:0x30eb instrmem_rd:0x1 
# UVM_INFO @ 2530: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2530: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x0 dr:0x0 imm5:0x11 imm:0x1 instruction:0x5031 npc_in:0x30ec 
# UVM_INFO @ 2530: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30eb ir_var:0x5ce3 
# UVM_INFO @ 2530: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30eb ir_var:0x5ce3 ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30eb ir_var:0x5ce3 
# UVM_INFO @ 2530: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2530: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x3 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5c73 pcout:0x0000 ACTUAL: sr1:0x1 sr2:0x3 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5c73 pcout:0x0000 
# UVM_INFO @ 2530: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2530: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 2530: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2530: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2530: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2530: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2530: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2540: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2540: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30ee pc:0x30ed instrmem_rd:0x1 ACTUAL: npc:0x30ed pc:0x30ec instrmem_rd:0x1 
# UVM_INFO @ 2540: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2540: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x0 sr2:0x3 dr:0x5 imm:0x0 instruction:0x5a03 npc_in:0x30ed 
# UVM_INFO @ 2540: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30ec ir_var:0x5031 
# UVM_INFO @ 2540: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30ec ir_var:0x5031 ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30ec ir_var:0x5031 
# UVM_INFO @ 2540: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2540: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x3 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5ce3 pcout:0x0000 ACTUAL: sr1:0x3 sr2:0x3 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5ce3 pcout:0x0000 
# UVM_INFO @ 2540: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2540: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 2540: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2540: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2540: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2540: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2540: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2550: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2550: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30ef pc:0x30ee instrmem_rd:0x1 ACTUAL: npc:0x30ee pc:0x30ed instrmem_rd:0x1 
# UVM_INFO @ 2550: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2550: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x6 dr:0x1 imm5:0x17 imm:0x1 instruction:0x53b7 npc_in:0x30ee 
# UVM_INFO @ 2550: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30ed ir_var:0x5a03 
# UVM_INFO @ 2550: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30ed ir_var:0x5a03 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30ed ir_var:0x5a03 
# UVM_INFO @ 2550: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2550: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x1 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5031 pcout:0x0000 ACTUAL: sr1:0x0 sr2:0x1 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5031 pcout:0x0000 
# UVM_INFO @ 2550: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2550: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 2550: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2550: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2550: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2550: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2550: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2560: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2560: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30f0 pc:0x30ef instrmem_rd:0x1 ACTUAL: npc:0x30ef pc:0x30ee instrmem_rd:0x1 
# UVM_INFO @ 2560: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2560: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x4 dr:0x3 imm5:0x1d imm:0x1 instruction:0x573d npc_in:0x30ef 
# UVM_INFO @ 2560: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30ee ir_var:0x53b7 
# UVM_INFO @ 2560: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30ee ir_var:0x53b7 ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30ee ir_var:0x53b7 
# UVM_INFO @ 2560: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2560: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x3 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5a03 pcout:0x0000 ACTUAL: sr1:0x0 sr2:0x3 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5a03 pcout:0x0000 
# UVM_INFO @ 2560: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2560: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 2560: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2560: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2560: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2560: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2560: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2570: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2570: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30f1 pc:0x30f0 instrmem_rd:0x1 ACTUAL: npc:0x30f0 pc:0x30ef instrmem_rd:0x1 
# UVM_INFO @ 2570: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2570: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x0 sr2:0x6 dr:0x0 imm:0x0 instruction:0x5006 npc_in:0x30f0 
# UVM_INFO @ 2570: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30ef ir_var:0x573d 
# UVM_INFO @ 2570: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30ef ir_var:0x573d ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30ef ir_var:0x573d 
# UVM_INFO @ 2570: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2570: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x7 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x53b7 pcout:0x0000 ACTUAL: sr1:0x6 sr2:0x7 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x53b7 pcout:0x0000 
# UVM_INFO @ 2570: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2570: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 2570: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2570: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2570: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2570: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2570: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2580: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2580: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30f2 pc:0x30f1 instrmem_rd:0x1 ACTUAL: npc:0x30f1 pc:0x30f0 instrmem_rd:0x1 
# UVM_INFO @ 2580: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2580: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x6 sr2:0x7 dr:0x2 imm:0x0 instruction:0x5587 npc_in:0x30f1 
# UVM_INFO @ 2580: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30f0 ir_var:0x5006 
# UVM_INFO @ 2580: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30f0 ir_var:0x5006 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30f0 ir_var:0x5006 
# UVM_INFO @ 2580: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2580: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x5 dr:0x3 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x573d pcout:0x0000 ACTUAL: sr1:0x4 sr2:0x5 dr:0x3 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x573d pcout:0x0000 
# UVM_INFO @ 2580: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2580: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 2580: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2580: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2580: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2580: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2580: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2590: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2590: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30f3 pc:0x30f2 instrmem_rd:0x1 ACTUAL: npc:0x30f2 pc:0x30f1 instrmem_rd:0x1 
# UVM_INFO @ 2590: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2590: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x1 dr:0x4 imm5:0x15 imm:0x1 instruction:0x5875 npc_in:0x30f2 
# UVM_INFO @ 2590: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30f1 ir_var:0x5587 
# UVM_INFO @ 2590: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30f1 ir_var:0x5587 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30f1 ir_var:0x5587 
# UVM_INFO @ 2590: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2590: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x6 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5006 pcout:0x0000 ACTUAL: sr1:0x0 sr2:0x6 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5006 pcout:0x0000 
# UVM_INFO @ 2590: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2590: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 2590: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2590: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2590: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2590: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2590: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2600: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2600: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30f4 pc:0x30f3 instrmem_rd:0x1 ACTUAL: npc:0x30f3 pc:0x30f2 instrmem_rd:0x1 
# UVM_INFO @ 2600: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2600: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x2 sr2:0x4 dr:0x5 imm:0x0 instruction:0x5a84 npc_in:0x30f3 
# UVM_INFO @ 2600: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30f2 ir_var:0x5875 
# UVM_INFO @ 2600: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30f2 ir_var:0x5875 ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30f2 ir_var:0x5875 
# UVM_INFO @ 2600: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2600: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x7 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5587 pcout:0x0000 ACTUAL: sr1:0x6 sr2:0x7 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5587 pcout:0x0000 
# UVM_INFO @ 2600: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2600: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 2600: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2600: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2600: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2600: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2600: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2610: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2610: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30f5 pc:0x30f4 instrmem_rd:0x1 ACTUAL: npc:0x30f4 pc:0x30f3 instrmem_rd:0x1 
# UVM_INFO @ 2610: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2610: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x6 dr:0x7 imm5:0x08 imm:0x1 instruction:0x5fa8 npc_in:0x30f4 
# UVM_INFO @ 2610: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30f3 ir_var:0x5a84 
# UVM_INFO @ 2610: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30f3 ir_var:0x5a84 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30f3 ir_var:0x5a84 
# UVM_INFO @ 2610: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2610: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x5 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5875 pcout:0x0000 ACTUAL: sr1:0x1 sr2:0x5 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5875 pcout:0x0000 
# UVM_INFO @ 2610: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2610: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 2610: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2610: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2610: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2610: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x1 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x1 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2610: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2620: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2620: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30f6 pc:0x30f5 instrmem_rd:0x1 ACTUAL: npc:0x30f5 pc:0x30f4 instrmem_rd:0x1 
# UVM_INFO @ 2620: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2620: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x1 sr2:0x5 dr:0x1 imm:0x0 instruction:0x5245 npc_in:0x30f5 
# UVM_INFO @ 2620: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30f4 ir_var:0x5fa8 
# UVM_INFO @ 2620: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30f4 ir_var:0x5fa8 ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30f4 ir_var:0x5fa8 
# UVM_INFO @ 2620: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2620: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x4 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5a84 pcout:0x0000 ACTUAL: sr1:0x2 sr2:0x4 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5a84 pcout:0x0000 
# UVM_INFO @ 2620: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2620: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 2620: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2620: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2620: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2620: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2620: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2630: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2630: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30f7 pc:0x30f6 instrmem_rd:0x1 ACTUAL: npc:0x30f6 pc:0x30f5 instrmem_rd:0x1 
# UVM_INFO @ 2630: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2630: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x5 dr:0x4 imm5:0x1f imm:0x1 instruction:0x597f npc_in:0x30f6 
# UVM_INFO @ 2630: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30f5 ir_var:0x5245 
# UVM_INFO @ 2630: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30f5 ir_var:0x5245 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30f5 ir_var:0x5245 
# UVM_INFO @ 2630: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2630: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x0 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5fa8 pcout:0x0000 ACTUAL: sr1:0x6 sr2:0x0 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5fa8 pcout:0x0000 
# UVM_INFO @ 2630: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2630: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 2630: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2630: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2630: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2630: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2630: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2640: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2640: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30f8 pc:0x30f7 instrmem_rd:0x1 ACTUAL: npc:0x30f7 pc:0x30f6 instrmem_rd:0x1 
# UVM_INFO @ 2640: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2640: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x7 dr:0x1 imm5:0x0a imm:0x1 instruction:0x53ea npc_in:0x30f7 
# UVM_INFO @ 2640: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30f6 ir_var:0x597f 
# UVM_INFO @ 2640: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30f6 ir_var:0x597f ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30f6 ir_var:0x597f 
# UVM_INFO @ 2640: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2640: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x5 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5245 pcout:0x0000 ACTUAL: sr1:0x1 sr2:0x5 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5245 pcout:0x0000 
# UVM_INFO @ 2640: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2640: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 2640: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2640: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2640: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2640: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2640: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2650: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2650: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30f9 pc:0x30f8 instrmem_rd:0x1 ACTUAL: npc:0x30f8 pc:0x30f7 instrmem_rd:0x1 
# UVM_INFO @ 2650: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2650: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x4 sr2:0x2 dr:0x5 imm:0x0 instruction:0x5b02 npc_in:0x30f8 
# UVM_INFO @ 2650: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30f7 ir_var:0x53ea 
# UVM_INFO @ 2650: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30f7 ir_var:0x53ea ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30f7 ir_var:0x53ea 
# UVM_INFO @ 2650: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2650: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x7 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x597f pcout:0x0000 ACTUAL: sr1:0x5 sr2:0x7 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x597f pcout:0x0000 
# UVM_INFO @ 2650: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2650: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 2650: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2650: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2650: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2650: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2650: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2660: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2660: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30fa pc:0x30f9 instrmem_rd:0x1 ACTUAL: npc:0x30f9 pc:0x30f8 instrmem_rd:0x1 
# UVM_INFO @ 2660: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2660: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x0 sr2:0x1 dr:0x4 imm:0x0 instruction:0x5801 npc_in:0x30f9 
# UVM_INFO @ 2660: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30f8 ir_var:0x5b02 
# UVM_INFO @ 2660: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30f8 ir_var:0x5b02 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30f8 ir_var:0x5b02 
# UVM_INFO @ 2660: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2660: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x2 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x53ea pcout:0x0000 ACTUAL: sr1:0x7 sr2:0x2 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x53ea pcout:0x0000 
# UVM_INFO @ 2660: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2660: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 2660: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2660: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2660: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2660: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2660: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2670: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2670: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30fb pc:0x30fa instrmem_rd:0x1 ACTUAL: npc:0x30fa pc:0x30f9 instrmem_rd:0x1 
# UVM_INFO @ 2670: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2670: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x2 sr2:0x2 dr:0x3 imm:0x0 instruction:0x5682 npc_in:0x30fa 
# UVM_INFO @ 2670: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30f9 ir_var:0x5801 
# UVM_INFO @ 2670: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30f9 ir_var:0x5801 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30f9 ir_var:0x5801 
# UVM_INFO @ 2670: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2670: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x2 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5b02 pcout:0x0000 ACTUAL: sr1:0x4 sr2:0x2 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5b02 pcout:0x0000 
# UVM_INFO @ 2670: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2670: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 2670: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2670: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2670: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2670: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2670: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2680: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2680: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30fc pc:0x30fb instrmem_rd:0x1 ACTUAL: npc:0x30fb pc:0x30fa instrmem_rd:0x1 
# UVM_INFO @ 2680: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2680: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x2 sr2:0x5 dr:0x6 imm:0x0 instruction:0x5c85 npc_in:0x30fb 
# UVM_INFO @ 2680: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30fa ir_var:0x5682 
# UVM_INFO @ 2680: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30fa ir_var:0x5682 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30fa ir_var:0x5682 
# UVM_INFO @ 2680: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2680: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x1 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5801 pcout:0x0000 ACTUAL: sr1:0x0 sr2:0x1 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5801 pcout:0x0000 
# UVM_INFO @ 2680: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2680: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 2680: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2680: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2680: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2680: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2680: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2690: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2690: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30fd pc:0x30fc instrmem_rd:0x1 ACTUAL: npc:0x30fc pc:0x30fb instrmem_rd:0x1 
# UVM_INFO @ 2690: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2690: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x4 dr:0x3 imm5:0x09 imm:0x1 instruction:0x5729 npc_in:0x30fc 
# UVM_INFO @ 2690: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30fb ir_var:0x5c85 
# UVM_INFO @ 2690: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30fb ir_var:0x5c85 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30fb ir_var:0x5c85 
# UVM_INFO @ 2690: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2690: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x2 dr:0x3 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5682 pcout:0x0000 ACTUAL: sr1:0x2 sr2:0x2 dr:0x3 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5682 pcout:0x0000 
# UVM_INFO @ 2690: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2690: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 2690: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2690: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2690: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2690: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2690: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2700: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2700: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30fe pc:0x30fd instrmem_rd:0x1 ACTUAL: npc:0x30fd pc:0x30fc instrmem_rd:0x1 
# UVM_INFO @ 2700: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2700: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x2 sr2:0x1 dr:0x1 imm:0x0 instruction:0x5281 npc_in:0x30fd 
# UVM_INFO @ 2700: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30fc ir_var:0x5729 
# UVM_INFO @ 2700: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30fc ir_var:0x5729 ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30fc ir_var:0x5729 
# UVM_INFO @ 2700: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2700: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x5 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5c85 pcout:0x0000 ACTUAL: sr1:0x2 sr2:0x5 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5c85 pcout:0x0000 
# UVM_INFO @ 2700: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2700: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 2700: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2700: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2700: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2700: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2700: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2710: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2710: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30ff pc:0x30fe instrmem_rd:0x1 ACTUAL: npc:0x30fe pc:0x30fd instrmem_rd:0x1 
# UVM_INFO @ 2710: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2710: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x6 sr2:0x3 dr:0x4 imm:0x0 instruction:0x5983 npc_in:0x30fe 
# UVM_INFO @ 2710: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30fd ir_var:0x5281 
# UVM_INFO @ 2710: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30fd ir_var:0x5281 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30fd ir_var:0x5281 
# UVM_INFO @ 2710: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2710: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x1 dr:0x3 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5729 pcout:0x0000 ACTUAL: sr1:0x4 sr2:0x1 dr:0x3 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5729 pcout:0x0000 
# UVM_INFO @ 2710: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2710: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 2710: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2710: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2710: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2710: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2710: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2720: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2720: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3100 pc:0x30ff instrmem_rd:0x1 ACTUAL: npc:0x30ff pc:0x30fe instrmem_rd:0x1 
# UVM_INFO @ 2720: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2720: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x3 sr2:0x6 dr:0x3 imm:0x0 instruction:0x56c6 npc_in:0x30ff 
# UVM_INFO @ 2720: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30fe ir_var:0x5983 
# UVM_INFO @ 2720: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30fe ir_var:0x5983 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30fe ir_var:0x5983 
# UVM_INFO @ 2720: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2720: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x1 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5281 pcout:0x0000 ACTUAL: sr1:0x2 sr2:0x1 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5281 pcout:0x0000 
# UVM_INFO @ 2720: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2720: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 2720: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2720: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2720: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2720: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2720: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2730: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2730: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3101 pc:0x3100 instrmem_rd:0x1 ACTUAL: npc:0x3100 pc:0x30ff instrmem_rd:0x1 
# UVM_INFO @ 2730: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2730: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x2 dr:0x6 imm5:0x1b imm:0x1 instruction:0x5cbb npc_in:0x3100 
# UVM_INFO @ 2730: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30ff ir_var:0x56c6 
# UVM_INFO @ 2730: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30ff ir_var:0x56c6 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x30ff ir_var:0x56c6 
# UVM_INFO @ 2730: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2730: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x3 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5983 pcout:0x0000 ACTUAL: sr1:0x6 sr2:0x3 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5983 pcout:0x0000 
# UVM_INFO @ 2730: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2730: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 2730: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2730: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2730: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2730: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2730: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2740: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2740: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3102 pc:0x3101 instrmem_rd:0x1 ACTUAL: npc:0x3101 pc:0x3100 instrmem_rd:0x1 
# UVM_INFO @ 2740: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2740: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x0 sr2:0x6 dr:0x1 imm:0x0 instruction:0x5206 npc_in:0x3101 
# UVM_INFO @ 2740: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3100 ir_var:0x5cbb 
# UVM_INFO @ 2740: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3100 ir_var:0x5cbb ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3100 ir_var:0x5cbb 
# UVM_INFO @ 2740: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2740: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x6 dr:0x3 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x56c6 pcout:0x0000 ACTUAL: sr1:0x3 sr2:0x6 dr:0x3 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x56c6 pcout:0x0000 
# UVM_INFO @ 2740: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2740: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 2740: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2740: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2740: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2740: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2740: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2750: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2750: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3103 pc:0x3102 instrmem_rd:0x1 ACTUAL: npc:0x3102 pc:0x3101 instrmem_rd:0x1 
# UVM_INFO @ 2750: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2750: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x7 sr2:0x0 dr:0x7 imm:0x0 instruction:0x5fc0 npc_in:0x3102 
# UVM_INFO @ 2750: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3101 ir_var:0x5206 
# UVM_INFO @ 2750: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3101 ir_var:0x5206 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3101 ir_var:0x5206 
# UVM_INFO @ 2750: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2750: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x3 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5cbb pcout:0x0000 ACTUAL: sr1:0x2 sr2:0x3 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5cbb pcout:0x0000 
# UVM_INFO @ 2750: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2750: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 2750: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2750: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2750: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2750: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x1 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x1 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2750: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2760: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2760: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3104 pc:0x3103 instrmem_rd:0x1 ACTUAL: npc:0x3103 pc:0x3102 instrmem_rd:0x1 
# UVM_INFO @ 2760: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2760: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x4 sr2:0x0 dr:0x0 imm:0x0 instruction:0x5100 npc_in:0x3103 
# UVM_INFO @ 2760: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3102 ir_var:0x5fc0 
# UVM_INFO @ 2760: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3102 ir_var:0x5fc0 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3102 ir_var:0x5fc0 
# UVM_INFO @ 2760: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2760: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x6 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5206 pcout:0x0000 ACTUAL: sr1:0x0 sr2:0x6 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5206 pcout:0x0000 
# UVM_INFO @ 2760: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2760: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 2760: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2760: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2760: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2760: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2760: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2770: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2770: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3105 pc:0x3104 instrmem_rd:0x1 ACTUAL: npc:0x3104 pc:0x3103 instrmem_rd:0x1 
# UVM_INFO @ 2770: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2770: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x3 sr2:0x2 dr:0x6 imm:0x0 instruction:0x5cc2 npc_in:0x3104 
# UVM_INFO @ 2770: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3103 ir_var:0x5100 
# UVM_INFO @ 2770: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3103 ir_var:0x5100 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3103 ir_var:0x5100 
# UVM_INFO @ 2770: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2770: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x0 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5fc0 pcout:0x0000 ACTUAL: sr1:0x7 sr2:0x0 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5fc0 pcout:0x0000 
# UVM_INFO @ 2770: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2770: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 2770: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2770: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2770: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2770: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2770: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2780: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2780: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3106 pc:0x3105 instrmem_rd:0x1 ACTUAL: npc:0x3105 pc:0x3104 instrmem_rd:0x1 
# UVM_INFO @ 2780: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2780: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x2 dr:0x6 imm5:0x1b imm:0x1 instruction:0x5cbb npc_in:0x3105 
# UVM_INFO @ 2780: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3104 ir_var:0x5cc2 
# UVM_INFO @ 2780: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3104 ir_var:0x5cc2 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3104 ir_var:0x5cc2 
# UVM_INFO @ 2780: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2780: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5100 pcout:0x0000 ACTUAL: sr1:0x4 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5100 pcout:0x0000 
# UVM_INFO @ 2780: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2780: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 2780: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2780: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2780: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2780: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2780: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2790: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2790: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3107 pc:0x3106 instrmem_rd:0x1 ACTUAL: npc:0x3106 pc:0x3105 instrmem_rd:0x1 
# UVM_INFO @ 2790: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2790: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x1 dr:0x5 imm5:0x16 imm:0x1 instruction:0x5a76 npc_in:0x3106 
# UVM_INFO @ 2790: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3105 ir_var:0x5cbb 
# UVM_INFO @ 2790: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3105 ir_var:0x5cbb ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3105 ir_var:0x5cbb 
# UVM_INFO @ 2790: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2790: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x2 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5cc2 pcout:0x0000 ACTUAL: sr1:0x3 sr2:0x2 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5cc2 pcout:0x0000 
# UVM_INFO @ 2790: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2790: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 2790: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2790: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2790: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2790: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2790: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2800: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2800: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3108 pc:0x3107 instrmem_rd:0x1 ACTUAL: npc:0x3107 pc:0x3106 instrmem_rd:0x1 
# UVM_INFO @ 2800: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2800: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x2 sr2:0x6 dr:0x4 imm:0x0 instruction:0x5886 npc_in:0x3107 
# UVM_INFO @ 2800: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3106 ir_var:0x5a76 
# UVM_INFO @ 2800: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3106 ir_var:0x5a76 ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3106 ir_var:0x5a76 
# UVM_INFO @ 2800: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2800: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x3 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5cbb pcout:0x0000 ACTUAL: sr1:0x2 sr2:0x3 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5cbb pcout:0x0000 
# UVM_INFO @ 2800: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2800: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 2800: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2800: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2800: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2800: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2800: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2810: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2810: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3109 pc:0x3108 instrmem_rd:0x1 ACTUAL: npc:0x3108 pc:0x3107 instrmem_rd:0x1 
# UVM_INFO @ 2810: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2810: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x3 dr:0x7 imm5:0x08 imm:0x1 instruction:0x5ee8 npc_in:0x3108 
# UVM_INFO @ 2810: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3107 ir_var:0x5886 
# UVM_INFO @ 2810: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3107 ir_var:0x5886 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3107 ir_var:0x5886 
# UVM_INFO @ 2810: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2810: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x6 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5a76 pcout:0x0000 ACTUAL: sr1:0x1 sr2:0x6 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5a76 pcout:0x0000 
# UVM_INFO @ 2810: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2810: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 2810: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2810: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2810: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2810: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2810: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2820: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2820: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x310a pc:0x3109 instrmem_rd:0x1 ACTUAL: npc:0x3109 pc:0x3108 instrmem_rd:0x1 
# UVM_INFO @ 2820: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2820: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x5 sr2:0x0 dr:0x2 imm:0x0 instruction:0x5540 npc_in:0x3109 
# UVM_INFO @ 2820: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3108 ir_var:0x5ee8 
# UVM_INFO @ 2820: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3108 ir_var:0x5ee8 ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3108 ir_var:0x5ee8 
# UVM_INFO @ 2820: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2820: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x6 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5886 pcout:0x0000 ACTUAL: sr1:0x2 sr2:0x6 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5886 pcout:0x0000 
# UVM_INFO @ 2820: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2820: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 2820: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2820: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2820: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2820: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2820: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2830: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2830: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x310b pc:0x310a instrmem_rd:0x1 ACTUAL: npc:0x310a pc:0x3109 instrmem_rd:0x1 
# UVM_INFO @ 2830: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2830: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x6 dr:0x2 imm5:0x1f imm:0x1 instruction:0x55bf npc_in:0x310a 
# UVM_INFO @ 2830: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3109 ir_var:0x5540 
# UVM_INFO @ 2830: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3109 ir_var:0x5540 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3109 ir_var:0x5540 
# UVM_INFO @ 2830: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2830: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x0 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5ee8 pcout:0x0000 ACTUAL: sr1:0x3 sr2:0x0 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5ee8 pcout:0x0000 
# UVM_INFO @ 2830: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2830: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 2830: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2830: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2830: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2830: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2830: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2840: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2840: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x310c pc:0x310b instrmem_rd:0x1 ACTUAL: npc:0x310b pc:0x310a instrmem_rd:0x1 
# UVM_INFO @ 2840: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2840: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x4 sr2:0x0 dr:0x1 imm:0x0 instruction:0x5300 npc_in:0x310b 
# UVM_INFO @ 2840: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x310a ir_var:0x55bf 
# UVM_INFO @ 2840: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x310a ir_var:0x55bf ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x310a ir_var:0x55bf 
# UVM_INFO @ 2840: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2840: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x0 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5540 pcout:0x0000 ACTUAL: sr1:0x5 sr2:0x0 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5540 pcout:0x0000 
# UVM_INFO @ 2840: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2840: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 2840: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2840: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2840: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2840: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2840: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2850: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2850: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x310d pc:0x310c instrmem_rd:0x1 ACTUAL: npc:0x310c pc:0x310b instrmem_rd:0x1 
# UVM_INFO @ 2850: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2850: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x1 dr:0x7 imm5:0x04 imm:0x1 instruction:0x5e64 npc_in:0x310c 
# UVM_INFO @ 2850: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x310b ir_var:0x5300 
# UVM_INFO @ 2850: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x310b ir_var:0x5300 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x310b ir_var:0x5300 
# UVM_INFO @ 2850: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2850: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x7 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x55bf pcout:0x0000 ACTUAL: sr1:0x6 sr2:0x7 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x55bf pcout:0x0000 
# UVM_INFO @ 2850: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2850: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 2850: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2850: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2850: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2850: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2850: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2860: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2860: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x310e pc:0x310d instrmem_rd:0x1 ACTUAL: npc:0x310d pc:0x310c instrmem_rd:0x1 
# UVM_INFO @ 2860: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2860: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x2 sr2:0x5 dr:0x2 imm:0x0 instruction:0x5485 npc_in:0x310d 
# UVM_INFO @ 2860: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x310c ir_var:0x5e64 
# UVM_INFO @ 2860: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x310c ir_var:0x5e64 ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x310c ir_var:0x5e64 
# UVM_INFO @ 2860: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2860: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x0 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5300 pcout:0x0000 ACTUAL: sr1:0x4 sr2:0x0 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5300 pcout:0x0000 
# UVM_INFO @ 2860: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2860: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 2860: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2860: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2860: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2860: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2860: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2870: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2870: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x310f pc:0x310e instrmem_rd:0x1 ACTUAL: npc:0x310e pc:0x310d instrmem_rd:0x1 
# UVM_INFO @ 2870: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2870: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x3 sr2:0x5 dr:0x3 imm:0x0 instruction:0x56c5 npc_in:0x310e 
# UVM_INFO @ 2870: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x310d ir_var:0x5485 
# UVM_INFO @ 2870: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x310d ir_var:0x5485 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x310d ir_var:0x5485 
# UVM_INFO @ 2870: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2870: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x4 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5e64 pcout:0x0000 ACTUAL: sr1:0x1 sr2:0x4 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5e64 pcout:0x0000 
# UVM_INFO @ 2870: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2870: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 2870: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2870: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2870: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2870: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2870: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2880: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2880: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3110 pc:0x310f instrmem_rd:0x1 ACTUAL: npc:0x310f pc:0x310e instrmem_rd:0x1 
# UVM_INFO @ 2880: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2880: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x2 dr:0x5 imm5:0x10 imm:0x1 instruction:0x5ab0 npc_in:0x310f 
# UVM_INFO @ 2880: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x310e ir_var:0x56c5 
# UVM_INFO @ 2880: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x310e ir_var:0x56c5 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x310e ir_var:0x56c5 
# UVM_INFO @ 2880: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2880: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x5 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5485 pcout:0x0000 ACTUAL: sr1:0x2 sr2:0x5 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5485 pcout:0x0000 
# UVM_INFO @ 2880: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2880: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 2880: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2880: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2880: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2880: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2880: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2890: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2890: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3111 pc:0x3110 instrmem_rd:0x1 ACTUAL: npc:0x3110 pc:0x310f instrmem_rd:0x1 
# UVM_INFO @ 2890: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2890: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x5 dr:0x1 imm5:0x10 imm:0x1 instruction:0x5370 npc_in:0x3110 
# UVM_INFO @ 2890: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x310f ir_var:0x5ab0 
# UVM_INFO @ 2890: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x310f ir_var:0x5ab0 ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x310f ir_var:0x5ab0 
# UVM_INFO @ 2890: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2890: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x5 dr:0x3 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x56c5 pcout:0x0000 ACTUAL: sr1:0x3 sr2:0x5 dr:0x3 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x56c5 pcout:0x0000 
# UVM_INFO @ 2890: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2890: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 2890: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2890: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2890: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2890: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2890: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2900: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2900: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3112 pc:0x3111 instrmem_rd:0x1 ACTUAL: npc:0x3111 pc:0x3110 instrmem_rd:0x1 
# UVM_INFO @ 2900: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2900: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x0 sr2:0x4 dr:0x3 imm:0x0 instruction:0x5604 npc_in:0x3111 
# UVM_INFO @ 2900: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3110 ir_var:0x5370 
# UVM_INFO @ 2900: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3110 ir_var:0x5370 ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3110 ir_var:0x5370 
# UVM_INFO @ 2900: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2900: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x0 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5ab0 pcout:0x0000 ACTUAL: sr1:0x2 sr2:0x0 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5ab0 pcout:0x0000 
# UVM_INFO @ 2900: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2900: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 2900: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2900: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2900: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2900: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2900: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2910: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2910: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3113 pc:0x3112 instrmem_rd:0x1 ACTUAL: npc:0x3112 pc:0x3111 instrmem_rd:0x1 
# UVM_INFO @ 2910: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2910: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x7 sr2:0x3 dr:0x7 imm:0x0 instruction:0x5fc3 npc_in:0x3112 
# UVM_INFO @ 2910: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3111 ir_var:0x5604 
# UVM_INFO @ 2910: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3111 ir_var:0x5604 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3111 ir_var:0x5604 
# UVM_INFO @ 2910: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2910: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x0 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5370 pcout:0x0000 ACTUAL: sr1:0x5 sr2:0x0 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5370 pcout:0x0000 
# UVM_INFO @ 2910: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2910: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 2910: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2910: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2910: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2910: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2910: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2920: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2920: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3114 pc:0x3113 instrmem_rd:0x1 ACTUAL: npc:0x3113 pc:0x3112 instrmem_rd:0x1 
# UVM_INFO @ 2920: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2920: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x1 dr:0x7 imm5:0x05 imm:0x1 instruction:0x5e65 npc_in:0x3113 
# UVM_INFO @ 2920: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3112 ir_var:0x5fc3 
# UVM_INFO @ 2920: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3112 ir_var:0x5fc3 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3112 ir_var:0x5fc3 
# UVM_INFO @ 2920: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2920: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x4 dr:0x3 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5604 pcout:0x0000 ACTUAL: sr1:0x0 sr2:0x4 dr:0x3 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5604 pcout:0x0000 
# UVM_INFO @ 2920: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2920: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 2920: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2920: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2920: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2920: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x1 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x1 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2920: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2930: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2930: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3115 pc:0x3114 instrmem_rd:0x1 ACTUAL: npc:0x3114 pc:0x3113 instrmem_rd:0x1 
# UVM_INFO @ 2930: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2930: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x5 sr2:0x7 dr:0x3 imm:0x0 instruction:0x5747 npc_in:0x3114 
# UVM_INFO @ 2930: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3113 ir_var:0x5e65 
# UVM_INFO @ 2930: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3113 ir_var:0x5e65 ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3113 ir_var:0x5e65 
# UVM_INFO @ 2930: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2930: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x3 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5fc3 pcout:0x0000 ACTUAL: sr1:0x7 sr2:0x3 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5fc3 pcout:0x0000 
# UVM_INFO @ 2930: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2930: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 2930: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2930: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2930: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2930: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2930: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2940: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2940: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3116 pc:0x3115 instrmem_rd:0x1 ACTUAL: npc:0x3115 pc:0x3114 instrmem_rd:0x1 
# UVM_INFO @ 2940: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2940: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x1 dr:0x2 imm5:0x10 imm:0x1 instruction:0x5470 npc_in:0x3115 
# UVM_INFO @ 2940: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3114 ir_var:0x5747 
# UVM_INFO @ 2940: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3114 ir_var:0x5747 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3114 ir_var:0x5747 
# UVM_INFO @ 2940: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2940: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x5 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5e65 pcout:0x0000 ACTUAL: sr1:0x1 sr2:0x5 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5e65 pcout:0x0000 
# UVM_INFO @ 2940: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2940: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 2940: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2940: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2940: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2940: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x1 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x1 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2940: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2950: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2950: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3117 pc:0x3116 instrmem_rd:0x1 ACTUAL: npc:0x3116 pc:0x3115 instrmem_rd:0x1 
# UVM_INFO @ 2950: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2950: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x6 dr:0x3 imm5:0x00 imm:0x1 instruction:0x57a0 npc_in:0x3116 
# UVM_INFO @ 2950: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3115 ir_var:0x5470 
# UVM_INFO @ 2950: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3115 ir_var:0x5470 ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3115 ir_var:0x5470 
# UVM_INFO @ 2950: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2950: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x7 dr:0x3 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5747 pcout:0x0000 ACTUAL: sr1:0x5 sr2:0x7 dr:0x3 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5747 pcout:0x0000 
# UVM_INFO @ 2950: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2950: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 2950: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2950: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2950: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2950: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2950: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2960: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2960: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3118 pc:0x3117 instrmem_rd:0x1 ACTUAL: npc:0x3117 pc:0x3116 instrmem_rd:0x1 
# UVM_INFO @ 2960: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2960: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x6 dr:0x2 imm5:0x0a imm:0x1 instruction:0x55aa npc_in:0x3117 
# UVM_INFO @ 2960: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3116 ir_var:0x57a0 
# UVM_INFO @ 2960: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3116 ir_var:0x57a0 ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3116 ir_var:0x57a0 
# UVM_INFO @ 2960: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2960: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x0 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5470 pcout:0x0000 ACTUAL: sr1:0x1 sr2:0x0 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5470 pcout:0x0000 
# UVM_INFO @ 2960: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2960: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 2960: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2960: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2960: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2960: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2960: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2970: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2970: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3119 pc:0x3118 instrmem_rd:0x1 ACTUAL: npc:0x3118 pc:0x3117 instrmem_rd:0x1 
# UVM_INFO @ 2970: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2970: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x6 sr2:0x6 dr:0x5 imm:0x0 instruction:0x5b86 npc_in:0x3118 
# UVM_INFO @ 2970: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3117 ir_var:0x55aa 
# UVM_INFO @ 2970: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3117 ir_var:0x55aa ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3117 ir_var:0x55aa 
# UVM_INFO @ 2970: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2970: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x0 dr:0x3 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x57a0 pcout:0x0000 ACTUAL: sr1:0x6 sr2:0x0 dr:0x3 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x57a0 pcout:0x0000 
# UVM_INFO @ 2970: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2970: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 2970: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2970: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2970: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2970: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2970: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2980: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2980: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x311a pc:0x3119 instrmem_rd:0x1 ACTUAL: npc:0x3119 pc:0x3118 instrmem_rd:0x1 
# UVM_INFO @ 2980: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2980: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x6 dr:0x5 imm5:0x0d imm:0x1 instruction:0x5bad npc_in:0x3119 
# UVM_INFO @ 2980: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3118 ir_var:0x5b86 
# UVM_INFO @ 2980: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3118 ir_var:0x5b86 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3118 ir_var:0x5b86 
# UVM_INFO @ 2980: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2980: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x2 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x55aa pcout:0x0000 ACTUAL: sr1:0x6 sr2:0x2 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x55aa pcout:0x0000 
# UVM_INFO @ 2980: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2980: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 2980: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2980: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2980: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2980: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2980: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2990: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2990: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x311b pc:0x311a instrmem_rd:0x1 ACTUAL: npc:0x311a pc:0x3119 instrmem_rd:0x1 
# UVM_INFO @ 2990: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2990: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x0 dr:0x2 imm5:0x1a imm:0x1 instruction:0x543a npc_in:0x311a 
# UVM_INFO @ 2990: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3119 ir_var:0x5bad 
# UVM_INFO @ 2990: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3119 ir_var:0x5bad ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3119 ir_var:0x5bad 
# UVM_INFO @ 2990: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2990: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x6 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5b86 pcout:0x0000 ACTUAL: sr1:0x6 sr2:0x6 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5b86 pcout:0x0000 
# UVM_INFO @ 2990: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2990: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 2990: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2990: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2990: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2990: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2990: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3000: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3000: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x311c pc:0x311b instrmem_rd:0x1 ACTUAL: npc:0x311b pc:0x311a instrmem_rd:0x1 
# UVM_INFO @ 3000: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3000: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x4 dr:0x1 imm5:0x1b imm:0x1 instruction:0x533b npc_in:0x311b 
# UVM_INFO @ 3000: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x311a ir_var:0x543a 
# UVM_INFO @ 3000: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x311a ir_var:0x543a ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x311a ir_var:0x543a 
# UVM_INFO @ 3000: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3000: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x5 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5bad pcout:0x0000 ACTUAL: sr1:0x6 sr2:0x5 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5bad pcout:0x0000 
# UVM_INFO @ 3000: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3000: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 3000: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3000: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3000: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3000: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3000: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3010: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3010: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x311d pc:0x311c instrmem_rd:0x1 ACTUAL: npc:0x311c pc:0x311b instrmem_rd:0x1 
# UVM_INFO @ 3010: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3010: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x3 dr:0x3 imm5:0x07 imm:0x1 instruction:0x56e7 npc_in:0x311c 
# UVM_INFO @ 3010: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x311b ir_var:0x533b 
# UVM_INFO @ 3010: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x311b ir_var:0x533b ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x311b ir_var:0x533b 
# UVM_INFO @ 3010: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3010: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x2 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x543a pcout:0x0000 ACTUAL: sr1:0x0 sr2:0x2 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x543a pcout:0x0000 
# UVM_INFO @ 3010: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3010: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 3010: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3010: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3010: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3010: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3010: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3020: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3020: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x311e pc:0x311d instrmem_rd:0x1 ACTUAL: npc:0x311d pc:0x311c instrmem_rd:0x1 
# UVM_INFO @ 3020: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3020: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x7 dr:0x1 imm5:0x04 imm:0x1 instruction:0x53e4 npc_in:0x311d 
# UVM_INFO @ 3020: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x311c ir_var:0x56e7 
# UVM_INFO @ 3020: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x311c ir_var:0x56e7 ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x311c ir_var:0x56e7 
# UVM_INFO @ 3020: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3020: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x3 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x533b pcout:0x0000 ACTUAL: sr1:0x4 sr2:0x3 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x533b pcout:0x0000 
# UVM_INFO @ 3020: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3020: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 3020: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3020: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3020: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3020: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3020: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3030: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3030: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x311f pc:0x311e instrmem_rd:0x1 ACTUAL: npc:0x311e pc:0x311d instrmem_rd:0x1 
# UVM_INFO @ 3030: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3030: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x6 dr:0x1 imm5:0x17 imm:0x1 instruction:0x53b7 npc_in:0x311e 
# UVM_INFO @ 3030: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x311d ir_var:0x53e4 
# UVM_INFO @ 3030: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x311d ir_var:0x53e4 ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x311d ir_var:0x53e4 
# UVM_INFO @ 3030: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3030: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x7 dr:0x3 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x56e7 pcout:0x0000 ACTUAL: sr1:0x3 sr2:0x7 dr:0x3 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x56e7 pcout:0x0000 
# UVM_INFO @ 3030: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3030: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 3030: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3030: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3030: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3030: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3030: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3040: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3040: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3120 pc:0x311f instrmem_rd:0x1 ACTUAL: npc:0x311f pc:0x311e instrmem_rd:0x1 
# UVM_INFO @ 3040: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3040: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x0 dr:0x6 imm5:0x11 imm:0x1 instruction:0x5c31 npc_in:0x311f 
# UVM_INFO @ 3040: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x311e ir_var:0x53b7 
# UVM_INFO @ 3040: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x311e ir_var:0x53b7 ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x311e ir_var:0x53b7 
# UVM_INFO @ 3040: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3040: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x4 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x53e4 pcout:0x0000 ACTUAL: sr1:0x7 sr2:0x4 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x53e4 pcout:0x0000 
# UVM_INFO @ 3040: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3040: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 3040: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3040: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3040: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3040: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3040: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3050: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3050: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3121 pc:0x3120 instrmem_rd:0x1 ACTUAL: npc:0x3120 pc:0x311f instrmem_rd:0x1 
# UVM_INFO @ 3050: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3050: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x0 sr2:0x7 dr:0x4 imm:0x0 instruction:0x5807 npc_in:0x3120 
# UVM_INFO @ 3050: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x311f ir_var:0x5c31 
# UVM_INFO @ 3050: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x311f ir_var:0x5c31 ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x311f ir_var:0x5c31 
# UVM_INFO @ 3050: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3050: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x7 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x53b7 pcout:0x0000 ACTUAL: sr1:0x6 sr2:0x7 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x53b7 pcout:0x0000 
# UVM_INFO @ 3050: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3050: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 3050: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3050: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3050: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3050: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3050: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3060: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3060: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3122 pc:0x3121 instrmem_rd:0x1 ACTUAL: npc:0x3121 pc:0x3120 instrmem_rd:0x1 
# UVM_INFO @ 3060: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3060: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x6 sr2:0x5 dr:0x4 imm:0x0 instruction:0x5985 npc_in:0x3121 
# UVM_INFO @ 3060: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3120 ir_var:0x5807 
# UVM_INFO @ 3060: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3120 ir_var:0x5807 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3120 ir_var:0x5807 
# UVM_INFO @ 3060: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3060: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x1 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5c31 pcout:0x0000 ACTUAL: sr1:0x0 sr2:0x1 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5c31 pcout:0x0000 
# UVM_INFO @ 3060: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3060: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 3060: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3060: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3060: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3060: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3060: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3070: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3070: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3123 pc:0x3122 instrmem_rd:0x1 ACTUAL: npc:0x3122 pc:0x3121 instrmem_rd:0x1 
# UVM_INFO @ 3070: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3070: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x6 sr2:0x6 dr:0x6 imm:0x0 instruction:0x5d86 npc_in:0x3122 
# UVM_INFO @ 3070: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3121 ir_var:0x5985 
# UVM_INFO @ 3070: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3121 ir_var:0x5985 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3121 ir_var:0x5985 
# UVM_INFO @ 3070: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3070: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x7 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5807 pcout:0x0000 ACTUAL: sr1:0x0 sr2:0x7 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5807 pcout:0x0000 
# UVM_INFO @ 3070: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3070: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 3070: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3070: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3070: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3070: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3070: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3080: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3080: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3124 pc:0x3123 instrmem_rd:0x1 ACTUAL: npc:0x3123 pc:0x3122 instrmem_rd:0x1 
# UVM_INFO @ 3080: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3080: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x0 dr:0x1 imm5:0x0e imm:0x1 instruction:0x522e npc_in:0x3123 
# UVM_INFO @ 3080: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3122 ir_var:0x5d86 
# UVM_INFO @ 3080: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3122 ir_var:0x5d86 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3122 ir_var:0x5d86 
# UVM_INFO @ 3080: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3080: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x5 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5985 pcout:0x0000 ACTUAL: sr1:0x6 sr2:0x5 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5985 pcout:0x0000 
# UVM_INFO @ 3080: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3080: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 3080: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3080: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3080: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3080: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3080: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3090: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3090: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3125 pc:0x3124 instrmem_rd:0x1 ACTUAL: npc:0x3124 pc:0x3123 instrmem_rd:0x1 
# UVM_INFO @ 3090: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3090: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x4 sr2:0x4 dr:0x3 imm:0x0 instruction:0x5704 npc_in:0x3124 
# UVM_INFO @ 3090: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3123 ir_var:0x522e 
# UVM_INFO @ 3090: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3123 ir_var:0x522e ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3123 ir_var:0x522e 
# UVM_INFO @ 3090: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3090: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x6 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5d86 pcout:0x0000 ACTUAL: sr1:0x6 sr2:0x6 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5d86 pcout:0x0000 
# UVM_INFO @ 3090: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3090: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 3090: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3090: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3090: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3090: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3090: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3100: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3100: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3126 pc:0x3125 instrmem_rd:0x1 ACTUAL: npc:0x3125 pc:0x3124 instrmem_rd:0x1 
# UVM_INFO @ 3100: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3100: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x0 dr:0x6 imm5:0x09 imm:0x1 instruction:0x5c29 npc_in:0x3125 
# UVM_INFO @ 3100: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3124 ir_var:0x5704 
# UVM_INFO @ 3100: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3124 ir_var:0x5704 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3124 ir_var:0x5704 
# UVM_INFO @ 3100: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3100: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x6 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x522e pcout:0x0000 ACTUAL: sr1:0x0 sr2:0x6 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x522e pcout:0x0000 
# UVM_INFO @ 3100: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3100: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 3100: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3100: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3100: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3100: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3100: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3110: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3110: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3127 pc:0x3126 instrmem_rd:0x1 ACTUAL: npc:0x3126 pc:0x3125 instrmem_rd:0x1 
# UVM_INFO @ 3110: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3110: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x5 sr2:0x1 dr:0x2 imm:0x0 instruction:0x5541 npc_in:0x3126 
# UVM_INFO @ 3110: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3125 ir_var:0x5c29 
# UVM_INFO @ 3110: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3125 ir_var:0x5c29 ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3125 ir_var:0x5c29 
# UVM_INFO @ 3110: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3110: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x4 dr:0x3 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5704 pcout:0x0000 ACTUAL: sr1:0x4 sr2:0x4 dr:0x3 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5704 pcout:0x0000 
# UVM_INFO @ 3110: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3110: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 3110: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3110: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3110: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3110: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3110: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3120: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3120: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3128 pc:0x3127 instrmem_rd:0x1 ACTUAL: npc:0x3127 pc:0x3126 instrmem_rd:0x1 
# UVM_INFO @ 3120: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3120: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x2 sr2:0x4 dr:0x6 imm:0x0 instruction:0x5c84 npc_in:0x3127 
# UVM_INFO @ 3120: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3126 ir_var:0x5541 
# UVM_INFO @ 3120: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3126 ir_var:0x5541 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3126 ir_var:0x5541 
# UVM_INFO @ 3120: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3120: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x1 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5c29 pcout:0x0000 ACTUAL: sr1:0x0 sr2:0x1 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5c29 pcout:0x0000 
# UVM_INFO @ 3120: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3120: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 3120: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3120: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3120: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3120: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3120: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3130: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3130: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3129 pc:0x3128 instrmem_rd:0x1 ACTUAL: npc:0x3128 pc:0x3127 instrmem_rd:0x1 
# UVM_INFO @ 3130: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3130: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x4 sr2:0x4 dr:0x7 imm:0x0 instruction:0x5f04 npc_in:0x3128 
# UVM_INFO @ 3130: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3127 ir_var:0x5c84 
# UVM_INFO @ 3130: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3127 ir_var:0x5c84 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3127 ir_var:0x5c84 
# UVM_INFO @ 3130: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3130: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x1 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5541 pcout:0x0000 ACTUAL: sr1:0x5 sr2:0x1 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5541 pcout:0x0000 
# UVM_INFO @ 3130: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3130: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 3130: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3130: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3130: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3130: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3130: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3140: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3140: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x312a pc:0x3129 instrmem_rd:0x1 ACTUAL: npc:0x3129 pc:0x3128 instrmem_rd:0x1 
# UVM_INFO @ 3140: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3140: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x3 sr2:0x7 dr:0x4 imm:0x0 instruction:0x58c7 npc_in:0x3129 
# UVM_INFO @ 3140: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3128 ir_var:0x5f04 
# UVM_INFO @ 3140: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3128 ir_var:0x5f04 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3128 ir_var:0x5f04 
# UVM_INFO @ 3140: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3140: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x4 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5c84 pcout:0x0000 ACTUAL: sr1:0x2 sr2:0x4 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5c84 pcout:0x0000 
# UVM_INFO @ 3140: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3140: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 3140: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3140: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3140: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3140: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3140: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3150: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3150: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x312b pc:0x312a instrmem_rd:0x1 ACTUAL: npc:0x312a pc:0x3129 instrmem_rd:0x1 
# UVM_INFO @ 3150: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3150: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x3 dr:0x0 imm5:0x16 imm:0x1 instruction:0x50f6 npc_in:0x312a 
# UVM_INFO @ 3150: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3129 ir_var:0x58c7 
# UVM_INFO @ 3150: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3129 ir_var:0x58c7 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3129 ir_var:0x58c7 
# UVM_INFO @ 3150: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3150: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x4 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5f04 pcout:0x0000 ACTUAL: sr1:0x4 sr2:0x4 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5f04 pcout:0x0000 
# UVM_INFO @ 3150: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3150: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 3150: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3150: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3150: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3150: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x1 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x1 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3150: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3160: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3160: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x312c pc:0x312b instrmem_rd:0x1 ACTUAL: npc:0x312b pc:0x312a instrmem_rd:0x1 
# UVM_INFO @ 3160: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3160: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x7 dr:0x0 imm5:0x18 imm:0x1 instruction:0x51f8 npc_in:0x312b 
# UVM_INFO @ 3160: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x312a ir_var:0x50f6 
# UVM_INFO @ 3160: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x312a ir_var:0x50f6 ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x312a ir_var:0x50f6 
# UVM_INFO @ 3160: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3160: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x7 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x58c7 pcout:0x0000 ACTUAL: sr1:0x3 sr2:0x7 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x58c7 pcout:0x0000 
# UVM_INFO @ 3160: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3160: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 3160: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3160: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3160: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3160: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3160: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3170: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3170: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x312d pc:0x312c instrmem_rd:0x1 ACTUAL: npc:0x312c pc:0x312b instrmem_rd:0x1 
# UVM_INFO @ 3170: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3170: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x6 sr2:0x2 dr:0x0 imm:0x0 instruction:0x5182 npc_in:0x312c 
# UVM_INFO @ 3170: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x312b ir_var:0x51f8 
# UVM_INFO @ 3170: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x312b ir_var:0x51f8 ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x312b ir_var:0x51f8 
# UVM_INFO @ 3170: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3170: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x6 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x50f6 pcout:0x0000 ACTUAL: sr1:0x3 sr2:0x6 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x50f6 pcout:0x0000 
# UVM_INFO @ 3170: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3170: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 3170: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3170: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3170: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3170: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3170: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3180: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3180: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x312e pc:0x312d instrmem_rd:0x1 ACTUAL: npc:0x312d pc:0x312c instrmem_rd:0x1 
# UVM_INFO @ 3180: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3180: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x1 dr:0x7 imm5:0x11 imm:0x1 instruction:0x5e71 npc_in:0x312d 
# UVM_INFO @ 3180: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x312c ir_var:0x5182 
# UVM_INFO @ 3180: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x312c ir_var:0x5182 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x312c ir_var:0x5182 
# UVM_INFO @ 3180: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3180: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x51f8 pcout:0x0000 ACTUAL: sr1:0x7 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x51f8 pcout:0x0000 
# UVM_INFO @ 3180: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3180: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 3180: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3180: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3180: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3180: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3180: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3190: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3190: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x312f pc:0x312e instrmem_rd:0x1 ACTUAL: npc:0x312e pc:0x312d instrmem_rd:0x1 
# UVM_INFO @ 3190: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3190: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x1 dr:0x7 imm5:0x18 imm:0x1 instruction:0x5e78 npc_in:0x312e 
# UVM_INFO @ 3190: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x312d ir_var:0x5e71 
# UVM_INFO @ 3190: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x312d ir_var:0x5e71 ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x312d ir_var:0x5e71 
# UVM_INFO @ 3190: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3190: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x2 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5182 pcout:0x0000 ACTUAL: sr1:0x6 sr2:0x2 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5182 pcout:0x0000 
# UVM_INFO @ 3190: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3190: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 3190: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3190: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3190: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3190: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3190: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3200: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3200: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3130 pc:0x312f instrmem_rd:0x1 ACTUAL: npc:0x312f pc:0x312e instrmem_rd:0x1 
# UVM_INFO @ 3200: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3200: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x4 sr2:0x3 dr:0x1 imm:0x0 instruction:0x5303 npc_in:0x312f 
# UVM_INFO @ 3200: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x312e ir_var:0x5e78 
# UVM_INFO @ 3200: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x312e ir_var:0x5e78 ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x312e ir_var:0x5e78 
# UVM_INFO @ 3200: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3200: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x1 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5e71 pcout:0x0000 ACTUAL: sr1:0x1 sr2:0x1 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5e71 pcout:0x0000 
# UVM_INFO @ 3200: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3200: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 3200: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3200: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3200: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3200: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3200: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3210: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3210: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3131 pc:0x3130 instrmem_rd:0x1 ACTUAL: npc:0x3130 pc:0x312f instrmem_rd:0x1 
# UVM_INFO @ 3210: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3210: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x7 dr:0x2 imm5:0x18 imm:0x1 instruction:0x55f8 npc_in:0x3130 
# UVM_INFO @ 3210: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x312f ir_var:0x5303 
# UVM_INFO @ 3210: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x312f ir_var:0x5303 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x312f ir_var:0x5303 
# UVM_INFO @ 3210: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3210: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x0 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5e78 pcout:0x0000 ACTUAL: sr1:0x1 sr2:0x0 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5e78 pcout:0x0000 
# UVM_INFO @ 3210: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3210: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 3210: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3210: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3210: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3210: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3210: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3220: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3220: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3132 pc:0x3131 instrmem_rd:0x1 ACTUAL: npc:0x3131 pc:0x3130 instrmem_rd:0x1 
# UVM_INFO @ 3220: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3220: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x4 sr2:0x1 dr:0x6 imm:0x0 instruction:0x5d01 npc_in:0x3131 
# UVM_INFO @ 3220: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3130 ir_var:0x55f8 
# UVM_INFO @ 3220: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3130 ir_var:0x55f8 ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3130 ir_var:0x55f8 
# UVM_INFO @ 3220: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3220: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x3 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5303 pcout:0x0000 ACTUAL: sr1:0x4 sr2:0x3 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5303 pcout:0x0000 
# UVM_INFO @ 3220: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3220: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 3220: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3220: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3220: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3220: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3220: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3230: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3230: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3133 pc:0x3132 instrmem_rd:0x1 ACTUAL: npc:0x3132 pc:0x3131 instrmem_rd:0x1 
# UVM_INFO @ 3230: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3230: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x4 sr2:0x0 dr:0x4 imm:0x0 instruction:0x5900 npc_in:0x3132 
# UVM_INFO @ 3230: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3131 ir_var:0x5d01 
# UVM_INFO @ 3230: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3131 ir_var:0x5d01 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3131 ir_var:0x5d01 
# UVM_INFO @ 3230: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3230: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x0 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x55f8 pcout:0x0000 ACTUAL: sr1:0x7 sr2:0x0 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x55f8 pcout:0x0000 
# UVM_INFO @ 3230: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3230: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 3230: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3230: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3230: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3230: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3230: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3240: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3240: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3134 pc:0x3133 instrmem_rd:0x1 ACTUAL: npc:0x3133 pc:0x3132 instrmem_rd:0x1 
# UVM_INFO @ 3240: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3240: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x0 dr:0x7 imm5:0x14 imm:0x1 instruction:0x5e34 npc_in:0x3133 
# UVM_INFO @ 3240: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3132 ir_var:0x5900 
# UVM_INFO @ 3240: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3132 ir_var:0x5900 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3132 ir_var:0x5900 
# UVM_INFO @ 3240: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3240: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x1 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5d01 pcout:0x0000 ACTUAL: sr1:0x4 sr2:0x1 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5d01 pcout:0x0000 
# UVM_INFO @ 3240: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3240: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 3240: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3240: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3240: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3240: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3240: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3250: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3250: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3135 pc:0x3134 instrmem_rd:0x1 ACTUAL: npc:0x3134 pc:0x3133 instrmem_rd:0x1 
# UVM_INFO @ 3250: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3250: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x4 sr2:0x2 dr:0x6 imm:0x0 instruction:0x5d02 npc_in:0x3134 
# UVM_INFO @ 3250: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3133 ir_var:0x5e34 
# UVM_INFO @ 3250: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3133 ir_var:0x5e34 ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3133 ir_var:0x5e34 
# UVM_INFO @ 3250: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3250: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x0 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5900 pcout:0x0000 ACTUAL: sr1:0x4 sr2:0x0 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5900 pcout:0x0000 
# UVM_INFO @ 3250: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3250: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 3250: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3250: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3250: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3250: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3250: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3260: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3260: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3136 pc:0x3135 instrmem_rd:0x1 ACTUAL: npc:0x3135 pc:0x3134 instrmem_rd:0x1 
# UVM_INFO @ 3260: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3260: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x7 sr2:0x4 dr:0x2 imm:0x0 instruction:0x55c4 npc_in:0x3135 
# UVM_INFO @ 3260: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3134 ir_var:0x5d02 
# UVM_INFO @ 3260: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3134 ir_var:0x5d02 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3134 ir_var:0x5d02 
# UVM_INFO @ 3260: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3260: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x4 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5e34 pcout:0x0000 ACTUAL: sr1:0x0 sr2:0x4 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5e34 pcout:0x0000 
# UVM_INFO @ 3260: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3260: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 3260: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3260: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3260: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3260: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3260: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3270: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3270: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3137 pc:0x3136 instrmem_rd:0x1 ACTUAL: npc:0x3136 pc:0x3135 instrmem_rd:0x1 
# UVM_INFO @ 3270: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3270: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x2 sr2:0x6 dr:0x4 imm:0x0 instruction:0x5886 npc_in:0x3136 
# UVM_INFO @ 3270: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3135 ir_var:0x55c4 
# UVM_INFO @ 3270: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3135 ir_var:0x55c4 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3135 ir_var:0x55c4 
# UVM_INFO @ 3270: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3270: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x2 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5d02 pcout:0x0000 ACTUAL: sr1:0x4 sr2:0x2 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5d02 pcout:0x0000 
# UVM_INFO @ 3270: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3270: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 3270: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3270: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3270: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3270: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3270: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3280: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3280: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3138 pc:0x3137 instrmem_rd:0x1 ACTUAL: npc:0x3137 pc:0x3136 instrmem_rd:0x1 
# UVM_INFO @ 3280: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3280: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x7 sr2:0x6 dr:0x7 imm:0x0 instruction:0x5fc6 npc_in:0x3137 
# UVM_INFO @ 3280: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3136 ir_var:0x5886 
# UVM_INFO @ 3280: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3136 ir_var:0x5886 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3136 ir_var:0x5886 
# UVM_INFO @ 3280: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3280: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x4 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x55c4 pcout:0x0000 ACTUAL: sr1:0x7 sr2:0x4 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x55c4 pcout:0x0000 
# UVM_INFO @ 3280: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3280: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 3280: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3280: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3280: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3280: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3280: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3290: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3290: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3139 pc:0x3138 instrmem_rd:0x1 ACTUAL: npc:0x3138 pc:0x3137 instrmem_rd:0x1 
# UVM_INFO @ 3290: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3290: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x7 dr:0x6 imm5:0x10 imm:0x1 instruction:0x5df0 npc_in:0x3138 
# UVM_INFO @ 3290: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3137 ir_var:0x5fc6 
# UVM_INFO @ 3290: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3137 ir_var:0x5fc6 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3137 ir_var:0x5fc6 
# UVM_INFO @ 3290: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3290: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x6 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5886 pcout:0x0000 ACTUAL: sr1:0x2 sr2:0x6 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5886 pcout:0x0000 
# UVM_INFO @ 3290: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3290: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 3290: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3290: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3290: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3290: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3290: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3300: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3300: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x313a pc:0x3139 instrmem_rd:0x1 ACTUAL: npc:0x3139 pc:0x3138 instrmem_rd:0x1 
# UVM_INFO @ 3300: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3300: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x6 dr:0x7 imm5:0x19 imm:0x1 instruction:0x5fb9 npc_in:0x3139 
# UVM_INFO @ 3300: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3138 ir_var:0x5df0 
# UVM_INFO @ 3300: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3138 ir_var:0x5df0 ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3138 ir_var:0x5df0 
# UVM_INFO @ 3300: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3300: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x6 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5fc6 pcout:0x0000 ACTUAL: sr1:0x7 sr2:0x6 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5fc6 pcout:0x0000 
# UVM_INFO @ 3300: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3300: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 3300: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3300: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3300: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3300: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3300: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3310: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3310: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x313b pc:0x313a instrmem_rd:0x1 ACTUAL: npc:0x313a pc:0x3139 instrmem_rd:0x1 
# UVM_INFO @ 3310: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3310: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x2 sr2:0x1 dr:0x5 imm:0x0 instruction:0x5a81 npc_in:0x313a 
# UVM_INFO @ 3310: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3139 ir_var:0x5fb9 
# UVM_INFO @ 3310: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3139 ir_var:0x5fb9 ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3139 ir_var:0x5fb9 
# UVM_INFO @ 3310: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3310: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x0 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5df0 pcout:0x0000 ACTUAL: sr1:0x7 sr2:0x0 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5df0 pcout:0x0000 
# UVM_INFO @ 3310: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3310: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 3310: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3310: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3310: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3310: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3310: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3320: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3320: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x313c pc:0x313b instrmem_rd:0x1 ACTUAL: npc:0x313b pc:0x313a instrmem_rd:0x1 
# UVM_INFO @ 3320: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3320: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x7 sr2:0x6 dr:0x4 imm:0x0 instruction:0x59c6 npc_in:0x313b 
# UVM_INFO @ 3320: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x313a ir_var:0x5a81 
# UVM_INFO @ 3320: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x313a ir_var:0x5a81 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x313a ir_var:0x5a81 
# UVM_INFO @ 3320: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3320: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x1 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5fb9 pcout:0x0000 ACTUAL: sr1:0x6 sr2:0x1 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5fb9 pcout:0x0000 
# UVM_INFO @ 3320: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3320: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 3320: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3320: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3320: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3320: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3320: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3330: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3330: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x313d pc:0x313c instrmem_rd:0x1 ACTUAL: npc:0x313c pc:0x313b instrmem_rd:0x1 
# UVM_INFO @ 3330: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3330: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x6 sr2:0x0 dr:0x1 imm:0x0 instruction:0x5380 npc_in:0x313c 
# UVM_INFO @ 3330: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x313b ir_var:0x59c6 
# UVM_INFO @ 3330: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x313b ir_var:0x59c6 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x313b ir_var:0x59c6 
# UVM_INFO @ 3330: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3330: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x1 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5a81 pcout:0x0000 ACTUAL: sr1:0x2 sr2:0x1 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5a81 pcout:0x0000 
# UVM_INFO @ 3330: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3330: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 3330: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3330: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3330: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3330: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3330: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3340: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3340: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x313e pc:0x313d instrmem_rd:0x1 ACTUAL: npc:0x313d pc:0x313c instrmem_rd:0x1 
# UVM_INFO @ 3340: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3340: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x2 dr:0x1 imm5:0x1a imm:0x1 instruction:0x52ba npc_in:0x313d 
# UVM_INFO @ 3340: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x313c ir_var:0x5380 
# UVM_INFO @ 3340: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x313c ir_var:0x5380 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x313c ir_var:0x5380 
# UVM_INFO @ 3340: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3340: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x6 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x59c6 pcout:0x0000 ACTUAL: sr1:0x7 sr2:0x6 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x59c6 pcout:0x0000 
# UVM_INFO @ 3340: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3340: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 3340: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3340: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3340: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3340: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3340: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3350: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3350: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x313f pc:0x313e instrmem_rd:0x1 ACTUAL: npc:0x313e pc:0x313d instrmem_rd:0x1 
# UVM_INFO @ 3350: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3350: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x2 sr2:0x6 dr:0x3 imm:0x0 instruction:0x5686 npc_in:0x313e 
# UVM_INFO @ 3350: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x313d ir_var:0x52ba 
# UVM_INFO @ 3350: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x313d ir_var:0x52ba ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x313d ir_var:0x52ba 
# UVM_INFO @ 3350: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3350: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x0 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5380 pcout:0x0000 ACTUAL: sr1:0x6 sr2:0x0 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5380 pcout:0x0000 
# UVM_INFO @ 3350: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3350: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 3350: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3350: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3350: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3350: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3350: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3360: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3360: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3140 pc:0x313f instrmem_rd:0x1 ACTUAL: npc:0x313f pc:0x313e instrmem_rd:0x1 
# UVM_INFO @ 3360: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3360: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x1 sr2:0x5 dr:0x1 imm:0x0 instruction:0x5245 npc_in:0x313f 
# UVM_INFO @ 3360: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x313e ir_var:0x5686 
# UVM_INFO @ 3360: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x313e ir_var:0x5686 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x313e ir_var:0x5686 
# UVM_INFO @ 3360: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3360: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x2 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x52ba pcout:0x0000 ACTUAL: sr1:0x2 sr2:0x2 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x52ba pcout:0x0000 
# UVM_INFO @ 3360: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3360: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 3360: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3360: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3360: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3360: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3360: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3370: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3370: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3141 pc:0x3140 instrmem_rd:0x1 ACTUAL: npc:0x3140 pc:0x313f instrmem_rd:0x1 
# UVM_INFO @ 3370: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3370: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x6 sr2:0x5 dr:0x7 imm:0x0 instruction:0x5f85 npc_in:0x3140 
# UVM_INFO @ 3370: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x313f ir_var:0x5245 
# UVM_INFO @ 3370: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x313f ir_var:0x5245 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x313f ir_var:0x5245 
# UVM_INFO @ 3370: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3370: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x6 dr:0x3 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5686 pcout:0x0000 ACTUAL: sr1:0x2 sr2:0x6 dr:0x3 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5686 pcout:0x0000 
# UVM_INFO @ 3370: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3370: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 3370: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3370: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3370: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3370: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3370: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3380: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3380: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3142 pc:0x3141 instrmem_rd:0x1 ACTUAL: npc:0x3141 pc:0x3140 instrmem_rd:0x1 
# UVM_INFO @ 3380: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3380: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x4 sr2:0x0 dr:0x3 imm:0x0 instruction:0x5700 npc_in:0x3141 
# UVM_INFO @ 3380: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3140 ir_var:0x5f85 
# UVM_INFO @ 3380: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3140 ir_var:0x5f85 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3140 ir_var:0x5f85 
# UVM_INFO @ 3380: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3380: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x5 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5245 pcout:0x0000 ACTUAL: sr1:0x1 sr2:0x5 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5245 pcout:0x0000 
# UVM_INFO @ 3380: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3380: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 3380: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3380: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3380: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3380: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3380: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3390: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3390: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3143 pc:0x3142 instrmem_rd:0x1 ACTUAL: npc:0x3142 pc:0x3141 instrmem_rd:0x1 
# UVM_INFO @ 3390: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3390: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x4 sr2:0x2 dr:0x7 imm:0x0 instruction:0x5f02 npc_in:0x3142 
# UVM_INFO @ 3390: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3141 ir_var:0x5700 
# UVM_INFO @ 3390: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3141 ir_var:0x5700 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3141 ir_var:0x5700 
# UVM_INFO @ 3390: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3390: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x5 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5f85 pcout:0x0000 ACTUAL: sr1:0x6 sr2:0x5 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5f85 pcout:0x0000 
# UVM_INFO @ 3390: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3390: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 3390: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3390: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3390: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3390: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3390: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3400: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3400: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3144 pc:0x3143 instrmem_rd:0x1 ACTUAL: npc:0x3143 pc:0x3142 instrmem_rd:0x1 
# UVM_INFO @ 3400: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3400: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x3 dr:0x3 imm5:0x08 imm:0x1 instruction:0x56e8 npc_in:0x3143 
# UVM_INFO @ 3400: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3142 ir_var:0x5f02 
# UVM_INFO @ 3400: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3142 ir_var:0x5f02 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3142 ir_var:0x5f02 
# UVM_INFO @ 3400: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3400: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x0 dr:0x3 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5700 pcout:0x0000 ACTUAL: sr1:0x4 sr2:0x0 dr:0x3 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5700 pcout:0x0000 
# UVM_INFO @ 3400: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3400: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 3400: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3400: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3400: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3400: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3400: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3410: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3410: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3145 pc:0x3144 instrmem_rd:0x1 ACTUAL: npc:0x3144 pc:0x3143 instrmem_rd:0x1 
# UVM_INFO @ 3410: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3410: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x0 sr2:0x0 dr:0x1 imm:0x0 instruction:0x5200 npc_in:0x3144 
# UVM_INFO @ 3410: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3143 ir_var:0x56e8 
# UVM_INFO @ 3410: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3143 ir_var:0x56e8 ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3143 ir_var:0x56e8 
# UVM_INFO @ 3410: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3410: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x2 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5f02 pcout:0x0000 ACTUAL: sr1:0x4 sr2:0x2 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5f02 pcout:0x0000 
# UVM_INFO @ 3410: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3410: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 3410: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3410: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3410: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3410: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3410: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3420: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3420: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3146 pc:0x3145 instrmem_rd:0x1 ACTUAL: npc:0x3145 pc:0x3144 instrmem_rd:0x1 
# UVM_INFO @ 3420: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3420: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x3 sr2:0x4 dr:0x3 imm:0x0 instruction:0x56c4 npc_in:0x3145 
# UVM_INFO @ 3420: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3144 ir_var:0x5200 
# UVM_INFO @ 3420: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3144 ir_var:0x5200 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3144 ir_var:0x5200 
# UVM_INFO @ 3420: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3420: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x0 dr:0x3 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x56e8 pcout:0x0000 ACTUAL: sr1:0x3 sr2:0x0 dr:0x3 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x56e8 pcout:0x0000 
# UVM_INFO @ 3420: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3420: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 3420: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3420: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3420: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3420: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3420: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3430: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3430: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3147 pc:0x3146 instrmem_rd:0x1 ACTUAL: npc:0x3146 pc:0x3145 instrmem_rd:0x1 
# UVM_INFO @ 3430: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3430: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x4 dr:0x2 imm5:0x02 imm:0x1 instruction:0x5522 npc_in:0x3146 
# UVM_INFO @ 3430: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3145 ir_var:0x56c4 
# UVM_INFO @ 3430: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3145 ir_var:0x56c4 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3145 ir_var:0x56c4 
# UVM_INFO @ 3430: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3430: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5200 pcout:0x0000 ACTUAL: sr1:0x0 sr2:0x0 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5200 pcout:0x0000 
# UVM_INFO @ 3430: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3430: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 3430: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3430: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3430: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3430: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3430: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3440: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3440: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3148 pc:0x3147 instrmem_rd:0x1 ACTUAL: npc:0x3147 pc:0x3146 instrmem_rd:0x1 
# UVM_INFO @ 3440: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3440: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x1 sr2:0x5 dr:0x5 imm:0x0 instruction:0x5a45 npc_in:0x3147 
# UVM_INFO @ 3440: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3146 ir_var:0x5522 
# UVM_INFO @ 3440: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3146 ir_var:0x5522 ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3146 ir_var:0x5522 
# UVM_INFO @ 3440: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3440: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x4 dr:0x3 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x56c4 pcout:0x0000 ACTUAL: sr1:0x3 sr2:0x4 dr:0x3 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x56c4 pcout:0x0000 
# UVM_INFO @ 3440: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3440: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 3440: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3440: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3440: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3440: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3440: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3450: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3450: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3149 pc:0x3148 instrmem_rd:0x1 ACTUAL: npc:0x3148 pc:0x3147 instrmem_rd:0x1 
# UVM_INFO @ 3450: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3450: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x2 dr:0x5 imm5:0x02 imm:0x1 instruction:0x5aa2 npc_in:0x3148 
# UVM_INFO @ 3450: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3147 ir_var:0x5a45 
# UVM_INFO @ 3450: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3147 ir_var:0x5a45 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3147 ir_var:0x5a45 
# UVM_INFO @ 3450: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3450: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x2 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5522 pcout:0x0000 ACTUAL: sr1:0x4 sr2:0x2 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5522 pcout:0x0000 
# UVM_INFO @ 3450: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3450: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 3450: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3450: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3450: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3450: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3450: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3460: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3460: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x314a pc:0x3149 instrmem_rd:0x1 ACTUAL: npc:0x3149 pc:0x3148 instrmem_rd:0x1 
# UVM_INFO @ 3460: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3460: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x3 dr:0x5 imm5:0x05 imm:0x1 instruction:0x5ae5 npc_in:0x3149 
# UVM_INFO @ 3460: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3148 ir_var:0x5aa2 
# UVM_INFO @ 3460: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3148 ir_var:0x5aa2 ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3148 ir_var:0x5aa2 
# UVM_INFO @ 3460: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3460: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x5 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5a45 pcout:0x0000 ACTUAL: sr1:0x1 sr2:0x5 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5a45 pcout:0x0000 
# UVM_INFO @ 3460: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3460: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 3460: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3460: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3460: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3460: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3460: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3470: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3470: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x314b pc:0x314a instrmem_rd:0x1 ACTUAL: npc:0x314a pc:0x3149 instrmem_rd:0x1 
# UVM_INFO @ 3470: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3470: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x6 dr:0x4 imm5:0x1d imm:0x1 instruction:0x59bd npc_in:0x314a 
# UVM_INFO @ 3470: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3149 ir_var:0x5ae5 
# UVM_INFO @ 3470: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3149 ir_var:0x5ae5 ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3149 ir_var:0x5ae5 
# UVM_INFO @ 3470: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3470: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x2 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5aa2 pcout:0x0000 ACTUAL: sr1:0x2 sr2:0x2 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5aa2 pcout:0x0000 
# UVM_INFO @ 3470: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3470: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 3470: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3470: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3470: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3470: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3470: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3480: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3480: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x314c pc:0x314b instrmem_rd:0x1 ACTUAL: npc:0x314b pc:0x314a instrmem_rd:0x1 
# UVM_INFO @ 3480: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3480: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x5 sr2:0x5 dr:0x4 imm:0x0 instruction:0x5945 npc_in:0x314b 
# UVM_INFO @ 3480: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x314a ir_var:0x59bd 
# UVM_INFO @ 3480: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x314a ir_var:0x59bd ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x314a ir_var:0x59bd 
# UVM_INFO @ 3480: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3480: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x5 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5ae5 pcout:0x0000 ACTUAL: sr1:0x3 sr2:0x5 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5ae5 pcout:0x0000 
# UVM_INFO @ 3480: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3480: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 3480: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3480: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3480: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3480: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3480: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3490: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3490: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x314d pc:0x314c instrmem_rd:0x1 ACTUAL: npc:0x314c pc:0x314b instrmem_rd:0x1 
# UVM_INFO @ 3490: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3490: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x6 sr2:0x2 dr:0x5 imm:0x0 instruction:0x5b82 npc_in:0x314c 
# UVM_INFO @ 3490: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x314b ir_var:0x5945 
# UVM_INFO @ 3490: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x314b ir_var:0x5945 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x314b ir_var:0x5945 
# UVM_INFO @ 3490: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3490: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x5 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x59bd pcout:0x0000 ACTUAL: sr1:0x6 sr2:0x5 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x59bd pcout:0x0000 
# UVM_INFO @ 3490: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3490: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 3490: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3490: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3490: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3490: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3490: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3500: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3500: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x314e pc:0x314d instrmem_rd:0x1 ACTUAL: npc:0x314d pc:0x314c instrmem_rd:0x1 
# UVM_INFO @ 3500: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3500: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x3 dr:0x0 imm5:0x03 imm:0x1 instruction:0x50e3 npc_in:0x314d 
# UVM_INFO @ 3500: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x314c ir_var:0x5b82 
# UVM_INFO @ 3500: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x314c ir_var:0x5b82 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x314c ir_var:0x5b82 
# UVM_INFO @ 3500: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3500: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x5 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5945 pcout:0x0000 ACTUAL: sr1:0x5 sr2:0x5 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5945 pcout:0x0000 
# UVM_INFO @ 3500: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3500: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 3500: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3500: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3500: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3500: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3500: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3510: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3510: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x314f pc:0x314e instrmem_rd:0x1 ACTUAL: npc:0x314e pc:0x314d instrmem_rd:0x1 
# UVM_INFO @ 3510: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3510: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x4 dr:0x2 imm5:0x07 imm:0x1 instruction:0x5527 npc_in:0x314e 
# UVM_INFO @ 3510: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x314d ir_var:0x50e3 
# UVM_INFO @ 3510: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x314d ir_var:0x50e3 ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x314d ir_var:0x50e3 
# UVM_INFO @ 3510: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3510: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x2 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5b82 pcout:0x0000 ACTUAL: sr1:0x6 sr2:0x2 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5b82 pcout:0x0000 
# UVM_INFO @ 3510: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3510: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 3510: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3510: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3510: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3510: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3510: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3520: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3520: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3150 pc:0x314f instrmem_rd:0x1 ACTUAL: npc:0x314f pc:0x314e instrmem_rd:0x1 
# UVM_INFO @ 3520: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3520: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x7 sr2:0x1 dr:0x0 imm:0x0 instruction:0x51c1 npc_in:0x314f 
# UVM_INFO @ 3520: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x314e ir_var:0x5527 
# UVM_INFO @ 3520: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x314e ir_var:0x5527 ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x314e ir_var:0x5527 
# UVM_INFO @ 3520: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3520: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x3 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x50e3 pcout:0x0000 ACTUAL: sr1:0x3 sr2:0x3 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x50e3 pcout:0x0000 
# UVM_INFO @ 3520: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3520: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 3520: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3520: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3520: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3520: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3520: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3530: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3530: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3151 pc:0x3150 instrmem_rd:0x1 ACTUAL: npc:0x3150 pc:0x314f instrmem_rd:0x1 
# UVM_INFO @ 3530: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3530: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x7 sr2:0x0 dr:0x4 imm:0x0 instruction:0x59c0 npc_in:0x3150 
# UVM_INFO @ 3530: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x314f ir_var:0x51c1 
# UVM_INFO @ 3530: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x314f ir_var:0x51c1 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x314f ir_var:0x51c1 
# UVM_INFO @ 3530: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3530: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x7 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5527 pcout:0x0000 ACTUAL: sr1:0x4 sr2:0x7 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5527 pcout:0x0000 
# UVM_INFO @ 3530: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3530: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 3530: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3530: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3530: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3530: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3530: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3540: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3540: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3152 pc:0x3151 instrmem_rd:0x1 ACTUAL: npc:0x3151 pc:0x3150 instrmem_rd:0x1 
# UVM_INFO @ 3540: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3540: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x0 sr2:0x1 dr:0x2 imm:0x0 instruction:0x5401 npc_in:0x3151 
# UVM_INFO @ 3540: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3150 ir_var:0x59c0 
# UVM_INFO @ 3540: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3150 ir_var:0x59c0 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3150 ir_var:0x59c0 
# UVM_INFO @ 3540: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3540: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x1 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x51c1 pcout:0x0000 ACTUAL: sr1:0x7 sr2:0x1 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x51c1 pcout:0x0000 
# UVM_INFO @ 3540: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3540: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 3540: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3540: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3540: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3540: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x1 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x1 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3540: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3550: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3550: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3153 pc:0x3152 instrmem_rd:0x1 ACTUAL: npc:0x3152 pc:0x3151 instrmem_rd:0x1 
# UVM_INFO @ 3550: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3550: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x7 sr2:0x4 dr:0x4 imm:0x0 instruction:0x59c4 npc_in:0x3152 
# UVM_INFO @ 3550: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3151 ir_var:0x5401 
# UVM_INFO @ 3550: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3151 ir_var:0x5401 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3151 ir_var:0x5401 
# UVM_INFO @ 3550: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3550: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x0 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x59c0 pcout:0x0000 ACTUAL: sr1:0x7 sr2:0x0 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x59c0 pcout:0x0000 
# UVM_INFO @ 3550: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3550: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 3550: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3550: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3550: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3550: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3550: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3560: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3560: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3154 pc:0x3153 instrmem_rd:0x1 ACTUAL: npc:0x3153 pc:0x3152 instrmem_rd:0x1 
# UVM_INFO @ 3560: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3560: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x1 sr2:0x0 dr:0x0 imm:0x0 instruction:0x5040 npc_in:0x3153 
# UVM_INFO @ 3560: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3152 ir_var:0x59c4 
# UVM_INFO @ 3560: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3152 ir_var:0x59c4 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3152 ir_var:0x59c4 
# UVM_INFO @ 3560: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3560: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x1 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5401 pcout:0x0000 ACTUAL: sr1:0x0 sr2:0x1 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5401 pcout:0x0000 
# UVM_INFO @ 3560: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3560: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 3560: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3560: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3560: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3560: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3560: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3570: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3570: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3155 pc:0x3154 instrmem_rd:0x1 ACTUAL: npc:0x3154 pc:0x3153 instrmem_rd:0x1 
# UVM_INFO @ 3570: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3570: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x5 dr:0x5 imm5:0x1f imm:0x1 instruction:0x5b7f npc_in:0x3154 
# UVM_INFO @ 3570: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3153 ir_var:0x5040 
# UVM_INFO @ 3570: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3153 ir_var:0x5040 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3153 ir_var:0x5040 
# UVM_INFO @ 3570: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3570: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x4 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x59c4 pcout:0x0000 ACTUAL: sr1:0x7 sr2:0x4 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x59c4 pcout:0x0000 
# UVM_INFO @ 3570: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3570: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 3570: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3570: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3570: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3570: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3570: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3580: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3580: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3156 pc:0x3155 instrmem_rd:0x1 ACTUAL: npc:0x3155 pc:0x3154 instrmem_rd:0x1 
# UVM_INFO @ 3580: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3580: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x4 dr:0x0 imm5:0x11 imm:0x1 instruction:0x5131 npc_in:0x3155 
# UVM_INFO @ 3580: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3154 ir_var:0x5b7f 
# UVM_INFO @ 3580: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3154 ir_var:0x5b7f ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3154 ir_var:0x5b7f 
# UVM_INFO @ 3580: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3580: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5040 pcout:0x0000 ACTUAL: sr1:0x1 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5040 pcout:0x0000 
# UVM_INFO @ 3580: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3580: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 3580: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3580: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3580: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3580: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3580: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3590: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3590: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3157 pc:0x3156 instrmem_rd:0x1 ACTUAL: npc:0x3156 pc:0x3155 instrmem_rd:0x1 
# UVM_INFO @ 3590: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3590: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x5 dr:0x2 imm5:0x19 imm:0x1 instruction:0x5579 npc_in:0x3156 
# UVM_INFO @ 3590: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3155 ir_var:0x5131 
# UVM_INFO @ 3590: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3155 ir_var:0x5131 ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3155 ir_var:0x5131 
# UVM_INFO @ 3590: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3590: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x7 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5b7f pcout:0x0000 ACTUAL: sr1:0x5 sr2:0x7 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5b7f pcout:0x0000 
# UVM_INFO @ 3590: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3590: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 3590: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3590: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3590: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3590: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3590: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3600: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3600: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3158 pc:0x3157 instrmem_rd:0x1 ACTUAL: npc:0x3157 pc:0x3156 instrmem_rd:0x1 
# UVM_INFO @ 3600: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3600: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x5 sr2:0x7 dr:0x2 imm:0x0 instruction:0x5547 npc_in:0x3157 
# UVM_INFO @ 3600: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3156 ir_var:0x5579 
# UVM_INFO @ 3600: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3156 ir_var:0x5579 ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3156 ir_var:0x5579 
# UVM_INFO @ 3600: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3600: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x1 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5131 pcout:0x0000 ACTUAL: sr1:0x4 sr2:0x1 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5131 pcout:0x0000 
# UVM_INFO @ 3600: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3600: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 3600: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3600: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3600: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3600: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3600: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3610: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3610: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3159 pc:0x3158 instrmem_rd:0x1 ACTUAL: npc:0x3158 pc:0x3157 instrmem_rd:0x1 
# UVM_INFO @ 3610: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3610: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x4 dr:0x2 imm5:0x0f imm:0x1 instruction:0x552f npc_in:0x3158 
# UVM_INFO @ 3610: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3157 ir_var:0x5547 
# UVM_INFO @ 3610: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3157 ir_var:0x5547 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3157 ir_var:0x5547 
# UVM_INFO @ 3610: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3610: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x1 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5579 pcout:0x0000 ACTUAL: sr1:0x5 sr2:0x1 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5579 pcout:0x0000 
# UVM_INFO @ 3610: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3610: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 3610: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3610: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3610: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3610: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3610: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3620: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3620: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x315a pc:0x3159 instrmem_rd:0x1 ACTUAL: npc:0x3159 pc:0x3158 instrmem_rd:0x1 
# UVM_INFO @ 3620: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3620: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x1 dr:0x4 imm5:0x0a imm:0x1 instruction:0x586a npc_in:0x3159 
# UVM_INFO @ 3620: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3158 ir_var:0x552f 
# UVM_INFO @ 3620: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3158 ir_var:0x552f ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3158 ir_var:0x552f 
# UVM_INFO @ 3620: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3620: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x7 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5547 pcout:0x0000 ACTUAL: sr1:0x5 sr2:0x7 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5547 pcout:0x0000 
# UVM_INFO @ 3620: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3620: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 3620: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3620: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3620: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3620: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3620: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3630: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3630: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x315b pc:0x315a instrmem_rd:0x1 ACTUAL: npc:0x315a pc:0x3159 instrmem_rd:0x1 
# UVM_INFO @ 3630: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3630: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x2 dr:0x1 imm5:0x17 imm:0x1 instruction:0x52b7 npc_in:0x315a 
# UVM_INFO @ 3630: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3159 ir_var:0x586a 
# UVM_INFO @ 3630: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3159 ir_var:0x586a ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3159 ir_var:0x586a 
# UVM_INFO @ 3630: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3630: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x7 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x552f pcout:0x0000 ACTUAL: sr1:0x4 sr2:0x7 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x552f pcout:0x0000 
# UVM_INFO @ 3630: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3630: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 3630: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3630: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3630: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3630: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3630: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3640: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3640: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x315c pc:0x315b instrmem_rd:0x1 ACTUAL: npc:0x315b pc:0x315a instrmem_rd:0x1 
# UVM_INFO @ 3640: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3640: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x4 sr2:0x3 dr:0x3 imm:0x0 instruction:0x5703 npc_in:0x315b 
# UVM_INFO @ 3640: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x315a ir_var:0x52b7 
# UVM_INFO @ 3640: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x315a ir_var:0x52b7 ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x315a ir_var:0x52b7 
# UVM_INFO @ 3640: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3640: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x2 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x586a pcout:0x0000 ACTUAL: sr1:0x1 sr2:0x2 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x586a pcout:0x0000 
# UVM_INFO @ 3640: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3640: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 3640: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3640: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3640: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3640: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3640: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3650: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3650: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x315d pc:0x315c instrmem_rd:0x1 ACTUAL: npc:0x315c pc:0x315b instrmem_rd:0x1 
# UVM_INFO @ 3650: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3650: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x6 sr2:0x5 dr:0x2 imm:0x0 instruction:0x5585 npc_in:0x315c 
# UVM_INFO @ 3650: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x315b ir_var:0x5703 
# UVM_INFO @ 3650: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x315b ir_var:0x5703 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x315b ir_var:0x5703 
# UVM_INFO @ 3650: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3650: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x7 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x52b7 pcout:0x0000 ACTUAL: sr1:0x2 sr2:0x7 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x52b7 pcout:0x0000 
# UVM_INFO @ 3650: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3650: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 3650: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3650: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3650: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3650: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3650: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3660: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3660: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x315e pc:0x315d instrmem_rd:0x1 ACTUAL: npc:0x315d pc:0x315c instrmem_rd:0x1 
# UVM_INFO @ 3660: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3660: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x4 sr2:0x2 dr:0x6 imm:0x0 instruction:0x5d02 npc_in:0x315d 
# UVM_INFO @ 3660: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x315c ir_var:0x5585 
# UVM_INFO @ 3660: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x315c ir_var:0x5585 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x315c ir_var:0x5585 
# UVM_INFO @ 3660: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3660: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x3 dr:0x3 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5703 pcout:0x0000 ACTUAL: sr1:0x4 sr2:0x3 dr:0x3 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5703 pcout:0x0000 
# UVM_INFO @ 3660: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3660: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 3660: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3660: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3660: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3660: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3660: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3670: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3670: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x315f pc:0x315e instrmem_rd:0x1 ACTUAL: npc:0x315e pc:0x315d instrmem_rd:0x1 
# UVM_INFO @ 3670: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3670: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x5 sr2:0x4 dr:0x0 imm:0x0 instruction:0x5144 npc_in:0x315e 
# UVM_INFO @ 3670: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x315d ir_var:0x5d02 
# UVM_INFO @ 3670: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x315d ir_var:0x5d02 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x315d ir_var:0x5d02 
# UVM_INFO @ 3670: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3670: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x5 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5585 pcout:0x0000 ACTUAL: sr1:0x6 sr2:0x5 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5585 pcout:0x0000 
# UVM_INFO @ 3670: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3670: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 3670: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3670: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3670: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3670: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x1 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x1 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3670: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3680: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3680: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3160 pc:0x315f instrmem_rd:0x1 ACTUAL: npc:0x315f pc:0x315e instrmem_rd:0x1 
# UVM_INFO @ 3680: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3680: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x0 sr2:0x4 dr:0x6 imm:0x0 instruction:0x5c04 npc_in:0x315f 
# UVM_INFO @ 3680: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x315e ir_var:0x5144 
# UVM_INFO @ 3680: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x315e ir_var:0x5144 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x315e ir_var:0x5144 
# UVM_INFO @ 3680: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3680: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x2 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5d02 pcout:0x0000 ACTUAL: sr1:0x4 sr2:0x2 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5d02 pcout:0x0000 
# UVM_INFO @ 3680: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3680: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 3680: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3680: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3680: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3680: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3680: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3690: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3690: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3161 pc:0x3160 instrmem_rd:0x1 ACTUAL: npc:0x3160 pc:0x315f instrmem_rd:0x1 
# UVM_INFO @ 3690: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3690: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x3 dr:0x3 imm5:0x1d imm:0x1 instruction:0x56fd npc_in:0x3160 
# UVM_INFO @ 3690: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x315f ir_var:0x5c04 
# UVM_INFO @ 3690: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x315f ir_var:0x5c04 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x315f ir_var:0x5c04 
# UVM_INFO @ 3690: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3690: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x4 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5144 pcout:0x0000 ACTUAL: sr1:0x5 sr2:0x4 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5144 pcout:0x0000 
# UVM_INFO @ 3690: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3690: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 3690: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3690: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3690: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3690: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3690: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3700: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3700: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3162 pc:0x3161 instrmem_rd:0x1 ACTUAL: npc:0x3161 pc:0x3160 instrmem_rd:0x1 
# UVM_INFO @ 3700: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3700: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x4 sr2:0x6 dr:0x3 imm:0x0 instruction:0x5706 npc_in:0x3161 
# UVM_INFO @ 3700: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3160 ir_var:0x56fd 
# UVM_INFO @ 3700: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3160 ir_var:0x56fd ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3160 ir_var:0x56fd 
# UVM_INFO @ 3700: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3700: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x4 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5c04 pcout:0x0000 ACTUAL: sr1:0x0 sr2:0x4 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5c04 pcout:0x0000 
# UVM_INFO @ 3700: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3700: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 3700: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3700: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3700: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3700: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3700: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3710: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3710: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3163 pc:0x3162 instrmem_rd:0x1 ACTUAL: npc:0x3162 pc:0x3161 instrmem_rd:0x1 
# UVM_INFO @ 3710: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3710: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x4 dr:0x4 imm5:0x17 imm:0x1 instruction:0x5937 npc_in:0x3162 
# UVM_INFO @ 3710: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3161 ir_var:0x5706 
# UVM_INFO @ 3710: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3161 ir_var:0x5706 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3161 ir_var:0x5706 
# UVM_INFO @ 3710: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3710: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x5 dr:0x3 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x56fd pcout:0x0000 ACTUAL: sr1:0x3 sr2:0x5 dr:0x3 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x56fd pcout:0x0000 
# UVM_INFO @ 3710: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3710: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 3710: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3710: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3710: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3710: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3710: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3720: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3720: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3164 pc:0x3163 instrmem_rd:0x1 ACTUAL: npc:0x3163 pc:0x3162 instrmem_rd:0x1 
# UVM_INFO @ 3720: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3720: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x0 dr:0x4 imm5:0x06 imm:0x1 instruction:0x5826 npc_in:0x3163 
# UVM_INFO @ 3720: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3162 ir_var:0x5937 
# UVM_INFO @ 3720: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3162 ir_var:0x5937 ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3162 ir_var:0x5937 
# UVM_INFO @ 3720: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3720: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x6 dr:0x3 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5706 pcout:0x0000 ACTUAL: sr1:0x4 sr2:0x6 dr:0x3 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5706 pcout:0x0000 
# UVM_INFO @ 3720: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3720: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 3720: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3720: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3720: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3720: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3720: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3730: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3730: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3165 pc:0x3164 instrmem_rd:0x1 ACTUAL: npc:0x3164 pc:0x3163 instrmem_rd:0x1 
# UVM_INFO @ 3730: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3730: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x4 dr:0x4 imm5:0x1b imm:0x1 instruction:0x593b npc_in:0x3164 
# UVM_INFO @ 3730: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3163 ir_var:0x5826 
# UVM_INFO @ 3730: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3163 ir_var:0x5826 ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3163 ir_var:0x5826 
# UVM_INFO @ 3730: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3730: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x7 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5937 pcout:0x0000 ACTUAL: sr1:0x4 sr2:0x7 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5937 pcout:0x0000 
# UVM_INFO @ 3730: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3730: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 3730: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3730: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3730: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3730: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3730: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3740: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3740: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3166 pc:0x3165 instrmem_rd:0x1 ACTUAL: npc:0x3165 pc:0x3164 instrmem_rd:0x1 
# UVM_INFO @ 3740: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3740: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x5 dr:0x6 imm5:0x0c imm:0x1 instruction:0x5d6c npc_in:0x3165 
# UVM_INFO @ 3740: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3164 ir_var:0x593b 
# UVM_INFO @ 3740: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3164 ir_var:0x593b ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3164 ir_var:0x593b 
# UVM_INFO @ 3740: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3740: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x6 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5826 pcout:0x0000 ACTUAL: sr1:0x0 sr2:0x6 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5826 pcout:0x0000 
# UVM_INFO @ 3740: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3740: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 3740: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3740: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3740: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3740: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3740: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3750: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3750: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3167 pc:0x3166 instrmem_rd:0x1 ACTUAL: npc:0x3166 pc:0x3165 instrmem_rd:0x1 
# UVM_INFO @ 3750: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3750: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x1 dr:0x5 imm5:0x1e imm:0x1 instruction:0x5a7e npc_in:0x3166 
# UVM_INFO @ 3750: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3165 ir_var:0x5d6c 
# UVM_INFO @ 3750: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3165 ir_var:0x5d6c ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3165 ir_var:0x5d6c 
# UVM_INFO @ 3750: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3750: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x3 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x593b pcout:0x0000 ACTUAL: sr1:0x4 sr2:0x3 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x593b pcout:0x0000 
# UVM_INFO @ 3750: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3750: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 3750: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3750: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3750: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3750: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3750: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3760: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3760: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3168 pc:0x3167 instrmem_rd:0x1 ACTUAL: npc:0x3167 pc:0x3166 instrmem_rd:0x1 
# UVM_INFO @ 3760: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3760: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x3 dr:0x0 imm5:0x14 imm:0x1 instruction:0x50f4 npc_in:0x3167 
# UVM_INFO @ 3760: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3166 ir_var:0x5a7e 
# UVM_INFO @ 3760: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3166 ir_var:0x5a7e ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3166 ir_var:0x5a7e 
# UVM_INFO @ 3760: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3760: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x4 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5d6c pcout:0x0000 ACTUAL: sr1:0x5 sr2:0x4 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5d6c pcout:0x0000 
# UVM_INFO @ 3760: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3760: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 3760: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3760: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3760: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3760: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3760: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3770: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3770: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3169 pc:0x3168 instrmem_rd:0x1 ACTUAL: npc:0x3168 pc:0x3167 instrmem_rd:0x1 
# UVM_INFO @ 3770: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3770: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x7 sr2:0x1 dr:0x1 imm:0x0 instruction:0x53c1 npc_in:0x3168 
# UVM_INFO @ 3770: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3167 ir_var:0x50f4 
# UVM_INFO @ 3770: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3167 ir_var:0x50f4 ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3167 ir_var:0x50f4 
# UVM_INFO @ 3770: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3770: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x6 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5a7e pcout:0x0000 ACTUAL: sr1:0x1 sr2:0x6 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5a7e pcout:0x0000 
# UVM_INFO @ 3770: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3770: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 3770: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3770: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3770: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3770: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3770: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3780: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3780: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x316a pc:0x3169 instrmem_rd:0x1 ACTUAL: npc:0x3169 pc:0x3168 instrmem_rd:0x1 
# UVM_INFO @ 3780: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3780: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x4 dr:0x4 imm5:0x14 imm:0x1 instruction:0x5934 npc_in:0x3169 
# UVM_INFO @ 3780: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3168 ir_var:0x53c1 
# UVM_INFO @ 3780: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3168 ir_var:0x53c1 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3168 ir_var:0x53c1 
# UVM_INFO @ 3780: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3780: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x4 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x50f4 pcout:0x0000 ACTUAL: sr1:0x3 sr2:0x4 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x50f4 pcout:0x0000 
# UVM_INFO @ 3780: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3780: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 3780: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3780: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3780: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3780: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3780: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3790: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3790: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x316b pc:0x316a instrmem_rd:0x1 ACTUAL: npc:0x316a pc:0x3169 instrmem_rd:0x1 
# UVM_INFO @ 3790: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3790: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x3 sr2:0x7 dr:0x3 imm:0x0 instruction:0x56c7 npc_in:0x316a 
# UVM_INFO @ 3790: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3169 ir_var:0x5934 
# UVM_INFO @ 3790: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3169 ir_var:0x5934 ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3169 ir_var:0x5934 
# UVM_INFO @ 3790: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3790: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x1 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x53c1 pcout:0x0000 ACTUAL: sr1:0x7 sr2:0x1 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x53c1 pcout:0x0000 
# UVM_INFO @ 3790: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3790: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 3790: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3790: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3790: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3790: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3790: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3800: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3800: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x316c pc:0x316b instrmem_rd:0x1 ACTUAL: npc:0x316b pc:0x316a instrmem_rd:0x1 
# UVM_INFO @ 3800: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3800: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x2 dr:0x1 imm5:0x04 imm:0x1 instruction:0x52a4 npc_in:0x316b 
# UVM_INFO @ 3800: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x316a ir_var:0x56c7 
# UVM_INFO @ 3800: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x316a ir_var:0x56c7 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x316a ir_var:0x56c7 
# UVM_INFO @ 3800: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3800: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x4 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5934 pcout:0x0000 ACTUAL: sr1:0x4 sr2:0x4 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5934 pcout:0x0000 
# UVM_INFO @ 3800: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3800: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 3800: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3800: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3800: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3800: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3800: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3810: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3810: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x316d pc:0x316c instrmem_rd:0x1 ACTUAL: npc:0x316c pc:0x316b instrmem_rd:0x1 
# UVM_INFO @ 3810: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3810: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x2 dr:0x2 imm5:0x1c imm:0x1 instruction:0x54bc npc_in:0x316c 
# UVM_INFO @ 3810: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x316b ir_var:0x52a4 
# UVM_INFO @ 3810: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x316b ir_var:0x52a4 ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x316b ir_var:0x52a4 
# UVM_INFO @ 3810: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3810: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x7 dr:0x3 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x56c7 pcout:0x0000 ACTUAL: sr1:0x3 sr2:0x7 dr:0x3 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x56c7 pcout:0x0000 
# UVM_INFO @ 3810: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3810: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 3810: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3810: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3810: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3810: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3810: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3820: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3820: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x316e pc:0x316d instrmem_rd:0x1 ACTUAL: npc:0x316d pc:0x316c instrmem_rd:0x1 
# UVM_INFO @ 3820: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3820: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x1 dr:0x1 imm5:0x17 imm:0x1 instruction:0x5277 npc_in:0x316d 
# UVM_INFO @ 3820: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x316c ir_var:0x54bc 
# UVM_INFO @ 3820: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x316c ir_var:0x54bc ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x316c ir_var:0x54bc 
# UVM_INFO @ 3820: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3820: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x4 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x52a4 pcout:0x0000 ACTUAL: sr1:0x2 sr2:0x4 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x52a4 pcout:0x0000 
# UVM_INFO @ 3820: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3820: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 3820: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3820: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3820: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3820: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3820: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3830: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3830: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x316f pc:0x316e instrmem_rd:0x1 ACTUAL: npc:0x316e pc:0x316d instrmem_rd:0x1 
# UVM_INFO @ 3830: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3830: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x1 dr:0x5 imm5:0x1d imm:0x1 instruction:0x5a7d npc_in:0x316e 
# UVM_INFO @ 3830: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x316d ir_var:0x5277 
# UVM_INFO @ 3830: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x316d ir_var:0x5277 ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x316d ir_var:0x5277 
# UVM_INFO @ 3830: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3830: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x4 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x54bc pcout:0x0000 ACTUAL: sr1:0x2 sr2:0x4 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x54bc pcout:0x0000 
# UVM_INFO @ 3830: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3830: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 3830: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3830: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3830: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3830: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3830: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3840: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3840: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3170 pc:0x316f instrmem_rd:0x1 ACTUAL: npc:0x316f pc:0x316e instrmem_rd:0x1 
# UVM_INFO @ 3840: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3840: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x6 dr:0x1 imm5:0x14 imm:0x1 instruction:0x53b4 npc_in:0x316f 
# UVM_INFO @ 3840: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x316e ir_var:0x5a7d 
# UVM_INFO @ 3840: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x316e ir_var:0x5a7d ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x316e ir_var:0x5a7d 
# UVM_INFO @ 3840: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3840: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x7 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5277 pcout:0x0000 ACTUAL: sr1:0x1 sr2:0x7 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5277 pcout:0x0000 
# UVM_INFO @ 3840: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3840: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 3840: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3840: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3840: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3840: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3840: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3850: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3850: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3171 pc:0x3170 instrmem_rd:0x1 ACTUAL: npc:0x3170 pc:0x316f instrmem_rd:0x1 
# UVM_INFO @ 3850: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3850: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x0 dr:0x0 imm5:0x19 imm:0x1 instruction:0x5039 npc_in:0x3170 
# UVM_INFO @ 3850: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x316f ir_var:0x53b4 
# UVM_INFO @ 3850: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x316f ir_var:0x53b4 ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x316f ir_var:0x53b4 
# UVM_INFO @ 3850: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3850: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x5 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5a7d pcout:0x0000 ACTUAL: sr1:0x1 sr2:0x5 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5a7d pcout:0x0000 
# UVM_INFO @ 3850: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3850: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 3850: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3850: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3850: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3850: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3850: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3860: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3860: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3172 pc:0x3171 instrmem_rd:0x1 ACTUAL: npc:0x3171 pc:0x3170 instrmem_rd:0x1 
# UVM_INFO @ 3860: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3860: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x5 sr2:0x7 dr:0x5 imm:0x0 instruction:0x5b47 npc_in:0x3171 
# UVM_INFO @ 3860: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3170 ir_var:0x5039 
# UVM_INFO @ 3860: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3170 ir_var:0x5039 ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3170 ir_var:0x5039 
# UVM_INFO @ 3860: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3860: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x4 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x53b4 pcout:0x0000 ACTUAL: sr1:0x6 sr2:0x4 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x53b4 pcout:0x0000 
# UVM_INFO @ 3860: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3860: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 3860: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3860: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3860: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3860: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3860: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3870: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3870: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3173 pc:0x3172 instrmem_rd:0x1 ACTUAL: npc:0x3172 pc:0x3171 instrmem_rd:0x1 
# UVM_INFO @ 3870: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3870: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x7 sr2:0x5 dr:0x2 imm:0x0 instruction:0x55c5 npc_in:0x3172 
# UVM_INFO @ 3870: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3171 ir_var:0x5b47 
# UVM_INFO @ 3870: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3171 ir_var:0x5b47 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3171 ir_var:0x5b47 
# UVM_INFO @ 3870: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3870: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x1 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5039 pcout:0x0000 ACTUAL: sr1:0x0 sr2:0x1 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5039 pcout:0x0000 
# UVM_INFO @ 3870: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3870: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 3870: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3870: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3870: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3870: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3870: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3880: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3880: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3174 pc:0x3173 instrmem_rd:0x1 ACTUAL: npc:0x3173 pc:0x3172 instrmem_rd:0x1 
# UVM_INFO @ 3880: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3880: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x4 sr2:0x1 dr:0x6 imm:0x0 instruction:0x5d01 npc_in:0x3173 
# UVM_INFO @ 3880: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3172 ir_var:0x55c5 
# UVM_INFO @ 3880: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3172 ir_var:0x55c5 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3172 ir_var:0x55c5 
# UVM_INFO @ 3880: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3880: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x7 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5b47 pcout:0x0000 ACTUAL: sr1:0x5 sr2:0x7 dr:0x5 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5b47 pcout:0x0000 
# UVM_INFO @ 3880: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3880: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 3880: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3880: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3880: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3880: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x1 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x1 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3880: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3890: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3890: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3175 pc:0x3174 instrmem_rd:0x1 ACTUAL: npc:0x3174 pc:0x3173 instrmem_rd:0x1 
# UVM_INFO @ 3890: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3890: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x5 dr:0x1 imm5:0x10 imm:0x1 instruction:0x5370 npc_in:0x3174 
# UVM_INFO @ 3890: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3173 ir_var:0x5d01 
# UVM_INFO @ 3890: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3173 ir_var:0x5d01 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3173 ir_var:0x5d01 
# UVM_INFO @ 3890: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3890: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x5 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x55c5 pcout:0x0000 ACTUAL: sr1:0x7 sr2:0x5 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x55c5 pcout:0x0000 
# UVM_INFO @ 3890: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3890: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 3890: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3890: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3890: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3890: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3890: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3900: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3900: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3176 pc:0x3175 instrmem_rd:0x1 ACTUAL: npc:0x3175 pc:0x3174 instrmem_rd:0x1 
# UVM_INFO @ 3900: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3900: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x6 sr2:0x2 dr:0x0 imm:0x0 instruction:0x5182 npc_in:0x3175 
# UVM_INFO @ 3900: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3174 ir_var:0x5370 
# UVM_INFO @ 3900: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3174 ir_var:0x5370 ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3174 ir_var:0x5370 
# UVM_INFO @ 3900: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3900: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x1 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5d01 pcout:0x0000 ACTUAL: sr1:0x4 sr2:0x1 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5d01 pcout:0x0000 
# UVM_INFO @ 3900: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3900: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 3900: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3900: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3900: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3900: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3900: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3910: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3910: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3177 pc:0x3176 instrmem_rd:0x1 ACTUAL: npc:0x3176 pc:0x3175 instrmem_rd:0x1 
# UVM_INFO @ 3910: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3910: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x0 dr:0x3 imm5:0x1a imm:0x1 instruction:0x563a npc_in:0x3176 
# UVM_INFO @ 3910: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3175 ir_var:0x5182 
# UVM_INFO @ 3910: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3175 ir_var:0x5182 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3175 ir_var:0x5182 
# UVM_INFO @ 3910: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3910: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x0 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5370 pcout:0x0000 ACTUAL: sr1:0x5 sr2:0x0 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5370 pcout:0x0000 
# UVM_INFO @ 3910: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3910: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 3910: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3910: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3910: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3910: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3910: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3920: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3920: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3178 pc:0x3177 instrmem_rd:0x1 ACTUAL: npc:0x3177 pc:0x3176 instrmem_rd:0x1 
# UVM_INFO @ 3920: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3920: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x7 sr2:0x3 dr:0x6 imm:0x0 instruction:0x5dc3 npc_in:0x3177 
# UVM_INFO @ 3920: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3176 ir_var:0x563a 
# UVM_INFO @ 3920: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3176 ir_var:0x563a ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3176 ir_var:0x563a 
# UVM_INFO @ 3920: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3920: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x2 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5182 pcout:0x0000 ACTUAL: sr1:0x6 sr2:0x2 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5182 pcout:0x0000 
# UVM_INFO @ 3920: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3920: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 3920: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3920: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3920: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3920: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3920: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3930: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3930: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3179 pc:0x3178 instrmem_rd:0x1 ACTUAL: npc:0x3178 pc:0x3177 instrmem_rd:0x1 
# UVM_INFO @ 3930: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3930: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x3 sr2:0x5 dr:0x2 imm:0x0 instruction:0x54c5 npc_in:0x3178 
# UVM_INFO @ 3930: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3177 ir_var:0x5dc3 
# UVM_INFO @ 3930: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3177 ir_var:0x5dc3 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3177 ir_var:0x5dc3 
# UVM_INFO @ 3930: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3930: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x2 dr:0x3 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x563a pcout:0x0000 ACTUAL: sr1:0x0 sr2:0x2 dr:0x3 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x563a pcout:0x0000 
# UVM_INFO @ 3930: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3930: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 3930: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3930: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3930: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3930: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x1 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x1 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3930: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3940: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3940: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x317a pc:0x3179 instrmem_rd:0x1 ACTUAL: npc:0x3179 pc:0x3178 instrmem_rd:0x1 
# UVM_INFO @ 3940: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3940: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x4 sr2:0x1 dr:0x1 imm:0x0 instruction:0x5301 npc_in:0x3179 
# UVM_INFO @ 3940: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3178 ir_var:0x54c5 
# UVM_INFO @ 3940: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3178 ir_var:0x54c5 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3178 ir_var:0x54c5 
# UVM_INFO @ 3940: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3940: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x3 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5dc3 pcout:0x0000 ACTUAL: sr1:0x7 sr2:0x3 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5dc3 pcout:0x0000 
# UVM_INFO @ 3940: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3940: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 3940: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3940: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3940: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3940: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3940: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3950: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3950: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x317b pc:0x317a instrmem_rd:0x1 ACTUAL: npc:0x317a pc:0x3179 instrmem_rd:0x1 
# UVM_INFO @ 3950: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3950: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x0 dr:0x3 imm5:0x0c imm:0x1 instruction:0x562c npc_in:0x317a 
# UVM_INFO @ 3950: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3179 ir_var:0x5301 
# UVM_INFO @ 3950: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3179 ir_var:0x5301 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3179 ir_var:0x5301 
# UVM_INFO @ 3950: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3950: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x5 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x54c5 pcout:0x0000 ACTUAL: sr1:0x3 sr2:0x5 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x54c5 pcout:0x0000 
# UVM_INFO @ 3950: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3950: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 3950: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3950: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3950: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3950: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3950: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3960: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3960: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x317c pc:0x317b instrmem_rd:0x1 ACTUAL: npc:0x317b pc:0x317a instrmem_rd:0x1 
# UVM_INFO @ 3960: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3960: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x2 dr:0x6 imm5:0x00 imm:0x1 instruction:0x5ca0 npc_in:0x317b 
# UVM_INFO @ 3960: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x317a ir_var:0x562c 
# UVM_INFO @ 3960: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x317a ir_var:0x562c ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x317a ir_var:0x562c 
# UVM_INFO @ 3960: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3960: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x1 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5301 pcout:0x0000 ACTUAL: sr1:0x4 sr2:0x1 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5301 pcout:0x0000 
# UVM_INFO @ 3960: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3960: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 3960: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3960: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3960: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3960: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3960: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3970: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3970: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x317d pc:0x317c instrmem_rd:0x1 ACTUAL: npc:0x317c pc:0x317b instrmem_rd:0x1 
# UVM_INFO @ 3970: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3970: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x5 dr:0x7 imm5:0x00 imm:0x1 instruction:0x5f60 npc_in:0x317c 
# UVM_INFO @ 3970: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x317b ir_var:0x5ca0 
# UVM_INFO @ 3970: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x317b ir_var:0x5ca0 ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x317b ir_var:0x5ca0 
# UVM_INFO @ 3970: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3970: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x4 dr:0x3 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x562c pcout:0x0000 ACTUAL: sr1:0x0 sr2:0x4 dr:0x3 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x562c pcout:0x0000 
# UVM_INFO @ 3970: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3970: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 3970: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3970: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3970: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3970: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3970: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3980: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3980: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x317e pc:0x317d instrmem_rd:0x1 ACTUAL: npc:0x317d pc:0x317c instrmem_rd:0x1 
# UVM_INFO @ 3980: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3980: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x5 dr:0x7 imm5:0x12 imm:0x1 instruction:0x5f72 npc_in:0x317d 
# UVM_INFO @ 3980: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x317c ir_var:0x5f60 
# UVM_INFO @ 3980: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x317c ir_var:0x5f60 ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x317c ir_var:0x5f60 
# UVM_INFO @ 3980: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3980: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x0 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5ca0 pcout:0x0000 ACTUAL: sr1:0x2 sr2:0x0 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5ca0 pcout:0x0000 
# UVM_INFO @ 3980: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3980: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 3980: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3980: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3980: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3980: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3980: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3990: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3990: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x317f pc:0x317e instrmem_rd:0x1 ACTUAL: npc:0x317e pc:0x317d instrmem_rd:0x1 
# UVM_INFO @ 3990: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3990: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x6 dr:0x2 imm5:0x1d imm:0x1 instruction:0x55bd npc_in:0x317e 
# UVM_INFO @ 3990: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x317d ir_var:0x5f72 
# UVM_INFO @ 3990: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x317d ir_var:0x5f72 ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x317d ir_var:0x5f72 
# UVM_INFO @ 3990: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3990: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x0 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5f60 pcout:0x0000 ACTUAL: sr1:0x5 sr2:0x0 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5f60 pcout:0x0000 
# UVM_INFO @ 3990: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3990: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 3990: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3990: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3990: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3990: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3990: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4000: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4000: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3180 pc:0x317f instrmem_rd:0x1 ACTUAL: npc:0x317f pc:0x317e instrmem_rd:0x1 
# UVM_INFO @ 4000: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4000: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x0 dr:0x1 imm5:0x0d imm:0x1 instruction:0x522d npc_in:0x317f 
# UVM_INFO @ 4000: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x317e ir_var:0x55bd 
# UVM_INFO @ 4000: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x317e ir_var:0x55bd ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x317e ir_var:0x55bd 
# UVM_INFO @ 4000: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4000: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x2 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5f72 pcout:0x0000 ACTUAL: sr1:0x5 sr2:0x2 dr:0x7 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5f72 pcout:0x0000 
# UVM_INFO @ 4000: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 4000: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 4000: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4000: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4000: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4000: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4000: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4010: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4010: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3181 pc:0x3180 instrmem_rd:0x1 ACTUAL: npc:0x3180 pc:0x317f instrmem_rd:0x1 
# UVM_INFO @ 4010: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4010: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x3 dr:0x4 imm5:0x1b imm:0x1 instruction:0x58fb npc_in:0x3180 
# UVM_INFO @ 4010: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x317f ir_var:0x522d 
# UVM_INFO @ 4010: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x317f ir_var:0x522d ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x317f ir_var:0x522d 
# UVM_INFO @ 4010: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4010: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x5 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x55bd pcout:0x0000 ACTUAL: sr1:0x6 sr2:0x5 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x55bd pcout:0x0000 
# UVM_INFO @ 4010: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 4010: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 4010: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4010: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4010: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4010: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4010: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4020: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4020: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3182 pc:0x3181 instrmem_rd:0x1 ACTUAL: npc:0x3181 pc:0x3180 instrmem_rd:0x1 
# UVM_INFO @ 4020: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4020: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x2 sr2:0x7 dr:0x2 imm:0x0 instruction:0x5487 npc_in:0x3181 
# UVM_INFO @ 4020: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3180 ir_var:0x58fb 
# UVM_INFO @ 4020: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3180 ir_var:0x58fb ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3180 ir_var:0x58fb 
# UVM_INFO @ 4020: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4020: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x5 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x522d pcout:0x0000 ACTUAL: sr1:0x0 sr2:0x5 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x522d pcout:0x0000 
# UVM_INFO @ 4020: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 4020: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 4020: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4020: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4020: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4020: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4020: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4030: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4030: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3183 pc:0x3182 instrmem_rd:0x1 ACTUAL: npc:0x3182 pc:0x3181 instrmem_rd:0x1 
# UVM_INFO @ 4030: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4030: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x4 dr:0x1 imm5:0x13 imm:0x1 instruction:0x5333 npc_in:0x3182 
# UVM_INFO @ 4030: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3181 ir_var:0x5487 
# UVM_INFO @ 4030: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3181 ir_var:0x5487 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3181 ir_var:0x5487 
# UVM_INFO @ 4030: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4030: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x3 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x58fb pcout:0x0000 ACTUAL: sr1:0x3 sr2:0x3 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x58fb pcout:0x0000 
# UVM_INFO @ 4030: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 4030: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 4030: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4030: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4030: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4030: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4030: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4040: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4040: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3184 pc:0x3183 instrmem_rd:0x1 ACTUAL: npc:0x3183 pc:0x3182 instrmem_rd:0x1 
# UVM_INFO @ 4040: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4040: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x6 dr:0x0 imm5:0x05 imm:0x1 instruction:0x51a5 npc_in:0x3183 
# UVM_INFO @ 4040: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3182 ir_var:0x5333 
# UVM_INFO @ 4040: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3182 ir_var:0x5333 ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3182 ir_var:0x5333 
# UVM_INFO @ 4040: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4040: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x7 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5487 pcout:0x0000 ACTUAL: sr1:0x2 sr2:0x7 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5487 pcout:0x0000 
# UVM_INFO @ 4040: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 4040: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 4040: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4040: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4040: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4040: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4040: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4050: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4050: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3185 pc:0x3184 instrmem_rd:0x1 ACTUAL: npc:0x3184 pc:0x3183 instrmem_rd:0x1 
# UVM_INFO @ 4050: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4050: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x6 dr:0x4 imm5:0x1f imm:0x1 instruction:0x59bf npc_in:0x3184 
# UVM_INFO @ 4050: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3183 ir_var:0x51a5 
# UVM_INFO @ 4050: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3183 ir_var:0x51a5 ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3183 ir_var:0x51a5 
# UVM_INFO @ 4050: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4050: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x3 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5333 pcout:0x0000 ACTUAL: sr1:0x4 sr2:0x3 dr:0x1 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5333 pcout:0x0000 
# UVM_INFO @ 4050: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 4050: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 4050: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4050: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4050: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4050: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4050: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4060: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4060: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3186 pc:0x3185 instrmem_rd:0x1 ACTUAL: npc:0x3185 pc:0x3184 instrmem_rd:0x1 
# UVM_INFO @ 4060: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4060: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x4 sr2:0x6 dr:0x6 imm:0x0 instruction:0x5d06 npc_in:0x3185 
# UVM_INFO @ 4060: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3184 ir_var:0x59bf 
# UVM_INFO @ 4060: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3184 ir_var:0x59bf ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3184 ir_var:0x59bf 
# UVM_INFO @ 4060: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4060: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x5 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x51a5 pcout:0x0000 ACTUAL: sr1:0x6 sr2:0x5 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x51a5 pcout:0x0000 
# UVM_INFO @ 4060: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 4060: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 4060: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4060: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4060: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4060: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4060: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4070: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4070: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3187 pc:0x3186 instrmem_rd:0x1 ACTUAL: npc:0x3186 pc:0x3185 instrmem_rd:0x1 
# UVM_INFO @ 4070: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4070: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:AND sr1:0x7 dr:0x2 imm5:0x02 imm:0x1 instruction:0x55e2 npc_in:0x3186 
# UVM_INFO @ 4070: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3185 ir_var:0x5d06 
# UVM_INFO @ 4070: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3185 ir_var:0x5d06 ACTUAL: e_control_var:0x11 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3185 ir_var:0x5d06 
# UVM_INFO @ 4070: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4070: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x7 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x59bf pcout:0x0000 ACTUAL: sr1:0x6 sr2:0x7 dr:0x4 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x59bf pcout:0x0000 
# UVM_INFO @ 4070: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 4070: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 4070: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4070: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4070: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4070: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x1 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4070: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4080: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4080: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3187 pc:0x3186 instrmem_rd:0x1 ACTUAL: npc:0x3187 pc:0x3186 instrmem_rd:0x1 
# UVM_INFO @ 4080: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3186 ir_var:0x55e2 
# UVM_INFO @ 4080: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3186 ir_var:0x55e2 ACTUAL: e_control_var:0x10 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x3186 ir_var:0x55e2 
# UVM_INFO @ 4080: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4080: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x6 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5d06 pcout:0x0000 ACTUAL: sr1:0x4 sr2:0x6 dr:0x6 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x5d06 pcout:0x0000 
# UVM_INFO @ 4080: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 4080: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 4080: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4080: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4080: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4080: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4080: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4090: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4090: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3187 pc:0x3186 instrmem_rd:0x1 ACTUAL: npc:0x3187 pc:0x3186 instrmem_rd:0x1 
# UVM_INFO @ 4090: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x2 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x55e2 pcout:0x0000 ACTUAL: sr1:0x7 sr2:0x2 dr:0x2 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x0 aluout:0x0000 M_Data:0x0000 IR_Exec:0x55e2 pcout:0x0000 
# UVM_INFO @ 4090: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 4090: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 4090: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4090: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4090: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4090: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4090: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4100: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4100: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3187 pc:0x3186 instrmem_rd:0x1 ACTUAL: npc:0x3187 pc:0x3186 instrmem_rd:0x1 
# UVM_INFO @ 4100: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 4100: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4100: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4100: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4100: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4100: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4110: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4110: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3187 pc:0x3186 instrmem_rd:0x1 ACTUAL: npc:0x3187 pc:0x3186 instrmem_rd:0x1 
# UVM_INFO @ 4110: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4110: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4110: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4110: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4110: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4120: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4120: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3187 pc:0x3186 instrmem_rd:0x1 ACTUAL: npc:0x3187 pc:0x3186 instrmem_rd:0x1 
# UVM_INFO @ 4120: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4120: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4120: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4120: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4120: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4130: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4130: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3187 pc:0x3186 instrmem_rd:0x1 ACTUAL: npc:0x3187 pc:0x3186 instrmem_rd:0x1 
# UVM_INFO @ 4130: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4130: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4130: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4130: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4130: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4140: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4140: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3187 pc:0x3186 instrmem_rd:0x1 ACTUAL: npc:0x3187 pc:0x3186 instrmem_rd:0x1 
# UVM_INFO @ 4140: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4140: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4140: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4140: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4140: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4150: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4150: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3187 pc:0x3186 instrmem_rd:0x1 ACTUAL: npc:0x3187 pc:0x3186 instrmem_rd:0x1 
# UVM_INFO @ 4150: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4150: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4150: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4150: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4150: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4160: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4160: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3187 pc:0x3186 instrmem_rd:0x1 ACTUAL: npc:0x3187 pc:0x3186 instrmem_rd:0x1 
# UVM_INFO @ 4160: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4160: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4160: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4160: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4160: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4170: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4170: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3187 pc:0x3186 instrmem_rd:0x1 ACTUAL: npc:0x3187 pc:0x3186 instrmem_rd:0x1 
# UVM_INFO @ 4170: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4170: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4170: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4170: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4170: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4180: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4180: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3187 pc:0x3186 instrmem_rd:0x1 ACTUAL: npc:0x3187 pc:0x3186 instrmem_rd:0x1 
# UVM_INFO @ 4180: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4180: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4180: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4180: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4180: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4190: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4190: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3187 pc:0x3186 instrmem_rd:0x1 ACTUAL: npc:0x3187 pc:0x3186 instrmem_rd:0x1 
# UVM_INFO @ 4190: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4190: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4190: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4190: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4190: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4200: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4200: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3187 pc:0x3186 instrmem_rd:0x1 ACTUAL: npc:0x3187 pc:0x3186 instrmem_rd:0x1 
# UVM_INFO @ 4200: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4200: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4200: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4200: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4200: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4210: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4210: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3187 pc:0x3186 instrmem_rd:0x1 ACTUAL: npc:0x3187 pc:0x3186 instrmem_rd:0x1 
# UVM_INFO @ 4210: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4210: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4210: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4210: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4210: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4220: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4220: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3187 pc:0x3186 instrmem_rd:0x1 ACTUAL: npc:0x3187 pc:0x3186 instrmem_rd:0x1 
# UVM_INFO @ 4220: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4220: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4220: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4220: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4220: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4230: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4230: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3187 pc:0x3186 instrmem_rd:0x1 ACTUAL: npc:0x3187 pc:0x3186 instrmem_rd:0x1 
# UVM_INFO @ 4230: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4230: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4230: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4230: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4230: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4240: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4240: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3187 pc:0x3186 instrmem_rd:0x1 ACTUAL: npc:0x3187 pc:0x3186 instrmem_rd:0x1 
# UVM_INFO @ 4240: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4240: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4240: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4240: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4240: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4250: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4250: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3187 pc:0x3186 instrmem_rd:0x1 ACTUAL: npc:0x3187 pc:0x3186 instrmem_rd:0x1 
# UVM_INFO @ 4250: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4250: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4250: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4250: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4250: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4260: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4260: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3187 pc:0x3186 instrmem_rd:0x1 ACTUAL: npc:0x3187 pc:0x3186 instrmem_rd:0x1 
# UVM_INFO @ 4260: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4260: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4260: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4260: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4260: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4270: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4270: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3187 pc:0x3186 instrmem_rd:0x1 ACTUAL: npc:0x3187 pc:0x3186 instrmem_rd:0x1 
# UVM_INFO @ 4270: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4270: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4270: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4270: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4270: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4280: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4280: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3187 pc:0x3186 instrmem_rd:0x1 ACTUAL: npc:0x3187 pc:0x3186 instrmem_rd:0x1 
# UVM_INFO @ 4280: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4280: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4280: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4280: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4280: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4290: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4290: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3187 pc:0x3186 instrmem_rd:0x1 ACTUAL: npc:0x3187 pc:0x3186 instrmem_rd:0x1 
# UVM_INFO @ 4290: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4290: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4290: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4290: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4290: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4300: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4300: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3187 pc:0x3186 instrmem_rd:0x1 ACTUAL: npc:0x3187 pc:0x3186 instrmem_rd:0x1 
# UVM_INFO @ 4300: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4300: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4300: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4300: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4300: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4310: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4310: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3187 pc:0x3186 instrmem_rd:0x1 ACTUAL: npc:0x3187 pc:0x3186 instrmem_rd:0x1 
# UVM_INFO @ 4310: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4310: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4310: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4310: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4310: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4320: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4320: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3187 pc:0x3186 instrmem_rd:0x1 ACTUAL: npc:0x3187 pc:0x3186 instrmem_rd:0x1 
# UVM_INFO @ 4320: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4320: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4320: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4320: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4320: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4330: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4330: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3187 pc:0x3186 instrmem_rd:0x1 ACTUAL: npc:0x3187 pc:0x3186 instrmem_rd:0x1 
# UVM_INFO @ 4330: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4330: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4330: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4330: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4330: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4340: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4340: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3187 pc:0x3186 instrmem_rd:0x1 ACTUAL: npc:0x3187 pc:0x3186 instrmem_rd:0x1 
# UVM_INFO @ 4340: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4340: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4340: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4340: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4340: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4350: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4350: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3187 pc:0x3186 instrmem_rd:0x1 ACTUAL: npc:0x3187 pc:0x3186 instrmem_rd:0x1 
# UVM_INFO @ 4350: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4350: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4350: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4350: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4350: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4360: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4360: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3187 pc:0x3186 instrmem_rd:0x1 ACTUAL: npc:0x3187 pc:0x3186 instrmem_rd:0x1 
# UVM_INFO @ 4360: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4360: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4360: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4360: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4360: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 4360: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO @ 4360: uvm_test_top.environment.control_env.scoreboard [SCBD] SCOREBOARD_RESULTS:  PREDICTED_TRANSACTIONS=432 MATCHES=432 MISMATCHES=0
# UVM_INFO @ 4360: uvm_test_top.environment.decode_env.scbd [SCBD] SCOREBOARD_RESULTS:  PREDICTED_TRANSACTIONS=389 MATCHES=389 MISMATCHES=0
# UVM_INFO @ 4360: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] SCOREBOARD_RESULTS:  PREDICTED_TRANSACTIONS=389 MATCHES=389 MISMATCHES=0
# UVM_INFO @ 4360: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] SCOREBOARD_RESULTS:  PREDICTED_TRANSACTIONS=435 MATCHES=435 MISMATCHES=0
# UVM_INFO @ 4360: uvm_test_top.environment.memaccess_env.scbd [SCBD] SCOREBOARD_RESULTS:  PREDICTED_TRANSACTIONS=432 MATCHES=432 MISMATCHES=0
# UVM_INFO @ 4360: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] SCOREBOARD_RESULTS:  PREDICTED_TRANSACTIONS=389 MATCHES=389 MISMATCHES=0
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO : 6156
# UVM_WARNING :   13
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [COV]   435
# [COVERAGE_MODEL_REVIEW]     8
# [DEC]   390
# [PRED]  2855
# [PREDICTOR_REVIEW]     4
# [Questa UVM]     2
# [RNTST]     1
# [SCBD]  2473
# [TEST_DONE]     1
# ** Note: $finish    : /mnt/apps/public/COE/mg_apps/questa2023.2_2/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 4360 ns  Iteration: 62  Instance: /hvl_top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at /mnt/apps/public/COE/mg_apps/questa2023.2_2/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
# Stopped at /mnt/apps/public/COE/mg_apps/questa2023.2_2/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
#  quit -f
# Saving coverage database on exit...
# Memory Statistics                         
#     mem: size after elab (VSZ)                 153.76 Mb
#     mem: size during sim (VSZ)                 153.76 Mb
# Elaboration Time                          
#    elab: wall time                               3.07 s
#    elab: cpu time                                1.90 s
# Simulation Time                           
#     sim: wall time                               1.04 s
#     sim: cpu time                                0.57 s
# Coverage Save Time                        
#    save: wall time                               1.14 s
#    save: cpu time                                0.19 s
# Total Time                                
#   total: wall time                               5.25 s
#   total: cpu time                                2.66 s
# HDL Simulation time                              4360 ns
# 
# End time: 06:04:46 on Dec 06,2023, Elapsed time: 0:00:05
# Errors: 0, Warnings: 0
make[1]: Leaving directory `/mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim'
