--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml firfilter.twx firfilter.ncd -o firfilter.twr firfilter.pcf

Design file:              firfilter.ncd
Physical constraint file: firfilter.pcf
Device,package,speed:     xc7a100t,csg324,C,-2 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
i_data<0>   |   -0.380(R)|      FAST  |    2.492(R)|      SLOW  |clk_BUFGP         |   0.000|
i_data<1>   |   -0.261(R)|      FAST  |    2.410(R)|      SLOW  |clk_BUFGP         |   0.000|
i_data<2>   |   -0.246(R)|      FAST  |    2.299(R)|      SLOW  |clk_BUFGP         |   0.000|
i_data<3>   |   -0.379(R)|      FAST  |    2.502(R)|      SLOW  |clk_BUFGP         |   0.000|
i_data<4>   |   -0.243(R)|      FAST  |    2.298(R)|      SLOW  |clk_BUFGP         |   0.000|
i_data<5>   |   -0.258(R)|      FAST  |    2.316(R)|      SLOW  |clk_BUFGP         |   0.000|
i_data<6>   |   -0.281(R)|      FAST  |    2.365(R)|      SLOW  |clk_BUFGP         |   0.000|
i_data<7>   |   -0.247(R)|      FAST  |    2.332(R)|      SLOW  |clk_BUFGP         |   0.000|
rstn        |    1.326(R)|      SLOW  |    1.734(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
o_data<0>   |         8.914(R)|      SLOW  |         3.424(R)|      FAST  |clk_BUFGP         |   0.000|
o_data<1>   |         8.912(R)|      SLOW  |         3.431(R)|      FAST  |clk_BUFGP         |   0.000|
o_data<2>   |         8.820(R)|      SLOW  |         3.390(R)|      FAST  |clk_BUFGP         |   0.000|
o_data<3>   |         8.837(R)|      SLOW  |         3.395(R)|      FAST  |clk_BUFGP         |   0.000|
o_data<4>   |         8.672(R)|      SLOW  |         3.328(R)|      FAST  |clk_BUFGP         |   0.000|
o_data<5>   |         8.792(R)|      SLOW  |         3.392(R)|      FAST  |clk_BUFGP         |   0.000|
o_data<6>   |         8.823(R)|      SLOW  |         3.410(R)|      FAST  |clk_BUFGP         |   0.000|
o_data<7>   |         8.753(R)|      SLOW  |         3.374(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.076|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sun Sep 09 01:39:58 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 414 MB



