#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Mon Nov  4 10:07:07 2024
# Process ID: 2792
# Current directory: /home/raja/Desktop/MAVEN/PROJECTS/RISC_V/Single_Cycle/vivado
# Command line: vivado
# Log file: /home/raja/Desktop/MAVEN/PROJECTS/RISC_V/Single_Cycle/vivado/vivado.log
# Journal file: /home/raja/Desktop/MAVEN/PROJECTS/RISC_V/Single_Cycle/vivado/vivado.jou
# Running On: Raja, OS: Linux, CPU Frequency: 2500.000 MHz, CPU Physical cores: 6, Host memory: 8051 MB
#-----------------------------------------------------------
start_gui
create_project RISC_V_SINGLE_CYCLE /home/raja/Desktop/MAVEN/PROJECTS/RISC_V/Single_Cycle/vivado/RISC_V_SINGLE_CYCLE -part xc7a100tcsg324-1
set_property board_part digilentinc.com:nexys-a7-100t:part0:1.3 [current_project]
add_files -norecurse {/home/raja/Desktop/MAVEN/PROJECTS/RISC_V/Single_Cycle/rtl/data_memory.sv /home/raja/Desktop/MAVEN/PROJECTS/RISC_V/Single_Cycle/rtl/mem_access_control.sv /home/raja/Desktop/MAVEN/PROJECTS/RISC_V/Single_Cycle/rtl/riscv_core.sv /home/raja/Desktop/MAVEN/PROJECTS/RISC_V/Single_Cycle/rtl/riscv_pkg.sv /home/raja/Desktop/MAVEN/PROJECTS/RISC_V/Single_Cycle/rtl/reg_file.sv /home/raja/Desktop/MAVEN/PROJECTS/RISC_V/Single_Cycle/rtl/control_unit.sv /home/raja/Desktop/MAVEN/PROJECTS/RISC_V/Single_Cycle/rtl/instr_memory.sv /home/raja/Desktop/MAVEN/PROJECTS/RISC_V/Single_Cycle/rtl/riscv_top.sv}
update_compile_order -fileset sources_1
synth_design -top riscv_top -part xc7a100tcsg324-1 -lint 
synth_design -rtl -rtl_skip_mlo -name rtl_1
