Unclocked flip-flops (scenario: mission.MMM.S_M40.cworst_CCworst_T):
-------------------------------------------------------
generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/auto_vector_statusdata_reg_38_2ndsig_statusdata_reg_39_2ndsig_statusdata_reg_40_2ndsig_statusdata_reg_41
generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/auto_vector_statusdata_reg_34_2ndsig_statusdata_reg_35_2ndsig_statusdata_reg_36_2ndsig_statusdata_reg_37
generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/auto_vector_statusdata_reg_30_2ndsig_statusdata_reg_31_2ndsig_statusdata_reg_32_2ndsig_statusdata_reg_33
generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/auto_vector_statusdata_reg_26_2ndsig_statusdata_reg_27_2ndsig_statusdata_reg_28_2ndsig_statusdata_reg_29
generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/auto_vector_serialdata_reg_40_2ndsig_serialdata_reg_41_2ndsig_serialdata_reg_42_2ndsig_statusdata_reg_25
generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/auto_vector_serialdata_reg_36_2ndsig_serialdata_reg_37_2ndsig_serialdata_reg_38_2ndsig_serialdata_reg_39
generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/auto_vector_serialdata_reg_32_2ndsig_serialdata_reg_33_2ndsig_serialdata_reg_34_2ndsig_serialdata_reg_35
generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/auto_vector_statusdata_reg_12_2ndsig_statusdata_reg_13
generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/auto_vector_statusdata_reg_8_2ndsig_statusdata_reg_9_2ndsig_statusdata_reg_10_2ndsig_statusdata_reg_11
generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/auto_vector_statusdata_reg_4_2ndsig_statusdata_reg_5_2ndsig_statusdata_reg_6_2ndsig_statusdata_reg_7
generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/auto_vector_statusdata_reg_0_2ndsig_statusdata_reg_1_2ndsig_statusdata_reg_2_2ndsig_statusdata_reg_3
generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/auto_vector_serialdata_reg_5_2ndsig_serialdata_reg_6_2ndsig_serialdata_reg_7_2ndsig_serialdata_reg_12
generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/auto_vector_serialdata_reg_0_2ndsig_serialdata_reg_2_2ndsig_serialdata_reg_3_2ndsig_serialdata_reg_4
generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/auto_vector_statusdata_reg_15_2ndsig_statusdata_reg_16
generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/auto_vector_serialdata_reg_17_2ndsig_serialdata_reg_18_2ndsig_serialdata_reg_19_2ndsig_statusdata_reg_14
generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/auto_vector_serialdata_reg_13_2ndsig_serialdata_reg_14_2ndsig_serialdata_reg_15_2ndsig_serialdata_reg_16
generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/auto_vector_serialdata_reg_8_2ndsig_serialdata_reg_9_2ndsig_serialdata_reg_10_2ndsig_serialdata_reg_11
generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/auto_vector_statusdata_reg_20_2ndsig_statusdata_reg_21_2ndsig_statusdata_reg_22_2ndsig_statusdata_reg_23
generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/auto_vector_serialdata_reg_31_2ndsig_statusdata_reg_17_2ndsig_statusdata_reg_18_2ndsig_statusdata_reg_19
generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/auto_vector_serialdata_reg_27_2ndsig_serialdata_reg_28_2ndsig_serialdata_reg_29_2ndsig_serialdata_reg_30
generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/auto_vector_serialdata_reg_23_2ndsig_serialdata_reg_24_2ndsig_serialdata_reg_25_2ndsig_serialdata_reg_26
generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/auto_vector_serialdata_reg_1_2ndsig_serialdata_reg_20_2ndsig_serialdata_reg_21_2ndsig_serialdata_reg_22
generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_16
generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_14
generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_7
generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_15
generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_32
generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_38
generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_40
generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_42
generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_39
generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_37
generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_27
generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_41
generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_29
generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_28
generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_30
generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_4
generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_31
generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_34
generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_26
generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_20
generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_36
generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_25
generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_24
generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_35
generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_18
generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_19
generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_17
generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_6
generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_21
generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_33
generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_9
generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_22
generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_23
generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_13
generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_8
generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_10
generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_3
generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_5
generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_2
generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/statusdata_reg_24
generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/statusdata_reg_42
generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_12
generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_11
generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_1
generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_0
generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcomp/auto_vector_cmp_firstfail_cnt_reg_4_2ndsig_cmp_firstfail_cnt_reg_5_2ndsig_cmp_firstfail_cnt_reg_6_2ndsig_cmp_firstfail_cnt_reg_7
generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcomp/auto_vector_cmp_firstfail_cnt_reg_0_2ndsig_cmp_firstfail_cnt_reg_1_2ndsig_cmp_firstfail_cnt_reg_2_2ndsig_cmp_firstfail_cnt_reg_3
generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcomp/auto_vector_serial_windowreg_reg_8_2ndsig_serial_windowreg_reg_9
generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcomp/auto_vector_serial_windowreg_reg_4_2ndsig_serial_windowreg_reg_5_2ndsig_serial_windowreg_reg_6_2ndsig_serial_windowreg_reg_7
generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcomp/auto_vector_serial_windowreg_reg_0_2ndsig_serial_windowreg_reg_1_2ndsig_serial_windowreg_reg_2_2ndsig_serial_windowreg_reg_3
generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcomp/cmp_sticky_fail_hi_reg
generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcomp/cmp_sticky_fail_lo_reg
i_stap_tdomux/stap_tdomux_tdoen_reg
i_stap_tdomux/stap_mux_tdo_int_reg
i_stap_drreg/auto_vector_slvidcode_reg_reg_29_2ndsig_slvidcode_reg_reg_30
i_stap_drreg/auto_vector_slvidcode_reg_reg_25_2ndsig_slvidcode_reg_reg_26_2ndsig_slvidcode_reg_reg_27_2ndsig_slvidcode_reg_reg_28
i_stap_drreg/auto_vector_slvidcode_reg_reg_21_2ndsig_slvidcode_reg_reg_22_2ndsig_slvidcode_reg_reg_23_2ndsig_slvidcode_reg_reg_24
i_stap_drreg/auto_vector_slvidcode_reg_reg_17_2ndsig_slvidcode_reg_reg_18_2ndsig_slvidcode_reg_reg_19_2ndsig_slvidcode_reg_reg_20
i_stap_drreg/auto_vector_slvidcode_reg_reg_13_2ndsig_slvidcode_reg_reg_14_2ndsig_slvidcode_reg_reg_15_2ndsig_slvidcode_reg_reg_16
i_stap_drreg/auto_vector_slvidcode_reg_reg_9_2ndsig_slvidcode_reg_reg_10_2ndsig_slvidcode_reg_reg_11_2ndsig_slvidcode_reg_reg_12
i_stap_drreg/auto_vector_slvidcode_reg_reg_5_2ndsig_slvidcode_reg_reg_6_2ndsig_slvidcode_reg_reg_7_2ndsig_slvidcode_reg_reg_8
i_stap_drreg/auto_vector_slvidcode_reg_reg_1_2ndsig_slvidcode_reg_reg_2_2ndsig_slvidcode_reg_reg_3_2ndsig_slvidcode_reg_reg_4
i_stap_drreg/bypass_reg_reg
i_stap_drreg/reset_pulse0_reg
i_stap_drreg/slvidcode_reg_reg_31
i_stap_drreg/slvidcode_reg_reg_0
i_stap_drreg/reset_pulse1_reg
i_stap_irdecoder/stap_irdecoder_drselect_reg_1
i_stap_irdecoder/stap_irdecoder_drselect_reg_0
i_stap_irdecoder/stap_irdecoder_drselect_reg_3
i_stap_irdecoder/stap_irdecoder_drselect_reg_2
i_stap_irreg/auto_vector_shift_reg_reg_5_2ndsig_shift_reg_reg_6
i_stap_irreg/auto_vector_shift_reg_reg_1_2ndsig_shift_reg_reg_2_2ndsig_shift_reg_reg_3_2ndsig_shift_reg_reg_4
i_stap_irreg/shift_reg_reg_0
i_stap_irreg/stap_irreg_ireg_reg_5
i_stap_irreg/stap_irreg_ireg_reg_2
i_stap_irreg/stap_irreg_ireg_reg_1
i_stap_irreg/stap_irreg_ireg_reg_3
i_stap_irreg/stap_irreg_ireg_reg_7
i_stap_irreg/stap_irreg_ireg_reg_4
i_stap_irreg/stap_irreg_ireg_reg_6
i_stap_irreg/stap_irreg_ireg_reg_0
i_stap_irreg/shift_reg_reg_7
i_stap_fsm/state_ps_reg_0
i_stap_fsm/state_ps_reg_15
i_stap_fsm/state_ps_reg_3
i_stap_fsm/state_ps_reg_11
i_stap_fsm/state_ps_reg_4
i_stap_fsm/state_ps_reg_7
i_stap_fsm/state_ps_reg_10
i_stap_fsm/state_ps_reg_9
i_stap_fsm/state_ps_reg_12
i_stap_fsm/state_ps_reg_14
i_stap_fsm/state_ps_reg_8
i_stap_fsm/state_ps_reg_2
i_stap_fsm/state_ps_reg_13
i_stap_fsm/state_ps_reg_6
i_stap_fsm/tms_bit_reg_1
i_stap_fsm/tms_bit_reg_0
i_stap_fsm/state_ps_reg_1
i_stap_fsm/state_ps_reg_5
i_stap_fsm/tms_bit_reg_2
i_stap_fsm/tms_bit_reg_3
i_stap_fsm/stap_fsm_shift_ir_neg_reg

Unclocked latches (scenario: mission.MMM.S_M40.cworst_CCworst_T):
-------------------------------------------------------
generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/clk_gate_ml/latch
generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/clk_gate_pdata_regval_reg_11/latch
generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/clk_gate_pdata_regval_reg_42/latch
i_stap_dfxsecure_plugin/dfxsecure_feature_lch_reg_1
i_stap_dfxsecure_plugin/dfxsecure_feature_lch_reg_0
i_stap_dfxsecure_plugin/dfxsecure_feature_lch_reg_3
i_stap_dfxsecure_plugin/dfxsecure_feature_lch_reg_2
i_stap_irreg/clk_gate_stap_irreg_ireg_reg_7/latch
