{
  "performanceSummary":
  {
    "name":"Kernel Summary"
    , "columns":
    ["Kernel Name", "Kernel Type", "Autorun", "Workgroup Size", "# Compute Units", "HyperFlex Control Optimizations"]
    , "children":
    [
      {
        "name":"nw_kernel1"
        , "data":
        [
          "Single work-item"
          , "No"
          , [1, 1, 1]
          , 1
          , "Off"
        ]
        , "details":
        [
          {
            "type":"text"
            , "text":"Kernel type: Single work-item"
          }
          , {
            "type":"text"
            , "text":"Max global work dimension: 0"
          }
          , {
            "type":"text"
            , "text":"Required workgroup size: (1, 1, 1)"
          }
          , {
            "type":"text"
            , "text":"Maximum workgroup size: 1"
          }
          , {
            "type":"text"
            , "text":"Stall latency disabled due to instruction Load Operation which does not support stall latency."
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl"
              , "line":4
            }
          ]
        ]
      }
    ]
  }
  , "estimatedResources":
  {
    "name":"Estimated Resource Usage"
    , "columns":
    ["Kernel Name", "ALUTs ", "FFs  ", "RAMs ", "DSPs ", "MLABs"]
    , "children":
    [
      {
        "name":"nw_kernel1"
        , "data":
        [8139, 42940, 65, 3, 31]
        , "debug":
        [
          [
            {
              "filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl"
              , "line":4
            }
          ]
        ]
      }
      , {
        "name":"Global Interconnect"
        , "classes":
        ["summary-highlight", "nohover"]
        , "data":
        [5904, 6443, 0, 0, 0]
      }
      , {
        "name":"Board Interface"
        , "classes":
        ["summary-highlight", "nohover"]
        , "data":
        [13132, 20030, 112, 0, 0]
      }
      , {
        "name":"Total"
        , "classes":
        ["summary-highlight", "nohover"]
        , "data":
        [27177, 69484, 179, 3, 31]
        , "data_percent":
        [1.46656, 1.87165, 1.54191, 0.0520833, 3.29366]
      }
      , {
        "name":"Available"
        , "classes":
        ["summary-highlight", "nohover"]
        , "data":
        [1853108, 3712450, 11609, 5760, 0]
      }
    ]
  }
  , "compileWarnings":
  {
    "name":"Compile Warnings"
    , "children":
    [
      {
        "name":"Load uses a Burst-coalesced non-aligned LSU"
        , "details":
        [
          {
            "type":"text"
            , "text":"Use Dynamic Profiler to determine performance impact of this LSU."
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl"
              , "line":144
            }
          ]
        ]
      }
      , {
        "name":"Load uses a Burst-coalesced non-aligned LSU"
        , "details":
        [
          {
            "type":"text"
            , "text":"Use Dynamic Profiler to determine performance impact of this LSU."
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl"
              , "line":161
            }
          ]
        ]
      }
      , {
        "name":"Store uses a Burst-coalesced write-ack non-aligned LSU"
        , "details":
        [
          {
            "type":"text"
            , "text":"Use Dynamic Profiler to determine performance impact of this LSU."
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl"
              , "line":195
            }
          ]
        ]
      }
    ]
  }
}
