@W: CD638 :"E:\Embedded\Projects\POCP\Lab06\src\RAM_Ham.vhd":25:8:25:10|Signal buf is undriven 
@W: CL117 :"E:\Embedded\Projects\POCP\Lab06\src\RAM_Ham.vhd":45:2:45:3|Latch generated from process for signal ER; possible missing assignment in an if or case statement.

