module g2b #(parameter datawidth = 4)(input [datawidth - 1 : 0]in,output [datawidth - 1 : 0]out);

// keep msb bit as it is
assign out[datawidth -1]= in[datawidth - 1];

//xor each subsequencing output bit with its upnext input bit
genvar i;
generate
   for(i = datawidth-2 ; i >= 0 ; i = i-1) begin
       assign out[i] = out[i+1]^in[i];
    end
endgenerate

endmodule 
