snd_pcm_substream	,	V_13
snd_pcm_hw_params	,	V_16
ENOMEM	,	V_83
lpass_cpu_regmap_writeable	,	F_21
dev_get_drvdata	,	F_22
of_match_device	,	F_42
LPAIF_I2SCTL_WSSRC_INTERNAL	,	V_24
irq_ports	,	V_66
rdma_channels	,	V_67
dev	,	V_12
of_parse_phandle	,	F_39
LPAIF_RDMAPER_REG	,	F_28
"error registering platform driver: %d\n"	,	L_26
id	,	V_11
"invalid channels given: %u\n"	,	L_6
lpaif	,	V_87
"error initializing regmap: %ld\n"	,	L_13
"error getting ahbix-clk: %ld\n"	,	L_21
lpass_cpu_daiops_hw_params	,	F_9
"invalid bitwidth given: %d\n"	,	L_5
"set ahbix_clk rate to %lu\n"	,	L_23
val	,	V_45
snd_pcm_format_t	,	T_1
init	,	V_91
"error getting mi2s-bit-clk: %ld\n"	,	L_19
snd_pcm_format_width	,	F_13
params	,	V_17
SNDRV_PCM_TRIGGER_RESUME	,	V_53
LPAIF_RDMABASE_REG	,	F_26
LPAIF_I2SCTL_MICMODE_QUAD01	,	V_40
driver	,	V_10
lpass_cpu_regmap_config	,	V_89
LPAIF_I2SCTL_SPKMODE_QUAD01	,	V_34
"error enabling ahbix_clk: %d\n"	,	L_24
lpass_cpu_regmap_volatile	,	F_37
of_node	,	V_80
mi2s_bit_clk	,	V_15
cmd	,	V_51
GFP_KERNEL	,	V_82
"invalid bit width given: %d\n"	,	L_4
device	,	V_60
SNDRV_PCM_TRIGGER_PAUSE_RELEASE	,	V_54
SNDRV_PCM_TRIGGER_PAUSE_PUSH	,	V_57
LPAIF_I2SCTL_SPKMODE_SD0	,	V_31
wrdma_channels	,	V_68
lpaif_map	,	V_43
lpass_cpu_daiops_hw_free	,	F_16
LPAIF_I2SCTL_SPKEN_DISABLE	,	V_58
regval	,	V_21
LPAIF_I2SCTL_LOOPBACK_DISABLE	,	V_23
freq	,	V_4
LPAIF_WRDMABASE_REG	,	F_30
clk_id	,	V_3
LPAIF_WRDMACURR_REG	,	F_36
device_node	,	V_72
LPAIF_I2SCTL_SPKMONO_MONO	,	V_32
"qcom,adsp"	,	L_9
LPAIF_I2SCTL_SPKMONO_STEREO	,	V_33
SNDRV_PCM_TRIGGER_START	,	V_52
SNDRV_PCM_TRIGGER_STOP	,	V_55
"error setting mi2s bitclk to %u: %d\n"	,	L_8
stream	,	V_29
EBUSY	,	V_81
"ahbix-clk"	,	L_20
__force	,	V_88
clk_prepare_enable	,	F_6
substream	,	V_14
"DSP exists and holds audio resources\n"	,	L_10
devm_ioremap_resource	,	F_44
LPAIF_WRDMACTL_REG	,	F_29
LPAIF_I2SCTL_MICMODE_SD0	,	V_37
"mi2s-osr-clk"	,	L_15
i	,	V_64
asoc_qcom_lpass_platform_register	,	F_53
"mi2s-osr-clk%d"	,	L_14
LPAIF_I2SCTL_SPKMODE_6CH	,	V_35
LPAIF_RDMACURR_REG	,	F_35
regmap_update_bits	,	F_18
EINVAL	,	V_28
asoc_qcom_lpass_cpu_platform_probe	,	F_38
lpass_cpu_comp_driver	,	V_96
v	,	V_63
drvdata	,	V_7
LPAIF_I2SCTL_MICMODE_6CH	,	V_41
lpass_cpu_daiops_startup	,	F_5
LPAIF_I2SCTL_MICMONO_MONO	,	V_38
lpass_data	,	V_6
platform_device	,	V_70
lpass_cpu_daiops_shutdown	,	F_8
wrdma_channel_start	,	V_69
asoc_qcom_lpass_cpu_dai_probe	,	F_20
dai_id	,	V_79
"error writing to i2sctl reg: %d\n"	,	L_7
LPAIF_I2SCTL_MICEN_MASK	,	V_50
data	,	V_85
bitwidth	,	V_22
LPAIF_I2SCTL_REG	,	F_15
LPAIF_RDMABUFF_REG	,	F_27
dev_dbg	,	F_50
dir	,	V_5
dai	,	V_2
LPAIF_WRDMABUFF_REG	,	F_31
pdev	,	V_71
asoc_qcom_lpass_cpu_platform_remove	,	F_54
num_dai	,	V_92
ahbix_clk	,	V_94
reg	,	V_61
lpass_cpu_regmap_readable	,	F_33
lpass_cpu_daiops_trigger	,	F_19
variant	,	V_44
err_clk	,	V_97
LPAIF_IRQEN_REG	,	F_23
params_rate	,	F_12
LPAIF_I2SCTL_SPKEN_MASK	,	V_48
ret	,	V_8
res	,	V_75
"lpass-lpaif"	,	L_11
"error in enabling mi2s osr clk: %d\n"	,	L_2
resource	,	V_74
LPAIF_I2SCTL_MICEN_ENABLE	,	V_49
of_match_table	,	V_84
lpass_cpu_daiops_prepare	,	F_17
"error setting mi2s osrclk to %u: %d\n"	,	L_1
format	,	V_18
lpass_cpu_daiops_set_sysclk	,	F_1
PTR_ERR	,	F_46
devm_snd_soc_register_component	,	F_52
"error setting rate on ahbix_clk: %d\n"	,	L_22
clk_get_rate	,	F_51
LPAIF_I2SCTL_BITWIDTH_32	,	V_27
LPAIF_I2SCTL_MICEN_DISABLE	,	V_59
clk_name	,	V_78
channels	,	V_19
LPAIF_RDMACTL_REG	,	F_25
SNDRV_PCM_STREAM_PLAYBACK	,	V_30
params_format	,	F_10
LPAIF_I2SCTL_MICMONO_STEREO	,	V_39
dai_driver	,	V_93
clk_set_rate	,	F_3
params_channels	,	F_11
platform_set_drvdata	,	F_41
devm_kzalloc	,	F_40
platform_get_drvdata	,	F_55
"mi2s-bit-clk"	,	L_18
dsp_of_node	,	V_73
LPAIF_IRQCLEAR_REG	,	F_24
LPAIF_I2SCTL_BITWIDTH_16	,	V_25
lpass_variant	,	V_62
LPAIF_IRQSTAT_REG	,	F_34
i2s_ports	,	V_65
LPASS_AHBIX_CLOCK_FREQUENCY	,	V_95
dev_err	,	F_4
LPAIF_I2SCTL_BITWIDTH_24	,	V_26
devm_regmap_init_mmio	,	F_47
"mi2s-bit-clk%d"	,	L_17
mi2s_osr_clk	,	V_9
rate	,	V_20
regmap_write	,	F_14
of_device_id	,	V_76
IORESOURCE_MEM	,	V_86
mask	,	V_46
devm_clk_get	,	F_48
"error getting optional mi2s-osr-clk: %ld\n"	,	L_16
platform_get_resource_byname	,	F_43
LPAIF_I2SCTL_SPKEN_ENABLE	,	V_47
max_register	,	V_90
match	,	V_77
clk_disable_unprepare	,	F_7
dev_warn	,	F_49
snd_soc_dai_get_drvdata	,	F_2
LPAIF_I2SCTL_SPKMODE_8CH	,	V_36
snd_soc_dai	,	V_1
LPAIF_WRDMAPER_REG	,	F_32
"error registering cpu driver: %d\n"	,	L_25
"error mapping reg resource: %ld\n"	,	L_12
LPAIF_I2SCTL_MICMODE_8CH	,	V_42
SNDRV_PCM_TRIGGER_SUSPEND	,	V_56
"error in enabling mi2s bit clk: %d\n"	,	L_3
IS_ERR	,	F_45
