mkdir -p build
yosys -p "read_verilog -sv ../../rtl/sobel/sobel.sv ../../rtl/sobel/../fifo_sync/fifo_sync.sv ../../rtl/sobel/../dvp_axis/dvp_axis.sv ../../rtl/sobel/../conv2d/conv2d.sv ../../rtl/sobel/../ramdelaybuffer/ramdelaybuffer.sv ../../rtl/sobel/../sync_ram_block/sync_ram_block.sv ../../rtl/sobel/../counter/counter.sv ../../rtl/sobel/../rgb2gray/rgb2gray.sv ../../rtl/sobel/../magnitude/magnitude.sv ../../rtl/sobel/../i2c_fsm/i2c_fsm.sv ../../rtl/sobel/../../submodules/imports/sync2.sv ../../rtl/sobel/../../submodules/imports/elastic.sv ../../rtl/sobel/../../submodules/imports/SB_I2C.sv ../../rtl/sobel/../../submodules/imports/SB_MAC16.sv ../../rtl/sobel/../../submodules/imports/SB_PLL40_PAD.sv; synth_ice40 -top sobel -json build/sobel.json"

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_verilog -sv ../../rtl/sobel/sobel.sv ../../rtl/sobel/../fifo_sync/fifo_sync.sv ../../rtl/sobel/../dvp_axis/dvp_axis.sv ../../rtl/sobel/../conv2d/conv2d.sv ../../rtl/sobel/../ramdelaybuffer/ramdelaybuffer.sv ../../rtl/sobel/../sync_ram_block/sync_ram_block.sv ../../rtl/sobel/../counter/counter.sv ../../rtl/sobel/../rgb2gray/rgb2gray.sv ../../rtl/sobel/../magnitude/magnitude.sv ../../rtl/sobel/../i2c_fsm/i2c_fsm.sv ../../rtl/sobel/../../submodules/imports/sync2.sv ../../rtl/sobel/../../submodules/imports/elastic.sv ../../rtl/sobel/../../submodules/imports/SB_I2C.sv ../../rtl/sobel/../../submodules/imports/SB_MAC16.sv ../../rtl/sobel/../../submodules/imports/SB_PLL40_PAD.sv; synth_ice40 -top sobel -json build/sobel.json' --

1. Executing Verilog-2005 frontend: ../../rtl/sobel/sobel.sv
Parsing SystemVerilog input from `../../rtl/sobel/sobel.sv' to AST representation.
Warning: Yosys has only limited support for tri-state logic at the moment. (../../rtl/sobel/sobel.sv:91)
Warning: Yosys has only limited support for tri-state logic at the moment. (../../rtl/sobel/sobel.sv:92)
Generating RTLIL representation for module `\sobel'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: ../../rtl/sobel/../fifo_sync/fifo_sync.sv
Parsing SystemVerilog input from `../../rtl/sobel/../fifo_sync/fifo_sync.sv' to AST representation.
Generating RTLIL representation for module `\fifo_sync'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: ../../rtl/sobel/../dvp_axis/dvp_axis.sv
Parsing SystemVerilog input from `../../rtl/sobel/../dvp_axis/dvp_axis.sv' to AST representation.
Generating RTLIL representation for module `\dvp_axis'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: ../../rtl/sobel/../conv2d/conv2d.sv
Parsing SystemVerilog input from `../../rtl/sobel/../conv2d/conv2d.sv' to AST representation.
Generating RTLIL representation for module `\conv2d'.
Warning: Replacing memory \conv_window with list of registers. See ../../rtl/sobel/../conv2d/conv2d.sv:49
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: ../../rtl/sobel/../ramdelaybuffer/ramdelaybuffer.sv
Parsing SystemVerilog input from `../../rtl/sobel/../ramdelaybuffer/ramdelaybuffer.sv' to AST representation.
Generating RTLIL representation for module `\ramdelaybuffer'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: ../../rtl/sobel/../sync_ram_block/sync_ram_block.sv
Parsing SystemVerilog input from `../../rtl/sobel/../sync_ram_block/sync_ram_block.sv' to AST representation.
Generating RTLIL representation for module `\sync_ram_block'.
sync_ram_block: depth_p is 128, width_p is 32
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: ../../rtl/sobel/../counter/counter.sv
Parsing SystemVerilog input from `../../rtl/sobel/../counter/counter.sv' to AST representation.
Generating RTLIL representation for module `\counter'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: ../../rtl/sobel/../rgb2gray/rgb2gray.sv
Parsing SystemVerilog input from `../../rtl/sobel/../rgb2gray/rgb2gray.sv' to AST representation.
Generating RTLIL representation for module `\rgb2gray'.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: ../../rtl/sobel/../magnitude/magnitude.sv
Parsing SystemVerilog input from `../../rtl/sobel/../magnitude/magnitude.sv' to AST representation.
Generating RTLIL representation for module `\magnitude'.
Successfully finished Verilog frontend.

10. Executing Verilog-2005 frontend: ../../rtl/sobel/../i2c_fsm/i2c_fsm.sv
Parsing SystemVerilog input from `../../rtl/sobel/../i2c_fsm/i2c_fsm.sv' to AST representation.
Generating RTLIL representation for module `\i2c_fsm'.
Successfully finished Verilog frontend.

11. Executing Verilog-2005 frontend: ../../rtl/sobel/../../submodules/imports/sync2.sv
Parsing SystemVerilog input from `../../rtl/sobel/../../submodules/imports/sync2.sv' to AST representation.
Generating RTLIL representation for module `\sync2'.
Successfully finished Verilog frontend.

12. Executing Verilog-2005 frontend: ../../rtl/sobel/../../submodules/imports/elastic.sv
Parsing SystemVerilog input from `../../rtl/sobel/../../submodules/imports/elastic.sv' to AST representation.
Generating RTLIL representation for module `\elastic'.
Successfully finished Verilog frontend.

13. Executing Verilog-2005 frontend: ../../rtl/sobel/../../submodules/imports/SB_I2C.sv
Parsing SystemVerilog input from `../../rtl/sobel/../../submodules/imports/SB_I2C.sv' to AST representation.
Generating RTLIL representation for module `\SB_I2C'.
Successfully finished Verilog frontend.

14. Executing Verilog-2005 frontend: ../../rtl/sobel/../../submodules/imports/SB_MAC16.sv
Parsing SystemVerilog input from `../../rtl/sobel/../../submodules/imports/SB_MAC16.sv' to AST representation.
Generating RTLIL representation for module `\SB_MAC16'.
Successfully finished Verilog frontend.

15. Executing Verilog-2005 frontend: ../../rtl/sobel/../../submodules/imports/SB_PLL40_PAD.sv
Parsing SystemVerilog input from `../../rtl/sobel/../../submodules/imports/SB_PLL40_PAD.sv' to AST representation.
Generating RTLIL representation for module `\SB_PLL40_PAD'.
Successfully finished Verilog frontend.

16. Executing SYNTH_ICE40 pass.

16.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/ice40/cells_sim.v
Parsing Verilog input from `/usr/bin/../share/yosys/ice40/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\SB_IO'.
Generating RTLIL representation for module `\SB_GB_IO'.
Generating RTLIL representation for module `\SB_GB'.
Generating RTLIL representation for module `\SB_LUT4'.
Generating RTLIL representation for module `\SB_CARRY'.
Generating RTLIL representation for module `\SB_DFF'.
Generating RTLIL representation for module `\SB_DFFE'.
Generating RTLIL representation for module `\SB_DFFSR'.
Generating RTLIL representation for module `\SB_DFFR'.
Generating RTLIL representation for module `\SB_DFFSS'.
Generating RTLIL representation for module `\SB_DFFS'.
Generating RTLIL representation for module `\SB_DFFESR'.
Generating RTLIL representation for module `\SB_DFFER'.
Generating RTLIL representation for module `\SB_DFFESS'.
Generating RTLIL representation for module `\SB_DFFES'.
Generating RTLIL representation for module `\SB_DFFN'.
Generating RTLIL representation for module `\SB_DFFNE'.
Generating RTLIL representation for module `\SB_DFFNSR'.
Generating RTLIL representation for module `\SB_DFFNR'.
Generating RTLIL representation for module `\SB_DFFNSS'.
Generating RTLIL representation for module `\SB_DFFNS'.
Generating RTLIL representation for module `\SB_DFFNESR'.
Generating RTLIL representation for module `\SB_DFFNER'.
Generating RTLIL representation for module `\SB_DFFNESS'.
Generating RTLIL representation for module `\SB_DFFNES'.
Generating RTLIL representation for module `\SB_RAM40_4K'.
Generating RTLIL representation for module `\SB_RAM40_4KNR'.
Generating RTLIL representation for module `\SB_RAM40_4KNW'.
Generating RTLIL representation for module `\SB_RAM40_4KNRNW'.
Generating RTLIL representation for module `\ICESTORM_LC'.
Generating RTLIL representation for module `\SB_PLL40_CORE'.
Replacing existing blackbox module `\SB_PLL40_PAD' at /usr/bin/../share/yosys/ice40/cells_sim.v:749.
Generating RTLIL representation for module `\SB_PLL40_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2F_CORE'.
Generating RTLIL representation for module `\SB_PLL40_2F_PAD'.
Generating RTLIL representation for module `\SB_WARMBOOT'.
Generating RTLIL representation for module `\SB_SPRAM256KA'.
Generating RTLIL representation for module `\SB_HFOSC'.
Generating RTLIL representation for module `\SB_LFOSC'.
Generating RTLIL representation for module `\SB_RGBA_DRV'.
Generating RTLIL representation for module `\SB_LED_DRV_CUR'.
Generating RTLIL representation for module `\SB_RGB_DRV'.
Replacing existing blackbox module `\SB_I2C' at /usr/bin/../share/yosys/ice40/cells_sim.v:1001.
Generating RTLIL representation for module `\SB_I2C'.
Generating RTLIL representation for module `\SB_SPI'.
Generating RTLIL representation for module `\SB_LEDDA_IP'.
Generating RTLIL representation for module `\SB_FILTER_50NS'.
Generating RTLIL representation for module `\SB_IO_I3C'.
Generating RTLIL representation for module `\SB_IO_OD'.
Replacing existing blackbox module `\SB_MAC16' at /usr/bin/../share/yosys/ice40/cells_sim.v:1263.
Generating RTLIL representation for module `\SB_MAC16'.
Successfully finished Verilog frontend.

16.2. Executing HIERARCHY pass (managing design hierarchy).

16.2.1. Analyzing design hierarchy..
Top module:  \sobel
Used module:     \counter
Used module:     \magnitude
Used module:         \elastic
Used module:     \conv2d
Used module:         \ramdelaybuffer
Used module:             \sync_ram_block
Used module:     \fifo_sync
Used module:     \dvp_axis
Used module:     \i2c_fsm
Used module:     \sync2

16.2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\counter'.
Parameter \WIDTH_P = 9
Parameter \MAX_VAL_P = 479
Generating RTLIL representation for module `$paramod\counter\WIDTH_P=9\MAX_VAL_P=479'.

16.2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\counter'.
Parameter \WIDTH_P = 10
Parameter \MAX_VAL_P = 639
Generating RTLIL representation for module `$paramod\counter\WIDTH_P=10\MAX_VAL_P=639'.

16.2.4. Executing AST frontend in derive mode using pre-parsed AST for module `\magnitude'.
Parameter \WIDTH_P = 8
Generating RTLIL representation for module `$paramod\magnitude\WIDTH_P=8'.

16.2.5. Executing AST frontend in derive mode using pre-parsed AST for module `\conv2d'.
Parameter \WIDTH_P = 8
Parameter \DEPTH_P = 640
Generating RTLIL representation for module `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640'.
Warning: Replacing memory \conv_window with list of registers. See ../../rtl/sobel/../conv2d/conv2d.sv:49

16.2.6. Executing AST frontend in derive mode using pre-parsed AST for module `\fifo_sync'.
Parameter \WIDTH_P = 8
Parameter \DEPTH_P = 512
Generating RTLIL representation for module `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512'.

16.2.7. Executing AST frontend in derive mode using pre-parsed AST for module `\dvp_axis'.
Parameter \WIDTH_P = 8
Generating RTLIL representation for module `$paramod\dvp_axis\WIDTH_P=8'.

16.2.8. Executing AST frontend in derive mode using pre-parsed AST for module `\sync2'.
Parameter \WIDTH_P = 1
Generating RTLIL representation for module `$paramod\sync2\WIDTH_P=1'.

16.2.9. Executing AST frontend in derive mode using pre-parsed AST for module `\sync2'.
Parameter \WIDTH_P = 1
Found cached RTLIL representation for module `$paramod\sync2\WIDTH_P=1'.

16.2.10. Executing AST frontend in derive mode using pre-parsed AST for module `\sync2'.
Parameter \WIDTH_P = 1
Found cached RTLIL representation for module `$paramod\sync2\WIDTH_P=1'.

16.2.11. Executing AST frontend in derive mode using pre-parsed AST for module `\counter'.
Parameter \WIDTH_P = 3
Parameter \MAX_VAL_P = 7
Generating RTLIL representation for module `$paramod\counter\WIDTH_P=3\MAX_VAL_P=7'.

16.2.12. Executing AST frontend in derive mode using pre-parsed AST for module `\sync_ram_block'.
Parameter \WIDTH_P = 8
Parameter \DEPTH_P = 16
Generating RTLIL representation for module `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=16'.
$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=16: depth_p is 16, width_p is 8

16.2.13. Executing AST frontend in derive mode using pre-parsed AST for module `\ramdelaybuffer'.
Parameter \WIDTH_P = 8
Parameter \DELAY_P = 31
Parameter \DELAY_A_P = 31
Parameter \DELAY_B_P = 15
Generating RTLIL representation for module `$paramod\ramdelaybuffer\WIDTH_P=8\DELAY_P=31\DELAY_A_P=31\DELAY_B_P=15'.

16.2.14. Executing AST frontend in derive mode using pre-parsed AST for module `\elastic'.
Parameter \WIDTH_P = 8
Generating RTLIL representation for module `$paramod\elastic\WIDTH_P=8'.

16.2.15. Executing AST frontend in derive mode using pre-parsed AST for module `\elastic'.
Parameter \WIDTH_P = 8
Found cached RTLIL representation for module `$paramod\elastic\WIDTH_P=8'.

16.2.16. Executing AST frontend in derive mode using pre-parsed AST for module `\sync_ram_block'.
Parameter \WIDTH_P = 8
Parameter \DEPTH_P = 13
Generating RTLIL representation for module `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=13'.
$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=13: depth_p is 13, width_p is 8

16.2.17. Executing AST frontend in derive mode using pre-parsed AST for module `\counter'.
Parameter \WIDTH_P = 4
Parameter \MAX_VAL_P = 12
Generating RTLIL representation for module `$paramod\counter\WIDTH_P=4\MAX_VAL_P=12'.

16.2.18. Executing AST frontend in derive mode using pre-parsed AST for module `\counter'.
Parameter \WIDTH_P = 4
Parameter \MAX_VAL_P = 12
Found cached RTLIL representation for module `$paramod\counter\WIDTH_P=4\MAX_VAL_P=12'.

16.2.19. Executing AST frontend in derive mode using pre-parsed AST for module `\counter'.
Parameter \WIDTH_P = 4
Parameter \MAX_VAL_P = 12
Found cached RTLIL representation for module `$paramod\counter\WIDTH_P=4\MAX_VAL_P=12'.

16.2.20. Analyzing design hierarchy..
Top module:  \sobel
Used module:     $paramod\counter\WIDTH_P=9\MAX_VAL_P=479
Used module:     $paramod\counter\WIDTH_P=10\MAX_VAL_P=639
Used module:     $paramod\magnitude\WIDTH_P=8
Used module:         \elastic
Used module:     $paramod\conv2d\WIDTH_P=8\DEPTH_P=640
Used module:         \ramdelaybuffer
Used module:             $paramod\elastic\WIDTH_P=8
Used module:             $paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=13
Used module:             $paramod\counter\WIDTH_P=4\MAX_VAL_P=12
Used module:     $paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512
Used module:         \sync_ram_block
Used module:     $paramod\dvp_axis\WIDTH_P=8
Used module:     \i2c_fsm
Used module:         $paramod\counter\WIDTH_P=3\MAX_VAL_P=7
Used module:     $paramod\sync2\WIDTH_P=1

16.2.21. Executing AST frontend in derive mode using pre-parsed AST for module `\elastic'.
Parameter \WIDTH_P = 8
Found cached RTLIL representation for module `$paramod\elastic\WIDTH_P=8'.

16.2.22. Executing AST frontend in derive mode using pre-parsed AST for module `\ramdelaybuffer'.
Parameter \WIDTH_P = 8
Parameter \DELAY_P = 1279
Parameter \DELAY_A_P = 1279
Parameter \DELAY_B_P = 639
Generating RTLIL representation for module `$paramod\ramdelaybuffer\WIDTH_P=8\DELAY_P=1279\DELAY_A_P=1279\DELAY_B_P=639'.

16.2.23. Executing AST frontend in derive mode using pre-parsed AST for module `\sync_ram_block'.
Parameter \WIDTH_P = 8
Parameter \DEPTH_P = 512
Generating RTLIL representation for module `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512'.
$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512: depth_p is 512, width_p is 8

16.2.24. Analyzing design hierarchy..
Top module:  \sobel
Used module:     $paramod\counter\WIDTH_P=9\MAX_VAL_P=479
Used module:     $paramod\counter\WIDTH_P=10\MAX_VAL_P=639
Used module:     $paramod\magnitude\WIDTH_P=8
Used module:         $paramod\elastic\WIDTH_P=8
Used module:     $paramod\conv2d\WIDTH_P=8\DEPTH_P=640
Used module:         $paramod\ramdelaybuffer\WIDTH_P=8\DELAY_P=1279\DELAY_A_P=1279\DELAY_B_P=639
Used module:             \elastic
Used module:             \sync_ram_block
Used module:             \counter
Used module:     $paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512
Used module:         $paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512
Used module:     $paramod\dvp_axis\WIDTH_P=8
Used module:     \i2c_fsm
Used module:         $paramod\counter\WIDTH_P=3\MAX_VAL_P=7
Used module:     $paramod\sync2\WIDTH_P=1

16.2.25. Executing AST frontend in derive mode using pre-parsed AST for module `\elastic'.
Parameter \WIDTH_P = 8
Found cached RTLIL representation for module `$paramod\elastic\WIDTH_P=8'.

16.2.26. Executing AST frontend in derive mode using pre-parsed AST for module `\sync_ram_block'.
Parameter \WIDTH_P = 8
Parameter \DEPTH_P = 1280
Generating RTLIL representation for module `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280'.
$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280: depth_p is 1280, width_p is 8

16.2.27. Executing AST frontend in derive mode using pre-parsed AST for module `\counter'.
Parameter \WIDTH_P = 11
Parameter \MAX_VAL_P = 1279
Generating RTLIL representation for module `$paramod\counter\WIDTH_P=11\MAX_VAL_P=1279'.

16.2.28. Executing AST frontend in derive mode using pre-parsed AST for module `\counter'.
Parameter \WIDTH_P = 11
Parameter \MAX_VAL_P = 1279
Found cached RTLIL representation for module `$paramod\counter\WIDTH_P=11\MAX_VAL_P=1279'.

16.2.29. Executing AST frontend in derive mode using pre-parsed AST for module `\counter'.
Parameter \WIDTH_P = 11
Parameter \MAX_VAL_P = 1279
Found cached RTLIL representation for module `$paramod\counter\WIDTH_P=11\MAX_VAL_P=1279'.

16.2.30. Analyzing design hierarchy..
Top module:  \sobel
Used module:     $paramod\counter\WIDTH_P=9\MAX_VAL_P=479
Used module:     $paramod\counter\WIDTH_P=10\MAX_VAL_P=639
Used module:     $paramod\magnitude\WIDTH_P=8
Used module:         $paramod\elastic\WIDTH_P=8
Used module:     $paramod\conv2d\WIDTH_P=8\DEPTH_P=640
Used module:         $paramod\ramdelaybuffer\WIDTH_P=8\DELAY_P=1279\DELAY_A_P=1279\DELAY_B_P=639
Used module:             $paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280
Used module:             $paramod\counter\WIDTH_P=11\MAX_VAL_P=1279
Used module:     $paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512
Used module:         $paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512
Used module:     $paramod\dvp_axis\WIDTH_P=8
Used module:     \i2c_fsm
Used module:         $paramod\counter\WIDTH_P=3\MAX_VAL_P=7
Used module:     $paramod\sync2\WIDTH_P=1

16.2.31. Analyzing design hierarchy..
Top module:  \sobel
Used module:     $paramod\counter\WIDTH_P=9\MAX_VAL_P=479
Used module:     $paramod\counter\WIDTH_P=10\MAX_VAL_P=639
Used module:     $paramod\magnitude\WIDTH_P=8
Used module:         $paramod\elastic\WIDTH_P=8
Used module:     $paramod\conv2d\WIDTH_P=8\DEPTH_P=640
Used module:         $paramod\ramdelaybuffer\WIDTH_P=8\DELAY_P=1279\DELAY_A_P=1279\DELAY_B_P=639
Used module:             $paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280
Used module:             $paramod\counter\WIDTH_P=11\MAX_VAL_P=1279
Used module:     $paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512
Used module:         $paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512
Used module:     $paramod\dvp_axis\WIDTH_P=8
Used module:     \i2c_fsm
Used module:         $paramod\counter\WIDTH_P=3\MAX_VAL_P=7
Used module:     $paramod\sync2\WIDTH_P=1
Removing unused module `$paramod\counter\WIDTH_P=4\MAX_VAL_P=12'.
Removing unused module `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=13'.
Removing unused module `$paramod\ramdelaybuffer\WIDTH_P=8\DELAY_P=31\DELAY_A_P=31\DELAY_B_P=15'.
Removing unused module `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=16'.
Removing unused module `\elastic'.
Removing unused module `\sync2'.
Removing unused module `\magnitude'.
Removing unused module `\rgb2gray'.
Removing unused module `\counter'.
Removing unused module `\sync_ram_block'.
Removing unused module `\ramdelaybuffer'.
Removing unused module `\conv2d'.
Removing unused module `\dvp_axis'.
Removing unused module `\fifo_sync'.
Removed 14 unused modules.
Warning: Resizing cell port $paramod\magnitude\WIDTH_P=8.magnitude_elastic.data_o from 16 bits to 8 bits.
Warning: Resizing cell port $paramod\magnitude\WIDTH_P=8.magnitude_elastic.data_i from 16 bits to 8 bits.

16.3. Executing PROC pass (convert processes to netlists).

16.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:24$991'.
Removing empty process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:24$991'.
Found and cleaned up 1 empty switch in `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:24$981'.
Removing empty process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:24$981'.
Found and cleaned up 2 empty switches in `$paramod\ramdelaybuffer\WIDTH_P=8\DELAY_P=1279\DELAY_A_P=1279\DELAY_B_P=639.$proc$../../rtl/sobel/../ramdelaybuffer/ramdelaybuffer.sv:20$971'.
Removing empty process `$paramod\ramdelaybuffer\WIDTH_P=8\DELAY_P=1279\DELAY_A_P=1279\DELAY_B_P=639.$proc$../../rtl/sobel/../ramdelaybuffer/ramdelaybuffer.sv:20$971'.
Found and cleaned up 1 empty switch in `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:91$805'.
Found and cleaned up 1 empty switch in `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:79$800'.
Found and cleaned up 1 empty switch in `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:91$795'.
Found and cleaned up 1 empty switch in `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:79$790'.
Found and cleaned up 1 empty switch in `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:91$785'.
Found and cleaned up 1 empty switch in `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:79$780'.
Found and cleaned up 1 empty switch in `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:91$775'.
Found and cleaned up 1 empty switch in `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:79$770'.
Found and cleaned up 1 empty switch in `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:91$765'.
Found and cleaned up 1 empty switch in `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:79$760'.
Found and cleaned up 1 empty switch in `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:91$755'.
Found and cleaned up 1 empty switch in `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:79$750'.
Found and cleaned up 1 empty switch in `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:91$745'.
Found and cleaned up 1 empty switch in `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:79$740'.
Found and cleaned up 1 empty switch in `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:91$735'.
Found and cleaned up 1 empty switch in `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:79$730'.
Found and cleaned up 1 empty switch in `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:91$725'.
Found and cleaned up 1 empty switch in `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:79$720'.
Cleaned up 22 empty switches.

16.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$../../rtl/sobel/../magnitude/magnitude.sv:27$650 in module $paramod\magnitude\WIDTH_P=8.
Marked 4 switch rules as full_case in process $proc$../../rtl/sobel/../counter/counter.sv:41$577 in module $paramod\counter\WIDTH_P=10\MAX_VAL_P=639.
Marked 4 switch rules as full_case in process $proc$../../rtl/sobel/../counter/counter.sv:41$510 in module $paramod\counter\WIDTH_P=9\MAX_VAL_P=479.
Marked 4 switch rules as full_case in process $proc$../../rtl/sobel/../counter/counter.sv:41$993 in module $paramod\counter\WIDTH_P=11\MAX_VAL_P=1279.
Marked 1 switch rules as full_case in process $proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:36$983 in module $paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.
Removed 1 dead cases from process $proc$../../rtl/sobel/../i2c_fsm/i2c_fsm.sv:81$497 in module i2c_fsm.
Marked 8 switch rules as full_case in process $proc$../../rtl/sobel/../i2c_fsm/i2c_fsm.sv:81$497 in module i2c_fsm.
Marked 1 switch rules as full_case in process $proc$../../rtl/sobel/../i2c_fsm/i2c_fsm.sv:59$494 in module i2c_fsm.
Marked 1 switch rules as full_case in process $proc$../../rtl/sobel/../../submodules/imports/elastic.sv:32$918 in module $paramod\elastic\WIDTH_P=8.
Marked 1 switch rules as full_case in process $proc$../../rtl/sobel/../../submodules/imports/elastic.sv:23$916 in module $paramod\elastic\WIDTH_P=8.
Marked 1 switch rules as full_case in process $proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:36$973 in module $paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512.
Marked 4 switch rules as full_case in process $proc$../../rtl/sobel/../counter/counter.sv:41$875 in module $paramod\counter\WIDTH_P=3\MAX_VAL_P=7.
Marked 1 switch rules as full_case in process $proc$../../rtl/sobel/../../submodules/imports/sync2.sv:11$872 in module $paramod\sync2\WIDTH_P=1.
Marked 1 switch rules as full_case in process $proc$../../rtl/sobel/../dvp_axis/dvp_axis.sv:23$868 in module $paramod\dvp_axis\WIDTH_P=8.
Marked 1 switch rules as full_case in process $proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:55$863 in module $paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.
Marked 1 switch rules as full_case in process $proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:47$859 in module $paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.
Marked 1 switch rules as full_case in process $proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:39$855 in module $paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.
Marked 2 switch rules as full_case in process $proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:28$851 in module $paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.
Marked 2 switch rules as full_case in process $proc$../../rtl/sobel/../conv2d/conv2d.sv:45$717 in module $paramod\conv2d\WIDTH_P=8\DEPTH_P=640.
Removed a total of 1 dead cases.

16.3.3. Executing PROC_INIT pass (extract init attributes).

16.3.4. Executing PROC_ARST pass (detect async resets in processes).

16.3.5. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:27$650'.
     1/2: $1\mag_w[15:0]
     2/2: $0\mag_w[15:0]
Creating decoders for process `$paramod\counter\WIDTH_P=10\MAX_VAL_P=639.$proc$../../rtl/sobel/../counter/counter.sv:41$577'.
     1/1: $0\count_l[9:0]
Creating decoders for process `$paramod\counter\WIDTH_P=9\MAX_VAL_P=479.$proc$../../rtl/sobel/../counter/counter.sv:41$510'.
     1/1: $0\count_l[8:0]
Creating decoders for process `$paramod\counter\WIDTH_P=11\MAX_VAL_P=1279.$proc$../../rtl/sobel/../counter/counter.sv:41$993'.
     1/1: $0\count_l[10:0]
Creating decoders for process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:36$983'.
     1/5: $0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$982_EN[7:0]$986
     2/5: $0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$982_DATA[7:0]$985
     3/5: $0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$982_ADDR[10:0]$984
     4/5: $0\data_b_o[7:0]
     5/5: $0\data_a_o[7:0]
Creating decoders for process `\i2c_fsm.$proc$../../rtl/sobel/../i2c_fsm/i2c_fsm.sv:81$497'.
     1/22: $7\next_state[3:0]
     2/22: $6\next_state[3:0]
     3/22: $5\next_state[3:0]
     4/22: $4\next_state[3:0]
     5/22: $3\next_state[3:0]
     6/22: $2\next_state[3:0]
     7/22: $1\next_state[3:0]
     8/22: $1\done_o[0:0]
     9/22: $1\sbdati_o[7:0]
    10/22: $1\sbadri_o[3:0]
    11/22: $1\sbstb_o[0:0]
    12/22: $1\sbwr_o[0:0]
    13/22: $1\current_data[7:0]
    14/22: $1\current_reg[15:0]
    15/22: $0\next_state[3:0]
    16/22: $0\done_o[0:0]
    17/22: $0\sbdati_o[7:0]
    18/22: $0\sbadri_o[3:0]
    19/22: $0\sbstb_o[0:0]
    20/22: $0\sbwr_o[0:0]
    21/22: $0\current_data[7:0]
    22/22: $0\current_reg[15:0]
Creating decoders for process `\i2c_fsm.$proc$../../rtl/sobel/../i2c_fsm/i2c_fsm.sv:59$494'.
     1/1: $0\state[3:0]
Creating decoders for process `$paramod\elastic\WIDTH_P=8.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:32$918'.
     1/1: $0\valid_o_reg[0:0]
Creating decoders for process `$paramod\elastic\WIDTH_P=8.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:23$916'.
     1/1: $0\data_o_reg[7:0]
Creating decoders for process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:36$973'.
     1/5: $0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$972_EN[7:0]$976
     2/5: $0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$972_DATA[7:0]$975
     3/5: $0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$972_ADDR[8:0]$974
     4/5: $0\data_b_o[7:0]
     5/5: $0\data_a_o[7:0]
Creating decoders for process `$paramod\counter\WIDTH_P=3\MAX_VAL_P=7.$proc$../../rtl/sobel/../counter/counter.sv:41$875'.
     1/1: $0\count_l[2:0]
Creating decoders for process `$paramod\sync2\WIDTH_P=1.$proc$../../rtl/sobel/../../submodules/imports/sync2.sv:11$872'.
     1/2: $0\sync_m[0:0]
     2/2: $0\sync_o[0:0]
Creating decoders for process `$paramod\dvp_axis\WIDTH_P=8.$proc$../../rtl/sobel/../dvp_axis/dvp_axis.sv:23$868'.
     1/5: $0\data_d[7:0]
     2/5: $0\hsync_d[0:0]
     3/5: $0\tvalid_o[0:0]
     4/5: $0\tlast_o[0:0]
     5/5: $0\tdata_o[7:0]
Creating decoders for process `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:55$863'.
     1/1: $0\data_o_bypass_l[7:0]
Creating decoders for process `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:47$859'.
     1/1: $0\rd_ptr_l[9:0]
Creating decoders for process `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:39$855'.
     1/1: $0\wr_ptr_l[9:0]
Creating decoders for process `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:28$851'.
     1/3: $2\rd_ptr_next_w[9:0]
     2/3: $1\rd_ptr_next_w[9:0]
     3/3: $0\rd_ptr_next_w[9:0]
Creating decoders for process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:3$810'.
     1/18: $0\gy_sum[8][15:0]
     2/18: $0\gx_sum[8][15:0]
     3/18: $0\gy_sum[7][15:0]
     4/18: $0\gx_sum[7][15:0]
     5/18: $0\gy_sum[6][15:0]
     6/18: $0\gx_sum[6][15:0]
     7/18: $0\gy_sum[5][15:0]
     8/18: $0\gx_sum[5][15:0]
     9/18: $0\gy_sum[4][15:0]
    10/18: $0\gx_sum[4][15:0]
    11/18: $0\gy_sum[3][15:0]
    12/18: $0\gx_sum[3][15:0]
    13/18: $0\gy_sum[2][15:0]
    14/18: $0\gx_sum[2][15:0]
    15/18: $0\gy_sum[1][15:0]
    16/18: $0\gx_sum[1][15:0]
    17/18: $0\gy_sum[0][15:0]
    18/18: $0\gx_sum[0][15:0]
Creating decoders for process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:91$805'.
     1/4: $1$func$\ky$../../rtl/sobel/../conv2d/conv2d.sv:114$716$\ky[3:0]$809
     2/4: $0$func$\ky$../../rtl/sobel/../conv2d/conv2d.sv:114$698$\ky[3:0]$806
     3/4: $0$func$\ky$../../rtl/sobel/../conv2d/conv2d.sv:114$716$\ky[3:0]$807
     4/4: $0$func$\ky$../../rtl/sobel/../conv2d/conv2d.sv:114$716$\idx[31:0]$808
Creating decoders for process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:79$800'.
     1/4: $1$func$\kx$../../rtl/sobel/../conv2d/conv2d.sv:113$715$\kx[3:0]$804
     2/4: $0$func$\kx$../../rtl/sobel/../conv2d/conv2d.sv:113$697$\kx[3:0]$801
     3/4: $0$func$\kx$../../rtl/sobel/../conv2d/conv2d.sv:113$715$\kx[3:0]$802
     4/4: $0$func$\kx$../../rtl/sobel/../conv2d/conv2d.sv:113$715$\idx[31:0]$803
Creating decoders for process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:91$795'.
     1/4: $1$func$\ky$../../rtl/sobel/../conv2d/conv2d.sv:114$714$\ky[3:0]$799
     2/4: $0$func$\ky$../../rtl/sobel/../conv2d/conv2d.sv:114$695$\ky[3:0]$796
     3/4: $0$func$\ky$../../rtl/sobel/../conv2d/conv2d.sv:114$714$\ky[3:0]$797
     4/4: $0$func$\ky$../../rtl/sobel/../conv2d/conv2d.sv:114$714$\idx[31:0]$798
Creating decoders for process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:79$790'.
     1/4: $1$func$\kx$../../rtl/sobel/../conv2d/conv2d.sv:113$713$\kx[3:0]$794
     2/4: $0$func$\kx$../../rtl/sobel/../conv2d/conv2d.sv:113$694$\kx[3:0]$791
     3/4: $0$func$\kx$../../rtl/sobel/../conv2d/conv2d.sv:113$713$\kx[3:0]$792
     4/4: $0$func$\kx$../../rtl/sobel/../conv2d/conv2d.sv:113$713$\idx[31:0]$793
Creating decoders for process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:91$785'.
     1/4: $1$func$\ky$../../rtl/sobel/../conv2d/conv2d.sv:114$712$\ky[3:0]$789
     2/4: $0$func$\ky$../../rtl/sobel/../conv2d/conv2d.sv:114$692$\ky[3:0]$786
     3/4: $0$func$\ky$../../rtl/sobel/../conv2d/conv2d.sv:114$712$\ky[3:0]$787
     4/4: $0$func$\ky$../../rtl/sobel/../conv2d/conv2d.sv:114$712$\idx[31:0]$788
Creating decoders for process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:79$780'.
     1/4: $1$func$\kx$../../rtl/sobel/../conv2d/conv2d.sv:113$711$\kx[3:0]$784
     2/4: $0$func$\kx$../../rtl/sobel/../conv2d/conv2d.sv:113$691$\kx[3:0]$781
     3/4: $0$func$\kx$../../rtl/sobel/../conv2d/conv2d.sv:113$711$\kx[3:0]$782
     4/4: $0$func$\kx$../../rtl/sobel/../conv2d/conv2d.sv:113$711$\idx[31:0]$783
Creating decoders for process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:91$775'.
     1/4: $1$func$\ky$../../rtl/sobel/../conv2d/conv2d.sv:114$710$\ky[3:0]$779
     2/4: $0$func$\ky$../../rtl/sobel/../conv2d/conv2d.sv:114$689$\ky[3:0]$776
     3/4: $0$func$\ky$../../rtl/sobel/../conv2d/conv2d.sv:114$710$\ky[3:0]$777
     4/4: $0$func$\ky$../../rtl/sobel/../conv2d/conv2d.sv:114$710$\idx[31:0]$778
Creating decoders for process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:79$770'.
     1/4: $1$func$\kx$../../rtl/sobel/../conv2d/conv2d.sv:113$709$\kx[3:0]$774
     2/4: $0$func$\kx$../../rtl/sobel/../conv2d/conv2d.sv:113$688$\kx[3:0]$771
     3/4: $0$func$\kx$../../rtl/sobel/../conv2d/conv2d.sv:113$709$\kx[3:0]$772
     4/4: $0$func$\kx$../../rtl/sobel/../conv2d/conv2d.sv:113$709$\idx[31:0]$773
Creating decoders for process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:91$765'.
     1/4: $1$func$\ky$../../rtl/sobel/../conv2d/conv2d.sv:114$708$\ky[3:0]$769
     2/4: $0$func$\ky$../../rtl/sobel/../conv2d/conv2d.sv:114$686$\ky[3:0]$766
     3/4: $0$func$\ky$../../rtl/sobel/../conv2d/conv2d.sv:114$708$\ky[3:0]$767
     4/4: $0$func$\ky$../../rtl/sobel/../conv2d/conv2d.sv:114$708$\idx[31:0]$768
Creating decoders for process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:79$760'.
     1/4: $1$func$\kx$../../rtl/sobel/../conv2d/conv2d.sv:113$707$\kx[3:0]$764
     2/4: $0$func$\kx$../../rtl/sobel/../conv2d/conv2d.sv:113$685$\kx[3:0]$761
     3/4: $0$func$\kx$../../rtl/sobel/../conv2d/conv2d.sv:113$707$\kx[3:0]$762
     4/4: $0$func$\kx$../../rtl/sobel/../conv2d/conv2d.sv:113$707$\idx[31:0]$763
Creating decoders for process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:91$755'.
     1/4: $1$func$\ky$../../rtl/sobel/../conv2d/conv2d.sv:114$706$\ky[3:0]$759
     2/4: $0$func$\ky$../../rtl/sobel/../conv2d/conv2d.sv:114$683$\ky[3:0]$756
     3/4: $0$func$\ky$../../rtl/sobel/../conv2d/conv2d.sv:114$706$\ky[3:0]$757
     4/4: $0$func$\ky$../../rtl/sobel/../conv2d/conv2d.sv:114$706$\idx[31:0]$758
Creating decoders for process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:79$750'.
     1/4: $1$func$\kx$../../rtl/sobel/../conv2d/conv2d.sv:113$705$\kx[3:0]$754
     2/4: $0$func$\kx$../../rtl/sobel/../conv2d/conv2d.sv:113$682$\kx[3:0]$751
     3/4: $0$func$\kx$../../rtl/sobel/../conv2d/conv2d.sv:113$705$\kx[3:0]$752
     4/4: $0$func$\kx$../../rtl/sobel/../conv2d/conv2d.sv:113$705$\idx[31:0]$753
Creating decoders for process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:91$745'.
     1/4: $1$func$\ky$../../rtl/sobel/../conv2d/conv2d.sv:114$704$\ky[3:0]$749
     2/4: $0$func$\ky$../../rtl/sobel/../conv2d/conv2d.sv:114$680$\ky[3:0]$746
     3/4: $0$func$\ky$../../rtl/sobel/../conv2d/conv2d.sv:114$704$\ky[3:0]$747
     4/4: $0$func$\ky$../../rtl/sobel/../conv2d/conv2d.sv:114$704$\idx[31:0]$748
Creating decoders for process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:79$740'.
     1/4: $1$func$\kx$../../rtl/sobel/../conv2d/conv2d.sv:113$703$\kx[3:0]$744
     2/4: $0$func$\kx$../../rtl/sobel/../conv2d/conv2d.sv:113$679$\kx[3:0]$741
     3/4: $0$func$\kx$../../rtl/sobel/../conv2d/conv2d.sv:113$703$\kx[3:0]$742
     4/4: $0$func$\kx$../../rtl/sobel/../conv2d/conv2d.sv:113$703$\idx[31:0]$743
Creating decoders for process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:91$735'.
     1/4: $1$func$\ky$../../rtl/sobel/../conv2d/conv2d.sv:114$702$\ky[3:0]$739
     2/4: $0$func$\ky$../../rtl/sobel/../conv2d/conv2d.sv:114$677$\ky[3:0]$736
     3/4: $0$func$\ky$../../rtl/sobel/../conv2d/conv2d.sv:114$702$\ky[3:0]$737
     4/4: $0$func$\ky$../../rtl/sobel/../conv2d/conv2d.sv:114$702$\idx[31:0]$738
Creating decoders for process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:79$730'.
     1/4: $1$func$\kx$../../rtl/sobel/../conv2d/conv2d.sv:113$701$\kx[3:0]$734
     2/4: $0$func$\kx$../../rtl/sobel/../conv2d/conv2d.sv:113$676$\kx[3:0]$731
     3/4: $0$func$\kx$../../rtl/sobel/../conv2d/conv2d.sv:113$701$\kx[3:0]$732
     4/4: $0$func$\kx$../../rtl/sobel/../conv2d/conv2d.sv:113$701$\idx[31:0]$733
Creating decoders for process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:91$725'.
     1/4: $1$func$\ky$../../rtl/sobel/../conv2d/conv2d.sv:107$700$\ky[3:0]$729
     2/4: $0$func$\ky$../../rtl/sobel/../conv2d/conv2d.sv:107$674$\ky[3:0]$726
     3/4: $0$func$\ky$../../rtl/sobel/../conv2d/conv2d.sv:107$700$\ky[3:0]$727
     4/4: $0$func$\ky$../../rtl/sobel/../conv2d/conv2d.sv:107$700$\idx[31:0]$728
Creating decoders for process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:79$720'.
     1/4: $1$func$\kx$../../rtl/sobel/../conv2d/conv2d.sv:106$699$\kx[3:0]$724
     2/4: $0$func$\kx$../../rtl/sobel/../conv2d/conv2d.sv:106$673$\kx[3:0]$721
     3/4: $0$func$\kx$../../rtl/sobel/../conv2d/conv2d.sv:106$699$\kx[3:0]$722
     4/4: $0$func$\kx$../../rtl/sobel/../conv2d/conv2d.sv:106$699$\idx[31:0]$723
Creating decoders for process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:45$717'.
     1/14: $2\r[31:0]
     2/14: $1\r[31:0]
     3/14: $1\c[31:0]
     4/14: $0\r[31:0]
     5/14: $0\c[31:0]
     6/14: $0\conv_window[8][7:0]
     7/14: $0\conv_window[7][7:0]
     8/14: $0\conv_window[6][7:0]
     9/14: $0\conv_window[5][7:0]
    10/14: $0\conv_window[4][7:0]
    11/14: $0\conv_window[3][7:0]
    12/14: $0\conv_window[2][7:0]
    13/14: $0\conv_window[1][7:0]
    14/14: $0\conv_window[0][7:0]

16.3.6. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\mag_w' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:27$650'.
No latch inferred for signal `\i2c_fsm.\sbwr_o' from process `\i2c_fsm.$proc$../../rtl/sobel/../i2c_fsm/i2c_fsm.sv:81$497'.
No latch inferred for signal `\i2c_fsm.\sbstb_o' from process `\i2c_fsm.$proc$../../rtl/sobel/../i2c_fsm/i2c_fsm.sv:81$497'.
No latch inferred for signal `\i2c_fsm.\sbadri_o' from process `\i2c_fsm.$proc$../../rtl/sobel/../i2c_fsm/i2c_fsm.sv:81$497'.
No latch inferred for signal `\i2c_fsm.\sbdati_o' from process `\i2c_fsm.$proc$../../rtl/sobel/../i2c_fsm/i2c_fsm.sv:81$497'.
No latch inferred for signal `\i2c_fsm.\done_o' from process `\i2c_fsm.$proc$../../rtl/sobel/../i2c_fsm/i2c_fsm.sv:81$497'.
No latch inferred for signal `\i2c_fsm.\next_state' from process `\i2c_fsm.$proc$../../rtl/sobel/../i2c_fsm/i2c_fsm.sv:81$497'.
No latch inferred for signal `\i2c_fsm.\current_reg' from process `\i2c_fsm.$proc$../../rtl/sobel/../i2c_fsm/i2c_fsm.sv:81$497'.
No latch inferred for signal `\i2c_fsm.\current_data' from process `\i2c_fsm.$proc$../../rtl/sobel/../i2c_fsm/i2c_fsm.sv:81$497'.
No latch inferred for signal `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.\rd_ptr_next_w' from process `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:28$851'.
No latch inferred for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.\gx_sum[0]' from process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:3$810'.
No latch inferred for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.\gx_sum[1]' from process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:3$810'.
No latch inferred for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.\gx_sum[2]' from process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:3$810'.
No latch inferred for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.\gx_sum[3]' from process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:3$810'.
No latch inferred for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.\gx_sum[4]' from process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:3$810'.
No latch inferred for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.\gx_sum[5]' from process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:3$810'.
No latch inferred for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.\gx_sum[6]' from process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:3$810'.
No latch inferred for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.\gx_sum[7]' from process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:3$810'.
No latch inferred for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.\gx_sum[8]' from process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:3$810'.
No latch inferred for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.\gy_sum[0]' from process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:3$810'.
No latch inferred for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.\gy_sum[1]' from process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:3$810'.
No latch inferred for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.\gy_sum[2]' from process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:3$810'.
No latch inferred for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.\gy_sum[3]' from process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:3$810'.
No latch inferred for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.\gy_sum[4]' from process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:3$810'.
No latch inferred for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.\gy_sum[5]' from process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:3$810'.
No latch inferred for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.\gy_sum[6]' from process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:3$810'.
No latch inferred for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.\gy_sum[7]' from process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:3$810'.
No latch inferred for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.\gy_sum[8]' from process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:3$810'.
No latch inferred for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$func$\ky$../../rtl/sobel/../conv2d/conv2d.sv:114$698$\ky' from process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:91$805'.
No latch inferred for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$func$\ky$../../rtl/sobel/../conv2d/conv2d.sv:114$716$\ky' from process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:91$805'.
No latch inferred for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$func$\ky$../../rtl/sobel/../conv2d/conv2d.sv:114$716$\idx' from process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:91$805'.
No latch inferred for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$func$\kx$../../rtl/sobel/../conv2d/conv2d.sv:113$697$\kx' from process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:79$800'.
No latch inferred for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$func$\kx$../../rtl/sobel/../conv2d/conv2d.sv:113$715$\kx' from process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:79$800'.
No latch inferred for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$func$\kx$../../rtl/sobel/../conv2d/conv2d.sv:113$715$\idx' from process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:79$800'.
No latch inferred for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$func$\ky$../../rtl/sobel/../conv2d/conv2d.sv:114$695$\ky' from process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:91$795'.
No latch inferred for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$func$\ky$../../rtl/sobel/../conv2d/conv2d.sv:114$714$\ky' from process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:91$795'.
No latch inferred for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$func$\ky$../../rtl/sobel/../conv2d/conv2d.sv:114$714$\idx' from process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:91$795'.
No latch inferred for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$func$\kx$../../rtl/sobel/../conv2d/conv2d.sv:113$694$\kx' from process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:79$790'.
No latch inferred for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$func$\kx$../../rtl/sobel/../conv2d/conv2d.sv:113$713$\kx' from process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:79$790'.
No latch inferred for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$func$\kx$../../rtl/sobel/../conv2d/conv2d.sv:113$713$\idx' from process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:79$790'.
No latch inferred for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$func$\ky$../../rtl/sobel/../conv2d/conv2d.sv:114$692$\ky' from process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:91$785'.
No latch inferred for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$func$\ky$../../rtl/sobel/../conv2d/conv2d.sv:114$712$\ky' from process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:91$785'.
No latch inferred for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$func$\ky$../../rtl/sobel/../conv2d/conv2d.sv:114$712$\idx' from process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:91$785'.
No latch inferred for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$func$\kx$../../rtl/sobel/../conv2d/conv2d.sv:113$691$\kx' from process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:79$780'.
No latch inferred for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$func$\kx$../../rtl/sobel/../conv2d/conv2d.sv:113$711$\kx' from process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:79$780'.
No latch inferred for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$func$\kx$../../rtl/sobel/../conv2d/conv2d.sv:113$711$\idx' from process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:79$780'.
No latch inferred for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$func$\ky$../../rtl/sobel/../conv2d/conv2d.sv:114$689$\ky' from process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:91$775'.
No latch inferred for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$func$\ky$../../rtl/sobel/../conv2d/conv2d.sv:114$710$\ky' from process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:91$775'.
No latch inferred for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$func$\ky$../../rtl/sobel/../conv2d/conv2d.sv:114$710$\idx' from process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:91$775'.
No latch inferred for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$func$\kx$../../rtl/sobel/../conv2d/conv2d.sv:113$688$\kx' from process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:79$770'.
No latch inferred for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$func$\kx$../../rtl/sobel/../conv2d/conv2d.sv:113$709$\kx' from process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:79$770'.
No latch inferred for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$func$\kx$../../rtl/sobel/../conv2d/conv2d.sv:113$709$\idx' from process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:79$770'.
No latch inferred for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$func$\ky$../../rtl/sobel/../conv2d/conv2d.sv:114$686$\ky' from process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:91$765'.
No latch inferred for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$func$\ky$../../rtl/sobel/../conv2d/conv2d.sv:114$708$\ky' from process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:91$765'.
No latch inferred for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$func$\ky$../../rtl/sobel/../conv2d/conv2d.sv:114$708$\idx' from process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:91$765'.
No latch inferred for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$func$\kx$../../rtl/sobel/../conv2d/conv2d.sv:113$685$\kx' from process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:79$760'.
No latch inferred for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$func$\kx$../../rtl/sobel/../conv2d/conv2d.sv:113$707$\kx' from process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:79$760'.
No latch inferred for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$func$\kx$../../rtl/sobel/../conv2d/conv2d.sv:113$707$\idx' from process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:79$760'.
No latch inferred for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$func$\ky$../../rtl/sobel/../conv2d/conv2d.sv:114$683$\ky' from process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:91$755'.
No latch inferred for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$func$\ky$../../rtl/sobel/../conv2d/conv2d.sv:114$706$\ky' from process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:91$755'.
No latch inferred for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$func$\ky$../../rtl/sobel/../conv2d/conv2d.sv:114$706$\idx' from process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:91$755'.
No latch inferred for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$func$\kx$../../rtl/sobel/../conv2d/conv2d.sv:113$682$\kx' from process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:79$750'.
No latch inferred for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$func$\kx$../../rtl/sobel/../conv2d/conv2d.sv:113$705$\kx' from process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:79$750'.
No latch inferred for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$func$\kx$../../rtl/sobel/../conv2d/conv2d.sv:113$705$\idx' from process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:79$750'.
No latch inferred for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$func$\ky$../../rtl/sobel/../conv2d/conv2d.sv:114$680$\ky' from process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:91$745'.
No latch inferred for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$func$\ky$../../rtl/sobel/../conv2d/conv2d.sv:114$704$\ky' from process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:91$745'.
No latch inferred for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$func$\ky$../../rtl/sobel/../conv2d/conv2d.sv:114$704$\idx' from process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:91$745'.
No latch inferred for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$func$\kx$../../rtl/sobel/../conv2d/conv2d.sv:113$679$\kx' from process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:79$740'.
No latch inferred for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$func$\kx$../../rtl/sobel/../conv2d/conv2d.sv:113$703$\kx' from process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:79$740'.
No latch inferred for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$func$\kx$../../rtl/sobel/../conv2d/conv2d.sv:113$703$\idx' from process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:79$740'.
No latch inferred for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$func$\ky$../../rtl/sobel/../conv2d/conv2d.sv:114$677$\ky' from process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:91$735'.
No latch inferred for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$func$\ky$../../rtl/sobel/../conv2d/conv2d.sv:114$702$\ky' from process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:91$735'.
No latch inferred for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$func$\ky$../../rtl/sobel/../conv2d/conv2d.sv:114$702$\idx' from process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:91$735'.
No latch inferred for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$func$\kx$../../rtl/sobel/../conv2d/conv2d.sv:113$676$\kx' from process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:79$730'.
No latch inferred for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$func$\kx$../../rtl/sobel/../conv2d/conv2d.sv:113$701$\kx' from process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:79$730'.
No latch inferred for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$func$\kx$../../rtl/sobel/../conv2d/conv2d.sv:113$701$\idx' from process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:79$730'.
No latch inferred for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$func$\ky$../../rtl/sobel/../conv2d/conv2d.sv:107$674$\ky' from process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:91$725'.
No latch inferred for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$func$\ky$../../rtl/sobel/../conv2d/conv2d.sv:107$700$\ky' from process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:91$725'.
No latch inferred for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$func$\ky$../../rtl/sobel/../conv2d/conv2d.sv:107$700$\idx' from process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:91$725'.
No latch inferred for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$func$\kx$../../rtl/sobel/../conv2d/conv2d.sv:106$673$\kx' from process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:79$720'.
No latch inferred for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$func$\kx$../../rtl/sobel/../conv2d/conv2d.sv:106$699$\kx' from process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:79$720'.
No latch inferred for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$func$\kx$../../rtl/sobel/../conv2d/conv2d.sv:106$699$\idx' from process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:79$720'.

16.3.7. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod\counter\WIDTH_P=10\MAX_VAL_P=639.\count_l' using process `$paramod\counter\WIDTH_P=10\MAX_VAL_P=639.$proc$../../rtl/sobel/../counter/counter.sv:41$577'.
  created $dff cell `$procdff$1449' with positive edge clock.
Creating register for signal `$paramod\counter\WIDTH_P=9\MAX_VAL_P=479.\count_l' using process `$paramod\counter\WIDTH_P=9\MAX_VAL_P=479.$proc$../../rtl/sobel/../counter/counter.sv:41$510'.
  created $dff cell `$procdff$1450' with positive edge clock.
Creating register for signal `$paramod\counter\WIDTH_P=11\MAX_VAL_P=1279.\count_l' using process `$paramod\counter\WIDTH_P=11\MAX_VAL_P=1279.$proc$../../rtl/sobel/../counter/counter.sv:41$993'.
  created $dff cell `$procdff$1451' with positive edge clock.
Creating register for signal `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.\data_a_o' using process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:36$983'.
  created $dff cell `$procdff$1452' with positive edge clock.
Creating register for signal `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.\data_b_o' using process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:36$983'.
  created $dff cell `$procdff$1453' with positive edge clock.
Creating register for signal `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$982_ADDR' using process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:36$983'.
  created $dff cell `$procdff$1454' with positive edge clock.
Creating register for signal `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$982_DATA' using process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:36$983'.
  created $dff cell `$procdff$1455' with positive edge clock.
Creating register for signal `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$982_EN' using process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:36$983'.
  created $dff cell `$procdff$1456' with positive edge clock.
Creating register for signal `\i2c_fsm.\state' using process `\i2c_fsm.$proc$../../rtl/sobel/../i2c_fsm/i2c_fsm.sv:59$494'.
  created $dff cell `$procdff$1457' with positive edge clock.
Creating register for signal `$paramod\elastic\WIDTH_P=8.\valid_o_reg' using process `$paramod\elastic\WIDTH_P=8.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:32$918'.
  created $dff cell `$procdff$1458' with positive edge clock.
Creating register for signal `$paramod\elastic\WIDTH_P=8.\data_o_reg' using process `$paramod\elastic\WIDTH_P=8.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:23$916'.
  created $dff cell `$procdff$1459' with positive edge clock.
Creating register for signal `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512.\data_a_o' using process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:36$973'.
  created $dff cell `$procdff$1460' with positive edge clock.
Creating register for signal `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512.\data_b_o' using process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:36$973'.
  created $dff cell `$procdff$1461' with positive edge clock.
Creating register for signal `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512.$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$972_ADDR' using process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:36$973'.
  created $dff cell `$procdff$1462' with positive edge clock.
Creating register for signal `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512.$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$972_DATA' using process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:36$973'.
  created $dff cell `$procdff$1463' with positive edge clock.
Creating register for signal `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512.$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$972_EN' using process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:36$973'.
  created $dff cell `$procdff$1464' with positive edge clock.
Creating register for signal `$paramod\counter\WIDTH_P=3\MAX_VAL_P=7.\count_l' using process `$paramod\counter\WIDTH_P=3\MAX_VAL_P=7.$proc$../../rtl/sobel/../counter/counter.sv:41$875'.
  created $dff cell `$procdff$1465' with positive edge clock.
Creating register for signal `$paramod\sync2\WIDTH_P=1.\sync_o' using process `$paramod\sync2\WIDTH_P=1.$proc$../../rtl/sobel/../../submodules/imports/sync2.sv:11$872'.
  created $dff cell `$procdff$1466' with positive edge clock.
Creating register for signal `$paramod\sync2\WIDTH_P=1.\sync_m' using process `$paramod\sync2\WIDTH_P=1.$proc$../../rtl/sobel/../../submodules/imports/sync2.sv:11$872'.
  created $dff cell `$procdff$1467' with positive edge clock.
Creating register for signal `$paramod\dvp_axis\WIDTH_P=8.\tdata_o' using process `$paramod\dvp_axis\WIDTH_P=8.$proc$../../rtl/sobel/../dvp_axis/dvp_axis.sv:23$868'.
  created $dff cell `$procdff$1468' with positive edge clock.
Creating register for signal `$paramod\dvp_axis\WIDTH_P=8.\tlast_o' using process `$paramod\dvp_axis\WIDTH_P=8.$proc$../../rtl/sobel/../dvp_axis/dvp_axis.sv:23$868'.
  created $dff cell `$procdff$1469' with positive edge clock.
Creating register for signal `$paramod\dvp_axis\WIDTH_P=8.\tvalid_o' using process `$paramod\dvp_axis\WIDTH_P=8.$proc$../../rtl/sobel/../dvp_axis/dvp_axis.sv:23$868'.
  created $dff cell `$procdff$1470' with positive edge clock.
Creating register for signal `$paramod\dvp_axis\WIDTH_P=8.\hsync_d' using process `$paramod\dvp_axis\WIDTH_P=8.$proc$../../rtl/sobel/../dvp_axis/dvp_axis.sv:23$868'.
  created $dff cell `$procdff$1471' with positive edge clock.
Creating register for signal `$paramod\dvp_axis\WIDTH_P=8.\data_d' using process `$paramod\dvp_axis\WIDTH_P=8.$proc$../../rtl/sobel/../dvp_axis/dvp_axis.sv:23$868'.
  created $dff cell `$procdff$1472' with positive edge clock.
Creating register for signal `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.\data_o_bypass_l' using process `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:55$863'.
  created $dff cell `$procdff$1473' with positive edge clock.
Creating register for signal `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.\rd_ptr_l' using process `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:47$859'.
  created $dff cell `$procdff$1474' with positive edge clock.
Creating register for signal `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.\wr_ptr_l' using process `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:39$855'.
  created $dff cell `$procdff$1475' with positive edge clock.
Creating register for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.\c' using process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:45$717'.
  created $dff cell `$procdff$1476' with positive edge clock.
Creating register for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.\r' using process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:45$717'.
  created $dff cell `$procdff$1477' with positive edge clock.
Creating register for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.\conv_window[0]' using process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:45$717'.
  created $dff cell `$procdff$1478' with positive edge clock.
Creating register for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.\conv_window[1]' using process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:45$717'.
  created $dff cell `$procdff$1479' with positive edge clock.
Creating register for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.\conv_window[2]' using process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:45$717'.
  created $dff cell `$procdff$1480' with positive edge clock.
Creating register for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.\conv_window[3]' using process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:45$717'.
  created $dff cell `$procdff$1481' with positive edge clock.
Creating register for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.\conv_window[4]' using process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:45$717'.
  created $dff cell `$procdff$1482' with positive edge clock.
Creating register for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.\conv_window[5]' using process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:45$717'.
  created $dff cell `$procdff$1483' with positive edge clock.
Creating register for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.\conv_window[6]' using process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:45$717'.
  created $dff cell `$procdff$1484' with positive edge clock.
Creating register for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.\conv_window[7]' using process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:45$717'.
  created $dff cell `$procdff$1485' with positive edge clock.
Creating register for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.\conv_window[8]' using process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:45$717'.
  created $dff cell `$procdff$1486' with positive edge clock.

16.3.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:27$650'.
Removing empty process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:27$650'.
Found and cleaned up 6 empty switches in `$paramod\counter\WIDTH_P=10\MAX_VAL_P=639.$proc$../../rtl/sobel/../counter/counter.sv:41$577'.
Removing empty process `$paramod\counter\WIDTH_P=10\MAX_VAL_P=639.$proc$../../rtl/sobel/../counter/counter.sv:41$577'.
Found and cleaned up 6 empty switches in `$paramod\counter\WIDTH_P=9\MAX_VAL_P=479.$proc$../../rtl/sobel/../counter/counter.sv:41$510'.
Removing empty process `$paramod\counter\WIDTH_P=9\MAX_VAL_P=479.$proc$../../rtl/sobel/../counter/counter.sv:41$510'.
Found and cleaned up 6 empty switches in `$paramod\counter\WIDTH_P=11\MAX_VAL_P=1279.$proc$../../rtl/sobel/../counter/counter.sv:41$993'.
Removing empty process `$paramod\counter\WIDTH_P=11\MAX_VAL_P=1279.$proc$../../rtl/sobel/../counter/counter.sv:41$993'.
Found and cleaned up 4 empty switches in `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:36$983'.
Removing empty process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:36$983'.
Found and cleaned up 8 empty switches in `\i2c_fsm.$proc$../../rtl/sobel/../i2c_fsm/i2c_fsm.sv:81$497'.
Removing empty process `i2c_fsm.$proc$../../rtl/sobel/../i2c_fsm/i2c_fsm.sv:81$497'.
Found and cleaned up 1 empty switch in `\i2c_fsm.$proc$../../rtl/sobel/../i2c_fsm/i2c_fsm.sv:59$494'.
Removing empty process `i2c_fsm.$proc$../../rtl/sobel/../i2c_fsm/i2c_fsm.sv:59$494'.
Found and cleaned up 2 empty switches in `$paramod\elastic\WIDTH_P=8.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:32$918'.
Removing empty process `$paramod\elastic\WIDTH_P=8.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:32$918'.
Found and cleaned up 2 empty switches in `$paramod\elastic\WIDTH_P=8.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:23$916'.
Removing empty process `$paramod\elastic\WIDTH_P=8.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:23$916'.
Found and cleaned up 4 empty switches in `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:36$973'.
Removing empty process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:36$973'.
Found and cleaned up 6 empty switches in `$paramod\counter\WIDTH_P=3\MAX_VAL_P=7.$proc$../../rtl/sobel/../counter/counter.sv:41$875'.
Removing empty process `$paramod\counter\WIDTH_P=3\MAX_VAL_P=7.$proc$../../rtl/sobel/../counter/counter.sv:41$875'.
Found and cleaned up 1 empty switch in `$paramod\sync2\WIDTH_P=1.$proc$../../rtl/sobel/../../submodules/imports/sync2.sv:11$872'.
Removing empty process `$paramod\sync2\WIDTH_P=1.$proc$../../rtl/sobel/../../submodules/imports/sync2.sv:11$872'.
Found and cleaned up 1 empty switch in `$paramod\dvp_axis\WIDTH_P=8.$proc$../../rtl/sobel/../dvp_axis/dvp_axis.sv:23$868'.
Removing empty process `$paramod\dvp_axis\WIDTH_P=8.$proc$../../rtl/sobel/../dvp_axis/dvp_axis.sv:23$868'.
Found and cleaned up 2 empty switches in `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:55$863'.
Removing empty process `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:55$863'.
Found and cleaned up 2 empty switches in `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:47$859'.
Removing empty process `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:47$859'.
Found and cleaned up 2 empty switches in `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:39$855'.
Removing empty process `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:39$855'.
Found and cleaned up 2 empty switches in `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:28$851'.
Removing empty process `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:28$851'.
Removing empty process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:3$810'.
Removing empty process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:91$805'.
Removing empty process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:79$800'.
Removing empty process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:91$795'.
Removing empty process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:79$790'.
Removing empty process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:91$785'.
Removing empty process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:79$780'.
Removing empty process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:91$775'.
Removing empty process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:79$770'.
Removing empty process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:91$765'.
Removing empty process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:79$760'.
Removing empty process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:91$755'.
Removing empty process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:79$750'.
Removing empty process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:91$745'.
Removing empty process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:79$740'.
Removing empty process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:91$735'.
Removing empty process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:79$730'.
Removing empty process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:91$725'.
Removing empty process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:79$720'.
Found and cleaned up 2 empty switches in `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:45$717'.
Removing empty process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:45$717'.
Cleaned up 58 empty switches.

16.4. Executing FLATTEN pass (flatten design).
Using template $paramod\sync2\WIDTH_P=1 for cells of type $paramod\sync2\WIDTH_P=1.
Using template i2c_fsm for cells of type i2c_fsm.
Using template $paramod\magnitude\WIDTH_P=8 for cells of type $paramod\magnitude\WIDTH_P=8.
Using template $paramod\conv2d\WIDTH_P=8\DEPTH_P=640 for cells of type $paramod\conv2d\WIDTH_P=8\DEPTH_P=640.
Using template $paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512 for cells of type $paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.
Using template $paramod\dvp_axis\WIDTH_P=8 for cells of type $paramod\dvp_axis\WIDTH_P=8.
Using template $paramod\counter\WIDTH_P=10\MAX_VAL_P=639 for cells of type $paramod\counter\WIDTH_P=10\MAX_VAL_P=639.
Using template $paramod\counter\WIDTH_P=9\MAX_VAL_P=479 for cells of type $paramod\counter\WIDTH_P=9\MAX_VAL_P=479.
Using template $paramod\ramdelaybuffer\WIDTH_P=8\DELAY_P=1279\DELAY_A_P=1279\DELAY_B_P=639 for cells of type $paramod\ramdelaybuffer\WIDTH_P=8\DELAY_P=1279\DELAY_A_P=1279\DELAY_B_P=639.
Using template $paramod\elastic\WIDTH_P=8 for cells of type $paramod\elastic\WIDTH_P=8.
Using template $paramod\counter\WIDTH_P=3\MAX_VAL_P=7 for cells of type $paramod\counter\WIDTH_P=3\MAX_VAL_P=7.
Using template $paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512 for cells of type $paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512.
Using template $paramod\counter\WIDTH_P=11\MAX_VAL_P=1279 for cells of type $paramod\counter\WIDTH_P=11\MAX_VAL_P=1279.
Using template $paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280 for cells of type $paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.
<suppressed ~19 debug messages>
No more expansions possible.
Deleting now unused module $paramod\magnitude\WIDTH_P=8.
Deleting now unused module $paramod\counter\WIDTH_P=10\MAX_VAL_P=639.
Deleting now unused module $paramod\counter\WIDTH_P=9\MAX_VAL_P=479.
Deleting now unused module $paramod\counter\WIDTH_P=11\MAX_VAL_P=1279.
Deleting now unused module $paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.
Deleting now unused module i2c_fsm.
Deleting now unused module $paramod\elastic\WIDTH_P=8.
Deleting now unused module $paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512.
Deleting now unused module $paramod\ramdelaybuffer\WIDTH_P=8\DELAY_P=1279\DELAY_A_P=1279\DELAY_B_P=639.
Deleting now unused module $paramod\counter\WIDTH_P=3\MAX_VAL_P=7.
Deleting now unused module $paramod\sync2\WIDTH_P=1.
Deleting now unused module $paramod\dvp_axis\WIDTH_P=8.
Deleting now unused module $paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.
Deleting now unused module $paramod\conv2d\WIDTH_P=8\DEPTH_P=640.

16.5. Executing TRIBUF pass.

16.6. Executing DEMINOUT pass (demote inout ports to input or output).

16.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module sobel.
<suppressed ~226 debug messages>

16.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sobel..
Removed 375 unused cells and 931 unused wires.
<suppressed ~433 debug messages>

16.9. Executing CHECK pass (checking for obvious problems).
checking module sobel..
found and reported 0 problems.

16.10. Executing OPT pass (performing simple optimizations).

16.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module sobel.

16.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sobel'.
<suppressed ~135 debug messages>
Removed a total of 45 cells.

16.10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sobel..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port B of cell $techmap\rstn_cam_sync.$procmux$1339: \rstn_i -> 1'1
      Replacing known input bits on port B of cell $techmap\rstn_mclk_sync.$procmux$1339: \rstn_i -> 1'1
  Analyzing evaluation results.
    dead port 2/2 on $mux $techmap\cam_i2c_cfg.$procmux$1164.
    dead port 2/2 on $mux $techmap\cam_i2c_cfg.$procmux$1174.
    dead port 2/2 on $mux $techmap\cam_i2c_cfg.$procmux$1185.
    dead port 2/2 on $mux $techmap\cam_i2c_cfg.$procmux$1197.
    dead port 2/2 on $mux $techmap\cam_i2c_cfg.$procmux$1210.
    dead port 2/2 on $mux $techmap\cam_fifo.$procmux$1378.
    dead port 2/2 on $mux $techmap\cam_i2c_cfg.$procmux$1155.
    dead port 2/2 on $mux $techmap\sobel_conv2d.line_buffer.wr_ptr_counter.$ternary$../../rtl/sobel/../counter/counter.sv:29$1002.
Removed 8 multiplexer ports.
<suppressed ~38 debug messages>

16.10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sobel.
    New ctrl vector for $pmux cell $techmap\cam_i2c_cfg.$procmux$1239: { $techmap\cam_i2c_cfg.$procmux$1211_CMP $auto$opt_reduce.cc:132:opt_mux$1488 $techmap\cam_i2c_cfg.$procmux$1156_CMP }
    New ctrl vector for $pmux cell $techmap\cam_i2c_cfg.$procmux$1249: $auto$opt_reduce.cc:132:opt_mux$1490
    New ctrl vector for $pmux cell $techmap\cam_i2c_cfg.$procmux$1259: $auto$opt_reduce.cc:132:opt_mux$1492
    Consolidated identical input bits for $mux cell $techmap\cam_fifo.sync_fifo_ram.$procmux$1297:
      Old ports: A=8'00000000, B=8'11111111, Y=$techmap\cam_fifo.sync_fifo_ram.$procmux$1297_Y
      New ports: A=1'0, B=1'1, Y=$techmap\cam_fifo.sync_fifo_ram.$procmux$1297_Y [0]
      New connections: $techmap\cam_fifo.sync_fifo_ram.$procmux$1297_Y [7:1] = { $techmap\cam_fifo.sync_fifo_ram.$procmux$1297_Y [0] $techmap\cam_fifo.sync_fifo_ram.$procmux$1297_Y [0] $techmap\cam_fifo.sync_fifo_ram.$procmux$1297_Y [0] $techmap\cam_fifo.sync_fifo_ram.$procmux$1297_Y [0] $techmap\cam_fifo.sync_fifo_ram.$procmux$1297_Y [0] $techmap\cam_fifo.sync_fifo_ram.$procmux$1297_Y [0] $techmap\cam_fifo.sync_fifo_ram.$procmux$1297_Y [0] }
    New ctrl vector for $pmux cell $techmap\cam_i2c_cfg.$procmux$1266: { $techmap\cam_i2c_cfg.$procmux$1273_CMP $techmap\cam_i2c_cfg.$procmux$1272_CMP $techmap\cam_i2c_cfg.$procmux$1271_CMP $techmap\cam_i2c_cfg.$procmux$1270_CMP $auto$opt_reduce.cc:132:opt_mux$1496 $auto$opt_reduce.cc:132:opt_mux$1494 }
    Consolidated identical input bits for $mux cell $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$1124:
      Old ports: A=8'00000000, B=8'11111111, Y=$techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$1124_Y
      New ports: A=1'0, B=1'1, Y=$techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$1124_Y [0]
      New connections: $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$1124_Y [7:1] = { $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$1124_Y [0] $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$1124_Y [0] $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$1124_Y [0] $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$1124_Y [0] $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$1124_Y [0] $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$1124_Y [0] $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$1124_Y [0] }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$1487: { $techmap\cam_i2c_cfg.$procmux$1165_CMP $techmap\cam_i2c_cfg.$procmux$1175_CMP $techmap\cam_i2c_cfg.$procmux$1186_CMP $techmap\cam_i2c_cfg.$procmux$1198_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$1489: { $techmap\cam_i2c_cfg.$procmux$1156_CMP $techmap\cam_i2c_cfg.$procmux$1165_CMP $techmap\cam_i2c_cfg.$procmux$1175_CMP $techmap\cam_i2c_cfg.$procmux$1186_CMP $techmap\cam_i2c_cfg.$procmux$1198_CMP $techmap\cam_i2c_cfg.$procmux$1211_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$1491: { $techmap\cam_i2c_cfg.$procmux$1156_CMP $techmap\cam_i2c_cfg.$procmux$1165_CMP $techmap\cam_i2c_cfg.$procmux$1175_CMP $techmap\cam_i2c_cfg.$procmux$1186_CMP $techmap\cam_i2c_cfg.$procmux$1198_CMP $techmap\cam_i2c_cfg.$procmux$1211_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$1493: { $techmap\cam_i2c_cfg.$eq$../../rtl/sobel/../i2c_fsm/i2c_fsm.sv:147$498_Y $techmap\cam_i2c_cfg.$procmux$1268_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$1495: { $techmap\cam_i2c_cfg.$procmux$1269_CMP $techmap\cam_i2c_cfg.$procmux$1274_CMP }
  Optimizing cells in module \sobel.
    Consolidated identical input bits for $mux cell $techmap\cam_fifo.sync_fifo_ram.$procmux$1300:
      Old ports: A=8'00000000, B=$techmap\cam_fifo.sync_fifo_ram.$procmux$1297_Y, Y=$techmap\cam_fifo.sync_fifo_ram.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$972_EN[7:0]$976
      New ports: A=1'0, B=$techmap\cam_fifo.sync_fifo_ram.$procmux$1297_Y [0], Y=$techmap\cam_fifo.sync_fifo_ram.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$972_EN[7:0]$976 [0]
      New connections: $techmap\cam_fifo.sync_fifo_ram.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$972_EN[7:0]$976 [7:1] = { $techmap\cam_fifo.sync_fifo_ram.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$972_EN[7:0]$976 [0] $techmap\cam_fifo.sync_fifo_ram.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$972_EN[7:0]$976 [0] $techmap\cam_fifo.sync_fifo_ram.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$972_EN[7:0]$976 [0] $techmap\cam_fifo.sync_fifo_ram.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$972_EN[7:0]$976 [0] $techmap\cam_fifo.sync_fifo_ram.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$972_EN[7:0]$976 [0] $techmap\cam_fifo.sync_fifo_ram.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$972_EN[7:0]$976 [0] $techmap\cam_fifo.sync_fifo_ram.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$972_EN[7:0]$976 [0] }
    Consolidated identical input bits for $mux cell $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$1127:
      Old ports: A=8'00000000, B=$techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$1124_Y, Y=$techmap\sobel_conv2d.line_buffer.sync_ram_delay.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$982_EN[7:0]$986
      New ports: A=1'0, B=$techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$1124_Y [0], Y=$techmap\sobel_conv2d.line_buffer.sync_ram_delay.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$982_EN[7:0]$986 [0]
      New connections: $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$982_EN[7:0]$986 [7:1] = { $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$982_EN[7:0]$986 [0] $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$982_EN[7:0]$986 [0] $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$982_EN[7:0]$986 [0] $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$982_EN[7:0]$986 [0] $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$982_EN[7:0]$986 [0] $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$982_EN[7:0]$986 [0] $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$982_EN[7:0]$986 [0] }
  Optimizing cells in module \sobel.
Performed a total of 13 changes.

16.10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sobel'.
<suppressed ~15 debug messages>
Removed a total of 5 cells.

16.10.6. Executing OPT_RMDFF pass (remove dff with constant values).

16.10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sobel..
Removed 0 unused cells and 97 unused wires.
<suppressed ~41 debug messages>

16.10.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module sobel.

16.10.9. Rerunning OPT passes. (Maybe there is more to do..)

16.10.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sobel..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~35 debug messages>

16.10.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sobel.
Performed a total of 0 changes.

16.10.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sobel'.
Removed a total of 0 cells.

16.10.13. Executing OPT_RMDFF pass (remove dff with constant values).

16.10.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sobel..

16.10.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module sobel.

16.10.16. Finished OPT passes. (There is nothing left to do.)

16.11. Executing WREDUCE pass (reducing word size of cells).
Removed top 1 bits (of 4) from port B of cell sobel.$techmap\cam_i2c_cfg.$procmux$1156_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell sobel.$techmap\cam_i2c_cfg.$eq$../../rtl/sobel/../i2c_fsm/i2c_fsm.sv:77$496 ($eq).
Removed top 1 bits (of 4) from port B of cell sobel.$techmap\cam_i2c_cfg.$procmux$1165_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell sobel.$techmap\cam_i2c_cfg.$procmux$1175_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell sobel.$techmap\cam_i2c_cfg.$procmux$1186_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell sobel.$techmap\cam_i2c_cfg.$procmux$1211_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell sobel.$techmap\cam_i2c_cfg.$procmux$1198_CMP0 ($eq).
Removed top 3 bits (of 8) from mux cell sobel.$techmap\cam_i2c_cfg.$procmux$1266 ($pmux).
Removed top 1 bits (of 3) from port B of cell sobel.$techmap\cam_i2c_cfg.$procmux$1271_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell sobel.$techmap\cam_i2c_cfg.$procmux$1272_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell sobel.$techmap\cam_i2c_cfg.$procmux$1273_CMP0 ($eq).
Removed top 6 bits (of 16) from mux cell sobel.$techmap\cam_i2c_cfg.$procmux$1275 ($pmux).
Removed top 7 bits (of 8) from FF cell sobel.$techmap\cam_fifo.sync_fifo_ram.$procdff$1464 ($dff).
Removed cell sobel.$techmap\cam_fifo.sync_fifo_ram.$procmux$1310 ($mux).
Removed cell sobel.$techmap\cam_fifo.sync_fifo_ram.$procmux$1307 ($mux).
Removed cell sobel.$techmap\cam_fifo.sync_fifo_ram.$procmux$1305 ($mux).
Removed cell sobel.$techmap\cam_fifo.sync_fifo_ram.$procmux$1302 ($mux).
Removed top 7 bits (of 8) from FF cell sobel.$techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procdff$1456 ($dff).
Removed cell sobel.$techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$1137 ($mux).
Removed cell sobel.$techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$1134 ($mux).
Removed cell sobel.$techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$1132 ($mux).
Removed cell sobel.$techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$1129 ($mux).
Removed top 3 bits (of 8) from wire sobel.cam_i2c_cfg.current_data.
Removed top 6 bits (of 16) from wire sobel.cam_i2c_cfg.current_reg.

16.12. Executing PEEPOPT pass (run peephole optimizers).

16.13. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sobel..
Removed 0 unused cells and 10 unused wires.
<suppressed ~1 debug messages>

16.14. Executing SHARE pass (SAT-based resource sharing).

16.15. Executing TECHMAP pass (map to technology primitives).

16.15.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/cmp2lut.v
Parsing Verilog input from `/usr/bin/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

16.15.2. Continuing TECHMAP pass.
Using template $paramod$efc71e781fe178e08e0b73b60d007d65bb528021\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$64fdb727b8fb55a4fe9731fe5b6468d06ea5e6e3\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$77ad031fce233083715243f95e3cd2547d931e42\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$8c0aa91d4db8741c9947d7a0de6c875d8dfddc39\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$b2c078492117e804fad9a0ec69f4ef95c8e4fc36\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$71de91d27376199a7ef88a0ac0b14252f100e8e2\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$947b4e84b41c8268c0b3f732cf601a46e109cf2f\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$d0a69964f9ce54b3124cbdb498a7c3bb278370d8\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$df71d3c5c306636e78c1ede81ccfd95a4d222f85\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$5652dda64580ddd7861fd245e644fd33eae2e158\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$5b7c8f37cb386acdf3ce7e528c09e6d15eb51b72\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$d31416a5863a8a220e16d7940a75ab70541ab32a\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$169bae89c32dcc6f3626d16cf9f47ceb469145db\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$4cde4291caf5aa85a196975f3624151774a86d78\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$d87a48a4cd82717ae6bd57e6fe5ce90d87c44016\_90_lut_cmp_ for cells of type $eq.
No more expansions possible.
<suppressed ~384 debug messages>

16.16. Executing OPT_EXPR pass (perform const folding).
Optimizing module sobel.

16.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sobel..
Removed 0 unused cells and 45 unused wires.
<suppressed ~1 debug messages>

16.18. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module sobel:
  creating $macc model for $techmap\cam_fifo.$add$../../rtl/sobel/../fifo_sync/fifo_sync.sv:32$854 ($add).
  creating $macc model for $techmap\cam_fifo.$add$../../rtl/sobel/../fifo_sync/fifo_sync.sv:43$858 ($add).
  creating $alu model for $macc $techmap\cam_fifo.$add$../../rtl/sobel/../fifo_sync/fifo_sync.sv:43$858.
  creating $alu model for $macc $techmap\cam_fifo.$add$../../rtl/sobel/../fifo_sync/fifo_sync.sv:32$854.
  creating $alu cell for $techmap\cam_fifo.$add$../../rtl/sobel/../fifo_sync/fifo_sync.sv:32$854: $auto$alumacc.cc:474:replace_alu$1529
  creating $alu cell for $techmap\cam_fifo.$add$../../rtl/sobel/../fifo_sync/fifo_sync.sv:43$858: $auto$alumacc.cc:474:replace_alu$1532
  created 2 $alu and 0 $macc cells.

16.19. Executing OPT pass (performing simple optimizations).

16.19.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module sobel.

16.19.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sobel'.
Removed a total of 0 cells.

16.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sobel..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~32 debug messages>

16.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sobel.
Performed a total of 0 changes.

16.19.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sobel'.
Removed a total of 0 cells.

16.19.6. Executing OPT_RMDFF pass (remove dff with constant values).

16.19.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sobel..

16.19.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module sobel.

16.19.9. Finished OPT passes. (There is nothing left to do.)

16.20. Executing FSM pass (extract and optimize FSM).

16.20.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking sobel.cam_i2c_cfg.state as FSM state register:
    Users of register don't seem to benefit from recoding.

16.20.2. Executing FSM_EXTRACT pass (extracting FSM from design).

16.20.3. Executing FSM_OPT pass (simple optimizations of FSMs).

16.20.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sobel..

16.20.5. Executing FSM_OPT pass (simple optimizations of FSMs).

16.20.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

16.20.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

16.20.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

16.21. Executing OPT pass (performing simple optimizations).

16.21.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module sobel.

16.21.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sobel'.
Removed a total of 0 cells.

16.21.3. Executing OPT_RMDFF pass (remove dff with constant values).

16.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sobel..

16.21.5. Finished fast OPT passes.

16.22. Executing MEMORY pass.

16.22.1. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).
Checking cell `$techmap\cam_fifo.sync_fifo_ram.$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$980' in module `\sobel': merged $dff to cell.
Checking cell `$techmap\sobel_conv2d.line_buffer.sync_ram_delay.$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$990' in module `\sobel': merged $dff to cell.
Checking cell `$techmap\cam_fifo.sync_fifo_ram.$memrd$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:42$978' in module `\sobel': no (compatible) $dff found.

16.22.2. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sobel..
Removed 6 unused cells and 6 unused wires.
<suppressed ~7 debug messages>

16.22.3. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

16.22.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sobel..

16.22.5. Executing MEMORY_COLLECT pass (generating $mem cells).
Collecting $memrd, $memwr and $meminit for memory `\cam_fifo.sync_fifo_ram.mem_array' in module `\sobel':
  $techmap\cam_fifo.sync_fifo_ram.$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$980 ($memwr)
  $techmap\cam_fifo.sync_fifo_ram.$memrd$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:42$978 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\sobel_conv2d.line_buffer.sync_ram_delay.mem_array' in module `\sobel':
  $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$990 ($memwr)

16.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sobel..
Removed 90 unused cells and 122 unused wires.
<suppressed ~162 debug messages>

16.24. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).

16.25. Executing TECHMAP pass (map to technology primitives).

16.25.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/ice40/brams_map.v
Parsing Verilog input from `/usr/bin/../share/yosys/ice40/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_RAM4K'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M0'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M123'.
Successfully finished Verilog frontend.

16.25.2. Continuing TECHMAP pass.
No more expansions possible.

16.26. Executing ICE40_BRAMINIT pass.

16.27. Executing OPT pass (performing simple optimizations).

16.27.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module sobel.
<suppressed ~27 debug messages>

16.27.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sobel'.
Removed a total of 0 cells.

16.27.3. Executing OPT_RMDFF pass (remove dff with constant values).

16.27.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sobel..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

16.27.5. Finished fast OPT passes.

16.28. Executing MEMORY_MAP pass (converting $mem cells to logic and flip-flops).

16.29. Executing OPT pass (performing simple optimizations).

16.29.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module sobel.

16.29.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sobel'.
Removed a total of 0 cells.

16.29.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sobel..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

16.29.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sobel.
    Consolidated identical input bits for $pmux cell $techmap\cam_i2c_cfg.$procmux$1239:
      Old ports: A=4'0000, B=12'000110000111, Y=\cam_i2c_cfg.sbadri_o
      New ports: A=3'000, B=9'001100011, Y={ \cam_i2c_cfg.sbadri_o [3] \cam_i2c_cfg.sbadri_o [1:0] }
      New connections: \cam_i2c_cfg.sbadri_o [2] = \cam_i2c_cfg.sbadri_o [1]
    Consolidated identical input bits for $pmux cell $techmap\cam_i2c_cfg.$procmux$1266:
      Old ports: A=5'01000, B=25'0001010100000110000000001, Y=\cam_i2c_cfg.current_data
      New ports: A=4'1000, B=20'00100100001100000001, Y=\cam_i2c_cfg.current_data [3:0]
      New connections: \cam_i2c_cfg.current_data [4] = \cam_i2c_cfg.current_data [2]
    Consolidated identical input bits for $pmux cell $techmap\cam_i2c_cfg.$procmux$1275:
      Old ports: A=10'0100000011, B=70'1100000000110100000011010000011101000010110100001101000001000100000000, Y=\cam_i2c_cfg.current_reg
      New ports: A=5'00011, B=35'10000110001100111010110110010000000, Y={ \cam_i2c_cfg.current_reg [9] \cam_i2c_cfg.current_reg [6] \cam_i2c_cfg.current_reg [2:0] }
      New connections: { \cam_i2c_cfg.current_reg [8:7] \cam_i2c_cfg.current_reg [5:3] } = 5'10000
    Consolidated identical input bits for $mux cell $techmap\cam_i2c_cfg.$ternary$../../rtl/sobel/../i2c_fsm/i2c_fsm.sv:147$499:
      Old ports: A=4'0111, B=4'1000, Y=$techmap\cam_i2c_cfg.$ternary$../../rtl/sobel/../i2c_fsm/i2c_fsm.sv:147$499_Y
      New ports: A=2'01, B=2'10, Y={ $techmap\cam_i2c_cfg.$ternary$../../rtl/sobel/../i2c_fsm/i2c_fsm.sv:147$499_Y [3] $techmap\cam_i2c_cfg.$ternary$../../rtl/sobel/../i2c_fsm/i2c_fsm.sv:147$499_Y [0] }
      New connections: $techmap\cam_i2c_cfg.$ternary$../../rtl/sobel/../i2c_fsm/i2c_fsm.sv:147$499_Y [2:1] = { $techmap\cam_i2c_cfg.$ternary$../../rtl/sobel/../i2c_fsm/i2c_fsm.sv:147$499_Y [0] $techmap\cam_i2c_cfg.$ternary$../../rtl/sobel/../i2c_fsm/i2c_fsm.sv:147$499_Y [0] }
  Optimizing cells in module \sobel.
Performed a total of 4 changes.

16.29.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sobel'.
Removed a total of 0 cells.

16.29.6. Executing OPT_RMDFF pass (remove dff with constant values).

16.29.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sobel..

16.29.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module sobel.

16.29.9. Rerunning OPT passes. (Maybe there is more to do..)

16.29.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sobel..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

16.29.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sobel.
Performed a total of 0 changes.

16.29.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sobel'.
Removed a total of 0 cells.

16.29.13. Executing OPT_RMDFF pass (remove dff with constant values).

16.29.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sobel..

16.29.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module sobel.

16.29.16. Finished OPT passes. (There is nothing left to do.)

16.30. Executing TECHMAP pass (map to technology primitives).

16.30.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

16.30.2. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/ice40/arith_map.v
Parsing Verilog input from `/usr/bin/../share/yosys/ice40/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ice40_alu'.
Successfully finished Verilog frontend.

16.30.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $tribuf.
Using extmapper simplemap for cells of type $lut.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $reduce_or.
Using template $paramod\_90_pmux\WIDTH=4\S_WIDTH=9 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=4\S_WIDTH=5 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=5\S_WIDTH=7 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=8\S_WIDTH=6 for cells of type $pmux.
Using extmapper simplemap for cells of type $logic_not.
Using template $paramod\_90_pmux\WIDTH=3\S_WIDTH=3 for cells of type $pmux.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $not.
No more expansions possible.
<suppressed ~169 debug messages>

16.31. Executing ICE40_OPT pass (performing simple optimizations).

16.31.1. Running ICE40 specific optimizations.

16.31.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module sobel.
<suppressed ~312 debug messages>

16.31.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sobel'.
<suppressed ~129 debug messages>
Removed a total of 43 cells.

16.31.4. Executing OPT_RMDFF pass (remove dff with constant values).

16.31.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sobel..
Removed 0 unused cells and 197 unused wires.
<suppressed ~1 debug messages>

16.31.6. Rerunning OPT passes. (Removed registers in this run.)

16.31.7. Running ICE40 specific optimizations.

16.31.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module sobel.

16.31.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sobel'.
Removed a total of 0 cells.

16.31.10. Executing OPT_RMDFF pass (remove dff with constant values).

16.31.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sobel..

16.31.12. Finished OPT passes. (There is nothing left to do.)

16.32. Executing DFFSR2DFF pass (mapping DFFSR cells to simpler FFs).

16.33. Executing DFF2DFFE pass (transform $dff to $dffe where applicable).
Selected cell types for direct conversion:
  $_DFF_PP1_ -> $__DFFE_PP1
  $_DFF_PP0_ -> $__DFFE_PP0
  $_DFF_PN1_ -> $__DFFE_PN1
  $_DFF_PN0_ -> $__DFFE_PN0
  $_DFF_NP1_ -> $__DFFE_NP1
  $_DFF_NP0_ -> $__DFFE_NP0
  $_DFF_NN1_ -> $__DFFE_NN1
  $_DFF_NN0_ -> $__DFFE_NN0
  $_DFF_N_ -> $_DFFE_NP_
  $_DFF_P_ -> $_DFFE_PP_
Transforming FF to FF+Enable cells in module sobel:
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1907 to $_DFFE_PP_ for $techmap\cam_i2c_cfg.reg_counter.$0\count_l[2:0] [0] -> \cam_i2c_cfg.reg_counter.count_l [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1908 to $_DFFE_PP_ for $techmap\cam_i2c_cfg.reg_counter.$0\count_l[2:0] [1] -> \cam_i2c_cfg.reg_counter.count_l [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1909 to $_DFFE_PP_ for $techmap\cam_i2c_cfg.reg_counter.$0\count_l[2:0] [2] -> \cam_i2c_cfg.reg_counter.count_l [2].

16.34. Executing TECHMAP pass (map to technology primitives).

16.34.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/usr/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$__DFFE_NN0'.
Generating RTLIL representation for module `\$__DFFE_NN1'.
Generating RTLIL representation for module `\$__DFFE_PN0'.
Generating RTLIL representation for module `\$__DFFE_PN1'.
Generating RTLIL representation for module `\$__DFFE_NP0'.
Generating RTLIL representation for module `\$__DFFE_NP1'.
Generating RTLIL representation for module `\$__DFFE_PP0'.
Generating RTLIL representation for module `\$__DFFE_PP1'.
Successfully finished Verilog frontend.

16.34.2. Continuing TECHMAP pass.
Using template \$_DFF_P_ for cells of type $_DFF_P_.
Using template \$_DFFE_PP_ for cells of type $_DFFE_PP_.
No more expansions possible.
<suppressed ~9 debug messages>

16.35. Executing OPT_EXPR pass (perform const folding).
Optimizing module sobel.
<suppressed ~12 debug messages>

16.36. Executing SIMPLEMAP pass (map simple cells to gate primitives).

16.37. Executing ICE40_FFINIT pass (implement FF init values).
Handling FF init values in sobel.

16.38. Executing ICE40_FFSSR pass (merge synchronous set/reset into FF cells).
Merging set/reset $_MUX_ cells into SB_FFs in sobel.
  Merging $auto$simplemap.cc:277:simplemap_mux$1805 (A=1'0, B=\cam_i2c_cfg.next_state [3], S=\rstn_mclk_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$1801 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1804 (A=1'0, B=\cam_i2c_cfg.next_state [2], S=\rstn_mclk_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$1800 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1911 (A=1'0, B=$techmap\cam_i2c_cfg.reg_counter.$procmux$1329_Y [1], S=\rstn_mclk_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$1908 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1803 (A=1'0, B=\cam_i2c_cfg.next_state [1], S=\rstn_mclk_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$1799 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1802 (A=1'0, B=\cam_i2c_cfg.next_state [0], S=\rstn_mclk_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$1798 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1808 (A=1'0, B=\rstn_mclk_sync.sync_m, S=\rstn_i) into $auto$simplemap.cc:420:simplemap_dff$1807 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1912 (A=1'0, B=$techmap\cam_i2c_cfg.reg_counter.$procmux$1329_Y [2], S=\rstn_mclk_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$1909 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1910 (A=1'0, B=$techmap\cam_i2c_cfg.reg_counter.$procmux$1329_Y [0], S=\rstn_mclk_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$1907 (SB_DFFE).

16.39. Executing ICE40_OPT pass (performing simple optimizations).

16.39.1. Running ICE40 specific optimizations.

16.39.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module sobel.
<suppressed ~45 debug messages>

16.39.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sobel'.
<suppressed ~45 debug messages>
Removed a total of 15 cells.

16.39.4. Executing OPT_RMDFF pass (remove dff with constant values).

16.39.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sobel..
Removed 8 unused cells and 56 unused wires.
<suppressed ~9 debug messages>

16.39.6. Rerunning OPT passes. (Removed registers in this run.)

16.39.7. Running ICE40 specific optimizations.

16.39.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module sobel.

16.39.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sobel'.
Removed a total of 0 cells.

16.39.10. Executing OPT_RMDFF pass (remove dff with constant values).

16.39.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sobel..

16.39.12. Finished OPT passes. (There is nothing left to do.)

16.40. Executing TECHMAP pass (map to technology primitives).

16.40.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/ice40/latches_map.v
Parsing Verilog input from `/usr/bin/../share/yosys/ice40/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

16.40.2. Continuing TECHMAP pass.
No more expansions possible.

16.41. Executing ABC pass (technology mapping using ABC).

16.41.1. Extracting gate netlist of module `\sobel' to `<abc-temp-dir>/input.blif'..
Extracted 196 gates and 208 wires to a netlist network with 10 inputs and 24 outputs.

16.41.1.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + retime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress 
ABC: Total number of equiv classes                =      34.
ABC: Participating nodes from both networks       =      98.
ABC: Participating nodes from the first network   =      34. (  80.95 % of nodes)
ABC: Participating nodes from the second network  =      64. ( 152.38 % of nodes)
ABC: Node pairs (any polarity)                    =      34. (  80.95 % of names can be moved)
ABC: Node pairs (same polarity)                   =      34. (  80.95 % of names can be moved)
ABC: Total runtime =     0.01 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

16.41.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:       82
ABC RESULTS:        internal signals:      174
ABC RESULTS:           input signals:       10
ABC RESULTS:          output signals:       24
Removing temp directory.
Removed 0 unused cells and 137 unused wires.

16.42. Executing TECHMAP pass (map to technology primitives).

16.42.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/usr/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$__DFFE_NN0'.
Generating RTLIL representation for module `\$__DFFE_NN1'.
Generating RTLIL representation for module `\$__DFFE_PN0'.
Generating RTLIL representation for module `\$__DFFE_PN1'.
Generating RTLIL representation for module `\$__DFFE_NP0'.
Generating RTLIL representation for module `\$__DFFE_NP1'.
Generating RTLIL representation for module `\$__DFFE_PP0'.
Generating RTLIL representation for module `\$__DFFE_PP1'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

16.42.2. Continuing TECHMAP pass.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110000100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11111110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101100001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000001101001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100111101000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=1\LUT=2'01 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111101000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001010000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00010100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111111111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000000000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111000001110111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001010101010100 for cells of type $lut.
No more expansions possible.
<suppressed ~337 debug messages>
Removed 0 unused cells and 80 unused wires.

16.43. Executing HIERARCHY pass (managing design hierarchy).

16.43.1. Analyzing design hierarchy..
Top module:  \sobel

16.43.2. Analyzing design hierarchy..
Top module:  \sobel
Removed 0 unused modules.

16.44. Printing statistics.

=== sobel ===

   Number of wires:                135
   Number of wire bits:            332
   Number of public wires:         110
   Number of public wire bits:     307
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 53
     $_TBUF_                         2
     SB_DFF                          1
     SB_DFFESR                       3
     SB_DFFSR                        5
     SB_I2C                          1
     SB_LUT4                        40
     SB_PLL40_PAD                    1

16.45. Executing CHECK pass (checking for obvious problems).
checking module sobel..
found and reported 0 problems.

16.46. Executing JSON backend.

Warnings: 5 unique messages, 6 total
End of script. Logfile hash: 522405835d
CPU: user 0.29s system 0.01s, MEM: 23.75 MB total, 17.95 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 20% 25x read_verilog (0 sec), 16% 18x opt_clean (0 sec), ...
nextpnr-ice40 --up5k --package sg48 --json build/sobel.json --pcf icebreaker.pcf --asc build/sobel.asc
icepack build/sobel.asc build/sobel.bin
