<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\src\tn9k_f18a\fpga\tn9k_f18A\impl\gwsynthesis\tn9k_f18A.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>D:\src\tn9k_f18a\fpga\tn9k_f18A\src\tn9k_f18A.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>D:\src\tn9k_f18a\fpga\tn9k_f18A\src\tn9k_f18A.sdc</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.8.10</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun Apr 30 19:40:30 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2022 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>16912</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>5513</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>12</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td></td>
<td></td>
<td>clk </td>
</tr>
<tr>
<td>clk_100</td>
<td>Generated</td>
<td>9.972</td>
<td>100.286
<td>0.000</td>
<td>4.986</td>
<td>clk </td>
<td>clk</td>
<td>clk_100_w </td>
</tr>
<tr>
<td>clk_50</td>
<td>Generated</td>
<td>19.943</td>
<td>50.143
<td>0.000</td>
<td>9.972</td>
<td>clk_100_w </td>
<td>clk_100</td>
<td>clk_50_w </td>
</tr>
<tr>
<td>clk_25</td>
<td>Generated</td>
<td>39.886</td>
<td>25.071
<td>0.000</td>
<td>19.943</td>
<td>clk_100_w </td>
<td>clk_100</td>
<td>clk_25_w </td>
</tr>
<tr>
<td>clk_125</td>
<td>Generated</td>
<td>7.977</td>
<td>125.357
<td>0.000</td>
<td>3.989</td>
<td>clk_25_w </td>
<td>clk_25</td>
<td>clk_125_w </td>
</tr>
<tr>
<td>clk_100_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>9.972</td>
<td>100.286
<td>0.000</td>
<td>4.986</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>clk_100_inst/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>clk_100_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>19.943</td>
<td>50.143
<td>0.000</td>
<td>9.972</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>clk_100_inst/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>clk_100_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>29.915</td>
<td>33.429
<td>0.000</td>
<td>14.957</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>clk_100_inst/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>clk_125_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>7.977</td>
<td>125.357
<td>0.000</td>
<td>3.989</td>
<td>clk_25_inst/CLKOUT</td>
<td>clk_25</td>
<td>clk_125_inst/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>clk_125_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>15.954</td>
<td>62.679
<td>0.000</td>
<td>7.977</td>
<td>clk_25_inst/CLKOUT</td>
<td>clk_25</td>
<td>clk_125_inst/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>clk_125_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>23.932</td>
<td>41.786
<td>0.000</td>
<td>11.966</td>
<td>clk_25_inst/CLKOUT</td>
<td>clk_25</td>
<td>clk_125_inst/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk_50</td>
<td>50.143(MHz)</td>
<td>51.333(MHz)</td>
<td>10</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>clk_25</td>
<td>25.071(MHz)</td>
<td>38.185(MHz)</td>
<td>9</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk!</h4>
<h4>No timing paths to get frequency of clk_100!</h4>
<h4>No timing paths to get frequency of clk_125!</h4>
<h4>No timing paths to get frequency of clk_100_inst/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of clk_100_inst/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of clk_100_inst/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h4>No timing paths to get frequency of clk_125_inst/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of clk_125_inst/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of clk_125_inst/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_100</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_100</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_50</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_50</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_25</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_25</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_125</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_125</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_100_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_100_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_100_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_100_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_100_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_100_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_125_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_125_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_125_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_125_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_125_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_125_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-6.230</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_tile_b_s[3]_ADBREG_G_0_s/D</td>
<td>clk_50:[R]</td>
<td>clk_25:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>25.743</td>
</tr>
<tr style="color: #FF0000;">
<td>2</td>
<td>-6.061</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_colram_0_0_s/ADA[4]</td>
<td>clk_50:[R]</td>
<td>clk_25:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>25.930</td>
</tr>
<tr style="color: #FF0000;">
<td>3</td>
<td>-5.907</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_colram_0_0_s/ADA[8]</td>
<td>clk_50:[R]</td>
<td>clk_25:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>25.777</td>
</tr>
<tr style="color: #FF0000;">
<td>4</td>
<td>-5.807</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_colram_0_0_s/ADA[7]</td>
<td>clk_50:[R]</td>
<td>clk_25:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>25.677</td>
</tr>
<tr style="color: #FF0000;">
<td>5</td>
<td>-5.591</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_tile_b_s[3]_ADBREG_G_4_s/D</td>
<td>clk_50:[R]</td>
<td>clk_25:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>25.104</td>
</tr>
<tr style="color: #FF0000;">
<td>6</td>
<td>-4.912</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_tile_b_s[3]_ADBREG_G_3_s/D</td>
<td>clk_50:[R]</td>
<td>clk_25:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>24.425</td>
</tr>
<tr style="color: #FF0000;">
<td>7</td>
<td>-4.310</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_tile_b_s[3]_ADBREG_G_5_s/D</td>
<td>clk_50:[R]</td>
<td>clk_25:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>23.823</td>
</tr>
<tr style="color: #FF0000;">
<td>8</td>
<td>-4.266</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_colram_0_0_s/ADA[6]</td>
<td>clk_50:[R]</td>
<td>clk_25:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>24.136</td>
</tr>
<tr style="color: #FF0000;">
<td>9</td>
<td>-3.985</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_colram_0_0_s/ADA[5]</td>
<td>clk_50:[R]</td>
<td>clk_25:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>23.855</td>
</tr>
<tr style="color: #FF0000;">
<td>10</td>
<td>-3.950</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_tile_b_s[3]_ADBREG_G_2_s/D</td>
<td>clk_50:[R]</td>
<td>clk_25:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>23.463</td>
</tr>
<tr style="color: #FF0000;">
<td>11</td>
<td>-3.827</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_colram_0_0_s/ADA[9]</td>
<td>clk_50:[R]</td>
<td>clk_25:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>23.696</td>
</tr>
<tr style="color: #FF0000;">
<td>12</td>
<td>-3.653</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_tile_b_s[3]_ADBREG_G_1_s/D</td>
<td>clk_50:[R]</td>
<td>clk_25:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>23.166</td>
</tr>
<tr>
<td>13</td>
<td>0.462</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/byte_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_reg_0_s0/D</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>19.081</td>
</tr>
<tr>
<td>14</td>
<td>2.269</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/format_2_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/t1_13_s0/D</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>17.274</td>
</tr>
<tr>
<td>15</td>
<td>2.685</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/byte_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_reg_8_s0/D</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>16.858</td>
</tr>
<tr>
<td>16</td>
<td>2.699</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/format_2_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/ea_dst_13_s0/D</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>16.844</td>
</tr>
<tr>
<td>17</td>
<td>2.740</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/gpuram_gpuram_0_0_s/DO[4]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/t1_3_s0/D</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>16.803</td>
</tr>
<tr>
<td>18</td>
<td>2.842</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/mar_low4_3_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/t1_6_s0/D</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>16.701</td>
</tr>
<tr>
<td>19</td>
<td>2.847</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/byte_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_reg_4_s0/D</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>16.696</td>
</tr>
<tr>
<td>20</td>
<td>2.877</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/format_2_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/ea_dst_12_s0/D</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>16.666</td>
</tr>
<tr>
<td>21</td>
<td>2.954</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/ws_addr_1_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/cpu_state_42_s0/D</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>16.589</td>
</tr>
<tr>
<td>22</td>
<td>3.023</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/byte_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_reg_1_s0/D</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>16.520</td>
</tr>
<tr>
<td>23</td>
<td>3.032</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/byte_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_reg_9_s0/D</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>16.511</td>
</tr>
<tr>
<td>24</td>
<td>3.164</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/byte_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_reg_10_s0/D</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>16.379</td>
</tr>
<tr>
<td>25</td>
<td>3.259</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/byte_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_reg_2_s0/D</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>16.284</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.286</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/gwe_reg_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/gpuram_gpuram_0_0_s/WRE</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.333</td>
</tr>
<tr>
<td>2</td>
<td>0.537</td>
<td>f18a_top_inst/inst_f18a/inst_counters/scanline_cnt_8_s2/Q</td>
<td>f18a_top_inst/inst_f18a/inst_counters/sprt_cf_ff_s0/RESET</td>
<td>clk_25:[R]</td>
<td>clk_50:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.582</td>
</tr>
<tr>
<td>3</td>
<td>0.550</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_g/dout_9_s0/Q</td>
<td>dvi_tx_inst/rgb2dvi_inst/u_OSER10_g/D9</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.565</td>
</tr>
<tr>
<td>4</td>
<td>0.550</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_g/dout_6_s0/Q</td>
<td>dvi_tx_inst/rgb2dvi_inst/u_OSER10_g/D6</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.565</td>
</tr>
<tr>
<td>5</td>
<td>0.561</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/trig_start_r_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/fifo_wr_cnt_r_2_s1/RESET</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.576</td>
</tr>
<tr>
<td>6</td>
<td>0.569</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/reg15cnt_snap_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/cnt_sec_sr_11_s0/CE</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.584</td>
</tr>
<tr>
<td>7</td>
<td>0.569</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/reg15cnt_snap_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/cnt_micro_sr_5_s0/CE</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.584</td>
</tr>
<tr>
<td>8</td>
<td>0.569</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/reg15cnt_snap_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/cnt_micro_sr_1_s0/CE</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.584</td>
</tr>
<tr>
<td>9</td>
<td>0.569</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/reg15cnt_snap_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/cnt_micro_sr_0_s0/CE</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.584</td>
</tr>
<tr>
<td>10</td>
<td>0.588</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/spi_din_7_s6/Q</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/spi_din_7_s8/AD[2]</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.603</td>
</tr>
<tr>
<td>11</td>
<td>0.589</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/spi_din_7_s4/Q</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/spi_din_7_s8/AD[1]</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.604</td>
</tr>
<tr>
<td>12</td>
<td>0.590</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/t1_12_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/regfile_regfile_0_0_s/DI[3]</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.605</td>
</tr>
<tr>
<td>13</td>
<td>0.592</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/reg15cnt_snap_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/cnt_milli_sr_5_s0/CE</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.607</td>
</tr>
<tr>
<td>14</td>
<td>0.592</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/reg15cnt_snap_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/cnt_micro_sr_8_s0/CE</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.607</td>
</tr>
<tr>
<td>15</td>
<td>0.599</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/reg15cnt_snap_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/cnt_sec_sr_14_s0/CE</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.614</td>
</tr>
<tr>
<td>16</td>
<td>0.599</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/reg15cnt_snap_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/cnt_milli_sr_8_s0/CE</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.614</td>
</tr>
<tr>
<td>17</td>
<td>0.599</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/reg15cnt_snap_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/cnt_milli_sr_0_s0/CE</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.614</td>
</tr>
<tr>
<td>18</td>
<td>0.599</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/reg15cnt_snap_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/cnt_nano_sr_5_s0/CE</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.614</td>
</tr>
<tr>
<td>19</td>
<td>0.708</td>
<td>f18a_top_inst/inst_f18a/inst_version/timer_r_8_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_version/timer_r_8_s0/D</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>20</td>
<td>0.708</td>
<td>f18a_top_inst/inst_f18a/inst_sprites/shift_en_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_sprites/shift_en_s0/D</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>21</td>
<td>0.708</td>
<td>f18a_top_inst/inst_f18a/inst_sprites/x_expand_3_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_sprites/x_expand_3_s0/D</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>22</td>
<td>0.708</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/bml_xcnt_r_1_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/bml_xcnt_r_1_s0/D</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>23</td>
<td>0.708</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/bml_xloc_r_3_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/bml_xloc_r_3_s0/D</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>24</td>
<td>0.708</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/bml_xloc_r_2_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/bml_xloc_r_2_s0/D</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>25</td>
<td>0.708</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/bml_xloc_r_0_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/bml_xloc_r_0_s0/D</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>8.644</td>
<td>9.894</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_50</td>
<td>f18a_top_inst/reset_n_i_r_s0</td>
</tr>
<tr>
<td>2</td>
<td>8.644</td>
<td>9.894</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_50</td>
<td>f18a_top_inst/reset_n_r_s0</td>
</tr>
<tr>
<td>3</td>
<td>8.644</td>
<td>9.894</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_50</td>
<td>f18a_top_inst/gromdiv_r_2_s0</td>
</tr>
<tr>
<td>4</td>
<td>8.644</td>
<td>9.894</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_50</td>
<td>f18a_top_inst/cpudiv_r_2_s0</td>
</tr>
<tr>
<td>5</td>
<td>8.644</td>
<td>9.894</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_50</td>
<td>f18a_top_inst/inst_f18a/inst_vram/inst_ram/ram_ram_0_3_s</td>
</tr>
<tr>
<td>6</td>
<td>8.644</td>
<td>9.894</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_50</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/cnt_micro_r_0_s0</td>
</tr>
<tr>
<td>7</td>
<td>8.644</td>
<td>9.894</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_50</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/cnt_milli_sr_9_s0</td>
</tr>
<tr>
<td>8</td>
<td>8.644</td>
<td>9.894</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_50</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/reg10t2ntba_3_s0</td>
</tr>
<tr>
<td>9</td>
<td>8.644</td>
<td>9.894</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_50</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/dma_src_lsb_r_7_s0</td>
</tr>
<tr>
<td>10</td>
<td>8.644</td>
<td>9.894</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_50</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/inst_divide/rl_14_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.230</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.930</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.700</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_tile_b_s[3]_ADBREG_G_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1693</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.187</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C24[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0/CLK</td>
</tr>
<tr>
<td>20.645</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>77</td>
<td>R8C24[1][B]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0/Q</td>
</tr>
<tr>
<td>23.309</td>
<td>2.664</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C33[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/addr2_8_s0/I2</td>
</tr>
<tr>
<td>24.408</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>128</td>
<td>R20C33[1][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/addr2_8_s0/F</td>
</tr>
<tr>
<td>30.176</td>
<td>5.768</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R23C21</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_linebuf2_9_1_s/AD[0]</td>
</tr>
<tr>
<td>30.435</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C21</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_linebuf2_9_1_s/DO[3]</td>
</tr>
<tr>
<td>33.352</td>
<td>2.916</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C38[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s24/I0</td>
</tr>
<tr>
<td>34.451</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C38[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s24/F</td>
</tr>
<tr>
<td>34.451</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C38[3][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s11/I1</td>
</tr>
<tr>
<td>34.600</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C38[3][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s11/O</td>
</tr>
<tr>
<td>34.600</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C38[2][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s5/I0</td>
</tr>
<tr>
<td>34.763</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C38[2][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s5/O</td>
</tr>
<tr>
<td>34.763</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C38[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s2/I0</td>
</tr>
<tr>
<td>34.926</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C38[1][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s2/O</td>
</tr>
<tr>
<td>34.926</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C38[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s0/I1</td>
</tr>
<tr>
<td>35.089</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C38[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s0/O</td>
</tr>
<tr>
<td>37.051</td>
<td>1.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C28[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s8/I1</td>
</tr>
<tr>
<td>38.083</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[1][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s8/F</td>
</tr>
<tr>
<td>38.904</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C28[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s5/I1</td>
</tr>
<tr>
<td>39.936</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C28[0][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s5/F</td>
</tr>
<tr>
<td>41.422</td>
<td>1.486</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_5_s1/I2</td>
</tr>
<tr>
<td>42.048</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C27[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_5_s1/F</td>
</tr>
<tr>
<td>43.187</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_5_s0/I0</td>
</tr>
<tr>
<td>44.009</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C27[0][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_5_s0/F</td>
</tr>
<tr>
<td>45.930</td>
<td>1.920</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C29[0][B]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_color/colram_tile_b_s[3]_ADBREG_G_0_s/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>39.886</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>175</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>40.130</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C29[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_tile_b_s[3]_ADBREG_G_0_s/CLK</td>
</tr>
<tr>
<td>40.100</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_tile_b_s[3]_ADBREG_G_0_s</td>
</tr>
<tr>
<td>39.700</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C29[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_tile_b_s[3]_ADBREG_G_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.607, 25.666%; route: 18.677, 72.553%; tC2Q: 0.458, 1.780%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.061</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>46.117</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.057</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_colram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1693</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.187</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C24[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0/CLK</td>
</tr>
<tr>
<td>20.645</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>77</td>
<td>R8C24[1][B]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0/Q</td>
</tr>
<tr>
<td>23.309</td>
<td>2.664</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C33[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/addr2_8_s0/I2</td>
</tr>
<tr>
<td>24.408</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>128</td>
<td>R20C33[1][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/addr2_8_s0/F</td>
</tr>
<tr>
<td>30.176</td>
<td>5.768</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R23C21</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_linebuf2_9_1_s/AD[0]</td>
</tr>
<tr>
<td>30.435</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C21</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_linebuf2_9_1_s/DO[3]</td>
</tr>
<tr>
<td>33.352</td>
<td>2.916</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C38[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s24/I0</td>
</tr>
<tr>
<td>34.451</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C38[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s24/F</td>
</tr>
<tr>
<td>34.451</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C38[3][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s11/I1</td>
</tr>
<tr>
<td>34.600</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C38[3][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s11/O</td>
</tr>
<tr>
<td>34.600</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C38[2][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s5/I0</td>
</tr>
<tr>
<td>34.763</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C38[2][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s5/O</td>
</tr>
<tr>
<td>34.763</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C38[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s2/I0</td>
</tr>
<tr>
<td>34.926</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C38[1][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s2/O</td>
</tr>
<tr>
<td>34.926</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C38[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s0/I1</td>
</tr>
<tr>
<td>35.089</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C38[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s0/O</td>
</tr>
<tr>
<td>37.051</td>
<td>1.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C28[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s8/I1</td>
</tr>
<tr>
<td>38.083</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[1][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s8/F</td>
</tr>
<tr>
<td>38.904</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C28[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s5/I1</td>
</tr>
<tr>
<td>39.936</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C28[0][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s5/F</td>
</tr>
<tr>
<td>41.422</td>
<td>1.486</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_5_s1/I2</td>
</tr>
<tr>
<td>42.048</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C27[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_5_s1/F</td>
</tr>
<tr>
<td>43.187</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_5_s0/I0</td>
</tr>
<tr>
<td>44.009</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C27[0][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_5_s0/F</td>
</tr>
<tr>
<td>46.117</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_color/colram_colram_0_0_s/ADA[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>39.886</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>175</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>40.130</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_colram_0_0_s/CLKA</td>
</tr>
<tr>
<td>40.100</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_colram_0_0_s</td>
</tr>
<tr>
<td>40.057</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_colram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.607, 25.481%; route: 18.865, 72.752%; tC2Q: 0.458, 1.768%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.907</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.963</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.057</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_colram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1693</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.187</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C24[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0/CLK</td>
</tr>
<tr>
<td>20.645</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>77</td>
<td>R8C24[1][B]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0/Q</td>
</tr>
<tr>
<td>23.309</td>
<td>2.664</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C33[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/addr2_8_s0/I2</td>
</tr>
<tr>
<td>24.408</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>128</td>
<td>R20C33[1][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/addr2_8_s0/F</td>
</tr>
<tr>
<td>30.176</td>
<td>5.768</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R23C21</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_linebuf2_9_1_s/AD[0]</td>
</tr>
<tr>
<td>30.435</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C21</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_linebuf2_9_1_s/DO[3]</td>
</tr>
<tr>
<td>33.352</td>
<td>2.916</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C38[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s24/I0</td>
</tr>
<tr>
<td>34.451</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C38[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s24/F</td>
</tr>
<tr>
<td>34.451</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C38[3][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s11/I1</td>
</tr>
<tr>
<td>34.600</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C38[3][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s11/O</td>
</tr>
<tr>
<td>34.600</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C38[2][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s5/I0</td>
</tr>
<tr>
<td>34.763</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C38[2][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s5/O</td>
</tr>
<tr>
<td>34.763</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C38[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s2/I0</td>
</tr>
<tr>
<td>34.926</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C38[1][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s2/O</td>
</tr>
<tr>
<td>34.926</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C38[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s0/I1</td>
</tr>
<tr>
<td>35.089</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C38[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s0/O</td>
</tr>
<tr>
<td>37.051</td>
<td>1.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C28[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s8/I1</td>
</tr>
<tr>
<td>38.083</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[1][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s8/F</td>
</tr>
<tr>
<td>38.904</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C28[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s5/I1</td>
</tr>
<tr>
<td>39.936</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C28[0][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s5/F</td>
</tr>
<tr>
<td>41.422</td>
<td>1.486</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[3][A]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_1_s1/I2</td>
</tr>
<tr>
<td>42.048</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C27[3][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_1_s1/F</td>
</tr>
<tr>
<td>43.017</td>
<td>0.969</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C27[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_1_s0/I0</td>
</tr>
<tr>
<td>43.839</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C27[1][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_1_s0/F</td>
</tr>
<tr>
<td>45.963</td>
<td>2.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_color/colram_colram_0_0_s/ADA[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>39.886</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>175</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>40.130</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_colram_0_0_s/CLKA</td>
</tr>
<tr>
<td>40.100</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_colram_0_0_s</td>
</tr>
<tr>
<td>40.057</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_colram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.607, 25.632%; route: 18.711, 72.589%; tC2Q: 0.458, 1.778%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.807</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.864</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.057</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_colram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1693</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.187</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C24[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0/CLK</td>
</tr>
<tr>
<td>20.645</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>77</td>
<td>R8C24[1][B]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0/Q</td>
</tr>
<tr>
<td>23.309</td>
<td>2.664</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C33[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/addr2_8_s0/I2</td>
</tr>
<tr>
<td>24.408</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>128</td>
<td>R20C33[1][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/addr2_8_s0/F</td>
</tr>
<tr>
<td>30.176</td>
<td>5.768</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R23C21</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_linebuf2_9_1_s/AD[0]</td>
</tr>
<tr>
<td>30.435</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C21</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_linebuf2_9_1_s/DO[3]</td>
</tr>
<tr>
<td>33.352</td>
<td>2.916</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C38[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s24/I0</td>
</tr>
<tr>
<td>34.451</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C38[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s24/F</td>
</tr>
<tr>
<td>34.451</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C38[3][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s11/I1</td>
</tr>
<tr>
<td>34.600</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C38[3][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s11/O</td>
</tr>
<tr>
<td>34.600</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C38[2][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s5/I0</td>
</tr>
<tr>
<td>34.763</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C38[2][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s5/O</td>
</tr>
<tr>
<td>34.763</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C38[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s2/I0</td>
</tr>
<tr>
<td>34.926</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C38[1][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s2/O</td>
</tr>
<tr>
<td>34.926</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C38[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s0/I1</td>
</tr>
<tr>
<td>35.089</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C38[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s0/O</td>
</tr>
<tr>
<td>37.051</td>
<td>1.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C28[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s8/I1</td>
</tr>
<tr>
<td>38.083</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[1][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s8/F</td>
</tr>
<tr>
<td>38.904</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C28[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s5/I1</td>
</tr>
<tr>
<td>39.936</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C28[0][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s5/F</td>
</tr>
<tr>
<td>40.757</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C28[3][A]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_2_s1/I2</td>
</tr>
<tr>
<td>41.789</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C28[3][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_2_s1/F</td>
</tr>
<tr>
<td>42.764</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C28[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_2_s0/I0</td>
</tr>
<tr>
<td>43.586</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C28[0][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_2_s0/F</td>
</tr>
<tr>
<td>45.864</td>
<td>2.278</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_color/colram_colram_0_0_s/ADA[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>39.886</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>175</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>40.130</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_colram_0_0_s/CLKA</td>
</tr>
<tr>
<td>40.100</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_colram_0_0_s</td>
</tr>
<tr>
<td>40.057</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_colram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.013, 27.313%; route: 18.206, 70.902%; tC2Q: 0.458, 1.785%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.591</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.291</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.700</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_tile_b_s[3]_ADBREG_G_4_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1693</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.187</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C24[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0/CLK</td>
</tr>
<tr>
<td>20.645</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>77</td>
<td>R8C24[1][B]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0/Q</td>
</tr>
<tr>
<td>23.309</td>
<td>2.664</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C33[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/addr2_8_s0/I2</td>
</tr>
<tr>
<td>24.408</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>128</td>
<td>R20C33[1][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/addr2_8_s0/F</td>
</tr>
<tr>
<td>30.176</td>
<td>5.768</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R23C21</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_linebuf2_9_1_s/AD[0]</td>
</tr>
<tr>
<td>30.435</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C21</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_linebuf2_9_1_s/DO[3]</td>
</tr>
<tr>
<td>33.352</td>
<td>2.916</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C38[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s24/I0</td>
</tr>
<tr>
<td>34.451</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C38[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s24/F</td>
</tr>
<tr>
<td>34.451</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C38[3][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s11/I1</td>
</tr>
<tr>
<td>34.600</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C38[3][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s11/O</td>
</tr>
<tr>
<td>34.600</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C38[2][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s5/I0</td>
</tr>
<tr>
<td>34.763</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C38[2][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s5/O</td>
</tr>
<tr>
<td>34.763</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C38[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s2/I0</td>
</tr>
<tr>
<td>34.926</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C38[1][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s2/O</td>
</tr>
<tr>
<td>34.926</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C38[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s0/I1</td>
</tr>
<tr>
<td>35.089</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C38[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s0/O</td>
</tr>
<tr>
<td>37.051</td>
<td>1.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C28[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s8/I1</td>
</tr>
<tr>
<td>38.083</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[1][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s8/F</td>
</tr>
<tr>
<td>38.904</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C28[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s5/I1</td>
</tr>
<tr>
<td>39.936</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C28[0][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s5/F</td>
</tr>
<tr>
<td>41.422</td>
<td>1.486</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[3][A]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_1_s1/I2</td>
</tr>
<tr>
<td>42.048</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C27[3][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_1_s1/F</td>
</tr>
<tr>
<td>43.017</td>
<td>0.969</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C27[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_1_s0/I0</td>
</tr>
<tr>
<td>43.839</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C27[1][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_1_s0/F</td>
</tr>
<tr>
<td>45.291</td>
<td>1.452</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C29[0][B]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_color/colram_tile_b_s[3]_ADBREG_G_4_s/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>39.886</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>175</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>40.130</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C29[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_tile_b_s[3]_ADBREG_G_4_s/CLK</td>
</tr>
<tr>
<td>40.100</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_tile_b_s[3]_ADBREG_G_4_s</td>
</tr>
<tr>
<td>39.700</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C29[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_tile_b_s[3]_ADBREG_G_4_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.607, 26.319%; route: 18.039, 71.855%; tC2Q: 0.458, 1.826%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.912</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.611</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.700</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_tile_b_s[3]_ADBREG_G_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1693</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.187</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C24[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0/CLK</td>
</tr>
<tr>
<td>20.645</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>77</td>
<td>R8C24[1][B]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0/Q</td>
</tr>
<tr>
<td>23.309</td>
<td>2.664</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C33[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/addr2_8_s0/I2</td>
</tr>
<tr>
<td>24.408</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>128</td>
<td>R20C33[1][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/addr2_8_s0/F</td>
</tr>
<tr>
<td>30.176</td>
<td>5.768</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R23C21</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_linebuf2_9_1_s/AD[0]</td>
</tr>
<tr>
<td>30.435</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C21</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_linebuf2_9_1_s/DO[3]</td>
</tr>
<tr>
<td>33.352</td>
<td>2.916</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C38[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s24/I0</td>
</tr>
<tr>
<td>34.451</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C38[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s24/F</td>
</tr>
<tr>
<td>34.451</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C38[3][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s11/I1</td>
</tr>
<tr>
<td>34.600</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C38[3][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s11/O</td>
</tr>
<tr>
<td>34.600</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C38[2][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s5/I0</td>
</tr>
<tr>
<td>34.763</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C38[2][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s5/O</td>
</tr>
<tr>
<td>34.763</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C38[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s2/I0</td>
</tr>
<tr>
<td>34.926</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C38[1][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s2/O</td>
</tr>
<tr>
<td>34.926</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C38[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s0/I1</td>
</tr>
<tr>
<td>35.089</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C38[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s0/O</td>
</tr>
<tr>
<td>37.051</td>
<td>1.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C28[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s8/I1</td>
</tr>
<tr>
<td>38.083</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[1][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s8/F</td>
</tr>
<tr>
<td>38.904</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C28[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s5/I1</td>
</tr>
<tr>
<td>39.936</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C28[0][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s5/F</td>
</tr>
<tr>
<td>40.757</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C28[3][A]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_2_s1/I2</td>
</tr>
<tr>
<td>41.789</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C28[3][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_2_s1/F</td>
</tr>
<tr>
<td>42.764</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C28[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_2_s0/I0</td>
</tr>
<tr>
<td>43.566</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R8C28[0][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_2_s0/F</td>
</tr>
<tr>
<td>44.611</td>
<td>1.046</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C29[1][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_color/colram_tile_b_s[3]_ADBREG_G_3_s/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>39.886</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>175</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>40.130</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C29[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_tile_b_s[3]_ADBREG_G_3_s/CLK</td>
</tr>
<tr>
<td>40.100</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_tile_b_s[3]_ADBREG_G_3_s</td>
</tr>
<tr>
<td>39.700</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C29[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_tile_b_s[3]_ADBREG_G_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.993, 28.632%; route: 16.973, 69.492%; tC2Q: 0.458, 1.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.310</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.010</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.700</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_tile_b_s[3]_ADBREG_G_5_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1693</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.187</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C24[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0/CLK</td>
</tr>
<tr>
<td>20.645</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>77</td>
<td>R8C24[1][B]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0/Q</td>
</tr>
<tr>
<td>23.309</td>
<td>2.664</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C33[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/addr2_8_s0/I2</td>
</tr>
<tr>
<td>24.408</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>128</td>
<td>R20C33[1][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/addr2_8_s0/F</td>
</tr>
<tr>
<td>30.176</td>
<td>5.768</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R23C21</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_linebuf2_9_1_s/AD[0]</td>
</tr>
<tr>
<td>30.435</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C21</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_linebuf2_9_1_s/DO[3]</td>
</tr>
<tr>
<td>33.352</td>
<td>2.916</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C38[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s24/I0</td>
</tr>
<tr>
<td>34.451</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C38[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s24/F</td>
</tr>
<tr>
<td>34.451</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C38[3][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s11/I1</td>
</tr>
<tr>
<td>34.600</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C38[3][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s11/O</td>
</tr>
<tr>
<td>34.600</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C38[2][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s5/I0</td>
</tr>
<tr>
<td>34.763</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C38[2][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s5/O</td>
</tr>
<tr>
<td>34.763</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C38[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s2/I0</td>
</tr>
<tr>
<td>34.926</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C38[1][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s2/O</td>
</tr>
<tr>
<td>34.926</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C38[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s0/I1</td>
</tr>
<tr>
<td>35.089</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C38[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s0/O</td>
</tr>
<tr>
<td>37.051</td>
<td>1.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C28[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s8/I1</td>
</tr>
<tr>
<td>38.083</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[1][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s8/F</td>
</tr>
<tr>
<td>38.904</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C28[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s5/I1</td>
</tr>
<tr>
<td>39.930</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R9C28[0][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s5/F</td>
</tr>
<tr>
<td>40.359</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C27[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s1/I2</td>
</tr>
<tr>
<td>40.985</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C27[0][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s1/F</td>
</tr>
<tr>
<td>40.990</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[2][B]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s0/I0</td>
</tr>
<tr>
<td>42.089</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C27[2][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s0/F</td>
</tr>
<tr>
<td>44.010</td>
<td>1.920</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C29[0][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_color/colram_tile_b_s[3]_ADBREG_G_5_s/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>39.886</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>175</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>40.130</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C29[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_tile_b_s[3]_ADBREG_G_5_s/CLK</td>
</tr>
<tr>
<td>40.100</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_tile_b_s[3]_ADBREG_G_5_s</td>
</tr>
<tr>
<td>39.700</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C29[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_tile_b_s[3]_ADBREG_G_5_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.878, 28.872%; route: 16.486, 69.204%; tC2Q: 0.458, 1.924%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.266</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.322</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.057</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_colram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1693</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.187</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C24[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0/CLK</td>
</tr>
<tr>
<td>20.645</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>77</td>
<td>R8C24[1][B]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0/Q</td>
</tr>
<tr>
<td>23.309</td>
<td>2.664</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C33[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/addr2_8_s0/I2</td>
</tr>
<tr>
<td>24.408</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>128</td>
<td>R20C33[1][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/addr2_8_s0/F</td>
</tr>
<tr>
<td>30.176</td>
<td>5.768</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R23C21</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_linebuf2_9_1_s/AD[0]</td>
</tr>
<tr>
<td>30.435</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C21</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_linebuf2_9_1_s/DO[3]</td>
</tr>
<tr>
<td>33.352</td>
<td>2.916</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C38[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s24/I0</td>
</tr>
<tr>
<td>34.451</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C38[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s24/F</td>
</tr>
<tr>
<td>34.451</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C38[3][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s11/I1</td>
</tr>
<tr>
<td>34.600</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C38[3][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s11/O</td>
</tr>
<tr>
<td>34.600</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C38[2][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s5/I0</td>
</tr>
<tr>
<td>34.763</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C38[2][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s5/O</td>
</tr>
<tr>
<td>34.763</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C38[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s2/I0</td>
</tr>
<tr>
<td>34.926</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C38[1][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s2/O</td>
</tr>
<tr>
<td>34.926</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C38[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s0/I1</td>
</tr>
<tr>
<td>35.089</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C38[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s0/O</td>
</tr>
<tr>
<td>37.051</td>
<td>1.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C28[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s8/I1</td>
</tr>
<tr>
<td>38.083</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[1][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s8/F</td>
</tr>
<tr>
<td>38.904</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C28[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s5/I1</td>
</tr>
<tr>
<td>39.930</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R9C28[0][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s5/F</td>
</tr>
<tr>
<td>40.355</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C28[2][B]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_3_s1/I2</td>
</tr>
<tr>
<td>41.177</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C28[2][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_3_s1/F</td>
</tr>
<tr>
<td>41.182</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C28[3][A]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_3_s0/I0</td>
</tr>
<tr>
<td>42.214</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C28[3][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_3_s0/F</td>
</tr>
<tr>
<td>44.322</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_color/colram_colram_0_0_s/ADA[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>39.886</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>175</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>40.130</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_colram_0_0_s/CLKA</td>
</tr>
<tr>
<td>40.100</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_colram_0_0_s</td>
</tr>
<tr>
<td>40.057</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_colram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.007, 29.033%; route: 16.670, 69.068%; tC2Q: 0.458, 1.899%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.985</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.042</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.057</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_colram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1693</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.187</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C24[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0/CLK</td>
</tr>
<tr>
<td>20.645</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>77</td>
<td>R8C24[1][B]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0/Q</td>
</tr>
<tr>
<td>23.309</td>
<td>2.664</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C33[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/addr2_8_s0/I2</td>
</tr>
<tr>
<td>24.408</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>128</td>
<td>R20C33[1][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/addr2_8_s0/F</td>
</tr>
<tr>
<td>30.679</td>
<td>6.271</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R23C20</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_linebuf2_9_0_s/AD[0]</td>
</tr>
<tr>
<td>30.938</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C20</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_linebuf2_9_0_s/DO[1]</td>
</tr>
<tr>
<td>34.339</td>
<td>3.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C43[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_31_G[0]_s24/I0</td>
</tr>
<tr>
<td>35.438</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C43[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_31_G[0]_s24/F</td>
</tr>
<tr>
<td>35.438</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C43[3][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_31_G[0]_s11/I1</td>
</tr>
<tr>
<td>35.587</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C43[3][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_31_G[0]_s11/O</td>
</tr>
<tr>
<td>35.587</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C43[2][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_31_G[0]_s5/I0</td>
</tr>
<tr>
<td>35.750</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C43[2][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_31_G[0]_s5/O</td>
</tr>
<tr>
<td>35.750</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C43[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_31_G[0]_s2/I0</td>
</tr>
<tr>
<td>35.913</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C43[1][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_31_G[0]_s2/O</td>
</tr>
<tr>
<td>35.913</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C43[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_31_G[0]_s0/I1</td>
</tr>
<tr>
<td>36.076</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C43[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_31_G[0]_s0/O</td>
</tr>
<tr>
<td>37.369</td>
<td>1.293</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C34[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_4_s3/I0</td>
</tr>
<tr>
<td>38.191</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C34[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_4_s3/F</td>
</tr>
<tr>
<td>40.464</td>
<td>2.273</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C28[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_4_s1/I1</td>
</tr>
<tr>
<td>41.286</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C28[0][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_4_s1/F</td>
</tr>
<tr>
<td>41.291</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C28[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_4_s0/I0</td>
</tr>
<tr>
<td>41.917</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C28[1][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_4_s0/F</td>
</tr>
<tr>
<td>44.042</td>
<td>2.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_color/colram_colram_0_0_s/ADA[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>39.886</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>175</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>40.130</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_colram_0_0_s/CLKA</td>
</tr>
<tr>
<td>40.100</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_colram_0_0_s</td>
</tr>
<tr>
<td>40.057</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_colram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.365, 22.491%; route: 18.031, 75.588%; tC2Q: 0.458, 1.921%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.950</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>43.650</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.700</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_tile_b_s[3]_ADBREG_G_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1693</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.187</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C24[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0/CLK</td>
</tr>
<tr>
<td>20.645</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>77</td>
<td>R8C24[1][B]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0/Q</td>
</tr>
<tr>
<td>23.309</td>
<td>2.664</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C33[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/addr2_8_s0/I2</td>
</tr>
<tr>
<td>24.408</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>128</td>
<td>R20C33[1][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/addr2_8_s0/F</td>
</tr>
<tr>
<td>30.176</td>
<td>5.768</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R23C21</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_linebuf2_9_1_s/AD[0]</td>
</tr>
<tr>
<td>30.435</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C21</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_linebuf2_9_1_s/DO[3]</td>
</tr>
<tr>
<td>33.352</td>
<td>2.916</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C38[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s24/I0</td>
</tr>
<tr>
<td>34.451</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C38[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s24/F</td>
</tr>
<tr>
<td>34.451</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C38[3][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s11/I1</td>
</tr>
<tr>
<td>34.600</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C38[3][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s11/O</td>
</tr>
<tr>
<td>34.600</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C38[2][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s5/I0</td>
</tr>
<tr>
<td>34.763</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C38[2][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s5/O</td>
</tr>
<tr>
<td>34.763</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C38[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s2/I0</td>
</tr>
<tr>
<td>34.926</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C38[1][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s2/O</td>
</tr>
<tr>
<td>34.926</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C38[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s0/I1</td>
</tr>
<tr>
<td>35.089</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C38[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s0/O</td>
</tr>
<tr>
<td>37.051</td>
<td>1.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C28[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s8/I1</td>
</tr>
<tr>
<td>38.083</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[1][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s8/F</td>
</tr>
<tr>
<td>38.904</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C28[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s5/I1</td>
</tr>
<tr>
<td>39.930</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R9C28[0][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s5/F</td>
</tr>
<tr>
<td>40.355</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C28[2][B]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_3_s1/I2</td>
</tr>
<tr>
<td>41.177</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C28[2][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_3_s1/F</td>
</tr>
<tr>
<td>41.182</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C28[3][A]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_3_s0/I0</td>
</tr>
<tr>
<td>42.214</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C28[3][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_3_s0/F</td>
</tr>
<tr>
<td>43.650</td>
<td>1.436</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C29[0][B]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_color/colram_tile_b_s[3]_ADBREG_G_2_s/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>39.886</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>175</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>40.130</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_tile_b_s[3]_ADBREG_G_2_s/CLK</td>
</tr>
<tr>
<td>40.100</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_tile_b_s[3]_ADBREG_G_2_s</td>
</tr>
<tr>
<td>39.700</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C29[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_tile_b_s[3]_ADBREG_G_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.007, 29.864%; route: 15.998, 68.182%; tC2Q: 0.458, 1.953%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.827</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>43.883</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.057</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_colram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1693</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.187</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C24[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0/CLK</td>
</tr>
<tr>
<td>20.645</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>77</td>
<td>R8C24[1][B]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0/Q</td>
</tr>
<tr>
<td>23.309</td>
<td>2.664</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C33[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/addr2_8_s0/I2</td>
</tr>
<tr>
<td>24.408</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>128</td>
<td>R20C33[1][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/addr2_8_s0/F</td>
</tr>
<tr>
<td>30.176</td>
<td>5.768</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R23C21</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_linebuf2_9_1_s/AD[0]</td>
</tr>
<tr>
<td>30.435</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C21</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_linebuf2_9_1_s/DO[3]</td>
</tr>
<tr>
<td>33.352</td>
<td>2.916</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C38[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s24/I0</td>
</tr>
<tr>
<td>34.451</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C38[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s24/F</td>
</tr>
<tr>
<td>34.451</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C38[3][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s11/I1</td>
</tr>
<tr>
<td>34.600</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C38[3][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s11/O</td>
</tr>
<tr>
<td>34.600</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C38[2][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s5/I0</td>
</tr>
<tr>
<td>34.763</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C38[2][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s5/O</td>
</tr>
<tr>
<td>34.763</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C38[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s2/I0</td>
</tr>
<tr>
<td>34.926</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C38[1][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s2/O</td>
</tr>
<tr>
<td>34.926</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C38[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s0/I1</td>
</tr>
<tr>
<td>35.089</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C38[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s0/O</td>
</tr>
<tr>
<td>37.051</td>
<td>1.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C28[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s8/I1</td>
</tr>
<tr>
<td>38.083</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[1][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s8/F</td>
</tr>
<tr>
<td>38.904</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C28[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s5/I1</td>
</tr>
<tr>
<td>39.930</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R9C28[0][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s5/F</td>
</tr>
<tr>
<td>40.359</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C27[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s1/I2</td>
</tr>
<tr>
<td>40.985</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C27[0][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s1/F</td>
</tr>
<tr>
<td>40.990</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[2][B]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s0/I0</td>
</tr>
<tr>
<td>42.089</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C27[2][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s0/F</td>
</tr>
<tr>
<td>43.883</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_color/colram_colram_0_0_s/ADA[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>39.886</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>175</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>40.130</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_colram_0_0_s/CLKA</td>
</tr>
<tr>
<td>40.100</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_colram_0_0_s</td>
</tr>
<tr>
<td>40.057</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_colram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.878, 29.026%; route: 16.360, 69.039%; tC2Q: 0.458, 1.934%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.653</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>43.353</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.700</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_tile_b_s[3]_ADBREG_G_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1693</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.187</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C24[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0/CLK</td>
</tr>
<tr>
<td>20.645</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>77</td>
<td>R8C24[1][B]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0/Q</td>
</tr>
<tr>
<td>23.309</td>
<td>2.664</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C33[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/addr2_8_s0/I2</td>
</tr>
<tr>
<td>24.408</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>128</td>
<td>R20C33[1][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/addr2_8_s0/F</td>
</tr>
<tr>
<td>30.679</td>
<td>6.271</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R23C20</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_linebuf2_9_0_s/AD[0]</td>
</tr>
<tr>
<td>30.938</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C20</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_linebuf2_9_0_s/DO[1]</td>
</tr>
<tr>
<td>34.339</td>
<td>3.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C43[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_31_G[0]_s24/I0</td>
</tr>
<tr>
<td>35.438</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C43[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_31_G[0]_s24/F</td>
</tr>
<tr>
<td>35.438</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C43[3][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_31_G[0]_s11/I1</td>
</tr>
<tr>
<td>35.587</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C43[3][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_31_G[0]_s11/O</td>
</tr>
<tr>
<td>35.587</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C43[2][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_31_G[0]_s5/I0</td>
</tr>
<tr>
<td>35.750</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C43[2][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_31_G[0]_s5/O</td>
</tr>
<tr>
<td>35.750</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C43[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_31_G[0]_s2/I0</td>
</tr>
<tr>
<td>35.913</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C43[1][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_31_G[0]_s2/O</td>
</tr>
<tr>
<td>35.913</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C43[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_31_G[0]_s0/I1</td>
</tr>
<tr>
<td>36.076</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C43[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_31_G[0]_s0/O</td>
</tr>
<tr>
<td>37.369</td>
<td>1.293</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C34[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_4_s3/I0</td>
</tr>
<tr>
<td>38.191</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C34[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_4_s3/F</td>
</tr>
<tr>
<td>40.464</td>
<td>2.273</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C28[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_4_s1/I1</td>
</tr>
<tr>
<td>41.286</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C28[0][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_4_s1/F</td>
</tr>
<tr>
<td>41.291</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C28[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_4_s0/I0</td>
</tr>
<tr>
<td>41.917</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C28[1][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_4_s0/F</td>
</tr>
<tr>
<td>43.353</td>
<td>1.436</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C29[0][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_color/colram_tile_b_s[3]_ADBREG_G_1_s/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>39.886</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>175</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>40.130</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C29[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_tile_b_s[3]_ADBREG_G_1_s/CLK</td>
</tr>
<tr>
<td>40.100</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_tile_b_s[3]_ADBREG_G_1_s</td>
</tr>
<tr>
<td>39.700</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C29[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_tile_b_s[3]_ADBREG_G_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.365, 23.160%; route: 17.343, 74.862%; tC2Q: 0.458, 1.978%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.462</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.325</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.787</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/byte_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_reg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1693</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C10[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/byte_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>89</td>
<td>R12C10[1][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/byte_s0/Q</td>
</tr>
<tr>
<td>3.963</td>
<td>3.260</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C15[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_da_15_s1/I0</td>
</tr>
<tr>
<td>5.062</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C15[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_da_15_s1/F</td>
</tr>
<tr>
<td>7.022</td>
<td>1.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C13[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2542_s1/I0</td>
</tr>
<tr>
<td>7.980</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C13[0][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2542_s1/COUT</td>
</tr>
<tr>
<td>7.980</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C13[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2541_s1/CIN</td>
</tr>
<tr>
<td>8.037</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C13[1][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2541_s1/COUT</td>
</tr>
<tr>
<td>8.037</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C13[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2540_s1/CIN</td>
</tr>
<tr>
<td>8.094</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C13[1][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2540_s1/COUT</td>
</tr>
<tr>
<td>8.094</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C13[2][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2539_s1/CIN</td>
</tr>
<tr>
<td>8.151</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C13[2][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2539_s1/COUT</td>
</tr>
<tr>
<td>8.151</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C13[2][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2538_s1/CIN</td>
</tr>
<tr>
<td>8.208</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C13[2][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2538_s1/COUT</td>
</tr>
<tr>
<td>8.208</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C14[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2537_s1/CIN</td>
</tr>
<tr>
<td>8.265</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C14[0][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2537_s1/COUT</td>
</tr>
<tr>
<td>8.265</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C14[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2536_s1/CIN</td>
</tr>
<tr>
<td>8.322</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C14[0][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2536_s1/COUT</td>
</tr>
<tr>
<td>8.322</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C14[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2535_s1/CIN</td>
</tr>
<tr>
<td>8.379</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C14[1][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2535_s1/COUT</td>
</tr>
<tr>
<td>8.379</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C14[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2534_s1/CIN</td>
</tr>
<tr>
<td>8.436</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C14[1][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2534_s1/COUT</td>
</tr>
<tr>
<td>8.436</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C14[2][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2533_s1/CIN</td>
</tr>
<tr>
<td>8.493</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C14[2][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2533_s1/COUT</td>
</tr>
<tr>
<td>8.493</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C14[2][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2532_s1/CIN</td>
</tr>
<tr>
<td>8.550</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C14[2][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2532_s1/COUT</td>
</tr>
<tr>
<td>8.550</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C15[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2531_s1/CIN</td>
</tr>
<tr>
<td>9.113</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C15[0][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2531_s1/SUM</td>
</tr>
<tr>
<td>10.259</td>
<td>1.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C14[3][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_out_0_s27/I2</td>
</tr>
<tr>
<td>11.358</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C14[3][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_out_0_s27/F</td>
</tr>
<tr>
<td>11.363</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C14[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_out_0_s22/I0</td>
</tr>
<tr>
<td>12.185</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C14[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_out_0_s22/F</td>
</tr>
<tr>
<td>13.000</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C14[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_out_0_s17/I2</td>
</tr>
<tr>
<td>14.099</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C14[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_out_0_s17/F</td>
</tr>
<tr>
<td>15.558</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C13[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_out_1_s23/I2</td>
</tr>
<tr>
<td>16.184</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C13[0][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_out_1_s23/F</td>
</tr>
<tr>
<td>18.293</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C9[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_out_1_s20/I2</td>
</tr>
<tr>
<td>19.325</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C9[0][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_out_1_s20/F</td>
</tr>
<tr>
<td>19.325</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C9[0][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_reg_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1693</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.187</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C9[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_reg_0_s0/CLK</td>
</tr>
<tr>
<td>19.787</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C9[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_reg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.868, 41.235%; route: 10.754, 56.363%; tC2Q: 0.458, 2.402%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.269</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.518</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.787</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/format_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/t1_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1693</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C9[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/format_2_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>22</td>
<td>R12C9[1][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/format_2_s0/Q</td>
</tr>
<tr>
<td>2.531</td>
<td>1.828</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C6[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/ws_inc_flag_1_s1/I0</td>
</tr>
<tr>
<td>3.630</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C6[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/ws_inc_flag_1_s1/F</td>
</tr>
<tr>
<td>4.444</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C6[3][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/ws_inc_flag_1_s0/I3</td>
</tr>
<tr>
<td>5.266</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C6[3][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/ws_inc_flag_1_s0/F</td>
</tr>
<tr>
<td>8.512</td>
<td>3.246</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C5[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1073_1_s/CIN</td>
</tr>
<tr>
<td>8.569</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C5[0][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1073_1_s/COUT</td>
</tr>
<tr>
<td>8.569</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C5[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1072_1_s/CIN</td>
</tr>
<tr>
<td>9.132</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C5[1][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1072_1_s/SUM</td>
</tr>
<tr>
<td>10.586</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C10[2][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n4692_s42/I0</td>
</tr>
<tr>
<td>11.647</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R16C10[2][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n4692_s42/F</td>
</tr>
<tr>
<td>12.068</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C9[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n4876_s12/I0</td>
</tr>
<tr>
<td>13.167</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C9[1][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n4876_s12/F</td>
</tr>
<tr>
<td>14.141</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C5[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n4876_s11/I2</td>
</tr>
<tr>
<td>14.767</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C5[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n4876_s11/F</td>
</tr>
<tr>
<td>16.892</td>
<td>2.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C10[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n4692_s38/I1</td>
</tr>
<tr>
<td>17.518</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C10[1][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n4692_s38/F</td>
</tr>
<tr>
<td>17.518</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C10[1][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/t1_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1693</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.187</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C10[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/t1_13_s0/CLK</td>
</tr>
<tr>
<td>19.787</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C10[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/t1_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.953, 34.463%; route: 10.862, 62.884%; tC2Q: 0.458, 2.653%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.685</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.102</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.787</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/byte_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_reg_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1693</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C10[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/byte_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>89</td>
<td>R12C10[1][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/byte_s0/Q</td>
</tr>
<tr>
<td>3.963</td>
<td>3.260</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C15[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_da_15_s1/I0</td>
</tr>
<tr>
<td>5.062</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C15[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_da_15_s1/F</td>
</tr>
<tr>
<td>7.022</td>
<td>1.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C13[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2542_s1/I0</td>
</tr>
<tr>
<td>7.980</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C13[0][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2542_s1/COUT</td>
</tr>
<tr>
<td>7.980</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C13[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2541_s1/CIN</td>
</tr>
<tr>
<td>8.037</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C13[1][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2541_s1/COUT</td>
</tr>
<tr>
<td>8.037</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C13[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2540_s1/CIN</td>
</tr>
<tr>
<td>8.600</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C13[1][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2540_s1/SUM</td>
</tr>
<tr>
<td>9.415</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C12[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_out_11_s26/I2</td>
</tr>
<tr>
<td>10.447</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R27C12[0][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_out_11_s26/F</td>
</tr>
<tr>
<td>11.781</td>
<td>1.334</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C15[2][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_out_8_s25/I3</td>
</tr>
<tr>
<td>12.406</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R25C15[2][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_out_8_s25/F</td>
</tr>
<tr>
<td>12.828</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C14[2][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_out_9_s43/I3</td>
</tr>
<tr>
<td>13.650</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C14[2][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_out_9_s43/F</td>
</tr>
<tr>
<td>14.625</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C10[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_out_9_s24/I3</td>
</tr>
<tr>
<td>15.651</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C10[0][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_out_9_s24/F</td>
</tr>
<tr>
<td>16.070</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C10[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_out_9_s20/I3</td>
</tr>
<tr>
<td>17.102</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C10[0][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_out_9_s20/F</td>
</tr>
<tr>
<td>17.102</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C10[0][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_reg_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1693</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.187</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C10[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_reg_8_s0/CLK</td>
</tr>
<tr>
<td>19.787</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C10[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_reg_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.214, 42.793%; route: 9.186, 54.488%; tC2Q: 0.458, 2.719%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.699</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.088</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.787</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/format_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/ea_dst_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1693</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C9[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/format_2_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>22</td>
<td>R12C9[1][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/format_2_s0/Q</td>
</tr>
<tr>
<td>2.531</td>
<td>1.828</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C6[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/ws_inc_flag_1_s1/I0</td>
</tr>
<tr>
<td>3.630</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C6[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/ws_inc_flag_1_s1/F</td>
</tr>
<tr>
<td>4.444</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C6[3][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/ws_inc_flag_1_s0/I3</td>
</tr>
<tr>
<td>5.266</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C6[3][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/ws_inc_flag_1_s0/F</td>
</tr>
<tr>
<td>8.512</td>
<td>3.246</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C5[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1073_1_s/CIN</td>
</tr>
<tr>
<td>8.569</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C5[0][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1073_1_s/COUT</td>
</tr>
<tr>
<td>8.569</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C5[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1072_1_s/CIN</td>
</tr>
<tr>
<td>9.132</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C5[1][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1072_1_s/SUM</td>
</tr>
<tr>
<td>10.586</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C10[2][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n4692_s42/I0</td>
</tr>
<tr>
<td>11.647</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R16C10[2][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n4692_s42/F</td>
</tr>
<tr>
<td>12.068</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C9[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n4876_s12/I0</td>
</tr>
<tr>
<td>13.167</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C9[1][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n4876_s12/F</td>
</tr>
<tr>
<td>14.141</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C5[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n4876_s11/I2</td>
</tr>
<tr>
<td>14.767</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C5[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n4876_s11/F</td>
</tr>
<tr>
<td>16.056</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C4[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n4876_s9/I3</td>
</tr>
<tr>
<td>17.088</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C4[1][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n4876_s9/F</td>
</tr>
<tr>
<td>17.088</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C4[1][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/ea_dst_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1693</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.187</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C4[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/ea_dst_13_s0/CLK</td>
</tr>
<tr>
<td>19.787</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C4[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/ea_dst_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.359, 37.753%; route: 10.027, 59.526%; tC2Q: 0.458, 2.721%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.740</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.047</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.787</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/gpuram_gpuram_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/t1_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1693</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>BSRAM_R10[0]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/gpuram_gpuram_0_0_s/CLK</td>
</tr>
<tr>
<td>3.704</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/gpuram_gpuram_0_0_s/DO[4]</td>
</tr>
<tr>
<td>5.658</td>
<td>1.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C11[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n4511_s18/I2</td>
</tr>
<tr>
<td>6.757</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C11[1][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n4511_s18/F</td>
</tr>
<tr>
<td>8.860</td>
<td>2.103</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C16[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n4511_s14/I1</td>
</tr>
<tr>
<td>9.959</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C16[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n4511_s14/F</td>
</tr>
<tr>
<td>9.965</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C16[2][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n4511_s11/I2</td>
</tr>
<tr>
<td>10.997</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R3C16[2][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n4511_s11/F</td>
</tr>
<tr>
<td>14.910</td>
<td>3.914</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C5[2][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n4652_s41/I0</td>
</tr>
<tr>
<td>16.009</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C5[2][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n4652_s41/F</td>
</tr>
<tr>
<td>16.015</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C5[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n4652_s38/I2</td>
</tr>
<tr>
<td>17.047</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C5[0][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n4652_s38/F</td>
</tr>
<tr>
<td>17.047</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C5[0][B]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/t1_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1693</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.187</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C5[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/t1_3_s0/CLK</td>
</tr>
<tr>
<td>19.787</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C5[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/t1_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.361, 31.905%; route: 7.982, 47.503%; tC2Q: 3.460, 20.592%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.842</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.945</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.787</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/mar_low4_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/t1_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1693</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/mar_low4_3_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>48</td>
<td>R7C10[0][B]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/mar_low4_3_s0/Q</td>
</tr>
<tr>
<td>5.973</td>
<td>5.270</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C10[2][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1325_s28/I2</td>
</tr>
<tr>
<td>7.005</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C10[2][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1325_s28/F</td>
</tr>
<tr>
<td>7.005</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C10[2][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1325_s24/I1</td>
</tr>
<tr>
<td>7.154</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C10[2][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1325_s24/O</td>
</tr>
<tr>
<td>7.154</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C10[2][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1325_s22/I1</td>
</tr>
<tr>
<td>7.317</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C10[2][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1325_s22/O</td>
</tr>
<tr>
<td>9.116</td>
<td>1.800</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n4517_s13/I1</td>
</tr>
<tr>
<td>9.742</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C16[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n4517_s13/F</td>
</tr>
<tr>
<td>10.563</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C16[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n4517_s11/I2</td>
</tr>
<tr>
<td>11.385</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R6C16[0][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n4517_s11/F</td>
</tr>
<tr>
<td>14.809</td>
<td>3.424</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C5[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n4664_s41/I0</td>
</tr>
<tr>
<td>15.908</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C5[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n4664_s41/F</td>
</tr>
<tr>
<td>15.913</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C5[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n4664_s38/I3</td>
</tr>
<tr>
<td>16.945</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C5[0][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n4664_s38/F</td>
</tr>
<tr>
<td>16.945</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C5[0][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/t1_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1693</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.187</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C5[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/t1_6_s0/CLK</td>
</tr>
<tr>
<td>19.787</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C5[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/t1_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.923, 29.477%; route: 11.320, 67.779%; tC2Q: 0.458, 2.744%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.847</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.940</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.787</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/byte_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_reg_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1693</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C10[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/byte_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>89</td>
<td>R12C10[1][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/byte_s0/Q</td>
</tr>
<tr>
<td>3.963</td>
<td>3.260</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C15[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_da_15_s1/I0</td>
</tr>
<tr>
<td>5.062</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C15[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_da_15_s1/F</td>
</tr>
<tr>
<td>7.022</td>
<td>1.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C13[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2542_s1/I0</td>
</tr>
<tr>
<td>7.980</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C13[0][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2542_s1/COUT</td>
</tr>
<tr>
<td>7.980</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C13[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2541_s1/CIN</td>
</tr>
<tr>
<td>8.037</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C13[1][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2541_s1/COUT</td>
</tr>
<tr>
<td>8.037</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C13[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2540_s1/CIN</td>
</tr>
<tr>
<td>8.094</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C13[1][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2540_s1/COUT</td>
</tr>
<tr>
<td>8.094</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C13[2][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2539_s1/CIN</td>
</tr>
<tr>
<td>8.151</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C13[2][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2539_s1/COUT</td>
</tr>
<tr>
<td>8.151</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C13[2][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2538_s1/CIN</td>
</tr>
<tr>
<td>8.208</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C13[2][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2538_s1/COUT</td>
</tr>
<tr>
<td>8.208</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C14[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2537_s1/CIN</td>
</tr>
<tr>
<td>8.265</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C14[0][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2537_s1/COUT</td>
</tr>
<tr>
<td>8.265</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C14[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2536_s1/CIN</td>
</tr>
<tr>
<td>8.322</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C14[0][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2536_s1/COUT</td>
</tr>
<tr>
<td>8.322</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C14[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2535_s1/CIN</td>
</tr>
<tr>
<td>8.379</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C14[1][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2535_s1/COUT</td>
</tr>
<tr>
<td>8.379</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C14[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2534_s1/CIN</td>
</tr>
<tr>
<td>8.436</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C14[1][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2534_s1/COUT</td>
</tr>
<tr>
<td>8.436</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C14[2][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2533_s1/CIN</td>
</tr>
<tr>
<td>8.964</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R27C14[2][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2533_s1/SUM</td>
</tr>
<tr>
<td>9.384</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C15[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_out_6_s31/I3</td>
</tr>
<tr>
<td>10.483</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R27C15[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_out_6_s31/F</td>
</tr>
<tr>
<td>12.124</td>
<td>1.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C9[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_out_5_s35/I1</td>
</tr>
<tr>
<td>12.946</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C9[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_out_5_s35/F</td>
</tr>
<tr>
<td>12.951</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C9[2][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_out_5_s30/I1</td>
</tr>
<tr>
<td>13.983</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C9[2][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_out_5_s30/F</td>
</tr>
<tr>
<td>14.804</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C7[2][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_out_5_s24/I2</td>
</tr>
<tr>
<td>15.903</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C7[2][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_out_5_s24/F</td>
</tr>
<tr>
<td>15.908</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C7[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_out_5_s20/I3</td>
</tr>
<tr>
<td>16.940</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C7[0][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_out_5_s20/F</td>
</tr>
<tr>
<td>16.940</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C7[0][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_reg_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1693</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.187</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C7[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_reg_4_s0/CLK</td>
</tr>
<tr>
<td>19.787</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C7[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_reg_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.125, 48.663%; route: 8.113, 48.592%; tC2Q: 0.458, 2.745%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.877</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.910</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.787</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/format_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/ea_dst_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1693</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C9[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/format_2_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>22</td>
<td>R12C9[1][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/format_2_s0/Q</td>
</tr>
<tr>
<td>2.531</td>
<td>1.828</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C6[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/ws_inc_flag_1_s1/I0</td>
</tr>
<tr>
<td>3.630</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C6[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/ws_inc_flag_1_s1/F</td>
</tr>
<tr>
<td>4.444</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C6[3][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/ws_inc_flag_1_s0/I3</td>
</tr>
<tr>
<td>5.266</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C6[3][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/ws_inc_flag_1_s0/F</td>
</tr>
<tr>
<td>8.512</td>
<td>3.246</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C5[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1073_1_s/CIN</td>
</tr>
<tr>
<td>8.569</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C5[0][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1073_1_s/COUT</td>
</tr>
<tr>
<td>8.569</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C5[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1072_1_s/CIN</td>
</tr>
<tr>
<td>8.626</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C5[1][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1072_1_s/COUT</td>
</tr>
<tr>
<td>8.626</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C5[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1071_1_s/CIN</td>
</tr>
<tr>
<td>9.189</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C5[1][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n1071_1_s/SUM</td>
</tr>
<tr>
<td>10.648</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C9[2][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n4688_s41/I0</td>
</tr>
<tr>
<td>11.274</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C9[2][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n4688_s41/F</td>
</tr>
<tr>
<td>11.770</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C7[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n4874_s12/I0</td>
</tr>
<tr>
<td>12.802</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C7[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n4874_s12/F</td>
</tr>
<tr>
<td>12.807</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C7[3][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n4874_s11/I2</td>
</tr>
<tr>
<td>13.839</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C7[3][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n4874_s11/F</td>
</tr>
<tr>
<td>16.284</td>
<td>2.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C4[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n4874_s9/I3</td>
</tr>
<tr>
<td>16.910</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C4[0][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n4874_s9/F</td>
</tr>
<tr>
<td>16.910</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C4[0][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/ea_dst_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1693</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.187</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C4[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/ea_dst_12_s0/CLK</td>
</tr>
<tr>
<td>19.787</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C4[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/ea_dst_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.914, 35.485%; route: 10.294, 61.765%; tC2Q: 0.458, 2.750%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.954</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.833</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.787</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/ws_addr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/cpu_state_42_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1693</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C2[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/ws_addr_1_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R11C2[1][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/ws_addr_1_s0/Q</td>
</tr>
<tr>
<td>2.692</td>
<td>1.990</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R15C6</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/regfile_regfile_0_0_s/AD[2]</td>
</tr>
<tr>
<td>2.951</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R15C6</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/regfile_regfile_0_0_s/DO[0]</td>
</tr>
<tr>
<td>6.201</td>
<td>3.249</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C6[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n3443_s32/CIN</td>
</tr>
<tr>
<td>6.258</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C6[0][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n3443_s32/COUT</td>
</tr>
<tr>
<td>6.258</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C6[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n3443_s33/CIN</td>
</tr>
<tr>
<td>6.315</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C6[0][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n3443_s33/COUT</td>
</tr>
<tr>
<td>6.315</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C6[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n3443_s34/CIN</td>
</tr>
<tr>
<td>6.372</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C6[1][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n3443_s34/COUT</td>
</tr>
<tr>
<td>6.372</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C6[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n3443_s35/CIN</td>
</tr>
<tr>
<td>6.429</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C6[1][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n3443_s35/COUT</td>
</tr>
<tr>
<td>6.429</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C6[2][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n3443_s36/CIN</td>
</tr>
<tr>
<td>6.486</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C6[2][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n3443_s36/COUT</td>
</tr>
<tr>
<td>6.486</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C6[2][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n3443_s37/CIN</td>
</tr>
<tr>
<td>6.543</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C6[2][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n3443_s37/COUT</td>
</tr>
<tr>
<td>6.543</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C7[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n3443_s38/CIN</td>
</tr>
<tr>
<td>6.600</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C7[0][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n3443_s38/COUT</td>
</tr>
<tr>
<td>6.600</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C7[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n3443_s39/CIN</td>
</tr>
<tr>
<td>6.657</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C7[0][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n3443_s39/COUT</td>
</tr>
<tr>
<td>6.657</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C7[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n3443_s40/CIN</td>
</tr>
<tr>
<td>6.714</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C7[1][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n3443_s40/COUT</td>
</tr>
<tr>
<td>6.714</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C7[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n3443_s41/CIN</td>
</tr>
<tr>
<td>6.771</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C7[1][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n3443_s41/COUT</td>
</tr>
<tr>
<td>6.771</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C7[2][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n3443_s42/CIN</td>
</tr>
<tr>
<td>6.828</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C7[2][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n3443_s42/COUT</td>
</tr>
<tr>
<td>6.828</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C7[2][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n3443_s43/CIN</td>
</tr>
<tr>
<td>6.885</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C7[2][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n3443_s43/COUT</td>
</tr>
<tr>
<td>6.885</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C8[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n3443_s44/CIN</td>
</tr>
<tr>
<td>6.942</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C8[0][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n3443_s44/COUT</td>
</tr>
<tr>
<td>6.942</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C8[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n3443_s45/CIN</td>
</tr>
<tr>
<td>6.999</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C8[0][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n3443_s45/COUT</td>
</tr>
<tr>
<td>6.999</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C8[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n3443_s46/CIN</td>
</tr>
<tr>
<td>7.056</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C8[1][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n3443_s46/COUT</td>
</tr>
<tr>
<td>8.907</td>
<td>1.852</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C8[3][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n4023_s28/I1</td>
</tr>
<tr>
<td>9.729</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C8[3][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n4023_s28/F</td>
</tr>
<tr>
<td>11.834</td>
<td>2.104</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C13[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n4023_s27/I2</td>
</tr>
<tr>
<td>12.460</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C13[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n4023_s27/F</td>
</tr>
<tr>
<td>12.950</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[3][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n4023_s23/I2</td>
</tr>
<tr>
<td>14.049</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C13[3][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n4023_s23/F</td>
</tr>
<tr>
<td>14.054</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n4023_s20/I3</td>
</tr>
<tr>
<td>14.876</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C13[0][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n4023_s20/F</td>
</tr>
<tr>
<td>16.011</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n4023_s17/I3</td>
</tr>
<tr>
<td>16.833</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C14[0][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n4023_s17/F</td>
</tr>
<tr>
<td>16.833</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[0][B]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/cpu_state_42_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1693</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.187</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/cpu_state_42_s0/CLK</td>
</tr>
<tr>
<td>19.787</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C14[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/cpu_state_42_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.305, 31.979%; route: 10.826, 65.258%; tC2Q: 0.458, 2.763%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.023</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.764</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.787</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/byte_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_reg_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1693</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C10[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/byte_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>89</td>
<td>R12C10[1][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/byte_s0/Q</td>
</tr>
<tr>
<td>3.963</td>
<td>3.260</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C15[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_da_15_s1/I0</td>
</tr>
<tr>
<td>5.062</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C15[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_da_15_s1/F</td>
</tr>
<tr>
<td>7.022</td>
<td>1.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C13[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2542_s1/I0</td>
</tr>
<tr>
<td>7.980</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C13[0][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2542_s1/COUT</td>
</tr>
<tr>
<td>7.980</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C13[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2541_s1/CIN</td>
</tr>
<tr>
<td>8.037</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C13[1][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2541_s1/COUT</td>
</tr>
<tr>
<td>8.037</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C13[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2540_s1/CIN</td>
</tr>
<tr>
<td>8.094</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C13[1][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2540_s1/COUT</td>
</tr>
<tr>
<td>8.094</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C13[2][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2539_s1/CIN</td>
</tr>
<tr>
<td>8.151</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C13[2][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2539_s1/COUT</td>
</tr>
<tr>
<td>8.151</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C13[2][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2538_s1/CIN</td>
</tr>
<tr>
<td>8.208</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C13[2][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2538_s1/COUT</td>
</tr>
<tr>
<td>8.208</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C14[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2537_s1/CIN</td>
</tr>
<tr>
<td>8.265</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C14[0][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2537_s1/COUT</td>
</tr>
<tr>
<td>8.265</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C14[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2536_s1/CIN</td>
</tr>
<tr>
<td>8.322</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C14[0][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2536_s1/COUT</td>
</tr>
<tr>
<td>8.322</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C14[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2535_s1/CIN</td>
</tr>
<tr>
<td>8.379</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C14[1][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2535_s1/COUT</td>
</tr>
<tr>
<td>8.379</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C14[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2534_s1/CIN</td>
</tr>
<tr>
<td>8.436</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C14[1][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2534_s1/COUT</td>
</tr>
<tr>
<td>8.436</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C14[2][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2533_s1/CIN</td>
</tr>
<tr>
<td>8.493</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C14[2][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2533_s1/COUT</td>
</tr>
<tr>
<td>8.493</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C14[2][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2532_s1/CIN</td>
</tr>
<tr>
<td>8.550</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C14[2][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2532_s1/COUT</td>
</tr>
<tr>
<td>8.550</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C15[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2531_s1/CIN</td>
</tr>
<tr>
<td>9.113</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C15[0][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2531_s1/SUM</td>
</tr>
<tr>
<td>10.259</td>
<td>1.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C14[3][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_out_0_s27/I2</td>
</tr>
<tr>
<td>11.358</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C14[3][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_out_0_s27/F</td>
</tr>
<tr>
<td>11.363</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C14[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_out_0_s22/I0</td>
</tr>
<tr>
<td>12.185</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C14[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_out_0_s22/F</td>
</tr>
<tr>
<td>13.335</td>
<td>1.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C10[2][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_out_2_s30/I1</td>
</tr>
<tr>
<td>13.961</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C10[2][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_out_2_s30/F</td>
</tr>
<tr>
<td>15.100</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C6[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_out_2_s23/I0</td>
</tr>
<tr>
<td>15.726</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C6[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_out_2_s23/F</td>
</tr>
<tr>
<td>15.732</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C6[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_out_2_s20/I3</td>
</tr>
<tr>
<td>16.764</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C6[0][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_out_2_s20/F</td>
</tr>
<tr>
<td>16.764</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C6[0][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_reg_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1693</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.187</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C6[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_reg_1_s0/CLK</td>
</tr>
<tr>
<td>19.787</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C6[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_reg_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.395, 44.764%; route: 8.667, 52.462%; tC2Q: 0.458, 2.774%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.032</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.755</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.787</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/byte_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_reg_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1693</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C10[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/byte_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>89</td>
<td>R12C10[1][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/byte_s0/Q</td>
</tr>
<tr>
<td>3.963</td>
<td>3.260</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C15[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_da_15_s1/I0</td>
</tr>
<tr>
<td>5.062</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C15[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_da_15_s1/F</td>
</tr>
<tr>
<td>7.671</td>
<td>2.609</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C9[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2525_s/I0</td>
</tr>
<tr>
<td>8.716</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C9[0][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2525_s/COUT</td>
</tr>
<tr>
<td>8.716</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C9[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2524_s/CIN</td>
</tr>
<tr>
<td>8.773</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C9[1][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2524_s/COUT</td>
</tr>
<tr>
<td>8.773</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C9[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2523_s/CIN</td>
</tr>
<tr>
<td>8.830</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C9[1][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2523_s/COUT</td>
</tr>
<tr>
<td>8.830</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C9[2][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2522_s/CIN</td>
</tr>
<tr>
<td>8.887</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C9[2][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2522_s/COUT</td>
</tr>
<tr>
<td>8.887</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C9[2][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2521_s/CIN</td>
</tr>
<tr>
<td>8.944</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C9[2][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2521_s/COUT</td>
</tr>
<tr>
<td>8.944</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C10[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2520_s/CIN</td>
</tr>
<tr>
<td>9.001</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C10[0][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2520_s/COUT</td>
</tr>
<tr>
<td>9.001</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C10[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2519_s/CIN</td>
</tr>
<tr>
<td>9.564</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C10[0][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2519_s/SUM</td>
</tr>
<tr>
<td>10.368</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C11[3][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_out_10_s35/I1</td>
</tr>
<tr>
<td>11.394</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C11[3][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_out_10_s35/F</td>
</tr>
<tr>
<td>11.813</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C11[2][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_out_10_s28/I3</td>
</tr>
<tr>
<td>12.912</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C11[2][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_out_10_s28/F</td>
</tr>
<tr>
<td>13.402</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C13[2][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_out_10_s22/I3</td>
</tr>
<tr>
<td>14.434</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C13[2][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_out_10_s22/F</td>
</tr>
<tr>
<td>15.723</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C16[2][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_out_10_s20/I1</td>
</tr>
<tr>
<td>16.755</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C16[2][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_out_10_s20/F</td>
</tr>
<tr>
<td>16.755</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C16[2][B]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_reg_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1693</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.187</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C16[2][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_reg_9_s0/CLK</td>
</tr>
<tr>
<td>19.787</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C16[2][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_reg_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.181, 43.493%; route: 8.872, 53.732%; tC2Q: 0.458, 2.776%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.164</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.623</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.787</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/byte_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_reg_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1693</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C10[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/byte_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>89</td>
<td>R12C10[1][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/byte_s0/Q</td>
</tr>
<tr>
<td>3.963</td>
<td>3.260</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C15[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_da_15_s1/I0</td>
</tr>
<tr>
<td>5.062</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C15[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_da_15_s1/F</td>
</tr>
<tr>
<td>7.671</td>
<td>2.609</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C9[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2525_s/I0</td>
</tr>
<tr>
<td>8.716</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C9[0][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2525_s/COUT</td>
</tr>
<tr>
<td>8.716</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C9[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2524_s/CIN</td>
</tr>
<tr>
<td>8.773</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C9[1][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2524_s/COUT</td>
</tr>
<tr>
<td>8.773</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C9[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2523_s/CIN</td>
</tr>
<tr>
<td>8.830</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C9[1][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2523_s/COUT</td>
</tr>
<tr>
<td>8.830</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C9[2][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2522_s/CIN</td>
</tr>
<tr>
<td>8.887</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C9[2][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2522_s/COUT</td>
</tr>
<tr>
<td>8.887</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C9[2][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2521_s/CIN</td>
</tr>
<tr>
<td>8.944</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C9[2][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2521_s/COUT</td>
</tr>
<tr>
<td>8.944</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C10[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2520_s/CIN</td>
</tr>
<tr>
<td>9.507</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C10[0][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2520_s/SUM</td>
</tr>
<tr>
<td>10.311</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C11[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_out_11_s36/I1</td>
</tr>
<tr>
<td>11.337</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C11[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_out_11_s36/F</td>
</tr>
<tr>
<td>11.756</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C12[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_out_11_s35/I3</td>
</tr>
<tr>
<td>12.855</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C12[1][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_out_11_s35/F</td>
</tr>
<tr>
<td>13.659</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C14[2][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_out_11_s31/I3</td>
</tr>
<tr>
<td>14.758</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C14[2][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_out_11_s31/F</td>
</tr>
<tr>
<td>14.764</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C14[2][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_out_11_s24/I3</td>
</tr>
<tr>
<td>15.586</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C14[2][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_out_11_s24/F</td>
</tr>
<tr>
<td>15.591</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C14[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_out_11_s20/I3</td>
</tr>
<tr>
<td>16.623</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C14[0][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_out_11_s20/F</td>
</tr>
<tr>
<td>16.623</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C14[0][B]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_reg_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1693</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.187</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C14[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_reg_10_s0/CLK</td>
</tr>
<tr>
<td>19.787</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C14[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_reg_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.013, 48.922%; route: 7.908, 48.280%; tC2Q: 0.458, 2.798%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.259</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.528</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.787</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/byte_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_reg_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1693</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C10[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/byte_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>89</td>
<td>R12C10[1][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/byte_s0/Q</td>
</tr>
<tr>
<td>3.963</td>
<td>3.260</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C15[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_da_15_s1/I0</td>
</tr>
<tr>
<td>5.062</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C15[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_da_15_s1/F</td>
</tr>
<tr>
<td>7.022</td>
<td>1.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C13[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2542_s1/I0</td>
</tr>
<tr>
<td>7.980</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C13[0][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2542_s1/COUT</td>
</tr>
<tr>
<td>7.980</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C13[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2541_s1/CIN</td>
</tr>
<tr>
<td>8.037</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C13[1][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2541_s1/COUT</td>
</tr>
<tr>
<td>8.037</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C13[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2540_s1/CIN</td>
</tr>
<tr>
<td>8.094</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C13[1][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2540_s1/COUT</td>
</tr>
<tr>
<td>8.094</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C13[2][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2539_s1/CIN</td>
</tr>
<tr>
<td>8.151</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C13[2][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2539_s1/COUT</td>
</tr>
<tr>
<td>8.151</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C13[2][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2538_s1/CIN</td>
</tr>
<tr>
<td>8.208</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C13[2][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2538_s1/COUT</td>
</tr>
<tr>
<td>8.208</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C14[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2537_s1/CIN</td>
</tr>
<tr>
<td>8.265</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C14[0][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2537_s1/COUT</td>
</tr>
<tr>
<td>8.265</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C14[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2536_s1/CIN</td>
</tr>
<tr>
<td>8.322</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C14[0][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2536_s1/COUT</td>
</tr>
<tr>
<td>8.322</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C14[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2535_s1/CIN</td>
</tr>
<tr>
<td>8.379</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C14[1][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2535_s1/COUT</td>
</tr>
<tr>
<td>8.379</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C14[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2534_s1/CIN</td>
</tr>
<tr>
<td>8.436</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C14[1][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2534_s1/COUT</td>
</tr>
<tr>
<td>8.436</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C14[2][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2533_s1/CIN</td>
</tr>
<tr>
<td>8.493</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C14[2][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2533_s1/COUT</td>
</tr>
<tr>
<td>8.493</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C14[2][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2532_s1/CIN</td>
</tr>
<tr>
<td>8.550</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C14[2][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2532_s1/COUT</td>
</tr>
<tr>
<td>8.550</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C15[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2531_s1/CIN</td>
</tr>
<tr>
<td>9.113</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C15[0][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2531_s1/SUM</td>
</tr>
<tr>
<td>10.259</td>
<td>1.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C14[3][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_out_0_s27/I2</td>
</tr>
<tr>
<td>11.358</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C14[3][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_out_0_s27/F</td>
</tr>
<tr>
<td>11.363</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C14[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_out_0_s22/I0</td>
</tr>
<tr>
<td>12.185</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C14[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_out_0_s22/F</td>
</tr>
<tr>
<td>13.171</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C10[3][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_out_3_s50/I3</td>
</tr>
<tr>
<td>13.797</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C10[3][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_out_3_s50/F</td>
</tr>
<tr>
<td>14.601</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C7[3][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_out_3_s24/I1</td>
</tr>
<tr>
<td>15.700</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C7[3][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_out_3_s24/F</td>
</tr>
<tr>
<td>15.706</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C7[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_out_3_s20/I3</td>
</tr>
<tr>
<td>16.528</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C7[1][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_out_3_s20/F</td>
</tr>
<tr>
<td>16.528</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C7[1][B]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_reg_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1693</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.187</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C7[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_reg_2_s0/CLK</td>
</tr>
<tr>
<td>19.787</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C7[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_reg_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.658, 47.029%; route: 8.167, 50.156%; tC2Q: 0.458, 2.815%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.286</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.518</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.232</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/gwe_reg_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/gpuram_gpuram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1693</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C5[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/gwe_reg_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C5[1][B]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/gwe_reg_s0/Q</td>
</tr>
<tr>
<td>0.518</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/gpuram_gpuram_0_0_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1693</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/gpuram_gpuram_0_0_s/CLK</td>
</tr>
<tr>
<td>0.232</td>
<td>0.047</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/gpuram_gpuram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.333, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.537</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.766</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.230</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_counters/scanline_cnt_8_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_counters/sprt_cf_ff_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>175</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C25[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_counters/scanline_cnt_8_s2/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R2C25[0][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_counters/scanline_cnt_8_s2/Q</td>
</tr>
<tr>
<td>0.766</td>
<td>0.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C25[2][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_counters/sprt_cf_ff_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1693</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C25[2][A]</td>
<td>f18a_top_inst/inst_f18a/inst_counters/sprt_cf_ff_s0/CLK</td>
</tr>
<tr>
<td>0.215</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>f18a_top_inst/inst_f18a/inst_counters/sprt_cf_ff_s0</td>
</tr>
<tr>
<td>0.230</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C25[2][A]</td>
<td>f18a_top_inst/inst_f18a/inst_counters/sprt_cf_ff_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.249, 42.711%; tC2Q: 0.333, 57.289%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.550</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.749</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.200</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_g/dout_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx_inst/rgb2dvi_inst/u_OSER10_g</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>175</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C39[1][B]</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_g/dout_9_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R2C39[1][B]</td>
<td style=" font-weight:bold;">dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_g/dout_9_s0/Q</td>
</tr>
<tr>
<td>0.749</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT39[A]</td>
<td style=" font-weight:bold;">dvi_tx_inst/rgb2dvi_inst/u_OSER10_g/D9</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>175</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT39[A]</td>
<td>dvi_tx_inst/rgb2dvi_inst/u_OSER10_g/PCLK</td>
</tr>
<tr>
<td>0.200</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT39[A]</td>
<td>dvi_tx_inst/rgb2dvi_inst/u_OSER10_g</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 40.960%; tC2Q: 0.333, 59.040%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.550</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.749</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.200</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_g/dout_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx_inst/rgb2dvi_inst/u_OSER10_g</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>175</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C39[2][A]</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_g/dout_6_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R2C39[2][A]</td>
<td style=" font-weight:bold;">dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_g/dout_6_s0/Q</td>
</tr>
<tr>
<td>0.749</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT39[A]</td>
<td style=" font-weight:bold;">dvi_tx_inst/rgb2dvi_inst/u_OSER10_g/D6</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>175</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT39[A]</td>
<td>dvi_tx_inst/rgb2dvi_inst/u_OSER10_g/PCLK</td>
</tr>
<tr>
<td>0.200</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT39[A]</td>
<td>dvi_tx_inst/rgb2dvi_inst/u_OSER10_g</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 40.960%; tC2Q: 0.333, 59.040%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.561</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.760</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.200</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/trig_start_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/fifo_wr_cnt_r_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1693</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C30[2][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/trig_start_r_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>19</td>
<td>R21C30[2][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_tiles/trig_start_r_s0/Q</td>
</tr>
<tr>
<td>0.760</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C30[1][B]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_tiles/fifo_wr_cnt_r_2_s1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1693</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C30[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/fifo_wr_cnt_r_2_s1/CLK</td>
</tr>
<tr>
<td>0.200</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C30[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/fifo_wr_cnt_r_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 42.092%; tC2Q: 0.333, 57.908%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.569</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.769</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.200</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/reg15cnt_snap_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/cnt_sec_sr_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1693</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C20[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/reg15cnt_snap_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>45</td>
<td>R22C20[0][B]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/reg15cnt_snap_s0/Q</td>
</tr>
<tr>
<td>0.769</td>
<td>0.251</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C20[2][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/cnt_sec_sr_11_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1693</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C20[2][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/cnt_sec_sr_11_s0/CLK</td>
</tr>
<tr>
<td>0.200</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C20[2][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/cnt_sec_sr_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.251, 42.942%; tC2Q: 0.333, 57.058%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.569</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.769</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.200</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/reg15cnt_snap_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/cnt_micro_sr_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1693</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C20[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/reg15cnt_snap_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>45</td>
<td>R22C20[0][B]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/reg15cnt_snap_s0/Q</td>
</tr>
<tr>
<td>0.769</td>
<td>0.251</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C20[2][B]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/cnt_micro_sr_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1693</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C20[2][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/cnt_micro_sr_5_s0/CLK</td>
</tr>
<tr>
<td>0.200</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C20[2][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/cnt_micro_sr_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.251, 42.942%; tC2Q: 0.333, 57.058%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.569</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.769</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.200</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/reg15cnt_snap_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/cnt_micro_sr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1693</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C20[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/reg15cnt_snap_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>45</td>
<td>R22C20[0][B]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/reg15cnt_snap_s0/Q</td>
</tr>
<tr>
<td>0.769</td>
<td>0.251</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C20[1][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/cnt_micro_sr_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1693</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C20[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/cnt_micro_sr_1_s0/CLK</td>
</tr>
<tr>
<td>0.200</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C20[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/cnt_micro_sr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.251, 42.942%; tC2Q: 0.333, 57.058%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.569</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.769</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.200</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/reg15cnt_snap_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/cnt_micro_sr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1693</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C20[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/reg15cnt_snap_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>45</td>
<td>R22C20[0][B]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/reg15cnt_snap_s0/Q</td>
</tr>
<tr>
<td>0.769</td>
<td>0.251</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C20[1][B]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/cnt_micro_sr_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1693</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C20[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/cnt_micro_sr_0_s0/CLK</td>
</tr>
<tr>
<td>0.200</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C20[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/cnt_micro_sr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.251, 42.942%; tC2Q: 0.333, 57.058%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.588</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.788</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.200</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/spi_din_7_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/spi_din_7_s8</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1693</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C16[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/spi_din_7_s6/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R12C16[1][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/spi_din_7_s6/Q</td>
</tr>
<tr>
<td>0.788</td>
<td>0.270</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C16</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/spi_din_7_s8/AD[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1693</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C16</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/spi_din_7_s8/CLK</td>
</tr>
<tr>
<td>0.200</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C16</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/spi_din_7_s8</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.270, 44.739%; tC2Q: 0.333, 55.261%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.589</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.789</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.200</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/spi_din_7_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/spi_din_7_s8</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1693</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C16[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/spi_din_7_s4/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R12C16[0][B]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/spi_din_7_s4/Q</td>
</tr>
<tr>
<td>0.789</td>
<td>0.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C16</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/spi_din_7_s8/AD[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1693</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C16</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/spi_din_7_s8/CLK</td>
</tr>
<tr>
<td>0.200</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C16</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/spi_din_7_s8</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.271, 44.847%; tC2Q: 0.333, 55.153%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.590</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.790</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.200</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/t1_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/regfile_regfile_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1693</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C8[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/t1_12_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R15C8[0][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/t1_12_s0/Q</td>
</tr>
<tr>
<td>0.790</td>
<td>0.272</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C6</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/regfile_regfile_0_0_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1693</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C6</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/regfile_regfile_0_0_s/CLK</td>
</tr>
<tr>
<td>0.200</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C6</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/regfile_regfile_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.272, 44.935%; tC2Q: 0.333, 55.065%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.592</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.791</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.200</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/reg15cnt_snap_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/cnt_milli_sr_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1693</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C20[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/reg15cnt_snap_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>45</td>
<td>R22C20[0][B]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/reg15cnt_snap_s0/Q</td>
</tr>
<tr>
<td>0.791</td>
<td>0.273</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C19[1][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/cnt_milli_sr_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1693</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C19[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/cnt_milli_sr_5_s0/CLK</td>
</tr>
<tr>
<td>0.200</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C19[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/cnt_milli_sr_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.273, 45.042%; tC2Q: 0.333, 54.958%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.592</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.791</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.200</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/reg15cnt_snap_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/cnt_micro_sr_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1693</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C20[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/reg15cnt_snap_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>45</td>
<td>R22C20[0][B]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/reg15cnt_snap_s0/Q</td>
</tr>
<tr>
<td>0.791</td>
<td>0.273</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C18[0][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/cnt_micro_sr_8_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1693</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C18[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/cnt_micro_sr_8_s0/CLK</td>
</tr>
<tr>
<td>0.200</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C18[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/cnt_micro_sr_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.273, 45.042%; tC2Q: 0.333, 54.958%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.599</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.799</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.200</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/reg15cnt_snap_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/cnt_sec_sr_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1693</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C20[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/reg15cnt_snap_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>45</td>
<td>R22C20[0][B]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/reg15cnt_snap_s0/Q</td>
</tr>
<tr>
<td>0.799</td>
<td>0.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C20[0][B]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/cnt_sec_sr_14_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1693</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C20[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/cnt_sec_sr_14_s0/CLK</td>
</tr>
<tr>
<td>0.200</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C20[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/cnt_sec_sr_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.281, 45.714%; tC2Q: 0.333, 54.286%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.599</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.799</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.200</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/reg15cnt_snap_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/cnt_milli_sr_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1693</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C20[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/reg15cnt_snap_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>45</td>
<td>R22C20[0][B]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/reg15cnt_snap_s0/Q</td>
</tr>
<tr>
<td>0.799</td>
<td>0.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C20[0][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/cnt_milli_sr_8_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1693</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C20[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/cnt_milli_sr_8_s0/CLK</td>
</tr>
<tr>
<td>0.200</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C20[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/cnt_milli_sr_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.281, 45.714%; tC2Q: 0.333, 54.286%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.599</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.799</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.200</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/reg15cnt_snap_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/cnt_milli_sr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1693</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C20[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/reg15cnt_snap_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>45</td>
<td>R22C20[0][B]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/reg15cnt_snap_s0/Q</td>
</tr>
<tr>
<td>0.799</td>
<td>0.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C20[2][B]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/cnt_milli_sr_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1693</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C20[2][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/cnt_milli_sr_0_s0/CLK</td>
</tr>
<tr>
<td>0.200</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C20[2][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/cnt_milli_sr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.281, 45.714%; tC2Q: 0.333, 54.286%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.599</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.799</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.200</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/reg15cnt_snap_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/cnt_nano_sr_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1693</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C20[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/reg15cnt_snap_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>45</td>
<td>R22C20[0][B]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/reg15cnt_snap_s0/Q</td>
</tr>
<tr>
<td>0.799</td>
<td>0.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C20[2][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/cnt_nano_sr_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1693</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C20[2][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/cnt_nano_sr_5_s0/CLK</td>
</tr>
<tr>
<td>0.200</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C20[2][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/cnt_nano_sr_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.281, 45.714%; tC2Q: 0.333, 54.286%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_version/timer_r_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_version/timer_r_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1693</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C39[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_version/timer_r_8_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R17C39[0][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_version/timer_r_8_s0/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C39[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_version/timer_x_8_s2/I0</td>
</tr>
<tr>
<td>0.892</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C39[0][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_version/timer_x_8_s2/F</td>
</tr>
<tr>
<td>0.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C39[0][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_version/timer_r_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1693</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C39[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_version/timer_r_8_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C39[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_version/timer_r_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_sprites/shift_en_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_sprites/shift_en_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1693</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C34[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_sprites/shift_en_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R3C34[0][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_sprites/shift_en_s0/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C34[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_sprites/n811_s6/I1</td>
</tr>
<tr>
<td>0.892</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C34[0][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_sprites/n811_s6/F</td>
</tr>
<tr>
<td>0.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C34[0][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_sprites/shift_en_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1693</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C34[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_sprites/shift_en_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C34[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_sprites/shift_en_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_sprites/x_expand_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_sprites/x_expand_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1693</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C34[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_sprites/x_expand_3_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R4C34[0][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_sprites/x_expand_3_s0/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C34[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_sprites/n809_s6/I0</td>
</tr>
<tr>
<td>0.892</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C34[0][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_sprites/n809_s6/F</td>
</tr>
<tr>
<td>0.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C34[0][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_sprites/x_expand_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1693</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C34[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_sprites/x_expand_3_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C34[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_sprites/x_expand_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/bml_xcnt_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/bml_xcnt_r_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1693</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C25[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/bml_xcnt_r_1_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R17C25[0][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_tiles/bml_xcnt_r_1_s0/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C25[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/bml_xcnt_x_1_s5/I1</td>
</tr>
<tr>
<td>0.892</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C25[0][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/bml_xcnt_x_1_s5/F</td>
</tr>
<tr>
<td>0.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C25[0][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_tiles/bml_xcnt_r_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1693</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C25[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/bml_xcnt_r_1_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C25[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/bml_xcnt_r_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/bml_xloc_r_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/bml_xloc_r_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1693</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C25[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/bml_xloc_r_3_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R21C25[1][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_tiles/bml_xloc_r_3_s0/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C25[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/bml_xloc_x_3_s8/I1</td>
</tr>
<tr>
<td>0.892</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C25[1][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/bml_xloc_x_3_s8/F</td>
</tr>
<tr>
<td>0.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C25[1][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_tiles/bml_xloc_r_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1693</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C25[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/bml_xloc_r_3_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C25[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/bml_xloc_r_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/bml_xloc_r_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/bml_xloc_r_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1693</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C24[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/bml_xloc_r_2_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R22C24[0][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_tiles/bml_xloc_r_2_s0/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C24[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/bml_xloc_x_2_s8/I0</td>
</tr>
<tr>
<td>0.892</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C24[0][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/bml_xloc_x_2_s8/F</td>
</tr>
<tr>
<td>0.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C24[0][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_tiles/bml_xloc_r_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1693</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C24[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/bml_xloc_r_2_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C24[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/bml_xloc_r_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/bml_xloc_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/bml_xloc_r_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1693</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C27[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/bml_xloc_r_0_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R20C27[0][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_tiles/bml_xloc_r_0_s0/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C27[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/bml_xloc_x_0_s8/I1</td>
</tr>
<tr>
<td>0.892</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C27[0][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/bml_xloc_x_0_s8/F</td>
</tr>
<tr>
<td>0.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C27[0][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_tiles/bml_xloc_r_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1693</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C27[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/bml_xloc_r_0_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C27[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/bml_xloc_r_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.644</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.894</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_50</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>f18a_top_inst/reset_n_i_r_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>10.234</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>f18a_top_inst/reset_n_i_r_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.128</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>f18a_top_inst/reset_n_i_r_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.644</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.894</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_50</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>f18a_top_inst/reset_n_r_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>10.234</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>f18a_top_inst/reset_n_r_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.128</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>f18a_top_inst/reset_n_r_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.644</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.894</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_50</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>f18a_top_inst/gromdiv_r_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>10.234</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>f18a_top_inst/gromdiv_r_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.128</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>f18a_top_inst/gromdiv_r_2_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.644</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.894</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_50</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>f18a_top_inst/cpudiv_r_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>10.234</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>f18a_top_inst/cpudiv_r_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.128</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>f18a_top_inst/cpudiv_r_2_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.644</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.894</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_50</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>f18a_top_inst/inst_f18a/inst_vram/inst_ram/ram_ram_0_3_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>10.234</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>f18a_top_inst/inst_f18a/inst_vram/inst_ram/ram_ram_0_3_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.128</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>f18a_top_inst/inst_f18a/inst_vram/inst_ram/ram_ram_0_3_s/CLKB</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.644</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.894</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_50</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/cnt_micro_r_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>10.234</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/cnt_micro_r_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.128</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/cnt_micro_r_0_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.644</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.894</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_50</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/cnt_milli_sr_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>10.234</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/cnt_milli_sr_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.128</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/cnt_milli_sr_9_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.644</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.894</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_50</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/reg10t2ntba_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>10.234</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/reg10t2ntba_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.128</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/reg10t2ntba_3_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.644</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.894</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_50</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/dma_src_lsb_r_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>10.234</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/dma_src_lsb_r_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.128</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/dma_src_lsb_r_7_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.644</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.894</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_50</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/inst_divide/rl_14_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>10.234</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/inst_divide/rl_14_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.128</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/inst_divide/rl_14_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>1693</td>
<td>clk_50_w</td>
<td>-6.230</td>
<td>0.262</td>
</tr>
<tr>
<td>232</td>
<td>reset_n_r_0</td>
<td>8.921</td>
<td>3.936</td>
</tr>
<tr>
<td>175</td>
<td>clk_25_w</td>
<td>6.621</td>
<td>0.262</td>
</tr>
<tr>
<td>163</td>
<td>n957_5</td>
<td>12.594</td>
<td>2.797</td>
</tr>
<tr>
<td>128</td>
<td>addr1[0]</td>
<td>0.758</td>
<td>2.072</td>
</tr>
<tr>
<td>128</td>
<td>addr1[5]</td>
<td>12.793</td>
<td>2.905</td>
</tr>
<tr>
<td>128</td>
<td>addr1[6]</td>
<td>12.132</td>
<td>3.547</td>
</tr>
<tr>
<td>128</td>
<td>addr1[7]</td>
<td>10.461</td>
<td>5.237</td>
</tr>
<tr>
<td>128</td>
<td>addr1[8]</td>
<td>10.845</td>
<td>4.691</td>
</tr>
<tr>
<td>128</td>
<td>addr2[5]</td>
<td>10.287</td>
<td>5.478</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R7C32</td>
<td>91.67%</td>
</tr>
<tr>
<td>R9C11</td>
<td>91.67%</td>
</tr>
<tr>
<td>R26C26</td>
<td>91.67%</td>
</tr>
<tr>
<td>R21C25</td>
<td>90.28%</td>
</tr>
<tr>
<td>R6C12</td>
<td>90.28%</td>
</tr>
<tr>
<td>R3C33</td>
<td>87.50%</td>
</tr>
<tr>
<td>R22C32</td>
<td>87.50%</td>
</tr>
<tr>
<td>R21C27</td>
<td>87.50%</td>
</tr>
<tr>
<td>R17C29</td>
<td>87.50%</td>
</tr>
<tr>
<td>R9C8</td>
<td>87.50%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk -period 37.037 -waveform {0 18.518} [get_ports {clk}] -add</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name clk_100 -source [get_ports {clk}] -master_clock clk -divide_by 7 -multiply_by 26 -add [get_nets {clk_100_w}]</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name clk_50 -source [get_nets {clk_100_w}] -master_clock clk_100 -divide_by 2 -multiply_by 1 -add [get_nets {clk_50_w}]</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name clk_25 -source [get_nets {clk_100_w}] -master_clock clk_100 -divide_by 4 -multiply_by 1 -add [get_nets {clk_25_w}]</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name clk_125 -source [get_nets {clk_25_w}] -master_clock clk_25 -divide_by 1 -multiply_by 5 -add [get_nets {clk_125_w}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
