<stg><name>invCosh</name>


<trans_list>

<trans id="52" from="1" to="2">
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="53" from="2" to="3">
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="54" from="3" to="4">
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="55" from="4" to="5">
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="56" from="5" to="6">
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="57" from="6" to="7">
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="58" from="7" to="8">
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:0  %data_V_read_3 = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %data_V_read)

]]></Node>
<StgValue><ssdm name="data_V_read_3"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="25" op_0_bw="25" op_1_bw="12" op_2_bw="13">
<![CDATA[
_ifconv:2  %r_V_tr = call i25 @_ssdm_op_BitConcatenate.i25.i12.i13(i12 %data_V_read_3, i13 0)

]]></Node>
<StgValue><ssdm name="r_V_tr"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="51" op_0_bw="25">
<![CDATA[
_ifconv:3  %zext_cast = zext i25 %r_V_tr to i51

]]></Node>
<StgValue><ssdm name="zext_cast"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="5" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
_ifconv:4  %mul = mul i51 44739243, %zext_cast

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="13" st_id="2" stage="4" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
_ifconv:4  %mul = mul i51 44739243, %zext_cast

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="14" st_id="3" stage="3" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
_ifconv:4  %mul = mul i51 44739243, %zext_cast

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="15" st_id="4" stage="2" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
_ifconv:4  %mul = mul i51 44739243, %zext_cast

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="16" st_id="5" stage="1" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
_ifconv:4  %mul = mul i51 44739243, %zext_cast

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="17" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="24" op_0_bw="24" op_1_bw="51" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:5  %tmp_234 = call i24 @_ssdm_op_PartSelect.i24.i51.i32.i32(i51 %mul, i32 27, i32 50)

]]></Node>
<StgValue><ssdm name="tmp_234"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="18" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="26" op_0_bw="24">
<![CDATA[
_ifconv:6  %tmp = zext i24 %tmp_234 to i26

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="19" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ifconv:7  %r_V = sub i26 8388608, %tmp

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="20" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:8  %tmp_198 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %r_V, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_198"/></StgValue>
</operation>

<operation id="21" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:9  %ret_V_cast = sext i16 %tmp_198 to i17

]]></Node>
<StgValue><ssdm name="ret_V_cast"/></StgValue>
</operation>

<operation id="22" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
_ifconv:10  %tmp_235 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %r_V, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_235"/></StgValue>
</operation>

<operation id="23" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="10" op_0_bw="26">
<![CDATA[
_ifconv:11  %tmp_236 = trunc i26 %r_V to i10

]]></Node>
<StgValue><ssdm name="tmp_236"/></StgValue>
</operation>

<operation id="24" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:12  %tmp_s = icmp eq i10 %tmp_236, 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="25" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:13  %ret_V = add i17 1, %ret_V_cast

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="26" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="16">
<![CDATA[
_ifconv:14  %tmp_199 = sext i16 %tmp_198 to i32

]]></Node>
<StgValue><ssdm name="tmp_199"/></StgValue>
</operation>

<operation id="27" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="17">
<![CDATA[
_ifconv:15  %tmp_201 = sext i17 %ret_V to i32

]]></Node>
<StgValue><ssdm name="tmp_201"/></StgValue>
</operation>

<operation id="28" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:16  %tmp_202 = select i1 %tmp_s, i32 %tmp_199, i32 %tmp_201

]]></Node>
<StgValue><ssdm name="tmp_202"/></StgValue>
</operation>

<operation id="29" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:17  %index = select i1 %tmp_235, i32 %tmp_202, i32 %tmp_199

]]></Node>
<StgValue><ssdm name="index"/></StgValue>
</operation>

<operation id="30" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:18  %tmp_237 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %index, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_237"/></StgValue>
</operation>

<operation id="31" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:19  %tmp_238 = call i19 @_ssdm_op_PartSelect.i19.i32.i32.i32(i32 %index, i32 13, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_238"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="32" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv:20  %icmp = icmp sgt i19 %tmp_238, 0

]]></Node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>

<operation id="33" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:21  %tmp_195 = zext i32 %index to i64

]]></Node>
<StgValue><ssdm name="tmp_195"/></StgValue>
</operation>

<operation id="34" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="13" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:22  %cosh_table1_addr = getelementptr [8192 x i17]* @cosh_table1, i64 0, i64 %tmp_195

]]></Node>
<StgValue><ssdm name="cosh_table1_addr"/></StgValue>
</operation>

<operation id="35" st_id="7" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="17" op_0_bw="13">
<![CDATA[
_ifconv:23  %cosh_table1_load = load i17* %cosh_table1_addr, align 4

]]></Node>
<StgValue><ssdm name="cosh_table1_load"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="36" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ifconv:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="37" st_id="8" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="17" op_0_bw="13">
<![CDATA[
_ifconv:23  %cosh_table1_load = load i17* %cosh_table1_addr, align 4

]]></Node>
<StgValue><ssdm name="cosh_table1_load"/></StgValue>
</operation>

<operation id="38" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:24  %sel_tmp1 = xor i1 %tmp_237, true

]]></Node>
<StgValue><ssdm name="sel_tmp1"/></StgValue>
</operation>

<operation id="39" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:25  %sel_tmp2 = and i1 %icmp, %sel_tmp1

]]></Node>
<StgValue><ssdm name="sel_tmp2"/></StgValue>
</operation>

<operation id="40" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
_ifconv:26  %sel_tmp = select i1 %sel_tmp2, i17 -65536, i17 6511

]]></Node>
<StgValue><ssdm name="sel_tmp"/></StgValue>
</operation>

<operation id="41" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:27  %tmp_200 = or i1 %sel_tmp2, %tmp_237

]]></Node>
<StgValue><ssdm name="tmp_200"/></StgValue>
</operation>

<operation id="42" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
_ifconv:28  %ssdm_int_V_write_ass = select i1 %tmp_200, i17 %sel_tmp, i17 %cosh_table1_load

]]></Node>
<StgValue><ssdm name="ssdm_int_V_write_ass"/></StgValue>
</operation>

<operation id="43" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="17">
<![CDATA[
_ifconv:29  ret i17 %ssdm_int_V_write_ass

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
