// Seed: 1544807140
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  id_5(
      .id_0(1), .id_1(1), .id_2({id_2, 1}), .id_3('b0 - id_3)
  );
endmodule
module module_1 ();
  wire id_1;
  module_0(
      id_1, id_1, id_1, id_1
  );
endmodule
module module_2 (
    input  wire id_0,
    output wand id_1,
    input  tri  id_2
);
endmodule
module module_3 (
    input supply1 id_0,
    output tri0 id_1
);
  assign id_1 = 1;
  wire id_3;
  module_2(
      id_0, id_1, id_0
  );
endmodule
