--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml parkingLotSystem.twx parkingLotSystem.ncd -o
parkingLotSystem.twr parkingLotSystem.pcf -ucf netlist.ucf

Design file:              parkingLotSystem.ncd
Physical constraint file: parkingLotSystem.pcf
Device,package,speed:     xc3s1000,ft256,-5 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
input<0>    |    2.148(R)|   -0.184(R)|clk_BUFGP         |   0.000|
            |    4.697(F)|    0.086(F)|clk_BUFGP         |   0.000|
input<1>    |    3.090(R)|   -0.779(R)|clk_BUFGP         |   0.000|
            |    5.609(F)|   -1.157(F)|clk_BUFGP         |   0.000|
input<2>    |    3.868(R)|   -0.643(R)|clk_BUFGP         |   0.000|
            |    6.387(F)|   -1.104(F)|clk_BUFGP         |   0.000|
input<3>    |    4.037(R)|   -0.548(R)|clk_BUFGP         |   0.000|
            |    6.556(F)|   -1.170(F)|clk_BUFGP         |   0.000|
ready       |    2.331(R)|    0.321(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
-------------+------------+------------------+--------+
             | clk (edge) |                  | Clock  |
Destination  |   to PAD   |Internal Clock(s) | Phase  |
-------------+------------+------------------+--------+
counter<0>   |    9.452(F)|clk_BUFGP         |   0.000|
counter<1>   |    8.954(F)|clk_BUFGP         |   0.000|
counter<2>   |    9.576(F)|clk_BUFGP         |   0.000|
counter<3>   |    9.591(F)|clk_BUFGP         |   0.000|
counter<4>   |    9.327(F)|clk_BUFGP         |   0.000|
counter<5>   |    9.659(F)|clk_BUFGP         |   0.000|
counter<6>   |    9.685(F)|clk_BUFGP         |   0.000|
counter<7>   |    8.818(F)|clk_BUFGP         |   0.000|
digit1port<0>|   15.073(F)|clk_BUFGP         |   0.000|
digit1port<1>|   15.046(F)|clk_BUFGP         |   0.000|
digit1port<2>|   14.195(F)|clk_BUFGP         |   0.000|
digit1port<3>|   14.491(F)|clk_BUFGP         |   0.000|
digit1port<4>|   14.732(F)|clk_BUFGP         |   0.000|
digit1port<5>|   15.138(F)|clk_BUFGP         |   0.000|
digit1port<6>|   15.173(F)|clk_BUFGP         |   0.000|
digit2port<0>|   17.889(F)|clk_BUFGP         |   0.000|
digit2port<1>|   17.111(F)|clk_BUFGP         |   0.000|
digit2port<2>|   17.575(F)|clk_BUFGP         |   0.000|
digit2port<3>|   17.839(F)|clk_BUFGP         |   0.000|
digit2port<4>|   18.421(F)|clk_BUFGP         |   0.000|
digit2port<5>|   18.324(F)|clk_BUFGP         |   0.000|
digit2port<6>|   18.763(F)|clk_BUFGP         |   0.000|
digit3port<0>|   11.897(F)|clk_BUFGP         |   0.000|
digit3port<1>|   17.708(F)|clk_BUFGP         |   0.000|
digit3port<2>|   18.389(F)|clk_BUFGP         |   0.000|
digit3port<3>|   18.091(F)|clk_BUFGP         |   0.000|
digit3port<4>|   11.807(F)|clk_BUFGP         |   0.000|
digit3port<6>|   18.685(F)|clk_BUFGP         |   0.000|
gate_close   |    8.429(R)|clk_BUFGP         |   0.000|
gate_open    |    8.758(R)|clk_BUFGP         |   0.000|
led_green    |    8.021(R)|clk_BUFGP         |   0.000|
led_red      |    8.020(R)|clk_BUFGP         |   0.000|
-------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.107|    4.283|    5.252|    4.608|
---------------+---------+---------+---------+---------+


Analysis completed Sat Jun 18 15:38:23 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 161 MB



