{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1489343340333 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1489343340333 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 12 14:29:00 2017 " "Processing started: Sun Mar 12 14:29:00 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1489343340333 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1489343340333 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ELEC374 -c ELEC374 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ELEC374 -c ELEC374" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1489343340333 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1489343340583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testbench-testbench_arch " "Found design unit 1: testbench-testbench_arch" {  } { { "testbench.vhd" "" { Text "E:/Phase 1/testbench.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489343340958 ""} { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.vhd" "" { Text "E:/Phase 1/testbench.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489343340958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489343340958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder32to5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file encoder32to5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 encoder32to5-behavior " "Found design unit 1: encoder32to5-behavior" {  } { { "encoder32to5.vhd" "" { Text "E:/Phase 1/encoder32to5.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489343340989 ""} { "Info" "ISGN_ENTITY_NAME" "1 encoder32to5 " "Found entity 1: encoder32to5" {  } { { "encoder32to5.vhd" "" { Text "E:/Phase 1/encoder32to5.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489343340989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489343340989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_mux0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux0-SYN " "Found design unit 1: lpm_mux0-SYN" {  } { { "lpm_mux0.vhd" "" { Text "E:/Phase 1/lpm_mux0.vhd" 83 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489343341005 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux0 " "Found entity 1: lpm_mux0" {  } { { "lpm_mux0.vhd" "" { Text "E:/Phase 1/lpm_mux0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489343341005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489343341005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg64.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg64.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg64-behavior " "Found design unit 1: reg64-behavior" {  } { { "reg64.vhd" "" { Text "E:/Phase 1/reg64.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489343341005 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg64 " "Found entity 1: reg64" {  } { { "reg64.vhd" "" { Text "E:/Phase 1/reg64.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489343341005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489343341005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-behavior " "Found design unit 1: reg-behavior" {  } { { "reg.vhd" "" { Text "E:/Phase 1/reg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489343341021 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "reg.vhd" "" { Text "E:/Phase 1/reg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489343341021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489343341021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bmul32.vhdl 8 4 " "Found 8 design units, including 4 entities, in source file bmul32.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 badd32-circuits " "Found design unit 1: badd32-circuits" {  } { { "bmul32.vhdl" "" { Text "E:/Phase 1/bmul32.vhdl" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489343341021 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 bmul32-circuits " "Found design unit 2: bmul32-circuits" {  } { { "bmul32.vhdl" "" { Text "E:/Phase 1/bmul32.vhdl" 73 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489343341021 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 fadd-circuits " "Found design unit 3: fadd-circuits" {  } { { "bmul32.vhdl" "" { Text "E:/Phase 1/bmul32.vhdl" 118 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489343341021 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 add32-circuits " "Found design unit 4: add32-circuits" {  } { { "bmul32.vhdl" "" { Text "E:/Phase 1/bmul32.vhdl" 127 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489343341021 ""} { "Info" "ISGN_ENTITY_NAME" "1 badd32 " "Found entity 1: badd32" {  } { { "bmul32.vhdl" "" { Text "E:/Phase 1/bmul32.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489343341021 ""} { "Info" "ISGN_ENTITY_NAME" "2 add32 " "Found entity 2: add32" {  } { { "bmul32.vhdl" "" { Text "E:/Phase 1/bmul32.vhdl" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489343341021 ""} { "Info" "ISGN_ENTITY_NAME" "3 bmul32 " "Found entity 3: bmul32" {  } { { "bmul32.vhdl" "" { Text "E:/Phase 1/bmul32.vhdl" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489343341021 ""} { "Info" "ISGN_ENTITY_NAME" "4 fadd " "Found entity 4: fadd" {  } { { "bmul32.vhdl" "" { Text "E:/Phase 1/bmul32.vhdl" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489343341021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489343341021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "elec374.vhd 2 1 " "Found 2 design units, including 1 entities, in source file elec374.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ELEC374-bdf_type " "Found design unit 1: ELEC374-bdf_type" {  } { { "ELEC374.vhd" "" { Text "E:/Phase 1/ELEC374.vhd" 124 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489343341036 ""} { "Info" "ISGN_ENTITY_NAME" "1 ELEC374 " "Found entity 1: ELEC374" {  } { { "ELEC374.vhd" "" { Text "E:/Phase 1/ELEC374.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489343341036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489343341036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdmux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mdmux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MDMux-behavior " "Found design unit 1: MDMux-behavior" {  } { { "MDMux.vhd" "" { Text "E:/Phase 1/MDMux.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489343341036 ""} { "Info" "ISGN_ENTITY_NAME" "1 MDMux " "Found entity 1: MDMux" {  } { { "MDMux.vhd" "" { Text "E:/Phase 1/MDMux.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489343341036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489343341036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLAdder-behaviour " "Found design unit 1: CLAdder-behaviour" {  } { { "CLAdder.vhd" "" { Text "E:/Phase 1/CLAdder.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489343341052 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLAdder " "Found entity 1: CLAdder" {  } { { "CLAdder.vhd" "" { Text "E:/Phase 1/CLAdder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489343341052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489343341052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-behavioral " "Found design unit 1: alu-behavioral" {  } { { "ALU.vhd" "" { Text "E:/Phase 1/ALU.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489343341099 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "ALU.vhd" "" { Text "E:/Phase 1/ALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489343341099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489343341099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "good_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file good_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 good_mux-behavioral " "Found design unit 1: good_mux-behavioral" {  } { { "good_mux.vhd" "" { Text "E:/Phase 1/good_mux.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489343341099 ""} { "Info" "ISGN_ENTITY_NAME" "1 good_mux " "Found entity 1: good_mux" {  } { { "good_mux.vhd" "" { Text "E:/Phase 1/good_mux.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489343341099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489343341099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divider-SYN " "Found design unit 1: divider-SYN" {  } { { "divider.vhd" "" { Text "E:/Phase 1/divider.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489343341114 ""} { "Info" "ISGN_ENTITY_NAME" "1 divider " "Found entity 1: divider" {  } { { "divider.vhd" "" { Text "E:/Phase 1/divider.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489343341114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489343341114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-SYN " "Found design unit 1: ram-SYN" {  } { { "RAM.vhd" "" { Text "E:/Phase 1/RAM.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489343341114 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.vhd" "" { Text "E:/Phase 1/RAM.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489343341114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489343341114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg9-behavior " "Found design unit 1: reg9-behavior" {  } { { "reg9.vhd" "" { Text "E:/Phase 1/reg9.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489343341114 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg9 " "Found entity 1: reg9" {  } { { "reg9.vhd" "" { Text "E:/Phase 1/reg9.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489343341114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489343341114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selenclogic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selenclogic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SelEncLogic-behavioural " "Found design unit 1: SelEncLogic-behavioural" {  } { { "SelEncLogic.vhd" "" { Text "E:/Phase 1/SelEncLogic.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489343341130 ""} { "Info" "ISGN_ENTITY_NAME" "1 SelEncLogic " "Found entity 1: SelEncLogic" {  } { { "SelEncLogic.vhd" "" { Text "E:/Phase 1/SelEncLogic.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489343341130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489343341130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg0-behavior " "Found design unit 1: reg0-behavior" {  } { { "reg0.vhd" "" { Text "E:/Phase 1/reg0.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489343341130 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg0 " "Found entity 1: reg0" {  } { { "reg0.vhd" "" { Text "E:/Phase 1/reg0.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489343341130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489343341130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "andbit4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file andbit4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 andbit4-behavioural " "Found design unit 1: andbit4-behavioural" {  } { { "andbit4.vhd" "" { Text "E:/Phase 1/andbit4.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489343341146 ""} { "Info" "ISGN_ENTITY_NAME" "1 andbit4 " "Found entity 1: andbit4" {  } { { "andbit4.vhd" "" { Text "E:/Phase 1/andbit4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489343341146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489343341146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ConFF-behaviour " "Found design unit 1: ConFF-behaviour" {  } { { "ConFF.vhd" "" { Text "E:/Phase 1/ConFF.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489343341146 ""} { "Info" "ISGN_ENTITY_NAME" "1 ConFF " "Found entity 1: ConFF" {  } { { "ConFF.vhd" "" { Text "E:/Phase 1/ConFF.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489343341146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489343341146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conlogic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conlogic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ConLogic-structural " "Found design unit 1: ConLogic-structural" {  } { { "ConLogic.vhd" "" { Text "E:/Phase 1/ConLogic.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489343341192 ""} { "Info" "ISGN_ENTITY_NAME" "1 ConLogic " "Found entity 1: ConLogic" {  } { { "ConLogic.vhd" "" { Text "E:/Phase 1/ConLogic.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489343341192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489343341192 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "busmuxout ELEC374.vhd(323) " "VHDL error at ELEC374.vhd(323): object \"busmuxout\" is used but not declared" {  } { { "ELEC374.vhd" "" { Text "E:/Phase 1/ELEC374.vhd" 323 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Quartus II" 0 -1 1489343341208 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "511 " "Peak virtual memory: 511 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1489343341411 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Mar 12 14:29:01 2017 " "Processing ended: Sun Mar 12 14:29:01 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1489343341411 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1489343341411 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1489343341411 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1489343341411 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 0 s " "Quartus II Full Compilation was unsuccessful. 3 errors, 0 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1489343342052 ""}
