
// -----------
// This file was generated by riscv_ctg (https://github.com/riscv-software-src/riscv-ctg)
// version   : 0.7.1
// timestamp : Fri Jun 17 14:18:09 2022 GMT
// usage     : riscv_ctg \
//                  -- cgf //                  --cgf /scratch/pawan/work/normalised/RV32F/fnmadd.s.cgf \
 \
//                  -- xlen 32  \
//                  --randomize \
// -----------
//
// -----------
// Copyright (c) 2020. RISC-V International. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the fnmadd.s instruction of the RISC-V RV32F_Zicsr,RV32FD_Zicsr,RV64F_Zicsr,RV64FD_Zicsr extension for the fnmadd_b15 covergroup.
// 
#include "model_test.h"
#include "arch_test.h"
RVTEST_ISA("RV32IF_Zicsr,RV32IFD_Zicsr,RV64IF_Zicsr,RV64IFD_Zicsr,RV32EF_Zicsr,RV32EFD_Zicsr,RV64EF_Zicsr,RV64EFD_Zicsr")

.section .text.init
.globl rvtest_entry_point
rvtest_entry_point:
RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*F.*);def TEST_CASE_1=True;",fnmadd_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fnmadd_b15)
RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)

inst_17152:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x33b00a and fs2 == 1 and fe2 == 0x80 and fm2 == 0x365c62 and fs3 == 1 and fe3 == 0xd4 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb3b00a; op2val:0xc0365c62;
op3val:0xea7fffc0; valaddr_reg:x3; val_offset:51456*0 + 3*134*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51456*0 + 3*134*FLEN/8, x4, x1, x2)

inst_17153:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x33b00a and fs2 == 1 and fe2 == 0x80 and fm2 == 0x365c62 and fs3 == 1 and fe3 == 0xd4 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb3b00a; op2val:0xc0365c62;
op3val:0xea7fffe0; valaddr_reg:x3; val_offset:51459*0 + 3*134*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51459*0 + 3*134*FLEN/8, x4, x1, x2)

inst_17154:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x33b00a and fs2 == 1 and fe2 == 0x80 and fm2 == 0x365c62 and fs3 == 1 and fe3 == 0xd4 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb3b00a; op2val:0xc0365c62;
op3val:0xea7ffff0; valaddr_reg:x3; val_offset:51462*0 + 3*134*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51462*0 + 3*134*FLEN/8, x4, x1, x2)

inst_17155:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x33b00a and fs2 == 1 and fe2 == 0x80 and fm2 == 0x365c62 and fs3 == 1 and fe3 == 0xd4 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb3b00a; op2val:0xc0365c62;
op3val:0xea7ffff8; valaddr_reg:x3; val_offset:51465*0 + 3*134*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51465*0 + 3*134*FLEN/8, x4, x1, x2)

inst_17156:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x33b00a and fs2 == 1 and fe2 == 0x80 and fm2 == 0x365c62 and fs3 == 1 and fe3 == 0xd4 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb3b00a; op2val:0xc0365c62;
op3val:0xea7ffffc; valaddr_reg:x3; val_offset:51468*0 + 3*134*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51468*0 + 3*134*FLEN/8, x4, x1, x2)

inst_17157:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x33b00a and fs2 == 1 and fe2 == 0x80 and fm2 == 0x365c62 and fs3 == 1 and fe3 == 0xd4 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb3b00a; op2val:0xc0365c62;
op3val:0xea7ffffe; valaddr_reg:x3; val_offset:51471*0 + 3*134*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51471*0 + 3*134*FLEN/8, x4, x1, x2)

inst_17158:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x33b00a and fs2 == 1 and fe2 == 0x80 and fm2 == 0x365c62 and fs3 == 1 and fe3 == 0xd4 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb3b00a; op2val:0xc0365c62;
op3val:0xea7fffff; valaddr_reg:x3; val_offset:51474*0 + 3*134*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51474*0 + 3*134*FLEN/8, x4, x1, x2)

inst_17159:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x33b00a and fs2 == 1 and fe2 == 0x80 and fm2 == 0x365c62 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb3b00a; op2val:0xc0365c62;
op3val:0xff000001; valaddr_reg:x3; val_offset:51477*0 + 3*134*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51477*0 + 3*134*FLEN/8, x4, x1, x2)

inst_17160:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x33b00a and fs2 == 1 and fe2 == 0x80 and fm2 == 0x365c62 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb3b00a; op2val:0xc0365c62;
op3val:0xff000003; valaddr_reg:x3; val_offset:51480*0 + 3*134*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51480*0 + 3*134*FLEN/8, x4, x1, x2)

inst_17161:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x33b00a and fs2 == 1 and fe2 == 0x80 and fm2 == 0x365c62 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb3b00a; op2val:0xc0365c62;
op3val:0xff000007; valaddr_reg:x3; val_offset:51483*0 + 3*134*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51483*0 + 3*134*FLEN/8, x4, x1, x2)

inst_17162:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x33b00a and fs2 == 1 and fe2 == 0x80 and fm2 == 0x365c62 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb3b00a; op2val:0xc0365c62;
op3val:0xff199999; valaddr_reg:x3; val_offset:51486*0 + 3*134*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51486*0 + 3*134*FLEN/8, x4, x1, x2)

inst_17163:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x33b00a and fs2 == 1 and fe2 == 0x80 and fm2 == 0x365c62 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb3b00a; op2val:0xc0365c62;
op3val:0xff249249; valaddr_reg:x3; val_offset:51489*0 + 3*134*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51489*0 + 3*134*FLEN/8, x4, x1, x2)

inst_17164:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x33b00a and fs2 == 1 and fe2 == 0x80 and fm2 == 0x365c62 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb3b00a; op2val:0xc0365c62;
op3val:0xff333333; valaddr_reg:x3; val_offset:51492*0 + 3*134*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51492*0 + 3*134*FLEN/8, x4, x1, x2)

inst_17165:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x33b00a and fs2 == 1 and fe2 == 0x80 and fm2 == 0x365c62 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb3b00a; op2val:0xc0365c62;
op3val:0xff36db6d; valaddr_reg:x3; val_offset:51495*0 + 3*134*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51495*0 + 3*134*FLEN/8, x4, x1, x2)

inst_17166:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x33b00a and fs2 == 1 and fe2 == 0x80 and fm2 == 0x365c62 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb3b00a; op2val:0xc0365c62;
op3val:0xff3bbbbb; valaddr_reg:x3; val_offset:51498*0 + 3*134*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51498*0 + 3*134*FLEN/8, x4, x1, x2)

inst_17167:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x33b00a and fs2 == 1 and fe2 == 0x80 and fm2 == 0x365c62 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb3b00a; op2val:0xc0365c62;
op3val:0xff444444; valaddr_reg:x3; val_offset:51501*0 + 3*134*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51501*0 + 3*134*FLEN/8, x4, x1, x2)

inst_17168:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x33b00a and fs2 == 1 and fe2 == 0x80 and fm2 == 0x365c62 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb3b00a; op2val:0xc0365c62;
op3val:0xff4ccccc; valaddr_reg:x3; val_offset:51504*0 + 3*134*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51504*0 + 3*134*FLEN/8, x4, x1, x2)

inst_17169:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x33b00a and fs2 == 1 and fe2 == 0x80 and fm2 == 0x365c62 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb3b00a; op2val:0xc0365c62;
op3val:0xff5b6db6; valaddr_reg:x3; val_offset:51507*0 + 3*134*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51507*0 + 3*134*FLEN/8, x4, x1, x2)

inst_17170:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x33b00a and fs2 == 1 and fe2 == 0x80 and fm2 == 0x365c62 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb3b00a; op2val:0xc0365c62;
op3val:0xff666666; valaddr_reg:x3; val_offset:51510*0 + 3*134*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51510*0 + 3*134*FLEN/8, x4, x1, x2)

inst_17171:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x33b00a and fs2 == 1 and fe2 == 0x80 and fm2 == 0x365c62 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb3b00a; op2val:0xc0365c62;
op3val:0xff6db6db; valaddr_reg:x3; val_offset:51513*0 + 3*134*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51513*0 + 3*134*FLEN/8, x4, x1, x2)

inst_17172:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x33b00a and fs2 == 1 and fe2 == 0x80 and fm2 == 0x365c62 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb3b00a; op2val:0xc0365c62;
op3val:0xff7ffff8; valaddr_reg:x3; val_offset:51516*0 + 3*134*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51516*0 + 3*134*FLEN/8, x4, x1, x2)

inst_17173:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x33b00a and fs2 == 1 and fe2 == 0x80 and fm2 == 0x365c62 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb3b00a; op2val:0xc0365c62;
op3val:0xff7ffffc; valaddr_reg:x3; val_offset:51519*0 + 3*134*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51519*0 + 3*134*FLEN/8, x4, x1, x2)

inst_17174:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x33b00a and fs2 == 1 and fe2 == 0x80 and fm2 == 0x365c62 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb3b00a; op2val:0xc0365c62;
op3val:0xff7ffffe; valaddr_reg:x3; val_offset:51522*0 + 3*134*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51522*0 + 3*134*FLEN/8, x4, x1, x2)

inst_17175:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x34084b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb4084b; op2val:0x80000000;
op3val:0x80000001; valaddr_reg:x3; val_offset:51525*0 + 3*134*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51525*0 + 3*134*FLEN/8, x4, x1, x2)

inst_17176:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x34084b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb4084b; op2val:0x80000000;
op3val:0x80000003; valaddr_reg:x3; val_offset:51528*0 + 3*134*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51528*0 + 3*134*FLEN/8, x4, x1, x2)

inst_17177:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x34084b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb4084b; op2val:0x80000000;
op3val:0x80000007; valaddr_reg:x3; val_offset:51531*0 + 3*134*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51531*0 + 3*134*FLEN/8, x4, x1, x2)

inst_17178:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x34084b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb4084b; op2val:0x80000000;
op3val:0x80199999; valaddr_reg:x3; val_offset:51534*0 + 3*134*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51534*0 + 3*134*FLEN/8, x4, x1, x2)

inst_17179:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x34084b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb4084b; op2val:0x80000000;
op3val:0x80249249; valaddr_reg:x3; val_offset:51537*0 + 3*134*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51537*0 + 3*134*FLEN/8, x4, x1, x2)

inst_17180:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x34084b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb4084b; op2val:0x80000000;
op3val:0x80333333; valaddr_reg:x3; val_offset:51540*0 + 3*134*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51540*0 + 3*134*FLEN/8, x4, x1, x2)

inst_17181:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x34084b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb4084b; op2val:0x80000000;
op3val:0x8036db6d; valaddr_reg:x3; val_offset:51543*0 + 3*134*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51543*0 + 3*134*FLEN/8, x4, x1, x2)

inst_17182:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x34084b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb4084b; op2val:0x80000000;
op3val:0x803bbbbb; valaddr_reg:x3; val_offset:51546*0 + 3*134*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51546*0 + 3*134*FLEN/8, x4, x1, x2)

inst_17183:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x34084b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb4084b; op2val:0x80000000;
op3val:0x80444444; valaddr_reg:x3; val_offset:51549*0 + 3*134*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51549*0 + 3*134*FLEN/8, x4, x1, x2)

inst_17184:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x34084b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb4084b; op2val:0x80000000;
op3val:0x804ccccc; valaddr_reg:x3; val_offset:51552*0 + 3*134*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51552*0 + 3*134*FLEN/8, x4, x1, x2)

inst_17185:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x34084b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb4084b; op2val:0x80000000;
op3val:0x805b6db6; valaddr_reg:x3; val_offset:51555*0 + 3*134*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51555*0 + 3*134*FLEN/8, x4, x1, x2)

inst_17186:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x34084b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb4084b; op2val:0x80000000;
op3val:0x80666666; valaddr_reg:x3; val_offset:51558*0 + 3*134*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51558*0 + 3*134*FLEN/8, x4, x1, x2)

inst_17187:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x34084b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb4084b; op2val:0x80000000;
op3val:0x806db6db; valaddr_reg:x3; val_offset:51561*0 + 3*134*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51561*0 + 3*134*FLEN/8, x4, x1, x2)

inst_17188:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x34084b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb4084b; op2val:0x80000000;
op3val:0x807ffff8; valaddr_reg:x3; val_offset:51564*0 + 3*134*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51564*0 + 3*134*FLEN/8, x4, x1, x2)

inst_17189:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x34084b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb4084b; op2val:0x80000000;
op3val:0x807ffffc; valaddr_reg:x3; val_offset:51567*0 + 3*134*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51567*0 + 3*134*FLEN/8, x4, x1, x2)

inst_17190:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x34084b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb4084b; op2val:0x80000000;
op3val:0x807ffffe; valaddr_reg:x3; val_offset:51570*0 + 3*134*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51570*0 + 3*134*FLEN/8, x4, x1, x2)

inst_17191:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x34084b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x13 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb4084b; op2val:0x80000000;
op3val:0x89800000; valaddr_reg:x3; val_offset:51573*0 + 3*134*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51573*0 + 3*134*FLEN/8, x4, x1, x2)

inst_17192:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x34084b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x13 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb4084b; op2val:0x80000000;
op3val:0x89800001; valaddr_reg:x3; val_offset:51576*0 + 3*134*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51576*0 + 3*134*FLEN/8, x4, x1, x2)

inst_17193:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x34084b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x13 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb4084b; op2val:0x80000000;
op3val:0x89800003; valaddr_reg:x3; val_offset:51579*0 + 3*134*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51579*0 + 3*134*FLEN/8, x4, x1, x2)

inst_17194:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x34084b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x13 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb4084b; op2val:0x80000000;
op3val:0x89800007; valaddr_reg:x3; val_offset:51582*0 + 3*134*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51582*0 + 3*134*FLEN/8, x4, x1, x2)

inst_17195:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x34084b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x13 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb4084b; op2val:0x80000000;
op3val:0x8980000f; valaddr_reg:x3; val_offset:51585*0 + 3*134*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51585*0 + 3*134*FLEN/8, x4, x1, x2)

inst_17196:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x34084b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x13 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb4084b; op2val:0x80000000;
op3val:0x8980001f; valaddr_reg:x3; val_offset:51588*0 + 3*134*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51588*0 + 3*134*FLEN/8, x4, x1, x2)

inst_17197:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x34084b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x13 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb4084b; op2val:0x80000000;
op3val:0x8980003f; valaddr_reg:x3; val_offset:51591*0 + 3*134*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51591*0 + 3*134*FLEN/8, x4, x1, x2)

inst_17198:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x34084b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x13 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb4084b; op2val:0x80000000;
op3val:0x8980007f; valaddr_reg:x3; val_offset:51594*0 + 3*134*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51594*0 + 3*134*FLEN/8, x4, x1, x2)

inst_17199:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x34084b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x13 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb4084b; op2val:0x80000000;
op3val:0x898000ff; valaddr_reg:x3; val_offset:51597*0 + 3*134*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51597*0 + 3*134*FLEN/8, x4, x1, x2)

inst_17200:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x34084b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x13 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb4084b; op2val:0x80000000;
op3val:0x898001ff; valaddr_reg:x3; val_offset:51600*0 + 3*134*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51600*0 + 3*134*FLEN/8, x4, x1, x2)

inst_17201:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x34084b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x13 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb4084b; op2val:0x80000000;
op3val:0x898003ff; valaddr_reg:x3; val_offset:51603*0 + 3*134*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51603*0 + 3*134*FLEN/8, x4, x1, x2)

inst_17202:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x34084b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x13 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb4084b; op2val:0x80000000;
op3val:0x898007ff; valaddr_reg:x3; val_offset:51606*0 + 3*134*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51606*0 + 3*134*FLEN/8, x4, x1, x2)

inst_17203:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x34084b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x13 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb4084b; op2val:0x80000000;
op3val:0x89800fff; valaddr_reg:x3; val_offset:51609*0 + 3*134*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51609*0 + 3*134*FLEN/8, x4, x1, x2)

inst_17204:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x34084b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x13 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb4084b; op2val:0x80000000;
op3val:0x89801fff; valaddr_reg:x3; val_offset:51612*0 + 3*134*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51612*0 + 3*134*FLEN/8, x4, x1, x2)

inst_17205:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x34084b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x13 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb4084b; op2val:0x80000000;
op3val:0x89803fff; valaddr_reg:x3; val_offset:51615*0 + 3*134*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51615*0 + 3*134*FLEN/8, x4, x1, x2)

inst_17206:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x34084b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x13 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb4084b; op2val:0x80000000;
op3val:0x89807fff; valaddr_reg:x3; val_offset:51618*0 + 3*134*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51618*0 + 3*134*FLEN/8, x4, x1, x2)

inst_17207:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x34084b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x13 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb4084b; op2val:0x80000000;
op3val:0x8980ffff; valaddr_reg:x3; val_offset:51621*0 + 3*134*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51621*0 + 3*134*FLEN/8, x4, x1, x2)

inst_17208:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x34084b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x13 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb4084b; op2val:0x80000000;
op3val:0x8981ffff; valaddr_reg:x3; val_offset:51624*0 + 3*134*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51624*0 + 3*134*FLEN/8, x4, x1, x2)

inst_17209:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x34084b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x13 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb4084b; op2val:0x80000000;
op3val:0x8983ffff; valaddr_reg:x3; val_offset:51627*0 + 3*134*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51627*0 + 3*134*FLEN/8, x4, x1, x2)

inst_17210:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x34084b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x13 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb4084b; op2val:0x80000000;
op3val:0x8987ffff; valaddr_reg:x3; val_offset:51630*0 + 3*134*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51630*0 + 3*134*FLEN/8, x4, x1, x2)

inst_17211:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x34084b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x13 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb4084b; op2val:0x80000000;
op3val:0x898fffff; valaddr_reg:x3; val_offset:51633*0 + 3*134*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51633*0 + 3*134*FLEN/8, x4, x1, x2)

inst_17212:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x34084b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x13 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb4084b; op2val:0x80000000;
op3val:0x899fffff; valaddr_reg:x3; val_offset:51636*0 + 3*134*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51636*0 + 3*134*FLEN/8, x4, x1, x2)

inst_17213:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x34084b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x13 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb4084b; op2val:0x80000000;
op3val:0x89bfffff; valaddr_reg:x3; val_offset:51639*0 + 3*134*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51639*0 + 3*134*FLEN/8, x4, x1, x2)

inst_17214:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x34084b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x13 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb4084b; op2val:0x80000000;
op3val:0x89c00000; valaddr_reg:x3; val_offset:51642*0 + 3*134*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51642*0 + 3*134*FLEN/8, x4, x1, x2)

inst_17215:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x34084b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x13 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb4084b; op2val:0x80000000;
op3val:0x89e00000; valaddr_reg:x3; val_offset:51645*0 + 3*134*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51645*0 + 3*134*FLEN/8, x4, x1, x2)

inst_17216:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x34084b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x13 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb4084b; op2val:0x80000000;
op3val:0x89f00000; valaddr_reg:x3; val_offset:51648*0 + 3*134*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51648*0 + 3*134*FLEN/8, x4, x1, x2)

inst_17217:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x34084b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x13 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb4084b; op2val:0x80000000;
op3val:0x89f80000; valaddr_reg:x3; val_offset:51651*0 + 3*134*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51651*0 + 3*134*FLEN/8, x4, x1, x2)

inst_17218:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x34084b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x13 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb4084b; op2val:0x80000000;
op3val:0x89fc0000; valaddr_reg:x3; val_offset:51654*0 + 3*134*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51654*0 + 3*134*FLEN/8, x4, x1, x2)

inst_17219:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x34084b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x13 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb4084b; op2val:0x80000000;
op3val:0x89fe0000; valaddr_reg:x3; val_offset:51657*0 + 3*134*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51657*0 + 3*134*FLEN/8, x4, x1, x2)

inst_17220:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x34084b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x13 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb4084b; op2val:0x80000000;
op3val:0x89ff0000; valaddr_reg:x3; val_offset:51660*0 + 3*134*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51660*0 + 3*134*FLEN/8, x4, x1, x2)

inst_17221:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x34084b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x13 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb4084b; op2val:0x80000000;
op3val:0x89ff8000; valaddr_reg:x3; val_offset:51663*0 + 3*134*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51663*0 + 3*134*FLEN/8, x4, x1, x2)

inst_17222:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x34084b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x13 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb4084b; op2val:0x80000000;
op3val:0x89ffc000; valaddr_reg:x3; val_offset:51666*0 + 3*134*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51666*0 + 3*134*FLEN/8, x4, x1, x2)

inst_17223:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x34084b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x13 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb4084b; op2val:0x80000000;
op3val:0x89ffe000; valaddr_reg:x3; val_offset:51669*0 + 3*134*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51669*0 + 3*134*FLEN/8, x4, x1, x2)

inst_17224:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x34084b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x13 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb4084b; op2val:0x80000000;
op3val:0x89fff000; valaddr_reg:x3; val_offset:51672*0 + 3*134*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51672*0 + 3*134*FLEN/8, x4, x1, x2)

inst_17225:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x34084b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x13 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb4084b; op2val:0x80000000;
op3val:0x89fff800; valaddr_reg:x3; val_offset:51675*0 + 3*134*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51675*0 + 3*134*FLEN/8, x4, x1, x2)

inst_17226:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x34084b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x13 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb4084b; op2val:0x80000000;
op3val:0x89fffc00; valaddr_reg:x3; val_offset:51678*0 + 3*134*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51678*0 + 3*134*FLEN/8, x4, x1, x2)

inst_17227:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x34084b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x13 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb4084b; op2val:0x80000000;
op3val:0x89fffe00; valaddr_reg:x3; val_offset:51681*0 + 3*134*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51681*0 + 3*134*FLEN/8, x4, x1, x2)

inst_17228:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x34084b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x13 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb4084b; op2val:0x80000000;
op3val:0x89ffff00; valaddr_reg:x3; val_offset:51684*0 + 3*134*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51684*0 + 3*134*FLEN/8, x4, x1, x2)

inst_17229:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x34084b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x13 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb4084b; op2val:0x80000000;
op3val:0x89ffff80; valaddr_reg:x3; val_offset:51687*0 + 3*134*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51687*0 + 3*134*FLEN/8, x4, x1, x2)

inst_17230:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x34084b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x13 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb4084b; op2val:0x80000000;
op3val:0x89ffffc0; valaddr_reg:x3; val_offset:51690*0 + 3*134*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51690*0 + 3*134*FLEN/8, x4, x1, x2)

inst_17231:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x34084b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x13 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb4084b; op2val:0x80000000;
op3val:0x89ffffe0; valaddr_reg:x3; val_offset:51693*0 + 3*134*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51693*0 + 3*134*FLEN/8, x4, x1, x2)

inst_17232:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x34084b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x13 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb4084b; op2val:0x80000000;
op3val:0x89fffff0; valaddr_reg:x3; val_offset:51696*0 + 3*134*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51696*0 + 3*134*FLEN/8, x4, x1, x2)

inst_17233:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x34084b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x13 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb4084b; op2val:0x80000000;
op3val:0x89fffff8; valaddr_reg:x3; val_offset:51699*0 + 3*134*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51699*0 + 3*134*FLEN/8, x4, x1, x2)

inst_17234:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x34084b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x13 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb4084b; op2val:0x80000000;
op3val:0x89fffffc; valaddr_reg:x3; val_offset:51702*0 + 3*134*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51702*0 + 3*134*FLEN/8, x4, x1, x2)

inst_17235:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x34084b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x13 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb4084b; op2val:0x80000000;
op3val:0x89fffffe; valaddr_reg:x3; val_offset:51705*0 + 3*134*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51705*0 + 3*134*FLEN/8, x4, x1, x2)

inst_17236:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x34084b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x13 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb4084b; op2val:0x80000000;
op3val:0x89ffffff; valaddr_reg:x3; val_offset:51708*0 + 3*134*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51708*0 + 3*134*FLEN/8, x4, x1, x2)

inst_17237:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x355798 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb55798; op2val:0x0;
op3val:0x1; valaddr_reg:x3; val_offset:51711*0 + 3*134*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51711*0 + 3*134*FLEN/8, x4, x1, x2)

inst_17238:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x355798 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb55798; op2val:0x0;
op3val:0x3; valaddr_reg:x3; val_offset:51714*0 + 3*134*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51714*0 + 3*134*FLEN/8, x4, x1, x2)

inst_17239:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x355798 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb55798; op2val:0x0;
op3val:0x7; valaddr_reg:x3; val_offset:51717*0 + 3*134*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51717*0 + 3*134*FLEN/8, x4, x1, x2)

inst_17240:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x355798 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb55798; op2val:0x0;
op3val:0x199999; valaddr_reg:x3; val_offset:51720*0 + 3*134*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51720*0 + 3*134*FLEN/8, x4, x1, x2)

inst_17241:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x355798 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb55798; op2val:0x0;
op3val:0x249249; valaddr_reg:x3; val_offset:51723*0 + 3*134*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51723*0 + 3*134*FLEN/8, x4, x1, x2)

inst_17242:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x355798 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb55798; op2val:0x0;
op3val:0x333333; valaddr_reg:x3; val_offset:51726*0 + 3*134*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51726*0 + 3*134*FLEN/8, x4, x1, x2)

inst_17243:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x355798 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb55798; op2val:0x0;
op3val:0x36db6d; valaddr_reg:x3; val_offset:51729*0 + 3*134*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51729*0 + 3*134*FLEN/8, x4, x1, x2)

inst_17244:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x355798 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb55798; op2val:0x0;
op3val:0x3bbbbb; valaddr_reg:x3; val_offset:51732*0 + 3*134*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51732*0 + 3*134*FLEN/8, x4, x1, x2)

inst_17245:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x355798 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb55798; op2val:0x0;
op3val:0x444444; valaddr_reg:x3; val_offset:51735*0 + 3*134*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51735*0 + 3*134*FLEN/8, x4, x1, x2)

inst_17246:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x355798 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb55798; op2val:0x0;
op3val:0x4ccccc; valaddr_reg:x3; val_offset:51738*0 + 3*134*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51738*0 + 3*134*FLEN/8, x4, x1, x2)

inst_17247:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x355798 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb55798; op2val:0x0;
op3val:0x5b6db6; valaddr_reg:x3; val_offset:51741*0 + 3*134*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51741*0 + 3*134*FLEN/8, x4, x1, x2)

inst_17248:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x355798 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb55798; op2val:0x0;
op3val:0x666666; valaddr_reg:x3; val_offset:51744*0 + 3*134*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51744*0 + 3*134*FLEN/8, x4, x1, x2)

inst_17249:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x355798 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb55798; op2val:0x0;
op3val:0x6db6db; valaddr_reg:x3; val_offset:51747*0 + 3*134*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51747*0 + 3*134*FLEN/8, x4, x1, x2)

inst_17250:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x355798 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb55798; op2val:0x0;
op3val:0x7ffff8; valaddr_reg:x3; val_offset:51750*0 + 3*134*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51750*0 + 3*134*FLEN/8, x4, x1, x2)

inst_17251:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x355798 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb55798; op2val:0x0;
op3val:0x7ffffc; valaddr_reg:x3; val_offset:51753*0 + 3*134*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51753*0 + 3*134*FLEN/8, x4, x1, x2)

inst_17252:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x355798 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb55798; op2val:0x0;
op3val:0x7ffffe; valaddr_reg:x3; val_offset:51756*0 + 3*134*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51756*0 + 3*134*FLEN/8, x4, x1, x2)

inst_17253:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x355798 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x03 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb55798; op2val:0x0;
op3val:0x1800000; valaddr_reg:x3; val_offset:51759*0 + 3*134*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51759*0 + 3*134*FLEN/8, x4, x1, x2)

inst_17254:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x355798 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x03 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb55798; op2val:0x0;
op3val:0x1800001; valaddr_reg:x3; val_offset:51762*0 + 3*134*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51762*0 + 3*134*FLEN/8, x4, x1, x2)

inst_17255:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x355798 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x03 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb55798; op2val:0x0;
op3val:0x1800003; valaddr_reg:x3; val_offset:51765*0 + 3*134*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51765*0 + 3*134*FLEN/8, x4, x1, x2)

inst_17256:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x355798 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x03 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb55798; op2val:0x0;
op3val:0x1800007; valaddr_reg:x3; val_offset:51768*0 + 3*134*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51768*0 + 3*134*FLEN/8, x4, x1, x2)

inst_17257:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x355798 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x03 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb55798; op2val:0x0;
op3val:0x180000f; valaddr_reg:x3; val_offset:51771*0 + 3*134*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51771*0 + 3*134*FLEN/8, x4, x1, x2)

inst_17258:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x355798 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x03 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb55798; op2val:0x0;
op3val:0x180001f; valaddr_reg:x3; val_offset:51774*0 + 3*134*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51774*0 + 3*134*FLEN/8, x4, x1, x2)

inst_17259:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x355798 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x03 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb55798; op2val:0x0;
op3val:0x180003f; valaddr_reg:x3; val_offset:51777*0 + 3*134*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51777*0 + 3*134*FLEN/8, x4, x1, x2)

inst_17260:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x355798 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x03 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb55798; op2val:0x0;
op3val:0x180007f; valaddr_reg:x3; val_offset:51780*0 + 3*134*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51780*0 + 3*134*FLEN/8, x4, x1, x2)

inst_17261:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x355798 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x03 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb55798; op2val:0x0;
op3val:0x18000ff; valaddr_reg:x3; val_offset:51783*0 + 3*134*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51783*0 + 3*134*FLEN/8, x4, x1, x2)

inst_17262:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x355798 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x03 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb55798; op2val:0x0;
op3val:0x18001ff; valaddr_reg:x3; val_offset:51786*0 + 3*134*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51786*0 + 3*134*FLEN/8, x4, x1, x2)

inst_17263:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x355798 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x03 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb55798; op2val:0x0;
op3val:0x18003ff; valaddr_reg:x3; val_offset:51789*0 + 3*134*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51789*0 + 3*134*FLEN/8, x4, x1, x2)

inst_17264:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x355798 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x03 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb55798; op2val:0x0;
op3val:0x18007ff; valaddr_reg:x3; val_offset:51792*0 + 3*134*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51792*0 + 3*134*FLEN/8, x4, x1, x2)

inst_17265:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x355798 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x03 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb55798; op2val:0x0;
op3val:0x1800fff; valaddr_reg:x3; val_offset:51795*0 + 3*134*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51795*0 + 3*134*FLEN/8, x4, x1, x2)

inst_17266:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x355798 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x03 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb55798; op2val:0x0;
op3val:0x1801fff; valaddr_reg:x3; val_offset:51798*0 + 3*134*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51798*0 + 3*134*FLEN/8, x4, x1, x2)

inst_17267:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x355798 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x03 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb55798; op2val:0x0;
op3val:0x1803fff; valaddr_reg:x3; val_offset:51801*0 + 3*134*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51801*0 + 3*134*FLEN/8, x4, x1, x2)

inst_17268:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x355798 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x03 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb55798; op2val:0x0;
op3val:0x1807fff; valaddr_reg:x3; val_offset:51804*0 + 3*134*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51804*0 + 3*134*FLEN/8, x4, x1, x2)

inst_17269:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x355798 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x03 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb55798; op2val:0x0;
op3val:0x180ffff; valaddr_reg:x3; val_offset:51807*0 + 3*134*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51807*0 + 3*134*FLEN/8, x4, x1, x2)

inst_17270:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x355798 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x03 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb55798; op2val:0x0;
op3val:0x181ffff; valaddr_reg:x3; val_offset:51810*0 + 3*134*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51810*0 + 3*134*FLEN/8, x4, x1, x2)

inst_17271:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x355798 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x03 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb55798; op2val:0x0;
op3val:0x183ffff; valaddr_reg:x3; val_offset:51813*0 + 3*134*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51813*0 + 3*134*FLEN/8, x4, x1, x2)

inst_17272:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x355798 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x03 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb55798; op2val:0x0;
op3val:0x187ffff; valaddr_reg:x3; val_offset:51816*0 + 3*134*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51816*0 + 3*134*FLEN/8, x4, x1, x2)

inst_17273:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x355798 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x03 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb55798; op2val:0x0;
op3val:0x18fffff; valaddr_reg:x3; val_offset:51819*0 + 3*134*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51819*0 + 3*134*FLEN/8, x4, x1, x2)

inst_17274:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x355798 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x03 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb55798; op2val:0x0;
op3val:0x19fffff; valaddr_reg:x3; val_offset:51822*0 + 3*134*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51822*0 + 3*134*FLEN/8, x4, x1, x2)

inst_17275:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x355798 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x03 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb55798; op2val:0x0;
op3val:0x1bfffff; valaddr_reg:x3; val_offset:51825*0 + 3*134*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51825*0 + 3*134*FLEN/8, x4, x1, x2)

inst_17276:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x355798 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x03 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb55798; op2val:0x0;
op3val:0x1c00000; valaddr_reg:x3; val_offset:51828*0 + 3*134*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51828*0 + 3*134*FLEN/8, x4, x1, x2)

inst_17277:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x355798 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x03 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb55798; op2val:0x0;
op3val:0x1e00000; valaddr_reg:x3; val_offset:51831*0 + 3*134*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51831*0 + 3*134*FLEN/8, x4, x1, x2)

inst_17278:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x355798 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x03 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb55798; op2val:0x0;
op3val:0x1f00000; valaddr_reg:x3; val_offset:51834*0 + 3*134*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51834*0 + 3*134*FLEN/8, x4, x1, x2)

inst_17279:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x355798 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x03 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb55798; op2val:0x0;
op3val:0x1f80000; valaddr_reg:x3; val_offset:51837*0 + 3*134*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51837*0 + 3*134*FLEN/8, x4, x1, x2)
#endif


RVTEST_CODE_END
RVMODEL_HALT

RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
.word 0xabecafeb
.word 0xbecafeba
.word 0xecafebab
test_dataset_0:
NAN_BOXED(2125705226,32,FLEN)
NAN_BOXED(3224788066,32,FLEN)
NAN_BOXED(3934257088,32,FLEN)
NAN_BOXED(2125705226,32,FLEN)
NAN_BOXED(3224788066,32,FLEN)
NAN_BOXED(3934257120,32,FLEN)
NAN_BOXED(2125705226,32,FLEN)
NAN_BOXED(3224788066,32,FLEN)
NAN_BOXED(3934257136,32,FLEN)
NAN_BOXED(2125705226,32,FLEN)
NAN_BOXED(3224788066,32,FLEN)
NAN_BOXED(3934257144,32,FLEN)
NAN_BOXED(2125705226,32,FLEN)
NAN_BOXED(3224788066,32,FLEN)
NAN_BOXED(3934257148,32,FLEN)
NAN_BOXED(2125705226,32,FLEN)
NAN_BOXED(3224788066,32,FLEN)
NAN_BOXED(3934257150,32,FLEN)
NAN_BOXED(2125705226,32,FLEN)
NAN_BOXED(3224788066,32,FLEN)
NAN_BOXED(3934257151,32,FLEN)
NAN_BOXED(2125705226,32,FLEN)
NAN_BOXED(3224788066,32,FLEN)
NAN_BOXED(4278190081,32,FLEN)
NAN_BOXED(2125705226,32,FLEN)
NAN_BOXED(3224788066,32,FLEN)
NAN_BOXED(4278190083,32,FLEN)
NAN_BOXED(2125705226,32,FLEN)
NAN_BOXED(3224788066,32,FLEN)
NAN_BOXED(4278190087,32,FLEN)
NAN_BOXED(2125705226,32,FLEN)
NAN_BOXED(3224788066,32,FLEN)
NAN_BOXED(4279867801,32,FLEN)
NAN_BOXED(2125705226,32,FLEN)
NAN_BOXED(3224788066,32,FLEN)
NAN_BOXED(4280586825,32,FLEN)
NAN_BOXED(2125705226,32,FLEN)
NAN_BOXED(3224788066,32,FLEN)
NAN_BOXED(4281545523,32,FLEN)
NAN_BOXED(2125705226,32,FLEN)
NAN_BOXED(3224788066,32,FLEN)
NAN_BOXED(4281785197,32,FLEN)
NAN_BOXED(2125705226,32,FLEN)
NAN_BOXED(3224788066,32,FLEN)
NAN_BOXED(4282104763,32,FLEN)
NAN_BOXED(2125705226,32,FLEN)
NAN_BOXED(3224788066,32,FLEN)
NAN_BOXED(4282664004,32,FLEN)
NAN_BOXED(2125705226,32,FLEN)
NAN_BOXED(3224788066,32,FLEN)
NAN_BOXED(4283223244,32,FLEN)
NAN_BOXED(2125705226,32,FLEN)
NAN_BOXED(3224788066,32,FLEN)
NAN_BOXED(4284181942,32,FLEN)
NAN_BOXED(2125705226,32,FLEN)
NAN_BOXED(3224788066,32,FLEN)
NAN_BOXED(4284900966,32,FLEN)
NAN_BOXED(2125705226,32,FLEN)
NAN_BOXED(3224788066,32,FLEN)
NAN_BOXED(4285380315,32,FLEN)
NAN_BOXED(2125705226,32,FLEN)
NAN_BOXED(3224788066,32,FLEN)
NAN_BOXED(4286578680,32,FLEN)
NAN_BOXED(2125705226,32,FLEN)
NAN_BOXED(3224788066,32,FLEN)
NAN_BOXED(4286578684,32,FLEN)
NAN_BOXED(2125705226,32,FLEN)
NAN_BOXED(3224788066,32,FLEN)
NAN_BOXED(4286578686,32,FLEN)
NAN_BOXED(2125727819,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483649,32,FLEN)
NAN_BOXED(2125727819,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483651,32,FLEN)
NAN_BOXED(2125727819,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483655,32,FLEN)
NAN_BOXED(2125727819,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2149161369,32,FLEN)
NAN_BOXED(2125727819,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2149880393,32,FLEN)
NAN_BOXED(2125727819,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2150839091,32,FLEN)
NAN_BOXED(2125727819,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151078765,32,FLEN)
NAN_BOXED(2125727819,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151398331,32,FLEN)
NAN_BOXED(2125727819,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151957572,32,FLEN)
NAN_BOXED(2125727819,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2152516812,32,FLEN)
NAN_BOXED(2125727819,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2153475510,32,FLEN)
NAN_BOXED(2125727819,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2154194534,32,FLEN)
NAN_BOXED(2125727819,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2154673883,32,FLEN)
NAN_BOXED(2125727819,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872248,32,FLEN)
NAN_BOXED(2125727819,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872252,32,FLEN)
NAN_BOXED(2125727819,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872254,32,FLEN)
NAN_BOXED(2125727819,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2306867200,32,FLEN)
NAN_BOXED(2125727819,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2306867201,32,FLEN)
NAN_BOXED(2125727819,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2306867203,32,FLEN)
NAN_BOXED(2125727819,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2306867207,32,FLEN)
NAN_BOXED(2125727819,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2306867215,32,FLEN)
NAN_BOXED(2125727819,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2306867231,32,FLEN)
NAN_BOXED(2125727819,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2306867263,32,FLEN)
NAN_BOXED(2125727819,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2306867327,32,FLEN)
NAN_BOXED(2125727819,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2306867455,32,FLEN)
NAN_BOXED(2125727819,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2306867711,32,FLEN)
NAN_BOXED(2125727819,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2306868223,32,FLEN)
NAN_BOXED(2125727819,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2306869247,32,FLEN)
NAN_BOXED(2125727819,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2306871295,32,FLEN)
NAN_BOXED(2125727819,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2306875391,32,FLEN)
NAN_BOXED(2125727819,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2306883583,32,FLEN)
NAN_BOXED(2125727819,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2306899967,32,FLEN)
NAN_BOXED(2125727819,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2306932735,32,FLEN)
NAN_BOXED(2125727819,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2306998271,32,FLEN)
NAN_BOXED(2125727819,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2307129343,32,FLEN)
NAN_BOXED(2125727819,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2307391487,32,FLEN)
NAN_BOXED(2125727819,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2307915775,32,FLEN)
NAN_BOXED(2125727819,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2308964351,32,FLEN)
NAN_BOXED(2125727819,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2311061503,32,FLEN)
NAN_BOXED(2125727819,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2311061504,32,FLEN)
NAN_BOXED(2125727819,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2313158656,32,FLEN)
NAN_BOXED(2125727819,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2314207232,32,FLEN)
NAN_BOXED(2125727819,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2314731520,32,FLEN)
NAN_BOXED(2125727819,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2314993664,32,FLEN)
NAN_BOXED(2125727819,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2315124736,32,FLEN)
NAN_BOXED(2125727819,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2315190272,32,FLEN)
NAN_BOXED(2125727819,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2315223040,32,FLEN)
NAN_BOXED(2125727819,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2315239424,32,FLEN)
NAN_BOXED(2125727819,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2315247616,32,FLEN)
NAN_BOXED(2125727819,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2315251712,32,FLEN)
NAN_BOXED(2125727819,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2315253760,32,FLEN)
NAN_BOXED(2125727819,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2315254784,32,FLEN)
NAN_BOXED(2125727819,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2315255296,32,FLEN)
NAN_BOXED(2125727819,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2315255552,32,FLEN)
NAN_BOXED(2125727819,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2315255680,32,FLEN)
NAN_BOXED(2125727819,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2315255744,32,FLEN)
NAN_BOXED(2125727819,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2315255776,32,FLEN)
NAN_BOXED(2125727819,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2315255792,32,FLEN)
NAN_BOXED(2125727819,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2315255800,32,FLEN)
NAN_BOXED(2125727819,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2315255804,32,FLEN)
NAN_BOXED(2125727819,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2315255806,32,FLEN)
NAN_BOXED(2125727819,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2315255807,32,FLEN)
NAN_BOXED(2125813656,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(1,32,FLEN)
NAN_BOXED(2125813656,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3,32,FLEN)
NAN_BOXED(2125813656,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(7,32,FLEN)
NAN_BOXED(2125813656,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(1677721,32,FLEN)
NAN_BOXED(2125813656,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(2396745,32,FLEN)
NAN_BOXED(2125813656,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3355443,32,FLEN)
NAN_BOXED(2125813656,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3595117,32,FLEN)
NAN_BOXED(2125813656,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3914683,32,FLEN)
NAN_BOXED(2125813656,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(4473924,32,FLEN)
NAN_BOXED(2125813656,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(5033164,32,FLEN)
NAN_BOXED(2125813656,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(5991862,32,FLEN)
NAN_BOXED(2125813656,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(6710886,32,FLEN)
NAN_BOXED(2125813656,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(7190235,32,FLEN)
NAN_BOXED(2125813656,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388600,32,FLEN)
NAN_BOXED(2125813656,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388604,32,FLEN)
NAN_BOXED(2125813656,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388606,32,FLEN)
NAN_BOXED(2125813656,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(25165824,32,FLEN)
NAN_BOXED(2125813656,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(25165825,32,FLEN)
NAN_BOXED(2125813656,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(25165827,32,FLEN)
NAN_BOXED(2125813656,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(25165831,32,FLEN)
NAN_BOXED(2125813656,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(25165839,32,FLEN)
NAN_BOXED(2125813656,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(25165855,32,FLEN)
NAN_BOXED(2125813656,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(25165887,32,FLEN)
NAN_BOXED(2125813656,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(25165951,32,FLEN)
NAN_BOXED(2125813656,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(25166079,32,FLEN)
NAN_BOXED(2125813656,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(25166335,32,FLEN)
NAN_BOXED(2125813656,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(25166847,32,FLEN)
NAN_BOXED(2125813656,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(25167871,32,FLEN)
NAN_BOXED(2125813656,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(25169919,32,FLEN)
NAN_BOXED(2125813656,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(25174015,32,FLEN)
NAN_BOXED(2125813656,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(25182207,32,FLEN)
NAN_BOXED(2125813656,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(25198591,32,FLEN)
NAN_BOXED(2125813656,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(25231359,32,FLEN)
NAN_BOXED(2125813656,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(25296895,32,FLEN)
NAN_BOXED(2125813656,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(25427967,32,FLEN)
NAN_BOXED(2125813656,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(25690111,32,FLEN)
NAN_BOXED(2125813656,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(26214399,32,FLEN)
NAN_BOXED(2125813656,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(27262975,32,FLEN)
NAN_BOXED(2125813656,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(29360127,32,FLEN)
NAN_BOXED(2125813656,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(29360128,32,FLEN)
NAN_BOXED(2125813656,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(31457280,32,FLEN)
NAN_BOXED(2125813656,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(32505856,32,FLEN)
NAN_BOXED(2125813656,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(33030144,32,FLEN)
RVTEST_DATA_END

RVMODEL_DATA_BEGIN
rvtest_sig_begin:
sig_begin_canary:
CANARY;


signature_x1_0:
    .fill 0*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_1:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


#ifdef rvtest_mtrap_routine

tsig_begin_canary:
CANARY;
tsig_begin_canary:
CANARY;
mtrap_sigptr:
    .fill 64*(XLEN/32),4,0xdeadbeef
tsig_end_canary:
CANARY;
tsig_end_canary:
CANARY;

#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*XLEN/32,4,0xdeadbeef

#endif

sig_end_canary:
CANARY;
rvtest_sig_end:
RVMODEL_DATA_END
