start_rom.v,verilog,xil_defaultlib,../../../../tetris_logic1.gen/sources_1/ip/start_rom/sim/start_rom.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
