$date
	Sat Oct 22 21:28:56 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#428822
b10000 &
b10000 %
1$
b10000 !
1"
#428823
0"
#428826
b1000 &
b1000 %
#428830
b100 &
b100 %
#428834
b10 &
b10 %
#428838
b1 &
1#
b1 %
#428842
b0 &
b0 %
0#
0$
#1458451
b11010 !
1"
#1458454
b11010 &
b11010 %
1$
#1458455
0"
#1458458
b1101 &
b1101 %
#1458462
b101000 &
b101000 %
#1458466
b10100 &
b10100 %
#1458470
b1010 &
b1010 %
#1458474
b101 &
b101 %
#1458478
b10000 &
b10000 %
#1458482
b1000 &
b1000 %
#1458486
b100 &
b100 %
#1458490
b10 &
b10 %
#1458494
b1 &
1#
b1 %
#1458498
b0 &
b0 %
0#
0$
#2396405
b1 !
1"
#2396406
b1 &
b1 %
1$
#2396407
0"
#2396410
1#
#2396414
b0 &
0#
b0 %
0$
#4500012
