// Seed: 2094371231
module module_0 (
    input wire id_0,
    input wor id_1,
    input wire id_2,
    input tri1 id_3,
    input supply0 id_4,
    input wand id_5
);
  wand id_7 = -1;
  assign module_1.id_6 = 0;
endmodule
module module_1 (
    output wire id_0,
    input wire id_1,
    input wor id_2,
    input tri0 id_3,
    input supply1 id_4,
    input supply0 id_5,
    output logic id_6,
    input wand id_7,
    output supply0 id_8
);
  always @(posedge id_2) id_6 = 1;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_1,
      id_3,
      id_5,
      id_3
  );
endmodule
