{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.79947,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.79977,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.000532695,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.000451251,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.000166542,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.000451251,
	"finish__design__instance__count__class:buffer": 23,
	"finish__design__instance__area__class:buffer": 186.429,
	"finish__design__instance__count__class:clock_buffer": 11,
	"finish__design__instance__area__class:clock_buffer": 141.386,
	"finish__design__instance__count__class:timing_repair_buffer": 249,
	"finish__design__instance__area__class:timing_repair_buffer": 975.936,
	"finish__design__instance__count__class:inverter": 9,
	"finish__design__instance__area__class:inverter": 33.7824,
	"finish__design__instance__count__class:clock_inverter": 5,
	"finish__design__instance__area__class:clock_inverter": 63.8112,
	"finish__design__instance__count__class:sequential_cell": 112,
	"finish__design__instance__area__class:sequential_cell": 2802.69,
	"finish__design__instance__count__class:multi_input_combinational_cell": 234,
	"finish__design__instance__area__class:multi_input_combinational_cell": 1836.76,
	"finish__design__instance__count": 643,
	"finish__design__instance__area": 6040.79,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 3.06375,
	"finish__clock__skew__setup": 0.0115233,
	"finish__clock__skew__hold": 0.0115233,
	"finish__timing__drv__max_slew_limit": 0.590888,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.631933,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.00225934,
	"finish__power__switching__total": 0.00112764,
	"finish__power__leakage__total": 2.69014e-09,
	"finish__power__total": 0.00338698,
	"finish__design__io": 252,
	"finish__design__die__area": 9415.79,
	"finish__design__core__area": 8720.86,
	"finish__design__instance__count": 751,
	"finish__design__instance__area": 6175.92,
	"finish__design__instance__count__stdcell": 751,
	"finish__design__instance__area__stdcell": 6175.92,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.708178,
	"finish__design__instance__utilization__stdcell": 0.708178,
	"finish__design__rows": 34,
	"finish__design__rows:unithd": 34,
	"finish__design__sites": 6970,
	"finish__design__sites:unithd": 6970,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}