<map id="include/llvm/MCA/HardwareUnits/HardwareUnit.h" name="include/llvm/MCA/HardwareUnits/HardwareUnit.h">
<area shape="rect" id="node1" title="This file defines a base class for describing a simulated hardware unit." alt="" coords="883,5,1086,47"/>
<area shape="rect" id="node2" href="$Context_8h.html" title="This file defines a class for holding ownership of various simulated hardware units." alt="" coords="770,102,973,129"/>
<area shape="rect" id="node4" href="$LSUnit_8h.html" title="A Load/Store unit class that models load/store queues and that implements a simple weak memory consis..." alt="" coords="538,95,741,136"/>
<area shape="rect" id="node5" href="$Scheduler_8h.html" title="A scheduler for Processor Resource Units and Processor Resource Groups." alt="" coords="321,184,523,225"/>
<area shape="rect" id="node15" href="$RegisterFile_8h.html" title="This file defines a register mapping file class." alt="" coords="1254,95,1457,136"/>
<area shape="rect" id="node19" href="$RetireControlUnit_8h.html" title="This file simulates the hardware responsible for retiring instructions." alt="" coords="1017,95,1219,136"/>
<area shape="rect" id="node21" href="$HardwareUnit_8cpp.html" title="This file defines the anchor for the base class that describes simulated hardware units." alt="" coords="1481,95,1654,136"/>
<area shape="rect" id="node3" href="$Context_8cpp.html" title="This file defines a class for holding ownership of various simulated hardware units." alt="" coords="954,370,1109,397"/>
<area shape="rect" id="node12" href="$RetireStage_8h.html" title="This file defines the retire stage of a default instruction pipeline." alt="" coords="1043,184,1227,225"/>
<area shape="rect" id="node14" href="$LSUnit_8cpp.html" title="A Load&#45;Store Unit for the llvm&#45;mca tool." alt="" coords="547,184,721,225"/>
<area shape="rect" id="node6" href="$ExecuteStage_8h.html" title="This file defines the execution stage of a default instruction pipeline." alt="" coords="242,273,426,315"/>
<area shape="rect" id="node8" href="$InstructionTables_8h.html" title="This file implements a custom stage to generate instruction tables." alt="" coords="26,273,210,315"/>
<area shape="rect" id="node10" href="$Scheduler_8cpp.html" title=" " alt="" coords="450,273,623,315"/>
<area shape="rect" id="node11" href="$DispatchStage_8cpp.html" title="This file models the dispatch component of an instruction pipeline." alt="" coords="749,281,994,307"/>
<area shape="rect" id="node7" href="$ExecuteStage_8cpp.html" title="This file defines the execution stage of an instruction pipeline." alt="" coords="223,370,461,397"/>
<area shape="rect" id="node9" href="$InstructionTables_8cpp.html" title="This file implements the method InstructionTables::execute()." alt="" coords="5,363,199,404"/>
<area shape="rect" id="node13" href="$RetireStage_8cpp.html" title="This file defines the retire stage of an instruction pipeline." alt="" coords="1069,281,1295,307"/>
<area shape="rect" id="node16" href="$DispatchStage_8h.html" title="This file models the dispatch component of an instruction pipeline." alt="" coords="1483,184,1667,225"/>
<area shape="rect" id="node17" href="$RegisterFile_8cpp.html" title="This file defines a register mapping file class." alt="" coords="1691,184,1865,225"/>
<area shape="rect" id="node18" href="$InOrderIssueStage_8cpp.html" title="InOrderIssueStage implements an in&#45;order execution pipeline." alt="" coords="1252,184,1459,225"/>
<area shape="rect" id="node20" href="$RetireControlUnit_8cpp.html" title="This file simulates the hardware responsible for retiring instructions." alt="" coords="846,184,1019,225"/>
</map>
