Cadence Genus(TM) Synthesis Solution.
Copyright 2022 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

[17:24:45.206265] Configured Lic search path (21.01-s002): 5280@ip-10-0-87-58.eu-central-1.compute.internal

Version: 21.15-s080_1, built Fri Sep 23 05:57:55 PDT 2022
Options: 
Date:    Sun Aug 11 17:24:45 2024
Host:    ip-10-0-112-224.eu-central-1.compute.internal (x86_64 w/Linux 4.14.336-255.557.amzn2.x86_64) (1core*2cpus*1physical cpu*AMD EPYC 7571 512KB) (7896820KB)
PID:     21634
OS:      CentOS Linux release 7.9.2009 (Core)

*** Stack limited to 512 MB. This run may fail due to lack of stack space. ***


[17:24:45.119241] Periodic Lic check successful
[17:24:45.119259] Feature usage summary:
[17:24:45.119264] Genus_Synthesis
Checking out license: Genus_Synthesis


***********************************************************************************************************
***********************************************************************************************************



Loading tool scripts...
Finished loading tool scripts (17 seconds elapsed).

WARNING: This version of the tool is 688 days old.
@genus:root: 1> source ../scripts/genus_fm.tcl
Sourcing '../scripts/genus_fm.tcl' (Sun Aug 11 17:25:09 UTC 2024)...
#@ Begin verbose source ../scripts/genus_fm.tcl
@file(genus_fm.tcl) 2: set debug_file "debug.txt"
@file(genus_fm.tcl) 3: set design(TOPLEVEL) "proj_fm" 
@file(genus_fm.tcl) 4: set runtype "synthesis"
@file(genus_fm.tcl) 7: set mmmc_or_simple "simple"; # "simple" - using "read_libs"
@file(genus_fm.tcl) 9: set phys_synth_type "lef" ;  # "none"   - don't read any physical data
@file(genus_fm.tcl) 15: source ../scripts/procedures.tcl -quiet
@file(genus_fm.tcl) 16: enics_start_stage "start"
*****************************************
*****************************************
**   ENICSINFO: Starting stage start   **
*****************************************
*****************************************
ENICSINFO: Current time is: 11/08/2024 17:25
ENICSINFO: This session is running on Hostname : ip-10-0-112-224.eu-central-1.compute.internal
ENICSINFO: The log file is genus.log130 and the command file is genus.cmd130
ENICSINFO: ----------------------------------
@file(genus_fm.tcl) 20: source ../inputs/proj.defines -quiet
@file(genus_fm.tcl) 23: source ../inputs/libraries.$TECHNOLOGY.tcl -quiet
  Setting attribute of root '/': 'design_process_node' = 65
@file(genus_fm.tcl) 24: source ../inputs/libraries.$SC_TECHNOLOGY.tcl -quiet
  Setting attribute of root '/': 'route_design_with_via_in_pin' = true
@file(genus_fm.tcl) 25: source ../inputs/libraries.$SRAM_TECHNOLOGY.tcl -quiet
@file(genus_fm.tcl) 26: if {$design(FULLCHIP_OR_MACRO)=="FULLCHIP"} {
    source ../inputs/libraries.$IO_TECHNOLOGY.tcl -quiet
}
@file(genus_fm.tcl) 34: set df [open $debug_file a]
@file(genus_fm.tcl) 35: puts $df "\n******************************************"
@file(genus_fm.tcl) 36: puts $df "* Debug values after everything was loaded *"
@file(genus_fm.tcl) 37: puts $df "******************************************"
@file(genus_fm.tcl) 38: foreach dic {paths tech tech_files design} {
    foreach key [array names $dic] {
        puts $df "${dic}(${key}) = \t[set ${dic}([set key])]"
    }
}
@file(genus_fm.tcl) 44: close $df
@file(genus_fm.tcl) 50: set_db source_verbose true ; # Sourcing files will be reported as verbose
  Setting attribute of root '/': 'source_verbose' = true
@file(genus_fm.tcl) 51: set_db information_level 9 ; # The log file will report everything
  Setting attribute of root '/': 'information_level' = 9
@file(genus_fm.tcl) 52: suppress_messages "PHYS-90"
  Setting attribute of message 'PHYS-90': 'max_print' = 0
@file(genus_fm.tcl) 57: enics_start_stage "init_design"
***********************************************
***********************************************
**   ENICSINFO: Starting stage init_design   **
***********************************************
***********************************************
ENICSINFO: Current time is: 11/08/2024 17:25
ENICSINFO: ----------------------------------
@file(genus_fm.tcl) 59: if {$mmmc_or_simple=="mmmc"} {
    read_mmmc $design(mmmc_view_file)
} else {
    set_db init_lib_search_path $paths(LIB_paths) 
    suppress_messages $tech(SC_LIB_SUPPRESS_MESSAGES_GENUS)
    read_libs $tech_files(ALL_WC_LIBS)
}
  Setting attribute of root '/': 'init_lib_search_path' = /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_rvt/r0p0/lib/ /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_lvt/r0p0/lib/ /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_hvt/r0p0/lib/
  Setting attribute of message 'LBR-9': 'max_print' = 0
  Setting attribute of message 'LBR-76': 'max_print' = 0
  Setting attribute of message 'LBR-40': 'max_print' = 0
  Setting attribute of message 'LBR-436': 'max_print' = 0
  Setting attribute of message 'LBR-170': 'max_print' = 0

Threads Configured:2

  Message Summary for Library all 3 libraries:
  ********************************************
  An unsupported construct was detected in this library. [LBR-40]: 258
  ********************************************
 
            Reading file '/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_rvt/r0p0/lib/sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c.lib'
            Reading file '/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_lvt/r0p0/lib/sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c.lib'
            Reading file '/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_hvt/r0p0/lib/sc9_cln65lp_base_hvt_ss_typical_max_0p90v_125c.lib'
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.900000, 125.000000) in library 'sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c.lib'.
        : The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.900000, 125.000000) in library 'sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c.lib'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.900000, 125.000000) in library 'sc9_cln65lp_base_hvt_ss_typical_max_0p90v_125c.lib'.
@file(genus_fm.tcl) 67: suppress_messages "LBR-415"
  Setting attribute of message 'LBR-415': 'max_print' = 0
@file(genus_fm.tcl) 72: if {$phys_synth_type == "none"} {
   enics_message "Physical Synthesis is disabled"
   read_qrc $tech_files(QRCTECH_FILE_WC)
} else {
    suppress_messages $tech(SC_LEF_SUPPRESS_MESSAGES_GENUS)
    read_physical -lef $tech_files(ALL_LEFS)
    if {$phys_synth_type == "floorplan"} { 
        # You need to read a .def file for the floorplan to enable physical synthesis 
        read_def $design(floorplan_def)
    }
}
  Setting attribute of message 'PHYS-279': 'max_print' = 0
  Setting attribute of message 'PHYS-129': 'max_print' = 0
  Setting attribute of message 'PHYS-15': 'max_print' = 0
  Setting attribute of message 'PHYS-12': 'max_print' = 0
  Setting attribute of message 'LBR-162': 'max_print' = 0
  Setting attribute of message 'LBR-155': 'max_print' = 0
Warning : Site already defined before, duplicated site will be ignored. [PHYS-106]
        : Site 'sc9_cln65lp' read already, this site in file '/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_lvt/r0p0/lef/sc9_cln65lp_base_lvt.lef' is ignored.
Warning : Site already defined before, duplicated site will be ignored. [PHYS-106]
        : Site 'sc9_cln65lp' read already, this site in file '/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_hvt/r0p0/lef/sc9_cln65lp_base_hvt.lef' is ignored.

  According to lef_library, there are total 10 routing layers [ V(5) / H(5) ]

Info    : Setting the maximum print count of this message to 10 if information_level is less than 9. [LBR-161]
        : To print all the warning messages, set the information_level to 9.
  Libraries have 1950 usable logic and 582 usable sequential lib-cells.
@file(genus_fm.tcl) 87: enics_start_stage "read_rtl"
********************************************
********************************************
**   ENICSINFO: Starting stage read_rtl   **
********************************************
********************************************
ENICSINFO: Current time is: 11/08/2024 17:25
ENICSINFO: ----------------------------------
@file(genus_fm.tcl) 89: set_db init_hdl_search_path $design(hdl_search_paths)
  Setting attribute of root '/': 'init_hdl_search_path' = . /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl
@file(genus_fm.tcl) 90: set_db hdl_language v2001 -quiet
@file(genus_fm.tcl) 93: suppress_messages "CDFG-250"
  Setting attribute of message 'CDFG-250': 'max_print' = 0
@file(genus_fm.tcl) 95: suppress_messages "CWD-19 CWD-36"
  Setting attribute of message 'CWD-19': 'max_print' = 0
  Setting attribute of message 'CWD-36': 'max_print' = 0
@file(genus_fm.tcl) 97: suppress_messages "CDFG-771"
  Setting attribute of message 'CDFG-771': 'max_print' = 0
@file(genus_fm.tcl) 98: read_hdl -language sv -f $design(read_hdl_list)
            Reading Verilog file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_pkg.sv'
            Reading Verilog file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_counter.sv'
            Reading Verilog file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv'
            Reading Verilog file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_kmer_buffer.sv'
            Reading Verilog file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_extender.sv'
            Reading Verilog file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_hasher.sv'
            Reading Verilog file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv'
            Reading Verilog file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_top.sv'
@file(genus_fm.tcl) 103: enics_start_stage "elaborate"
*********************************************
*********************************************
**   ENICSINFO: Starting stage elaborate   **
*********************************************
*********************************************
ENICSINFO: Current time is: 11/08/2024 17:25
ENICSINFO: ----------------------------------
@file(genus_fm.tcl) 105: set_db hdl_track_filename_row_col true -quiet; # helps with debug
Info   : Enabled hdl_track_filename_row_col attribute.
       : Setting this attribute to 'true' can have an impact on the run time. Use this attribute only when filename, line number, and column information are needed in reports.
@file(genus_fm.tcl) 106: set_db lp_insert_clock_gating true 
  Setting attribute of root '/': 'lp_insert_clock_gating' = true
@file(genus_fm.tcl) 108: elaborate $design(TOPLEVEL) ;#-update
                  INLINE_INFO: Skipping marking small hierarchies inline as the variable 'hdl_dissolve_primitive_instance_hierarchy_threshold' has not been set to a positive value.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'proj_fm' from file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv'.
Warning : Using default parameter value for module elaboration. [CDFG-818]
        : Elaborating block 'proj_fm' with default parameters value.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 71.
        : A relational expression can evaluate to a constant when a variable is compared to a value which is outside the bounds of the variable.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 71.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 71.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 71.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 71.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 71.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 71.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 71.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 71.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 71.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 71.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 71.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 71.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 71.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 71.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 71.
Info    : Optimized the MUX created for array read / write or variable shifter. [CDFG-893]
        : Optimized mux for Array Write Aggressive Implementation for variable 'N28964' at line 72 col 21, in Module 'proj_fm' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 72.
Info    : Optimized the MUX created for array read / write or variable shifter. [CDFG-893]
        : Optimized mux for Array Write Aggressive Implementation for variable 'N33092' at line 74 col 21, in Module 'proj_fm' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 74.
Info    : Optimized the MUX created for array read / write or variable shifter. [CDFG-893]
        : Optimized mux for Array Write Aggressive Implementation for variable 'N46493' at line 72 col 21, in Module 'proj_fm' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 72.
Info    : Optimized the MUX created for array read / write or variable shifter. [CDFG-893]
        : Optimized mux for Array Write Aggressive Implementation for variable 'N50625' at line 74 col 21, in Module 'proj_fm' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 74.
Info    : Optimized the MUX created for array read / write or variable shifter. [CDFG-893]
        : Optimized mux for Array Write Aggressive Implementation for variable 'N64042' at line 72 col 21, in Module 'proj_fm' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 72.
Info    : Optimized the MUX created for array read / write or variable shifter. [CDFG-893]
        : Optimized mux for Array Write Aggressive Implementation for variable 'N68174' at line 74 col 21, in Module 'proj_fm' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 74.
Info    : Optimized the MUX created for array read / write or variable shifter. [CDFG-893]
        : Optimized mux for Array Write Aggressive Implementation for variable 'N81591' at line 72 col 21, in Module 'proj_fm' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 72.
Info    : Optimized the MUX created for array read / write or variable shifter. [CDFG-893]
        : Optimized mux for Array Write Aggressive Implementation for variable 'N85723' at line 74 col 21, in Module 'proj_fm' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 74.
Info    : Optimized the MUX created for array read / write or variable shifter. [CDFG-893]
        : Optimized mux for Array Write Aggressive Implementation for variable 'N99140' at line 72 col 21, in Module 'proj_fm' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 72.
Info    : Optimized the MUX created for array read / write or variable shifter. [CDFG-893]
        : Optimized mux for Array Write Aggressive Implementation for variable 'N103272' at line 74 col 21, in Module 'proj_fm' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 74.
Info    : Optimized the MUX created for array read / write or variable shifter. [CDFG-893]
        : Optimized mux for Array Write Aggressive Implementation for variable 'N116689' at line 72 col 21, in Module 'proj_fm' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 72.
Info    : Optimized the MUX created for array read / write or variable shifter. [CDFG-893]
        : Optimized mux for Array Write Aggressive Implementation for variable 'N120821' at line 74 col 21, in Module 'proj_fm' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 74.
Info    : Optimized the MUX created for array read / write or variable shifter. [CDFG-893]
        : Optimized mux for Array Write Aggressive Implementation for variable 'N134238' at line 72 col 21, in Module 'proj_fm' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 72.
Info    : Optimized the MUX created for array read / write or variable shifter. [CDFG-893]
        : Optimized mux for Array Write Aggressive Implementation for variable 'N138370' at line 74 col 21, in Module 'proj_fm' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 74.
Info    : Optimized the MUX created for array read / write or variable shifter. [CDFG-893]
        : Optimized mux for Array Write Aggressive Implementation for variable 'N151787' at line 72 col 21, in Module 'proj_fm' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 72.
Info    : Optimized the MUX created for array read / write or variable shifter. [CDFG-893]
        : Optimized mux for Array Write Aggressive Implementation for variable 'N155919' at line 74 col 21, in Module 'proj_fm' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 74.
Info    : Optimized the MUX created for array read / write or variable shifter. [CDFG-893]
        : Optimized mux for Array Write Aggressive Implementation for variable 'N169336' at line 72 col 21, in Module 'proj_fm' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 72.
Info    : Optimized the MUX created for array read / write or variable shifter. [CDFG-893]
        : Optimized mux for Array Write Aggressive Implementation for variable 'N173468' at line 74 col 21, in Module 'proj_fm' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 74.
Info    : Optimized the MUX created for array read / write or variable shifter. [CDFG-893]
        : Optimized mux for Array Write Aggressive Implementation for variable 'N186885' at line 72 col 21, in Module 'proj_fm' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 72.
Info    : Optimized the MUX created for array read / write or variable shifter. [CDFG-893]
        : Optimized mux for Array Write Aggressive Implementation for variable 'N191017' at line 74 col 21, in Module 'proj_fm' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 74.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'CDFG-893'.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 74.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 72.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 74.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 72.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 74.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 72.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 74.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 72.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 74.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 72.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 74.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 72.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 74.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 72.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 74.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 72.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 74.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 72.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 74.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 72.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 74.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 72.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 74.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 72.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 74.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 72.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 74.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 72.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 74.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 72.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 74.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 72.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 74.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 72.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 74.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 72.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 74.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 72.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 74.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 72.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'CDFG-738'.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'CDFG-739'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned_48'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned_55'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned_60'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned_65'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned_70'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned_75'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned_80'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned_85'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned_90'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned_95'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned_100'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned_105'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned_110'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned_115'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned_120'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned_125'.
Warning : Signal or variable has multiple drivers, including a constant driver. [CDFG2G-623]
        : 'padded_fragment' in module 'proj_fm' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 43, column 24.
        : Some tools may not accept this HDL.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'out_rdata[0]' in module 'proj_fm'.
        : This may cause simulation mismatches between the original and synthesized designs.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'out_rdata[1]' in module 'proj_fm'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'out_rdata[2]' in module 'proj_fm'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'out_rdata[3]' in module 'proj_fm'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'out_rdata[4]' in module 'proj_fm'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'out_rdata[5]' in module 'proj_fm'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'out_rdata[6]' in module 'proj_fm'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'out_rdata[7]' in module 'proj_fm'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'out_rdata[8]' in module 'proj_fm'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'out_rdata[9]' in module 'proj_fm'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'out_rdata[10]' in module 'proj_fm'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'out_rdata[11]' in module 'proj_fm'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'out_rdata[12]' in module 'proj_fm'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'out_rdata[13]' in module 'proj_fm'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'out_rdata[14]' in module 'proj_fm'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'out_rdata[15]' in module 'proj_fm'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'out_rdata[16]' in module 'proj_fm'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'out_rdata[17]' in module 'proj_fm'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'out_rdata[18]' in module 'proj_fm'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'out_rdata[19]' in module 'proj_fm'.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'CDFG2G-622'.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'proj_fm'.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_elab
--------------------------------------------------------
| Trick             | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------------------
| ume_constant_bmux |       0 |       0 |         7.00 | 
--------------------------------------------------------
Starting clip mux common data inputs [v1.0] (stage: post_elab, startdef: proj_fm, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.008s)
Starting clip the non-user hierarchies [v2.0] (stage: post_elab, startdef: proj_fm, recur: true)
Completed clip the non-user hierarchies (accepts: 1, rejects: 0, runtime: 0.030s)

Stage: post_elab
---------------------------------------------------------
| Transform          | Accepts | Rejects | Runtime (ms) | 
---------------------------------------------------------
| hlo_clip_mux_input |       0 |       0 |         8.00 | 
| hlo_clip           |       1 |       0 |        30.00 | 
---------------------------------------------------------
Info    : To insure proper verification, preserved netlist point(s) because they are involved in combinational loop(s). To disable this, set the 'cb_preserve_ports_nets' root attribute to 'false'. [ELABUTL-133]
        : Preserved 1 user net(s)  Set the 'print_ports_nets_preserved_for_cb' root attribute to 'true' to print out the affected nets and hierarchical instances.

        Computing net loads.
UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   elaborate
@file(genus_fm.tcl) 110: enics_start_stage "post_elaboration"
****************************************************
****************************************************
**   ENICSINFO: Starting stage post_elaboration   **
****************************************************
****************************************************
ENICSINFO: Current time is: 11/08/2024 17:26
ENICSINFO: ----------------------------------
@file(genus_fm.tcl) 112: check_design -unresolved


 	 Check Design Report (c)
	 ------------------- 

  Unresolved References & Empty Modules
  ------------------------------------- 
No unresolved references in design 'proj_fm'

No empty modules in design 'proj_fm'

  Done Checking the design.
@file(genus_fm.tcl) 113: check_design -all > $design(synthesis_reports)/post_elaboration/check_design_post_elab.rpt

@file(genus_fm.tcl) 114: if {[check_design -status]} {
    Puts "ENICSINFO: ############# There is an issue with check_design. You better look at it! ###########"
}
@file(genus_fm.tcl) 118: write_design -base_name $design(export_dir)/post_elaboartion/$design(TOPLEVEL)
(write_design): Writing Genus content. Constraint interface is 'smsc'
Warning : The design is not fully mapped. [PHYS-93]
        : The original design intent derived from the RTL may no longer be available upon restoration.
Exporting design data for 'proj_fm' to /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_fm/post_elaboartion/proj_fm...
%# Begin write_design (08/11 17:26:50, mem=5155.86M)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   write_design
File /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_fm/post_elaboartion/proj_fm.mmmc.tcl has been written.
Info    : Multimode clock gating check is disabled. [TIM-1000]
Finished SDC export (command execution time mm:ss (real) = 00:02).
Info: file /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_fm/post_elaboartion/proj_fm.default_emulate_constraint_mode.sdc has been written
Info: file /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_fm/post_elaboartion/proj_fm.default_emulate_constraint_mode.sdc has been written
** To load the database source /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_fm/post_elaboartion/proj_fm.genus_setup.tcl in an Genus(TM) Synthesis Solution session.
Finished exporting design data for 'proj_fm' (command execution time mm:ss cpu = 00:02, real = 00:07).
.
%# End write_design (08/11 17:26:57, total cpu=08:00:02, real=08:00:07, peak res=1045.70M, current mem=5153.86M)
@file(genus_fm.tcl) 126: set_db detailed_sdc_messages true ; # helps read_sdc debug
  Setting attribute of root '/': 'detailed_sdc_messages' = true
@file(genus_fm.tcl) 127: read_sdc $design(functional_sdc) -stop_on_errors 
            Reading file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../inputs/proj.sdc'
Statistics for commands executed by read_sdc:
 "all_inputs"               - successful      4 , failed      0 (runtime  0.01)
 "all_outputs"              - successful      3 , failed      0 (runtime  0.00)
 "create_clock"             - successful      1 , failed      0 (runtime  0.04)
 "current_design"           - successful      2 , failed      0 (runtime  0.01)
 "get_lib_pins"             - successful      1 , failed      0 (runtime  0.02)
 "get_ports"                - successful      3 , failed      0 (runtime  0.01)
 "remove_from_collection"   - successful      1 , failed      0 (runtime  0.00)
 "set_clock_uncertainty"    - successful      1 , failed      0 (runtime  0.04)
 "set_driving_cell"         - successful      1 , failed      0 (runtime  0.01)
 "set_ideal_network"        - successful      2 , failed      0 (runtime  0.00)
 "set_input_delay"          - successful      1 , failed      0 (runtime  0.01)
 "set_input_transition"     - successful      1 , failed      0 (runtime  0.01)
 "set_load"                 - successful      1 , failed      0 (runtime  0.04)
 "set_max_delay"            - successful      1 , failed      0 (runtime  0.01)
 "set_max_fanout"           - successful      1 , failed      0 (runtime  0.01)
 "set_max_transition"       - successful      1 , failed      0 (runtime  0.00)
 "set_output_delay"         - successful      1 , failed      0 (runtime  0.00)
read_sdc completed in 00:00:00 (hh:mm:ss)
@file(genus_fm.tcl) 128: check_timing_intent
        Computing net loads.
        Tracing clock networks.
Info    : Multimode clock gating check is disabled. [TIM-1000]
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 11 2024  05:26:59 pm
  Module:                 proj_fm
  Technology libraries:   sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 1
                          sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 1
                          sc9_cln65lp_base_hvt_ss_typical_max_0p90v_125c 1
                          physical_cells 
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

-------------------------------------------------------------------------------
Nets with multiple drivers

The following nets have multiple drivers and at least one of the drivers is     
non-tristate:                                                                   

hnet:proj_fm/out_rdata[0]
hnet:proj_fm/out_rdata[10]
hnet:proj_fm/out_rdata[11]
  ... 61 other warnings in this category.
 Use the -verbose option for more details.
-------------------------------------------------------------------------------


Lint summary
 Unconnected/logic driven clocks                                  0
 Sequential data pins driven by a clock signal                    0
 Sequential clock pins without clock waveform                     0
 Sequential clock pins with multiple clock waveforms              0
 Generated clocks without clock waveform                          0
 Generated clocks with incompatible options                       0
 Generated clocks with multi-master clock                         0
 Paths constrained with different clocks                          0
 Loop-breaking cells for combinational feedback                   0
 Nets with multiple drivers                                      64
 Timing exceptions with no effect                                 0
 Suspicious multi_cycle exceptions                                0
 Pins/ports with conflicting case constants                       0
 Inputs without clocked external delays                           0
 Outputs without clocked external delays                          0
 Inputs without external driver/transition                        0
 Outputs without external load                                    0
 Exceptions with invalid timing start-/endpoints                  0

                                                  Total:         64

@file(genus_fm.tcl) 129: check_timing_intent -verbose > $design(synthesis_reports)/post_elaboration/check_timing_post_elab.rpt
@file(genus_fm.tcl) 134: enics_default_cost_groups
@file(genus_fm.tcl) 135: enics_report_timing $design(synthesis_reports)
  Setting attribute of root '/': 'timing_report_fields' = timing_point flags arc edge cell fanout transition delay arrival
        Computing arrivals and requireds.
@file(genus_fm.tcl) 142: set_db [get_db design:$design(TOPLEVEL)] .lp_clock_gating_min_flops 8
  Setting attribute of design 'proj_fm': 'lp_clock_gating_min_flops' = 8
@file(genus_fm.tcl) 143: set_db [get_db design:$design(TOPLEVEL)] .lp_clock_gating_style latch 
  Setting attribute of design 'proj_fm': 'lp_clock_gating_style' = latch
@file(genus_fm.tcl) 148: enics_start_stage "synthesis"
*********************************************
*********************************************
**   ENICSINFO: Starting stage synthesis   **
*********************************************
*********************************************
ENICSINFO: Current time is: 11/08/2024 17:27
ENICSINFO: ----------------------------------
@file(genus_fm.tcl) 151: set_db syn_generic_effort low
  Setting attribute of root '/': 'syn_generic_effort' = low
@file(genus_fm.tcl) 152: set_db syn_map_effort low
  Setting attribute of root '/': 'syn_map_effort' = low
@file(genus_fm.tcl) 153: set_db syn_opt_effort low
  Setting attribute of root '/': 'syn_opt_effort' = low
@file(genus_fm.tcl) 154: suppress_messages "ST-110 ST-112"
  Setting attribute of message 'ST-110': 'max_print' = 0
  Setting attribute of message 'ST-112': 'max_print' = 0
@file(genus_fm.tcl) 156: if {$phys_synth_type == "floorplan"} {
    # Synthesize to generics and place generics in floorplan
    enics_start_stage "syn_generic"
    syn_generic -physical
    # Map to technology
    enics_start_stage "technology_mapping"
    syn_map -physical
    enics_report_timing $design(synthesis_reports) 
    # Post synthesis optimization
    enics_start_stage "post_syn_opt"
    syn_opt -physical
} else {
    # Synthesize to generics (non physical-aware)
    enics_start_stage "syn_generic"
    syn_generic 
    # Map to technology (non physical-aware)
    enics_start_stage "technology_mapping"
    syn_map 
    enics_report_timing $design(synthesis_reports)
    enics_start_stage "post_syn_opt"
    if {$phys_synth_type == "lef"} {
        syn_opt
    } else {
        syn_opt 
    }
}
***********************************************
***********************************************
**   ENICSINFO: Starting stage syn_generic   **
***********************************************
***********************************************
ENICSINFO: Current time is: 11/08/2024 17:27
ENICSINFO: ----------------------------------
      Running additional step before syn_gen...


Stage: pre_early_cg
------------------------------------------------
| Transform | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------
------------------------------------------------
##Generic Timing Info for library domain: _default_ typical gate delay: 100.2 ps std_slew: 29.9 ps std_load: 3.8 fF
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: proj_fm, recur: true)
Warning : Message truncated because it exceeds the maximum length of 4096 characters. [MESG-6]
        : Info portion of message 'GLO-34' truncated to length 4096 from 10921
        : By default messages are limited to 4096 characters. All characters after the 4096 character limit are truncated. To remove this limit, set the message attribute 'truncate' to 'false'. However, this may dramatically increase the size of the log file.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 512 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31', 
'simulate_inst_32', 'simulate_inst_33', 'simulate_inst_34', 
'simulate_inst_35', 'simulate_inst_36', 'simulate_inst_37', 
'simulate_inst_38', 'simulate_inst_39', 'simulate_inst_40', 
'simulate_inst_41', 'simulate_inst_42', 'simulate_inst_43', 
'simulate_inst_44', 'simulate_inst_45', 'simulate_inst_46', 
'simulate_inst_47', 'simulate_inst_48', 'simulate_inst_49', 
'simulate_inst_50', 'simulate_inst_51', 'simulate_inst_52', 
'simulate_inst_53', 'simulate_inst_54', 'simulate_inst_55', 
'simulate_inst_56', 'simulate_inst_57', 'simulate_inst_58', 
'simulate_inst_59', 'simulate_inst_60', 'simulate_inst_61', 
'simulate_inst_62', 'simulate_inst_63', 'simulate_inst_64', 
'simulate_inst_65', 'simulate_inst_66', 'simulate_inst_67', 
'simulate_inst_68', 'simulate_inst_69', 'simulate_inst_70', 
'simulate_inst_71', 'simulate_inst_72', 'simulate_inst_73', 
'simulate_inst_74', 'simulate_inst_75', 'simulate_inst_76', 
'simulate_inst_77', 'simulate_inst_78', 'simulate_inst_79', 
'simulate_inst_80', 'simulate_inst_81', 'simulate_inst_82', 
'simulate_inst_83', 'simulate_inst_84', 'simulate_inst_85', 
'simulate_inst_86', 'simulate_inst_87', 'simulate_inst_88', 
'simulate_inst_89', 'simulate_inst_90', 'simulate_inst_91', 
'simulate_inst_92', 'simulate_inst_93', 'simulate_inst_94', 
'simulate_inst_95', 'simulate_inst_96', 'simulate_inst_97', 
'simulate_inst_98', 'simulate_inst_99', 'simulate_inst_100', 
'simulate_inst_101', 'simulate_inst_102', 'simulate_inst_103', 
'simulate_inst_104', 'simulate_inst_105', 'simulate_inst_106', 
'simulate_inst_107', 'simulate_inst_108', 'simulate_inst_109', 
'simulate_inst_110', 'simulate_inst_111', 'simulate_inst_112', 
'simulate_inst_113', 'simulate_inst_114', 'simulate_inst_115', 
'simulate_inst_116', 'simulate_inst_117', 'simulate_inst_118', 
'simulate_inst_119', 'simulate_inst_120', 'simulate_inst_121', 
'simulate_inst_122', 'simulate_inst_123', 'simulate_inst_124', 
'simulate_inst_125', 'simulate_inst_126', 'simulate_inst_127', 
'simulate_inst_128', 'simulate_inst_129', 'simulate_inst_130', 
'simulate_inst_131', 'simulate_inst_132', 'simulate_inst_133', 
'simulate_inst_134', 'simulate_inst_135', 'simulate_inst_136', 
'simulate_inst_137', 'simulate_inst_138', 'simulate_inst_139', 
'simulate_inst_140', 'simulate_inst_141', 'simulate_inst_142', 
'simulate_inst_143', 'simulate_inst_144', 'simulate_inst_145', 
'simulate_inst_146', 'simulate_inst_147', 'simulate_inst_148', 
'simulate_inst_149', 'simulate_inst_150', 'simulate_inst_151', 
'simulate_inst_152', 'simulate_inst_153', 'simulate_inst_154', 
'simulate_inst_155', 'simulate_inst_156', 'simulate_inst_157', 
'simulate_inst_158', 'simulate_inst_159', 'simulate_inst_160', 
'simulate_inst_161', 'simulate_inst_162', 'simulate_inst_163', 
'simulate_inst_164', 'simulate_inst_165', 'simulate_inst_166', 
'simulate_inst_167', 'simulate_inst_168', 'simulate_inst_169', 
'simulate_inst_170', 'simulate_inst_171', 'simulate_inst_172', 
'simulate_inst_173', 'simulate_inst_174', 'simulate_inst_175', 
'simulate_inst_176', 'simulate_inst_177', 'simulate_inst_178', 
'simulate_inst_179', 'simulate_inst_180', 'simulate_inst_181', 
'simulate_inst_182', 'simulate_inst_183', 'simulate_inst_184', 
'simulate_inst_185', 'simulate_inst_186', 'simulate_inst_187', 
'simulate_inst_188', 'simulate_inst_189', 'simulate_inst_190', 
'simulate_inst_191',
        : Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.
          Accepted mux data reorder optimization in module proj_fm for instance(s): mux_FMbuffers[0][add_72_87_I3]_72_63
Warning : Message truncated because it exceeds the maximum length of 4096 characters. [MESG-6]
        : Info portion of message 'GLO-34' truncated to length 4096 from 10921
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 512 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31', 
'simulate_inst_32', 'simulate_inst_33', 'simulate_inst_34', 
'simulate_inst_35', 'simulate_inst_36', 'simulate_inst_37', 
'simulate_inst_38', 'simulate_inst_39', 'simulate_inst_40', 
'simulate_inst_41', 'simulate_inst_42', 'simulate_inst_43', 
'simulate_inst_44', 'simulate_inst_45', 'simulate_inst_46', 
'simulate_inst_47', 'simulate_inst_48', 'simulate_inst_49', 
'simulate_inst_50', 'simulate_inst_51', 'simulate_inst_52', 
'simulate_inst_53', 'simulate_inst_54', 'simulate_inst_55', 
'simulate_inst_56', 'simulate_inst_57', 'simulate_inst_58', 
'simulate_inst_59', 'simulate_inst_60', 'simulate_inst_61', 
'simulate_inst_62', 'simulate_inst_63', 'simulate_inst_64', 
'simulate_inst_65', 'simulate_inst_66', 'simulate_inst_67', 
'simulate_inst_68', 'simulate_inst_69', 'simulate_inst_70', 
'simulate_inst_71', 'simulate_inst_72', 'simulate_inst_73', 
'simulate_inst_74', 'simulate_inst_75', 'simulate_inst_76', 
'simulate_inst_77', 'simulate_inst_78', 'simulate_inst_79', 
'simulate_inst_80', 'simulate_inst_81', 'simulate_inst_82', 
'simulate_inst_83', 'simulate_inst_84', 'simulate_inst_85', 
'simulate_inst_86', 'simulate_inst_87', 'simulate_inst_88', 
'simulate_inst_89', 'simulate_inst_90', 'simulate_inst_91', 
'simulate_inst_92', 'simulate_inst_93', 'simulate_inst_94', 
'simulate_inst_95', 'simulate_inst_96', 'simulate_inst_97', 
'simulate_inst_98', 'simulate_inst_99', 'simulate_inst_100', 
'simulate_inst_101', 'simulate_inst_102', 'simulate_inst_103', 
'simulate_inst_104', 'simulate_inst_105', 'simulate_inst_106', 
'simulate_inst_107', 'simulate_inst_108', 'simulate_inst_109', 
'simulate_inst_110', 'simulate_inst_111', 'simulate_inst_112', 
'simulate_inst_113', 'simulate_inst_114', 'simulate_inst_115', 
'simulate_inst_116', 'simulate_inst_117', 'simulate_inst_118', 
'simulate_inst_119', 'simulate_inst_120', 'simulate_inst_121', 
'simulate_inst_122', 'simulate_inst_123', 'simulate_inst_124', 
'simulate_inst_125', 'simulate_inst_126', 'simulate_inst_127', 
'simulate_inst_128', 'simulate_inst_129', 'simulate_inst_130', 
'simulate_inst_131', 'simulate_inst_132', 'simulate_inst_133', 
'simulate_inst_134', 'simulate_inst_135', 'simulate_inst_136', 
'simulate_inst_137', 'simulate_inst_138', 'simulate_inst_139', 
'simulate_inst_140', 'simulate_inst_141', 'simulate_inst_142', 
'simulate_inst_143', 'simulate_inst_144', 'simulate_inst_145', 
'simulate_inst_146', 'simulate_inst_147', 'simulate_inst_148', 
'simulate_inst_149', 'simulate_inst_150', 'simulate_inst_151', 
'simulate_inst_152', 'simulate_inst_153', 'simulate_inst_154', 
'simulate_inst_155', 'simulate_inst_156', 'simulate_inst_157', 
'simulate_inst_158', 'simulate_inst_159', 'simulate_inst_160', 
'simulate_inst_161', 'simulate_inst_162', 'simulate_inst_163', 
'simulate_inst_164', 'simulate_inst_165', 'simulate_inst_166', 
'simulate_inst_167', 'simulate_inst_168', 'simulate_inst_169', 
'simulate_inst_170', 'simulate_inst_171', 'simulate_inst_172', 
'simulate_inst_173', 'simulate_inst_174', 'simulate_inst_175', 
'simulate_inst_176', 'simulate_inst_177', 'simulate_inst_178', 
'simulate_inst_179', 'simulate_inst_180', 'simulate_inst_181', 
'simulate_inst_182', 'simulate_inst_183', 'simulate_inst_184', 
'simulate_inst_185', 'simulate_inst_186', 'simulate_inst_187', 
'simulate_inst_188', 'simulate_inst_189', 'simulate_inst_190', 
'simulate_inst_191',
          Accepted mux data reorder optimization in module proj_fm for instance(s): mux_FMbuffers[1][add_72_87_I3]_72_63
Warning : Message truncated because it exceeds the maximum length of 4096 characters. [MESG-6]
        : Info portion of message 'GLO-34' truncated to length 4096 from 10921
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 512 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31', 
'simulate_inst_32', 'simulate_inst_33', 'simulate_inst_34', 
'simulate_inst_35', 'simulate_inst_36', 'simulate_inst_37', 
'simulate_inst_38', 'simulate_inst_39', 'simulate_inst_40', 
'simulate_inst_41', 'simulate_inst_42', 'simulate_inst_43', 
'simulate_inst_44', 'simulate_inst_45', 'simulate_inst_46', 
'simulate_inst_47', 'simulate_inst_48', 'simulate_inst_49', 
'simulate_inst_50', 'simulate_inst_51', 'simulate_inst_52', 
'simulate_inst_53', 'simulate_inst_54', 'simulate_inst_55', 
'simulate_inst_56', 'simulate_inst_57', 'simulate_inst_58', 
'simulate_inst_59', 'simulate_inst_60', 'simulate_inst_61', 
'simulate_inst_62', 'simulate_inst_63', 'simulate_inst_64', 
'simulate_inst_65', 'simulate_inst_66', 'simulate_inst_67', 
'simulate_inst_68', 'simulate_inst_69', 'simulate_inst_70', 
'simulate_inst_71', 'simulate_inst_72', 'simulate_inst_73', 
'simulate_inst_74', 'simulate_inst_75', 'simulate_inst_76', 
'simulate_inst_77', 'simulate_inst_78', 'simulate_inst_79', 
'simulate_inst_80', 'simulate_inst_81', 'simulate_inst_82', 
'simulate_inst_83', 'simulate_inst_84', 'simulate_inst_85', 
'simulate_inst_86', 'simulate_inst_87', 'simulate_inst_88', 
'simulate_inst_89', 'simulate_inst_90', 'simulate_inst_91', 
'simulate_inst_92', 'simulate_inst_93', 'simulate_inst_94', 
'simulate_inst_95', 'simulate_inst_96', 'simulate_inst_97', 
'simulate_inst_98', 'simulate_inst_99', 'simulate_inst_100', 
'simulate_inst_101', 'simulate_inst_102', 'simulate_inst_103', 
'simulate_inst_104', 'simulate_inst_105', 'simulate_inst_106', 
'simulate_inst_107', 'simulate_inst_108', 'simulate_inst_109', 
'simulate_inst_110', 'simulate_inst_111', 'simulate_inst_112', 
'simulate_inst_113', 'simulate_inst_114', 'simulate_inst_115', 
'simulate_inst_116', 'simulate_inst_117', 'simulate_inst_118', 
'simulate_inst_119', 'simulate_inst_120', 'simulate_inst_121', 
'simulate_inst_122', 'simulate_inst_123', 'simulate_inst_124', 
'simulate_inst_125', 'simulate_inst_126', 'simulate_inst_127', 
'simulate_inst_128', 'simulate_inst_129', 'simulate_inst_130', 
'simulate_inst_131', 'simulate_inst_132', 'simulate_inst_133', 
'simulate_inst_134', 'simulate_inst_135', 'simulate_inst_136', 
'simulate_inst_137', 'simulate_inst_138', 'simulate_inst_139', 
'simulate_inst_140', 'simulate_inst_141', 'simulate_inst_142', 
'simulate_inst_143', 'simulate_inst_144', 'simulate_inst_145', 
'simulate_inst_146', 'simulate_inst_147', 'simulate_inst_148', 
'simulate_inst_149', 'simulate_inst_150', 'simulate_inst_151', 
'simulate_inst_152', 'simulate_inst_153', 'simulate_inst_154', 
'simulate_inst_155', 'simulate_inst_156', 'simulate_inst_157', 
'simulate_inst_158', 'simulate_inst_159', 'simulate_inst_160', 
'simulate_inst_161', 'simulate_inst_162', 'simulate_inst_163', 
'simulate_inst_164', 'simulate_inst_165', 'simulate_inst_166', 
'simulate_inst_167', 'simulate_inst_168', 'simulate_inst_169', 
'simulate_inst_170', 'simulate_inst_171', 'simulate_inst_172', 
'simulate_inst_173', 'simulate_inst_174', 'simulate_inst_175', 
'simulate_inst_176', 'simulate_inst_177', 'simulate_inst_178', 
'simulate_inst_179', 'simulate_inst_180', 'simulate_inst_181', 
'simulate_inst_182', 'simulate_inst_183', 'simulate_inst_184', 
'simulate_inst_185', 'simulate_inst_186', 'simulate_inst_187', 
'simulate_inst_188', 'simulate_inst_189', 'simulate_inst_190', 
'simulate_inst_191',
          Accepted mux data reorder optimization in module proj_fm for instance(s): mux_FMbuffers[0][add_72_87_I4]_72_63
Warning : Message truncated because it exceeds the maximum length of 4096 characters. [MESG-6]
        : Info portion of message 'GLO-34' truncated to length 4096 from 10921
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 512 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31', 
'simulate_inst_32', 'simulate_inst_33', 'simulate_inst_34', 
'simulate_inst_35', 'simulate_inst_36', 'simulate_inst_37', 
'simulate_inst_38', 'simulate_inst_39', 'simulate_inst_40', 
'simulate_inst_41', 'simulate_inst_42', 'simulate_inst_43', 
'simulate_inst_44', 'simulate_inst_45', 'simulate_inst_46', 
'simulate_inst_47', 'simulate_inst_48', 'simulate_inst_49', 
'simulate_inst_50', 'simulate_inst_51', 'simulate_inst_52', 
'simulate_inst_53', 'simulate_inst_54', 'simulate_inst_55', 
'simulate_inst_56', 'simulate_inst_57', 'simulate_inst_58', 
'simulate_inst_59', 'simulate_inst_60', 'simulate_inst_61', 
'simulate_inst_62', 'simulate_inst_63', 'simulate_inst_64', 
'simulate_inst_65', 'simulate_inst_66', 'simulate_inst_67', 
'simulate_inst_68', 'simulate_inst_69', 'simulate_inst_70', 
'simulate_inst_71', 'simulate_inst_72', 'simulate_inst_73', 
'simulate_inst_74', 'simulate_inst_75', 'simulate_inst_76', 
'simulate_inst_77', 'simulate_inst_78', 'simulate_inst_79', 
'simulate_inst_80', 'simulate_inst_81', 'simulate_inst_82', 
'simulate_inst_83', 'simulate_inst_84', 'simulate_inst_85', 
'simulate_inst_86', 'simulate_inst_87', 'simulate_inst_88', 
'simulate_inst_89', 'simulate_inst_90', 'simulate_inst_91', 
'simulate_inst_92', 'simulate_inst_93', 'simulate_inst_94', 
'simulate_inst_95', 'simulate_inst_96', 'simulate_inst_97', 
'simulate_inst_98', 'simulate_inst_99', 'simulate_inst_100', 
'simulate_inst_101', 'simulate_inst_102', 'simulate_inst_103', 
'simulate_inst_104', 'simulate_inst_105', 'simulate_inst_106', 
'simulate_inst_107', 'simulate_inst_108', 'simulate_inst_109', 
'simulate_inst_110', 'simulate_inst_111', 'simulate_inst_112', 
'simulate_inst_113', 'simulate_inst_114', 'simulate_inst_115', 
'simulate_inst_116', 'simulate_inst_117', 'simulate_inst_118', 
'simulate_inst_119', 'simulate_inst_120', 'simulate_inst_121', 
'simulate_inst_122', 'simulate_inst_123', 'simulate_inst_124', 
'simulate_inst_125', 'simulate_inst_126', 'simulate_inst_127', 
'simulate_inst_128', 'simulate_inst_129', 'simulate_inst_130', 
'simulate_inst_131', 'simulate_inst_132', 'simulate_inst_133', 
'simulate_inst_134', 'simulate_inst_135', 'simulate_inst_136', 
'simulate_inst_137', 'simulate_inst_138', 'simulate_inst_139', 
'simulate_inst_140', 'simulate_inst_141', 'simulate_inst_142', 
'simulate_inst_143', 'simulate_inst_144', 'simulate_inst_145', 
'simulate_inst_146', 'simulate_inst_147', 'simulate_inst_148', 
'simulate_inst_149', 'simulate_inst_150', 'simulate_inst_151', 
'simulate_inst_152', 'simulate_inst_153', 'simulate_inst_154', 
'simulate_inst_155', 'simulate_inst_156', 'simulate_inst_157', 
'simulate_inst_158', 'simulate_inst_159', 'simulate_inst_160', 
'simulate_inst_161', 'simulate_inst_162', 'simulate_inst_163', 
'simulate_inst_164', 'simulate_inst_165', 'simulate_inst_166', 
'simulate_inst_167', 'simulate_inst_168', 'simulate_inst_169', 
'simulate_inst_170', 'simulate_inst_171', 'simulate_inst_172', 
'simulate_inst_173', 'simulate_inst_174', 'simulate_inst_175', 
'simulate_inst_176', 'simulate_inst_177', 'simulate_inst_178', 
'simulate_inst_179', 'simulate_inst_180', 'simulate_inst_181', 
'simulate_inst_182', 'simulate_inst_183', 'simulate_inst_184', 
'simulate_inst_185', 'simulate_inst_186', 'simulate_inst_187', 
'simulate_inst_188', 'simulate_inst_189', 'simulate_inst_190', 
'simulate_inst_191',
          Accepted mux data reorder optimization in module proj_fm for instance(s): mux_FMbuffers[1][add_72_87_I4]_72_63
Warning : Message truncated because it exceeds the maximum length of 4096 characters. [MESG-6]
        : Info portion of message 'GLO-34' truncated to length 4096 from 10921
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 512 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31', 
'simulate_inst_32', 'simulate_inst_33', 'simulate_inst_34', 
'simulate_inst_35', 'simulate_inst_36', 'simulate_inst_37', 
'simulate_inst_38', 'simulate_inst_39', 'simulate_inst_40', 
'simulate_inst_41', 'simulate_inst_42', 'simulate_inst_43', 
'simulate_inst_44', 'simulate_inst_45', 'simulate_inst_46', 
'simulate_inst_47', 'simulate_inst_48', 'simulate_inst_49', 
'simulate_inst_50', 'simulate_inst_51', 'simulate_inst_52', 
'simulate_inst_53', 'simulate_inst_54', 'simulate_inst_55', 
'simulate_inst_56', 'simulate_inst_57', 'simulate_inst_58', 
'simulate_inst_59', 'simulate_inst_60', 'simulate_inst_61', 
'simulate_inst_62', 'simulate_inst_63', 'simulate_inst_64', 
'simulate_inst_65', 'simulate_inst_66', 'simulate_inst_67', 
'simulate_inst_68', 'simulate_inst_69', 'simulate_inst_70', 
'simulate_inst_71', 'simulate_inst_72', 'simulate_inst_73', 
'simulate_inst_74', 'simulate_inst_75', 'simulate_inst_76', 
'simulate_inst_77', 'simulate_inst_78', 'simulate_inst_79', 
'simulate_inst_80', 'simulate_inst_81', 'simulate_inst_82', 
'simulate_inst_83', 'simulate_inst_84', 'simulate_inst_85', 
'simulate_inst_86', 'simulate_inst_87', 'simulate_inst_88', 
'simulate_inst_89', 'simulate_inst_90', 'simulate_inst_91', 
'simulate_inst_92', 'simulate_inst_93', 'simulate_inst_94', 
'simulate_inst_95', 'simulate_inst_96', 'simulate_inst_97', 
'simulate_inst_98', 'simulate_inst_99', 'simulate_inst_100', 
'simulate_inst_101', 'simulate_inst_102', 'simulate_inst_103', 
'simulate_inst_104', 'simulate_inst_105', 'simulate_inst_106', 
'simulate_inst_107', 'simulate_inst_108', 'simulate_inst_109', 
'simulate_inst_110', 'simulate_inst_111', 'simulate_inst_112', 
'simulate_inst_113', 'simulate_inst_114', 'simulate_inst_115', 
'simulate_inst_116', 'simulate_inst_117', 'simulate_inst_118', 
'simulate_inst_119', 'simulate_inst_120', 'simulate_inst_121', 
'simulate_inst_122', 'simulate_inst_123', 'simulate_inst_124', 
'simulate_inst_125', 'simulate_inst_126', 'simulate_inst_127', 
'simulate_inst_128', 'simulate_inst_129', 'simulate_inst_130', 
'simulate_inst_131', 'simulate_inst_132', 'simulate_inst_133', 
'simulate_inst_134', 'simulate_inst_135', 'simulate_inst_136', 
'simulate_inst_137', 'simulate_inst_138', 'simulate_inst_139', 
'simulate_inst_140', 'simulate_inst_141', 'simulate_inst_142', 
'simulate_inst_143', 'simulate_inst_144', 'simulate_inst_145', 
'simulate_inst_146', 'simulate_inst_147', 'simulate_inst_148', 
'simulate_inst_149', 'simulate_inst_150', 'simulate_inst_151', 
'simulate_inst_152', 'simulate_inst_153', 'simulate_inst_154', 
'simulate_inst_155', 'simulate_inst_156', 'simulate_inst_157', 
'simulate_inst_158', 'simulate_inst_159', 'simulate_inst_160', 
'simulate_inst_161', 'simulate_inst_162', 'simulate_inst_163', 
'simulate_inst_164', 'simulate_inst_165', 'simulate_inst_166', 
'simulate_inst_167', 'simulate_inst_168', 'simulate_inst_169', 
'simulate_inst_170', 'simulate_inst_171', 'simulate_inst_172', 
'simulate_inst_173', 'simulate_inst_174', 'simulate_inst_175', 
'simulate_inst_176', 'simulate_inst_177', 'simulate_inst_178', 
'simulate_inst_179', 'simulate_inst_180', 'simulate_inst_181', 
'simulate_inst_182', 'simulate_inst_183', 'simulate_inst_184', 
'simulate_inst_185', 'simulate_inst_186', 'simulate_inst_187', 
'simulate_inst_188', 'simulate_inst_189', 'simulate_inst_190', 
'simulate_inst_191',
          Accepted mux data reorder optimization in module proj_fm for instance(s): mux_FMbuffers[0][add_72_87_I5]_72_63
Warning : Message truncated because it exceeds the maximum length of 4096 characters. [MESG-6]
        : Info portion of message 'GLO-34' truncated to length 4096 from 10921
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 512 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31', 
'simulate_inst_32', 'simulate_inst_33', 'simulate_inst_34', 
'simulate_inst_35', 'simulate_inst_36', 'simulate_inst_37', 
'simulate_inst_38', 'simulate_inst_39', 'simulate_inst_40', 
'simulate_inst_41', 'simulate_inst_42', 'simulate_inst_43', 
'simulate_inst_44', 'simulate_inst_45', 'simulate_inst_46', 
'simulate_inst_47', 'simulate_inst_48', 'simulate_inst_49', 
'simulate_inst_50', 'simulate_inst_51', 'simulate_inst_52', 
'simulate_inst_53', 'simulate_inst_54', 'simulate_inst_55', 
'simulate_inst_56', 'simulate_inst_57', 'simulate_inst_58', 
'simulate_inst_59', 'simulate_inst_60', 'simulate_inst_61', 
'simulate_inst_62', 'simulate_inst_63', 'simulate_inst_64', 
'simulate_inst_65', 'simulate_inst_66', 'simulate_inst_67', 
'simulate_inst_68', 'simulate_inst_69', 'simulate_inst_70', 
'simulate_inst_71', 'simulate_inst_72', 'simulate_inst_73', 
'simulate_inst_74', 'simulate_inst_75', 'simulate_inst_76', 
'simulate_inst_77', 'simulate_inst_78', 'simulate_inst_79', 
'simulate_inst_80', 'simulate_inst_81', 'simulate_inst_82', 
'simulate_inst_83', 'simulate_inst_84', 'simulate_inst_85', 
'simulate_inst_86', 'simulate_inst_87', 'simulate_inst_88', 
'simulate_inst_89', 'simulate_inst_90', 'simulate_inst_91', 
'simulate_inst_92', 'simulate_inst_93', 'simulate_inst_94', 
'simulate_inst_95', 'simulate_inst_96', 'simulate_inst_97', 
'simulate_inst_98', 'simulate_inst_99', 'simulate_inst_100', 
'simulate_inst_101', 'simulate_inst_102', 'simulate_inst_103', 
'simulate_inst_104', 'simulate_inst_105', 'simulate_inst_106', 
'simulate_inst_107', 'simulate_inst_108', 'simulate_inst_109', 
'simulate_inst_110', 'simulate_inst_111', 'simulate_inst_112', 
'simulate_inst_113', 'simulate_inst_114', 'simulate_inst_115', 
'simulate_inst_116', 'simulate_inst_117', 'simulate_inst_118', 
'simulate_inst_119', 'simulate_inst_120', 'simulate_inst_121', 
'simulate_inst_122', 'simulate_inst_123', 'simulate_inst_124', 
'simulate_inst_125', 'simulate_inst_126', 'simulate_inst_127', 
'simulate_inst_128', 'simulate_inst_129', 'simulate_inst_130', 
'simulate_inst_131', 'simulate_inst_132', 'simulate_inst_133', 
'simulate_inst_134', 'simulate_inst_135', 'simulate_inst_136', 
'simulate_inst_137', 'simulate_inst_138', 'simulate_inst_139', 
'simulate_inst_140', 'simulate_inst_141', 'simulate_inst_142', 
'simulate_inst_143', 'simulate_inst_144', 'simulate_inst_145', 
'simulate_inst_146', 'simulate_inst_147', 'simulate_inst_148', 
'simulate_inst_149', 'simulate_inst_150', 'simulate_inst_151', 
'simulate_inst_152', 'simulate_inst_153', 'simulate_inst_154', 
'simulate_inst_155', 'simulate_inst_156', 'simulate_inst_157', 
'simulate_inst_158', 'simulate_inst_159', 'simulate_inst_160', 
'simulate_inst_161', 'simulate_inst_162', 'simulate_inst_163', 
'simulate_inst_164', 'simulate_inst_165', 'simulate_inst_166', 
'simulate_inst_167', 'simulate_inst_168', 'simulate_inst_169', 
'simulate_inst_170', 'simulate_inst_171', 'simulate_inst_172', 
'simulate_inst_173', 'simulate_inst_174', 'simulate_inst_175', 
'simulate_inst_176', 'simulate_inst_177', 'simulate_inst_178', 
'simulate_inst_179', 'simulate_inst_180', 'simulate_inst_181', 
'simulate_inst_182', 'simulate_inst_183', 'simulate_inst_184', 
'simulate_inst_185', 'simulate_inst_186', 'simulate_inst_187', 
'simulate_inst_188', 'simulate_inst_189', 'simulate_inst_190', 
'simulate_inst_191',
          Accepted mux data reorder optimization in module proj_fm for instance(s): mux_FMbuffers[1][add_72_87_I5]_72_63
Warning : Message truncated because it exceeds the maximum length of 4096 characters. [MESG-6]
        : Info portion of message 'GLO-34' truncated to length 4096 from 10921
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 512 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31', 
'simulate_inst_32', 'simulate_inst_33', 'simulate_inst_34', 
'simulate_inst_35', 'simulate_inst_36', 'simulate_inst_37', 
'simulate_inst_38', 'simulate_inst_39', 'simulate_inst_40', 
'simulate_inst_41', 'simulate_inst_42', 'simulate_inst_43', 
'simulate_inst_44', 'simulate_inst_45', 'simulate_inst_46', 
'simulate_inst_47', 'simulate_inst_48', 'simulate_inst_49', 
'simulate_inst_50', 'simulate_inst_51', 'simulate_inst_52', 
'simulate_inst_53', 'simulate_inst_54', 'simulate_inst_55', 
'simulate_inst_56', 'simulate_inst_57', 'simulate_inst_58', 
'simulate_inst_59', 'simulate_inst_60', 'simulate_inst_61', 
'simulate_inst_62', 'simulate_inst_63', 'simulate_inst_64', 
'simulate_inst_65', 'simulate_inst_66', 'simulate_inst_67', 
'simulate_inst_68', 'simulate_inst_69', 'simulate_inst_70', 
'simulate_inst_71', 'simulate_inst_72', 'simulate_inst_73', 
'simulate_inst_74', 'simulate_inst_75', 'simulate_inst_76', 
'simulate_inst_77', 'simulate_inst_78', 'simulate_inst_79', 
'simulate_inst_80', 'simulate_inst_81', 'simulate_inst_82', 
'simulate_inst_83', 'simulate_inst_84', 'simulate_inst_85', 
'simulate_inst_86', 'simulate_inst_87', 'simulate_inst_88', 
'simulate_inst_89', 'simulate_inst_90', 'simulate_inst_91', 
'simulate_inst_92', 'simulate_inst_93', 'simulate_inst_94', 
'simulate_inst_95', 'simulate_inst_96', 'simulate_inst_97', 
'simulate_inst_98', 'simulate_inst_99', 'simulate_inst_100', 
'simulate_inst_101', 'simulate_inst_102', 'simulate_inst_103', 
'simulate_inst_104', 'simulate_inst_105', 'simulate_inst_106', 
'simulate_inst_107', 'simulate_inst_108', 'simulate_inst_109', 
'simulate_inst_110', 'simulate_inst_111', 'simulate_inst_112', 
'simulate_inst_113', 'simulate_inst_114', 'simulate_inst_115', 
'simulate_inst_116', 'simulate_inst_117', 'simulate_inst_118', 
'simulate_inst_119', 'simulate_inst_120', 'simulate_inst_121', 
'simulate_inst_122', 'simulate_inst_123', 'simulate_inst_124', 
'simulate_inst_125', 'simulate_inst_126', 'simulate_inst_127', 
'simulate_inst_128', 'simulate_inst_129', 'simulate_inst_130', 
'simulate_inst_131', 'simulate_inst_132', 'simulate_inst_133', 
'simulate_inst_134', 'simulate_inst_135', 'simulate_inst_136', 
'simulate_inst_137', 'simulate_inst_138', 'simulate_inst_139', 
'simulate_inst_140', 'simulate_inst_141', 'simulate_inst_142', 
'simulate_inst_143', 'simulate_inst_144', 'simulate_inst_145', 
'simulate_inst_146', 'simulate_inst_147', 'simulate_inst_148', 
'simulate_inst_149', 'simulate_inst_150', 'simulate_inst_151', 
'simulate_inst_152', 'simulate_inst_153', 'simulate_inst_154', 
'simulate_inst_155', 'simulate_inst_156', 'simulate_inst_157', 
'simulate_inst_158', 'simulate_inst_159', 'simulate_inst_160', 
'simulate_inst_161', 'simulate_inst_162', 'simulate_inst_163', 
'simulate_inst_164', 'simulate_inst_165', 'simulate_inst_166', 
'simulate_inst_167', 'simulate_inst_168', 'simulate_inst_169', 
'simulate_inst_170', 'simulate_inst_171', 'simulate_inst_172', 
'simulate_inst_173', 'simulate_inst_174', 'simulate_inst_175', 
'simulate_inst_176', 'simulate_inst_177', 'simulate_inst_178', 
'simulate_inst_179', 'simulate_inst_180', 'simulate_inst_181', 
'simulate_inst_182', 'simulate_inst_183', 'simulate_inst_184', 
'simulate_inst_185', 'simulate_inst_186', 'simulate_inst_187', 
'simulate_inst_188', 'simulate_inst_189', 'simulate_inst_190', 
'simulate_inst_191',
          Accepted mux data reorder optimization in module proj_fm for instance(s): mux_FMbuffers[0][add_72_87_I6]_72_63
Warning : Message truncated because it exceeds the maximum length of 4096 characters. [MESG-6]
        : Info portion of message 'GLO-34' truncated to length 4096 from 10921
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 512 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31', 
'simulate_inst_32', 'simulate_inst_33', 'simulate_inst_34', 
'simulate_inst_35', 'simulate_inst_36', 'simulate_inst_37', 
'simulate_inst_38', 'simulate_inst_39', 'simulate_inst_40', 
'simulate_inst_41', 'simulate_inst_42', 'simulate_inst_43', 
'simulate_inst_44', 'simulate_inst_45', 'simulate_inst_46', 
'simulate_inst_47', 'simulate_inst_48', 'simulate_inst_49', 
'simulate_inst_50', 'simulate_inst_51', 'simulate_inst_52', 
'simulate_inst_53', 'simulate_inst_54', 'simulate_inst_55', 
'simulate_inst_56', 'simulate_inst_57', 'simulate_inst_58', 
'simulate_inst_59', 'simulate_inst_60', 'simulate_inst_61', 
'simulate_inst_62', 'simulate_inst_63', 'simulate_inst_64', 
'simulate_inst_65', 'simulate_inst_66', 'simulate_inst_67', 
'simulate_inst_68', 'simulate_inst_69', 'simulate_inst_70', 
'simulate_inst_71', 'simulate_inst_72', 'simulate_inst_73', 
'simulate_inst_74', 'simulate_inst_75', 'simulate_inst_76', 
'simulate_inst_77', 'simulate_inst_78', 'simulate_inst_79', 
'simulate_inst_80', 'simulate_inst_81', 'simulate_inst_82', 
'simulate_inst_83', 'simulate_inst_84', 'simulate_inst_85', 
'simulate_inst_86', 'simulate_inst_87', 'simulate_inst_88', 
'simulate_inst_89', 'simulate_inst_90', 'simulate_inst_91', 
'simulate_inst_92', 'simulate_inst_93', 'simulate_inst_94', 
'simulate_inst_95', 'simulate_inst_96', 'simulate_inst_97', 
'simulate_inst_98', 'simulate_inst_99', 'simulate_inst_100', 
'simulate_inst_101', 'simulate_inst_102', 'simulate_inst_103', 
'simulate_inst_104', 'simulate_inst_105', 'simulate_inst_106', 
'simulate_inst_107', 'simulate_inst_108', 'simulate_inst_109', 
'simulate_inst_110', 'simulate_inst_111', 'simulate_inst_112', 
'simulate_inst_113', 'simulate_inst_114', 'simulate_inst_115', 
'simulate_inst_116', 'simulate_inst_117', 'simulate_inst_118', 
'simulate_inst_119', 'simulate_inst_120', 'simulate_inst_121', 
'simulate_inst_122', 'simulate_inst_123', 'simulate_inst_124', 
'simulate_inst_125', 'simulate_inst_126', 'simulate_inst_127', 
'simulate_inst_128', 'simulate_inst_129', 'simulate_inst_130', 
'simulate_inst_131', 'simulate_inst_132', 'simulate_inst_133', 
'simulate_inst_134', 'simulate_inst_135', 'simulate_inst_136', 
'simulate_inst_137', 'simulate_inst_138', 'simulate_inst_139', 
'simulate_inst_140', 'simulate_inst_141', 'simulate_inst_142', 
'simulate_inst_143', 'simulate_inst_144', 'simulate_inst_145', 
'simulate_inst_146', 'simulate_inst_147', 'simulate_inst_148', 
'simulate_inst_149', 'simulate_inst_150', 'simulate_inst_151', 
'simulate_inst_152', 'simulate_inst_153', 'simulate_inst_154', 
'simulate_inst_155', 'simulate_inst_156', 'simulate_inst_157', 
'simulate_inst_158', 'simulate_inst_159', 'simulate_inst_160', 
'simulate_inst_161', 'simulate_inst_162', 'simulate_inst_163', 
'simulate_inst_164', 'simulate_inst_165', 'simulate_inst_166', 
'simulate_inst_167', 'simulate_inst_168', 'simulate_inst_169', 
'simulate_inst_170', 'simulate_inst_171', 'simulate_inst_172', 
'simulate_inst_173', 'simulate_inst_174', 'simulate_inst_175', 
'simulate_inst_176', 'simulate_inst_177', 'simulate_inst_178', 
'simulate_inst_179', 'simulate_inst_180', 'simulate_inst_181', 
'simulate_inst_182', 'simulate_inst_183', 'simulate_inst_184', 
'simulate_inst_185', 'simulate_inst_186', 'simulate_inst_187', 
'simulate_inst_188', 'simulate_inst_189', 'simulate_inst_190', 
'simulate_inst_191',
          Accepted mux data reorder optimization in module proj_fm for instance(s): mux_FMbuffers[1][add_72_87_I6]_72_63
Warning : Message truncated because it exceeds the maximum length of 4096 characters. [MESG-6]
        : Info portion of message 'GLO-34' truncated to length 4096 from 10921
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 512 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31', 
'simulate_inst_32', 'simulate_inst_33', 'simulate_inst_34', 
'simulate_inst_35', 'simulate_inst_36', 'simulate_inst_37', 
'simulate_inst_38', 'simulate_inst_39', 'simulate_inst_40', 
'simulate_inst_41', 'simulate_inst_42', 'simulate_inst_43', 
'simulate_inst_44', 'simulate_inst_45', 'simulate_inst_46', 
'simulate_inst_47', 'simulate_inst_48', 'simulate_inst_49', 
'simulate_inst_50', 'simulate_inst_51', 'simulate_inst_52', 
'simulate_inst_53', 'simulate_inst_54', 'simulate_inst_55', 
'simulate_inst_56', 'simulate_inst_57', 'simulate_inst_58', 
'simulate_inst_59', 'simulate_inst_60', 'simulate_inst_61', 
'simulate_inst_62', 'simulate_inst_63', 'simulate_inst_64', 
'simulate_inst_65', 'simulate_inst_66', 'simulate_inst_67', 
'simulate_inst_68', 'simulate_inst_69', 'simulate_inst_70', 
'simulate_inst_71', 'simulate_inst_72', 'simulate_inst_73', 
'simulate_inst_74', 'simulate_inst_75', 'simulate_inst_76', 
'simulate_inst_77', 'simulate_inst_78', 'simulate_inst_79', 
'simulate_inst_80', 'simulate_inst_81', 'simulate_inst_82', 
'simulate_inst_83', 'simulate_inst_84', 'simulate_inst_85', 
'simulate_inst_86', 'simulate_inst_87', 'simulate_inst_88', 
'simulate_inst_89', 'simulate_inst_90', 'simulate_inst_91', 
'simulate_inst_92', 'simulate_inst_93', 'simulate_inst_94', 
'simulate_inst_95', 'simulate_inst_96', 'simulate_inst_97', 
'simulate_inst_98', 'simulate_inst_99', 'simulate_inst_100', 
'simulate_inst_101', 'simulate_inst_102', 'simulate_inst_103', 
'simulate_inst_104', 'simulate_inst_105', 'simulate_inst_106', 
'simulate_inst_107', 'simulate_inst_108', 'simulate_inst_109', 
'simulate_inst_110', 'simulate_inst_111', 'simulate_inst_112', 
'simulate_inst_113', 'simulate_inst_114', 'simulate_inst_115', 
'simulate_inst_116', 'simulate_inst_117', 'simulate_inst_118', 
'simulate_inst_119', 'simulate_inst_120', 'simulate_inst_121', 
'simulate_inst_122', 'simulate_inst_123', 'simulate_inst_124', 
'simulate_inst_125', 'simulate_inst_126', 'simulate_inst_127', 
'simulate_inst_128', 'simulate_inst_129', 'simulate_inst_130', 
'simulate_inst_131', 'simulate_inst_132', 'simulate_inst_133', 
'simulate_inst_134', 'simulate_inst_135', 'simulate_inst_136', 
'simulate_inst_137', 'simulate_inst_138', 'simulate_inst_139', 
'simulate_inst_140', 'simulate_inst_141', 'simulate_inst_142', 
'simulate_inst_143', 'simulate_inst_144', 'simulate_inst_145', 
'simulate_inst_146', 'simulate_inst_147', 'simulate_inst_148', 
'simulate_inst_149', 'simulate_inst_150', 'simulate_inst_151', 
'simulate_inst_152', 'simulate_inst_153', 'simulate_inst_154', 
'simulate_inst_155', 'simulate_inst_156', 'simulate_inst_157', 
'simulate_inst_158', 'simulate_inst_159', 'simulate_inst_160', 
'simulate_inst_161', 'simulate_inst_162', 'simulate_inst_163', 
'simulate_inst_164', 'simulate_inst_165', 'simulate_inst_166', 
'simulate_inst_167', 'simulate_inst_168', 'simulate_inst_169', 
'simulate_inst_170', 'simulate_inst_171', 'simulate_inst_172', 
'simulate_inst_173', 'simulate_inst_174', 'simulate_inst_175', 
'simulate_inst_176', 'simulate_inst_177', 'simulate_inst_178', 
'simulate_inst_179', 'simulate_inst_180', 'simulate_inst_181', 
'simulate_inst_182', 'simulate_inst_183', 'simulate_inst_184', 
'simulate_inst_185', 'simulate_inst_186', 'simulate_inst_187', 
'simulate_inst_188', 'simulate_inst_189', 'simulate_inst_190', 
'simulate_inst_191',
          Accepted mux data reorder optimization in module proj_fm for instance(s): mux_FMbuffers[0][add_72_87_I7]_72_63
Warning : Message truncated because it exceeds the maximum length of 4096 characters. [MESG-6]
        : Info portion of message 'GLO-34' truncated to length 4096 from 10921
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 512 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31', 
'simulate_inst_32', 'simulate_inst_33', 'simulate_inst_34', 
'simulate_inst_35', 'simulate_inst_36', 'simulate_inst_37', 
'simulate_inst_38', 'simulate_inst_39', 'simulate_inst_40', 
'simulate_inst_41', 'simulate_inst_42', 'simulate_inst_43', 
'simulate_inst_44', 'simulate_inst_45', 'simulate_inst_46', 
'simulate_inst_47', 'simulate_inst_48', 'simulate_inst_49', 
'simulate_inst_50', 'simulate_inst_51', 'simulate_inst_52', 
'simulate_inst_53', 'simulate_inst_54', 'simulate_inst_55', 
'simulate_inst_56', 'simulate_inst_57', 'simulate_inst_58', 
'simulate_inst_59', 'simulate_inst_60', 'simulate_inst_61', 
'simulate_inst_62', 'simulate_inst_63', 'simulate_inst_64', 
'simulate_inst_65', 'simulate_inst_66', 'simulate_inst_67', 
'simulate_inst_68', 'simulate_inst_69', 'simulate_inst_70', 
'simulate_inst_71', 'simulate_inst_72', 'simulate_inst_73', 
'simulate_inst_74', 'simulate_inst_75', 'simulate_inst_76', 
'simulate_inst_77', 'simulate_inst_78', 'simulate_inst_79', 
'simulate_inst_80', 'simulate_inst_81', 'simulate_inst_82', 
'simulate_inst_83', 'simulate_inst_84', 'simulate_inst_85', 
'simulate_inst_86', 'simulate_inst_87', 'simulate_inst_88', 
'simulate_inst_89', 'simulate_inst_90', 'simulate_inst_91', 
'simulate_inst_92', 'simulate_inst_93', 'simulate_inst_94', 
'simulate_inst_95', 'simulate_inst_96', 'simulate_inst_97', 
'simulate_inst_98', 'simulate_inst_99', 'simulate_inst_100', 
'simulate_inst_101', 'simulate_inst_102', 'simulate_inst_103', 
'simulate_inst_104', 'simulate_inst_105', 'simulate_inst_106', 
'simulate_inst_107', 'simulate_inst_108', 'simulate_inst_109', 
'simulate_inst_110', 'simulate_inst_111', 'simulate_inst_112', 
'simulate_inst_113', 'simulate_inst_114', 'simulate_inst_115', 
'simulate_inst_116', 'simulate_inst_117', 'simulate_inst_118', 
'simulate_inst_119', 'simulate_inst_120', 'simulate_inst_121', 
'simulate_inst_122', 'simulate_inst_123', 'simulate_inst_124', 
'simulate_inst_125', 'simulate_inst_126', 'simulate_inst_127', 
'simulate_inst_128', 'simulate_inst_129', 'simulate_inst_130', 
'simulate_inst_131', 'simulate_inst_132', 'simulate_inst_133', 
'simulate_inst_134', 'simulate_inst_135', 'simulate_inst_136', 
'simulate_inst_137', 'simulate_inst_138', 'simulate_inst_139', 
'simulate_inst_140', 'simulate_inst_141', 'simulate_inst_142', 
'simulate_inst_143', 'simulate_inst_144', 'simulate_inst_145', 
'simulate_inst_146', 'simulate_inst_147', 'simulate_inst_148', 
'simulate_inst_149', 'simulate_inst_150', 'simulate_inst_151', 
'simulate_inst_152', 'simulate_inst_153', 'simulate_inst_154', 
'simulate_inst_155', 'simulate_inst_156', 'simulate_inst_157', 
'simulate_inst_158', 'simulate_inst_159', 'simulate_inst_160', 
'simulate_inst_161', 'simulate_inst_162', 'simulate_inst_163', 
'simulate_inst_164', 'simulate_inst_165', 'simulate_inst_166', 
'simulate_inst_167', 'simulate_inst_168', 'simulate_inst_169', 
'simulate_inst_170', 'simulate_inst_171', 'simulate_inst_172', 
'simulate_inst_173', 'simulate_inst_174', 'simulate_inst_175', 
'simulate_inst_176', 'simulate_inst_177', 'simulate_inst_178', 
'simulate_inst_179', 'simulate_inst_180', 'simulate_inst_181', 
'simulate_inst_182', 'simulate_inst_183', 'simulate_inst_184', 
'simulate_inst_185', 'simulate_inst_186', 'simulate_inst_187', 
'simulate_inst_188', 'simulate_inst_189', 'simulate_inst_190', 
'simulate_inst_191',
          Accepted mux data reorder optimization in module proj_fm for instance(s): mux_FMbuffers[1][add_72_87_I7]_72_63
Warning : Message truncated because it exceeds the maximum length of 4096 characters. [MESG-6]
        : Info portion of message 'GLO-34' truncated to length 4096 from 10921
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 512 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31', 
'simulate_inst_32', 'simulate_inst_33', 'simulate_inst_34', 
'simulate_inst_35', 'simulate_inst_36', 'simulate_inst_37', 
'simulate_inst_38', 'simulate_inst_39', 'simulate_inst_40', 
'simulate_inst_41', 'simulate_inst_42', 'simulate_inst_43', 
'simulate_inst_44', 'simulate_inst_45', 'simulate_inst_46', 
'simulate_inst_47', 'simulate_inst_48', 'simulate_inst_49', 
'simulate_inst_50', 'simulate_inst_51', 'simulate_inst_52', 
'simulate_inst_53', 'simulate_inst_54', 'simulate_inst_55', 
'simulate_inst_56', 'simulate_inst_57', 'simulate_inst_58', 
'simulate_inst_59', 'simulate_inst_60', 'simulate_inst_61', 
'simulate_inst_62', 'simulate_inst_63', 'simulate_inst_64', 
'simulate_inst_65', 'simulate_inst_66', 'simulate_inst_67', 
'simulate_inst_68', 'simulate_inst_69', 'simulate_inst_70', 
'simulate_inst_71', 'simulate_inst_72', 'simulate_inst_73', 
'simulate_inst_74', 'simulate_inst_75', 'simulate_inst_76', 
'simulate_inst_77', 'simulate_inst_78', 'simulate_inst_79', 
'simulate_inst_80', 'simulate_inst_81', 'simulate_inst_82', 
'simulate_inst_83', 'simulate_inst_84', 'simulate_inst_85', 
'simulate_inst_86', 'simulate_inst_87', 'simulate_inst_88', 
'simulate_inst_89', 'simulate_inst_90', 'simulate_inst_91', 
'simulate_inst_92', 'simulate_inst_93', 'simulate_inst_94', 
'simulate_inst_95', 'simulate_inst_96', 'simulate_inst_97', 
'simulate_inst_98', 'simulate_inst_99', 'simulate_inst_100', 
'simulate_inst_101', 'simulate_inst_102', 'simulate_inst_103', 
'simulate_inst_104', 'simulate_inst_105', 'simulate_inst_106', 
'simulate_inst_107', 'simulate_inst_108', 'simulate_inst_109', 
'simulate_inst_110', 'simulate_inst_111', 'simulate_inst_112', 
'simulate_inst_113', 'simulate_inst_114', 'simulate_inst_115', 
'simulate_inst_116', 'simulate_inst_117', 'simulate_inst_118', 
'simulate_inst_119', 'simulate_inst_120', 'simulate_inst_121', 
'simulate_inst_122', 'simulate_inst_123', 'simulate_inst_124', 
'simulate_inst_125', 'simulate_inst_126', 'simulate_inst_127', 
'simulate_inst_128', 'simulate_inst_129', 'simulate_inst_130', 
'simulate_inst_131', 'simulate_inst_132', 'simulate_inst_133', 
'simulate_inst_134', 'simulate_inst_135', 'simulate_inst_136', 
'simulate_inst_137', 'simulate_inst_138', 'simulate_inst_139', 
'simulate_inst_140', 'simulate_inst_141', 'simulate_inst_142', 
'simulate_inst_143', 'simulate_inst_144', 'simulate_inst_145', 
'simulate_inst_146', 'simulate_inst_147', 'simulate_inst_148', 
'simulate_inst_149', 'simulate_inst_150', 'simulate_inst_151', 
'simulate_inst_152', 'simulate_inst_153', 'simulate_inst_154', 
'simulate_inst_155', 'simulate_inst_156', 'simulate_inst_157', 
'simulate_inst_158', 'simulate_inst_159', 'simulate_inst_160', 
'simulate_inst_161', 'simulate_inst_162', 'simulate_inst_163', 
'simulate_inst_164', 'simulate_inst_165', 'simulate_inst_166', 
'simulate_inst_167', 'simulate_inst_168', 'simulate_inst_169', 
'simulate_inst_170', 'simulate_inst_171', 'simulate_inst_172', 
'simulate_inst_173', 'simulate_inst_174', 'simulate_inst_175', 
'simulate_inst_176', 'simulate_inst_177', 'simulate_inst_178', 
'simulate_inst_179', 'simulate_inst_180', 'simulate_inst_181', 
'simulate_inst_182', 'simulate_inst_183', 'simulate_inst_184', 
'simulate_inst_185', 'simulate_inst_186', 'simulate_inst_187', 
'simulate_inst_188', 'simulate_inst_189', 'simulate_inst_190', 
'simulate_inst_191',
          Accepted mux data reorder optimization in module proj_fm for instance(s): mux_FMbuffers[0][add_72_87_I8]_72_63
Warning : Message truncated because it exceeds the maximum length of 4096 characters. [MESG-6]
        : Info portion of message 'GLO-34' truncated to length 4096 from 10921
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 512 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31', 
'simulate_inst_32', 'simulate_inst_33', 'simulate_inst_34', 
'simulate_inst_35', 'simulate_inst_36', 'simulate_inst_37', 
'simulate_inst_38', 'simulate_inst_39', 'simulate_inst_40', 
'simulate_inst_41', 'simulate_inst_42', 'simulate_inst_43', 
'simulate_inst_44', 'simulate_inst_45', 'simulate_inst_46', 
'simulate_inst_47', 'simulate_inst_48', 'simulate_inst_49', 
'simulate_inst_50', 'simulate_inst_51', 'simulate_inst_52', 
'simulate_inst_53', 'simulate_inst_54', 'simulate_inst_55', 
'simulate_inst_56', 'simulate_inst_57', 'simulate_inst_58', 
'simulate_inst_59', 'simulate_inst_60', 'simulate_inst_61', 
'simulate_inst_62', 'simulate_inst_63', 'simulate_inst_64', 
'simulate_inst_65', 'simulate_inst_66', 'simulate_inst_67', 
'simulate_inst_68', 'simulate_inst_69', 'simulate_inst_70', 
'simulate_inst_71', 'simulate_inst_72', 'simulate_inst_73', 
'simulate_inst_74', 'simulate_inst_75', 'simulate_inst_76', 
'simulate_inst_77', 'simulate_inst_78', 'simulate_inst_79', 
'simulate_inst_80', 'simulate_inst_81', 'simulate_inst_82', 
'simulate_inst_83', 'simulate_inst_84', 'simulate_inst_85', 
'simulate_inst_86', 'simulate_inst_87', 'simulate_inst_88', 
'simulate_inst_89', 'simulate_inst_90', 'simulate_inst_91', 
'simulate_inst_92', 'simulate_inst_93', 'simulate_inst_94', 
'simulate_inst_95', 'simulate_inst_96', 'simulate_inst_97', 
'simulate_inst_98', 'simulate_inst_99', 'simulate_inst_100', 
'simulate_inst_101', 'simulate_inst_102', 'simulate_inst_103', 
'simulate_inst_104', 'simulate_inst_105', 'simulate_inst_106', 
'simulate_inst_107', 'simulate_inst_108', 'simulate_inst_109', 
'simulate_inst_110', 'simulate_inst_111', 'simulate_inst_112', 
'simulate_inst_113', 'simulate_inst_114', 'simulate_inst_115', 
'simulate_inst_116', 'simulate_inst_117', 'simulate_inst_118', 
'simulate_inst_119', 'simulate_inst_120', 'simulate_inst_121', 
'simulate_inst_122', 'simulate_inst_123', 'simulate_inst_124', 
'simulate_inst_125', 'simulate_inst_126', 'simulate_inst_127', 
'simulate_inst_128', 'simulate_inst_129', 'simulate_inst_130', 
'simulate_inst_131', 'simulate_inst_132', 'simulate_inst_133', 
'simulate_inst_134', 'simulate_inst_135', 'simulate_inst_136', 
'simulate_inst_137', 'simulate_inst_138', 'simulate_inst_139', 
'simulate_inst_140', 'simulate_inst_141', 'simulate_inst_142', 
'simulate_inst_143', 'simulate_inst_144', 'simulate_inst_145', 
'simulate_inst_146', 'simulate_inst_147', 'simulate_inst_148', 
'simulate_inst_149', 'simulate_inst_150', 'simulate_inst_151', 
'simulate_inst_152', 'simulate_inst_153', 'simulate_inst_154', 
'simulate_inst_155', 'simulate_inst_156', 'simulate_inst_157', 
'simulate_inst_158', 'simulate_inst_159', 'simulate_inst_160', 
'simulate_inst_161', 'simulate_inst_162', 'simulate_inst_163', 
'simulate_inst_164', 'simulate_inst_165', 'simulate_inst_166', 
'simulate_inst_167', 'simulate_inst_168', 'simulate_inst_169', 
'simulate_inst_170', 'simulate_inst_171', 'simulate_inst_172', 
'simulate_inst_173', 'simulate_inst_174', 'simulate_inst_175', 
'simulate_inst_176', 'simulate_inst_177', 'simulate_inst_178', 
'simulate_inst_179', 'simulate_inst_180', 'simulate_inst_181', 
'simulate_inst_182', 'simulate_inst_183', 'simulate_inst_184', 
'simulate_inst_185', 'simulate_inst_186', 'simulate_inst_187', 
'simulate_inst_188', 'simulate_inst_189', 'simulate_inst_190', 
'simulate_inst_191',
          Accepted mux data reorder optimization in module proj_fm for instance(s): mux_FMbuffers[1][add_72_87_I8]_72_63
Warning : Message truncated because it exceeds the maximum length of 4096 characters. [MESG-6]
        : Info portion of message 'GLO-34' truncated to length 4096 from 10921
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 512 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31', 
'simulate_inst_32', 'simulate_inst_33', 'simulate_inst_34', 
'simulate_inst_35', 'simulate_inst_36', 'simulate_inst_37', 
'simulate_inst_38', 'simulate_inst_39', 'simulate_inst_40', 
'simulate_inst_41', 'simulate_inst_42', 'simulate_inst_43', 
'simulate_inst_44', 'simulate_inst_45', 'simulate_inst_46', 
'simulate_inst_47', 'simulate_inst_48', 'simulate_inst_49', 
'simulate_inst_50', 'simulate_inst_51', 'simulate_inst_52', 
'simulate_inst_53', 'simulate_inst_54', 'simulate_inst_55', 
'simulate_inst_56', 'simulate_inst_57', 'simulate_inst_58', 
'simulate_inst_59', 'simulate_inst_60', 'simulate_inst_61', 
'simulate_inst_62', 'simulate_inst_63', 'simulate_inst_64', 
'simulate_inst_65', 'simulate_inst_66', 'simulate_inst_67', 
'simulate_inst_68', 'simulate_inst_69', 'simulate_inst_70', 
'simulate_inst_71', 'simulate_inst_72', 'simulate_inst_73', 
'simulate_inst_74', 'simulate_inst_75', 'simulate_inst_76', 
'simulate_inst_77', 'simulate_inst_78', 'simulate_inst_79', 
'simulate_inst_80', 'simulate_inst_81', 'simulate_inst_82', 
'simulate_inst_83', 'simulate_inst_84', 'simulate_inst_85', 
'simulate_inst_86', 'simulate_inst_87', 'simulate_inst_88', 
'simulate_inst_89', 'simulate_inst_90', 'simulate_inst_91', 
'simulate_inst_92', 'simulate_inst_93', 'simulate_inst_94', 
'simulate_inst_95', 'simulate_inst_96', 'simulate_inst_97', 
'simulate_inst_98', 'simulate_inst_99', 'simulate_inst_100', 
'simulate_inst_101', 'simulate_inst_102', 'simulate_inst_103', 
'simulate_inst_104', 'simulate_inst_105', 'simulate_inst_106', 
'simulate_inst_107', 'simulate_inst_108', 'simulate_inst_109', 
'simulate_inst_110', 'simulate_inst_111', 'simulate_inst_112', 
'simulate_inst_113', 'simulate_inst_114', 'simulate_inst_115', 
'simulate_inst_116', 'simulate_inst_117', 'simulate_inst_118', 
'simulate_inst_119', 'simulate_inst_120', 'simulate_inst_121', 
'simulate_inst_122', 'simulate_inst_123', 'simulate_inst_124', 
'simulate_inst_125', 'simulate_inst_126', 'simulate_inst_127', 
'simulate_inst_128', 'simulate_inst_129', 'simulate_inst_130', 
'simulate_inst_131', 'simulate_inst_132', 'simulate_inst_133', 
'simulate_inst_134', 'simulate_inst_135', 'simulate_inst_136', 
'simulate_inst_137', 'simulate_inst_138', 'simulate_inst_139', 
'simulate_inst_140', 'simulate_inst_141', 'simulate_inst_142', 
'simulate_inst_143', 'simulate_inst_144', 'simulate_inst_145', 
'simulate_inst_146', 'simulate_inst_147', 'simulate_inst_148', 
'simulate_inst_149', 'simulate_inst_150', 'simulate_inst_151', 
'simulate_inst_152', 'simulate_inst_153', 'simulate_inst_154', 
'simulate_inst_155', 'simulate_inst_156', 'simulate_inst_157', 
'simulate_inst_158', 'simulate_inst_159', 'simulate_inst_160', 
'simulate_inst_161', 'simulate_inst_162', 'simulate_inst_163', 
'simulate_inst_164', 'simulate_inst_165', 'simulate_inst_166', 
'simulate_inst_167', 'simulate_inst_168', 'simulate_inst_169', 
'simulate_inst_170', 'simulate_inst_171', 'simulate_inst_172', 
'simulate_inst_173', 'simulate_inst_174', 'simulate_inst_175', 
'simulate_inst_176', 'simulate_inst_177', 'simulate_inst_178', 
'simulate_inst_179', 'simulate_inst_180', 'simulate_inst_181', 
'simulate_inst_182', 'simulate_inst_183', 'simulate_inst_184', 
'simulate_inst_185', 'simulate_inst_186', 'simulate_inst_187', 
'simulate_inst_188', 'simulate_inst_189', 'simulate_inst_190', 
'simulate_inst_191',
          Accepted mux data reorder optimization in module proj_fm for instance(s): mux_FMbuffers[0][add_72_87_I9]_72_63
Warning : Message truncated because it exceeds the maximum length of 4096 characters. [MESG-6]
        : Info portion of message 'GLO-34' truncated to length 4096 from 10921
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 512 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31', 
'simulate_inst_32', 'simulate_inst_33', 'simulate_inst_34', 
'simulate_inst_35', 'simulate_inst_36', 'simulate_inst_37', 
'simulate_inst_38', 'simulate_inst_39', 'simulate_inst_40', 
'simulate_inst_41', 'simulate_inst_42', 'simulate_inst_43', 
'simulate_inst_44', 'simulate_inst_45', 'simulate_inst_46', 
'simulate_inst_47', 'simulate_inst_48', 'simulate_inst_49', 
'simulate_inst_50', 'simulate_inst_51', 'simulate_inst_52', 
'simulate_inst_53', 'simulate_inst_54', 'simulate_inst_55', 
'simulate_inst_56', 'simulate_inst_57', 'simulate_inst_58', 
'simulate_inst_59', 'simulate_inst_60', 'simulate_inst_61', 
'simulate_inst_62', 'simulate_inst_63', 'simulate_inst_64', 
'simulate_inst_65', 'simulate_inst_66', 'simulate_inst_67', 
'simulate_inst_68', 'simulate_inst_69', 'simulate_inst_70', 
'simulate_inst_71', 'simulate_inst_72', 'simulate_inst_73', 
'simulate_inst_74', 'simulate_inst_75', 'simulate_inst_76', 
'simulate_inst_77', 'simulate_inst_78', 'simulate_inst_79', 
'simulate_inst_80', 'simulate_inst_81', 'simulate_inst_82', 
'simulate_inst_83', 'simulate_inst_84', 'simulate_inst_85', 
'simulate_inst_86', 'simulate_inst_87', 'simulate_inst_88', 
'simulate_inst_89', 'simulate_inst_90', 'simulate_inst_91', 
'simulate_inst_92', 'simulate_inst_93', 'simulate_inst_94', 
'simulate_inst_95', 'simulate_inst_96', 'simulate_inst_97', 
'simulate_inst_98', 'simulate_inst_99', 'simulate_inst_100', 
'simulate_inst_101', 'simulate_inst_102', 'simulate_inst_103', 
'simulate_inst_104', 'simulate_inst_105', 'simulate_inst_106', 
'simulate_inst_107', 'simulate_inst_108', 'simulate_inst_109', 
'simulate_inst_110', 'simulate_inst_111', 'simulate_inst_112', 
'simulate_inst_113', 'simulate_inst_114', 'simulate_inst_115', 
'simulate_inst_116', 'simulate_inst_117', 'simulate_inst_118', 
'simulate_inst_119', 'simulate_inst_120', 'simulate_inst_121', 
'simulate_inst_122', 'simulate_inst_123', 'simulate_inst_124', 
'simulate_inst_125', 'simulate_inst_126', 'simulate_inst_127', 
'simulate_inst_128', 'simulate_inst_129', 'simulate_inst_130', 
'simulate_inst_131', 'simulate_inst_132', 'simulate_inst_133', 
'simulate_inst_134', 'simulate_inst_135', 'simulate_inst_136', 
'simulate_inst_137', 'simulate_inst_138', 'simulate_inst_139', 
'simulate_inst_140', 'simulate_inst_141', 'simulate_inst_142', 
'simulate_inst_143', 'simulate_inst_144', 'simulate_inst_145', 
'simulate_inst_146', 'simulate_inst_147', 'simulate_inst_148', 
'simulate_inst_149', 'simulate_inst_150', 'simulate_inst_151', 
'simulate_inst_152', 'simulate_inst_153', 'simulate_inst_154', 
'simulate_inst_155', 'simulate_inst_156', 'simulate_inst_157', 
'simulate_inst_158', 'simulate_inst_159', 'simulate_inst_160', 
'simulate_inst_161', 'simulate_inst_162', 'simulate_inst_163', 
'simulate_inst_164', 'simulate_inst_165', 'simulate_inst_166', 
'simulate_inst_167', 'simulate_inst_168', 'simulate_inst_169', 
'simulate_inst_170', 'simulate_inst_171', 'simulate_inst_172', 
'simulate_inst_173', 'simulate_inst_174', 'simulate_inst_175', 
'simulate_inst_176', 'simulate_inst_177', 'simulate_inst_178', 
'simulate_inst_179', 'simulate_inst_180', 'simulate_inst_181', 
'simulate_inst_182', 'simulate_inst_183', 'simulate_inst_184', 
'simulate_inst_185', 'simulate_inst_186', 'simulate_inst_187', 
'simulate_inst_188', 'simulate_inst_189', 'simulate_inst_190', 
'simulate_inst_191',
          Accepted mux data reorder optimization in module proj_fm for instance(s): mux_FMbuffers[1][add_72_87_I9]_72_63
Warning : Message truncated because it exceeds the maximum length of 4096 characters. [MESG-6]
        : Info portion of message 'GLO-34' truncated to length 4096 from 10921
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 512 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31', 
'simulate_inst_32', 'simulate_inst_33', 'simulate_inst_34', 
'simulate_inst_35', 'simulate_inst_36', 'simulate_inst_37', 
'simulate_inst_38', 'simulate_inst_39', 'simulate_inst_40', 
'simulate_inst_41', 'simulate_inst_42', 'simulate_inst_43', 
'simulate_inst_44', 'simulate_inst_45', 'simulate_inst_46', 
'simulate_inst_47', 'simulate_inst_48', 'simulate_inst_49', 
'simulate_inst_50', 'simulate_inst_51', 'simulate_inst_52', 
'simulate_inst_53', 'simulate_inst_54', 'simulate_inst_55', 
'simulate_inst_56', 'simulate_inst_57', 'simulate_inst_58', 
'simulate_inst_59', 'simulate_inst_60', 'simulate_inst_61', 
'simulate_inst_62', 'simulate_inst_63', 'simulate_inst_64', 
'simulate_inst_65', 'simulate_inst_66', 'simulate_inst_67', 
'simulate_inst_68', 'simulate_inst_69', 'simulate_inst_70', 
'simulate_inst_71', 'simulate_inst_72', 'simulate_inst_73', 
'simulate_inst_74', 'simulate_inst_75', 'simulate_inst_76', 
'simulate_inst_77', 'simulate_inst_78', 'simulate_inst_79', 
'simulate_inst_80', 'simulate_inst_81', 'simulate_inst_82', 
'simulate_inst_83', 'simulate_inst_84', 'simulate_inst_85', 
'simulate_inst_86', 'simulate_inst_87', 'simulate_inst_88', 
'simulate_inst_89', 'simulate_inst_90', 'simulate_inst_91', 
'simulate_inst_92', 'simulate_inst_93', 'simulate_inst_94', 
'simulate_inst_95', 'simulate_inst_96', 'simulate_inst_97', 
'simulate_inst_98', 'simulate_inst_99', 'simulate_inst_100', 
'simulate_inst_101', 'simulate_inst_102', 'simulate_inst_103', 
'simulate_inst_104', 'simulate_inst_105', 'simulate_inst_106', 
'simulate_inst_107', 'simulate_inst_108', 'simulate_inst_109', 
'simulate_inst_110', 'simulate_inst_111', 'simulate_inst_112', 
'simulate_inst_113', 'simulate_inst_114', 'simulate_inst_115', 
'simulate_inst_116', 'simulate_inst_117', 'simulate_inst_118', 
'simulate_inst_119', 'simulate_inst_120', 'simulate_inst_121', 
'simulate_inst_122', 'simulate_inst_123', 'simulate_inst_124', 
'simulate_inst_125', 'simulate_inst_126', 'simulate_inst_127', 
'simulate_inst_128', 'simulate_inst_129', 'simulate_inst_130', 
'simulate_inst_131', 'simulate_inst_132', 'simulate_inst_133', 
'simulate_inst_134', 'simulate_inst_135', 'simulate_inst_136', 
'simulate_inst_137', 'simulate_inst_138', 'simulate_inst_139', 
'simulate_inst_140', 'simulate_inst_141', 'simulate_inst_142', 
'simulate_inst_143', 'simulate_inst_144', 'simulate_inst_145', 
'simulate_inst_146', 'simulate_inst_147', 'simulate_inst_148', 
'simulate_inst_149', 'simulate_inst_150', 'simulate_inst_151', 
'simulate_inst_152', 'simulate_inst_153', 'simulate_inst_154', 
'simulate_inst_155', 'simulate_inst_156', 'simulate_inst_157', 
'simulate_inst_158', 'simulate_inst_159', 'simulate_inst_160', 
'simulate_inst_161', 'simulate_inst_162', 'simulate_inst_163', 
'simulate_inst_164', 'simulate_inst_165', 'simulate_inst_166', 
'simulate_inst_167', 'simulate_inst_168', 'simulate_inst_169', 
'simulate_inst_170', 'simulate_inst_171', 'simulate_inst_172', 
'simulate_inst_173', 'simulate_inst_174', 'simulate_inst_175', 
'simulate_inst_176', 'simulate_inst_177', 'simulate_inst_178', 
'simulate_inst_179', 'simulate_inst_180', 'simulate_inst_181', 
'simulate_inst_182', 'simulate_inst_183', 'simulate_inst_184', 
'simulate_inst_185', 'simulate_inst_186', 'simulate_inst_187', 
'simulate_inst_188', 'simulate_inst_189', 'simulate_inst_190', 
'simulate_inst_191',
          Accepted mux data reorder optimization in module proj_fm for instance(s): mux_FMbuffers[0][add_72_87_I10]_72_63
Warning : Message truncated because it exceeds the maximum length of 4096 characters. [MESG-6]
        : Info portion of message 'GLO-34' truncated to length 4096 from 10921
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 512 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31', 
'simulate_inst_32', 'simulate_inst_33', 'simulate_inst_34', 
'simulate_inst_35', 'simulate_inst_36', 'simulate_inst_37', 
'simulate_inst_38', 'simulate_inst_39', 'simulate_inst_40', 
'simulate_inst_41', 'simulate_inst_42', 'simulate_inst_43', 
'simulate_inst_44', 'simulate_inst_45', 'simulate_inst_46', 
'simulate_inst_47', 'simulate_inst_48', 'simulate_inst_49', 
'simulate_inst_50', 'simulate_inst_51', 'simulate_inst_52', 
'simulate_inst_53', 'simulate_inst_54', 'simulate_inst_55', 
'simulate_inst_56', 'simulate_inst_57', 'simulate_inst_58', 
'simulate_inst_59', 'simulate_inst_60', 'simulate_inst_61', 
'simulate_inst_62', 'simulate_inst_63', 'simulate_inst_64', 
'simulate_inst_65', 'simulate_inst_66', 'simulate_inst_67', 
'simulate_inst_68', 'simulate_inst_69', 'simulate_inst_70', 
'simulate_inst_71', 'simulate_inst_72', 'simulate_inst_73', 
'simulate_inst_74', 'simulate_inst_75', 'simulate_inst_76', 
'simulate_inst_77', 'simulate_inst_78', 'simulate_inst_79', 
'simulate_inst_80', 'simulate_inst_81', 'simulate_inst_82', 
'simulate_inst_83', 'simulate_inst_84', 'simulate_inst_85', 
'simulate_inst_86', 'simulate_inst_87', 'simulate_inst_88', 
'simulate_inst_89', 'simulate_inst_90', 'simulate_inst_91', 
'simulate_inst_92', 'simulate_inst_93', 'simulate_inst_94', 
'simulate_inst_95', 'simulate_inst_96', 'simulate_inst_97', 
'simulate_inst_98', 'simulate_inst_99', 'simulate_inst_100', 
'simulate_inst_101', 'simulate_inst_102', 'simulate_inst_103', 
'simulate_inst_104', 'simulate_inst_105', 'simulate_inst_106', 
'simulate_inst_107', 'simulate_inst_108', 'simulate_inst_109', 
'simulate_inst_110', 'simulate_inst_111', 'simulate_inst_112', 
'simulate_inst_113', 'simulate_inst_114', 'simulate_inst_115', 
'simulate_inst_116', 'simulate_inst_117', 'simulate_inst_118', 
'simulate_inst_119', 'simulate_inst_120', 'simulate_inst_121', 
'simulate_inst_122', 'simulate_inst_123', 'simulate_inst_124', 
'simulate_inst_125', 'simulate_inst_126', 'simulate_inst_127', 
'simulate_inst_128', 'simulate_inst_129', 'simulate_inst_130', 
'simulate_inst_131', 'simulate_inst_132', 'simulate_inst_133', 
'simulate_inst_134', 'simulate_inst_135', 'simulate_inst_136', 
'simulate_inst_137', 'simulate_inst_138', 'simulate_inst_139', 
'simulate_inst_140', 'simulate_inst_141', 'simulate_inst_142', 
'simulate_inst_143', 'simulate_inst_144', 'simulate_inst_145', 
'simulate_inst_146', 'simulate_inst_147', 'simulate_inst_148', 
'simulate_inst_149', 'simulate_inst_150', 'simulate_inst_151', 
'simulate_inst_152', 'simulate_inst_153', 'simulate_inst_154', 
'simulate_inst_155', 'simulate_inst_156', 'simulate_inst_157', 
'simulate_inst_158', 'simulate_inst_159', 'simulate_inst_160', 
'simulate_inst_161', 'simulate_inst_162', 'simulate_inst_163', 
'simulate_inst_164', 'simulate_inst_165', 'simulate_inst_166', 
'simulate_inst_167', 'simulate_inst_168', 'simulate_inst_169', 
'simulate_inst_170', 'simulate_inst_171', 'simulate_inst_172', 
'simulate_inst_173', 'simulate_inst_174', 'simulate_inst_175', 
'simulate_inst_176', 'simulate_inst_177', 'simulate_inst_178', 
'simulate_inst_179', 'simulate_inst_180', 'simulate_inst_181', 
'simulate_inst_182', 'simulate_inst_183', 'simulate_inst_184', 
'simulate_inst_185', 'simulate_inst_186', 'simulate_inst_187', 
'simulate_inst_188', 'simulate_inst_189', 'simulate_inst_190', 
'simulate_inst_191',
          Accepted mux data reorder optimization in module proj_fm for instance(s): mux_FMbuffers[1][add_72_87_I10]_72_63
Warning : Message truncated because it exceeds the maximum length of 4096 characters. [MESG-6]
        : Info portion of message 'GLO-34' truncated to length 4096 from 10921
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 512 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31', 
'simulate_inst_32', 'simulate_inst_33', 'simulate_inst_34', 
'simulate_inst_35', 'simulate_inst_36', 'simulate_inst_37', 
'simulate_inst_38', 'simulate_inst_39', 'simulate_inst_40', 
'simulate_inst_41', 'simulate_inst_42', 'simulate_inst_43', 
'simulate_inst_44', 'simulate_inst_45', 'simulate_inst_46', 
'simulate_inst_47', 'simulate_inst_48', 'simulate_inst_49', 
'simulate_inst_50', 'simulate_inst_51', 'simulate_inst_52', 
'simulate_inst_53', 'simulate_inst_54', 'simulate_inst_55', 
'simulate_inst_56', 'simulate_inst_57', 'simulate_inst_58', 
'simulate_inst_59', 'simulate_inst_60', 'simulate_inst_61', 
'simulate_inst_62', 'simulate_inst_63', 'simulate_inst_64', 
'simulate_inst_65', 'simulate_inst_66', 'simulate_inst_67', 
'simulate_inst_68', 'simulate_inst_69', 'simulate_inst_70', 
'simulate_inst_71', 'simulate_inst_72', 'simulate_inst_73', 
'simulate_inst_74', 'simulate_inst_75', 'simulate_inst_76', 
'simulate_inst_77', 'simulate_inst_78', 'simulate_inst_79', 
'simulate_inst_80', 'simulate_inst_81', 'simulate_inst_82', 
'simulate_inst_83', 'simulate_inst_84', 'simulate_inst_85', 
'simulate_inst_86', 'simulate_inst_87', 'simulate_inst_88', 
'simulate_inst_89', 'simulate_inst_90', 'simulate_inst_91', 
'simulate_inst_92', 'simulate_inst_93', 'simulate_inst_94', 
'simulate_inst_95', 'simulate_inst_96', 'simulate_inst_97', 
'simulate_inst_98', 'simulate_inst_99', 'simulate_inst_100', 
'simulate_inst_101', 'simulate_inst_102', 'simulate_inst_103', 
'simulate_inst_104', 'simulate_inst_105', 'simulate_inst_106', 
'simulate_inst_107', 'simulate_inst_108', 'simulate_inst_109', 
'simulate_inst_110', 'simulate_inst_111', 'simulate_inst_112', 
'simulate_inst_113', 'simulate_inst_114', 'simulate_inst_115', 
'simulate_inst_116', 'simulate_inst_117', 'simulate_inst_118', 
'simulate_inst_119', 'simulate_inst_120', 'simulate_inst_121', 
'simulate_inst_122', 'simulate_inst_123', 'simulate_inst_124', 
'simulate_inst_125', 'simulate_inst_126', 'simulate_inst_127', 
'simulate_inst_128', 'simulate_inst_129', 'simulate_inst_130', 
'simulate_inst_131', 'simulate_inst_132', 'simulate_inst_133', 
'simulate_inst_134', 'simulate_inst_135', 'simulate_inst_136', 
'simulate_inst_137', 'simulate_inst_138', 'simulate_inst_139', 
'simulate_inst_140', 'simulate_inst_141', 'simulate_inst_142', 
'simulate_inst_143', 'simulate_inst_144', 'simulate_inst_145', 
'simulate_inst_146', 'simulate_inst_147', 'simulate_inst_148', 
'simulate_inst_149', 'simulate_inst_150', 'simulate_inst_151', 
'simulate_inst_152', 'simulate_inst_153', 'simulate_inst_154', 
'simulate_inst_155', 'simulate_inst_156', 'simulate_inst_157', 
'simulate_inst_158', 'simulate_inst_159', 'simulate_inst_160', 
'simulate_inst_161', 'simulate_inst_162', 'simulate_inst_163', 
'simulate_inst_164', 'simulate_inst_165', 'simulate_inst_166', 
'simulate_inst_167', 'simulate_inst_168', 'simulate_inst_169', 
'simulate_inst_170', 'simulate_inst_171', 'simulate_inst_172', 
'simulate_inst_173', 'simulate_inst_174', 'simulate_inst_175', 
'simulate_inst_176', 'simulate_inst_177', 'simulate_inst_178', 
'simulate_inst_179', 'simulate_inst_180', 'simulate_inst_181', 
'simulate_inst_182', 'simulate_inst_183', 'simulate_inst_184', 
'simulate_inst_185', 'simulate_inst_186', 'simulate_inst_187', 
'simulate_inst_188', 'simulate_inst_189', 'simulate_inst_190', 
'simulate_inst_191',
          Accepted mux data reorder optimization in module proj_fm for instance(s): mux_FMbuffers[0][add_72_87_I11]_72_63
Warning : Message truncated because it exceeds the maximum length of 4096 characters. [MESG-6]
        : Info portion of message 'GLO-34' truncated to length 4096 from 10921
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 512 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31', 
'simulate_inst_32', 'simulate_inst_33', 'simulate_inst_34', 
'simulate_inst_35', 'simulate_inst_36', 'simulate_inst_37', 
'simulate_inst_38', 'simulate_inst_39', 'simulate_inst_40', 
'simulate_inst_41', 'simulate_inst_42', 'simulate_inst_43', 
'simulate_inst_44', 'simulate_inst_45', 'simulate_inst_46', 
'simulate_inst_47', 'simulate_inst_48', 'simulate_inst_49', 
'simulate_inst_50', 'simulate_inst_51', 'simulate_inst_52', 
'simulate_inst_53', 'simulate_inst_54', 'simulate_inst_55', 
'simulate_inst_56', 'simulate_inst_57', 'simulate_inst_58', 
'simulate_inst_59', 'simulate_inst_60', 'simulate_inst_61', 
'simulate_inst_62', 'simulate_inst_63', 'simulate_inst_64', 
'simulate_inst_65', 'simulate_inst_66', 'simulate_inst_67', 
'simulate_inst_68', 'simulate_inst_69', 'simulate_inst_70', 
'simulate_inst_71', 'simulate_inst_72', 'simulate_inst_73', 
'simulate_inst_74', 'simulate_inst_75', 'simulate_inst_76', 
'simulate_inst_77', 'simulate_inst_78', 'simulate_inst_79', 
'simulate_inst_80', 'simulate_inst_81', 'simulate_inst_82', 
'simulate_inst_83', 'simulate_inst_84', 'simulate_inst_85', 
'simulate_inst_86', 'simulate_inst_87', 'simulate_inst_88', 
'simulate_inst_89', 'simulate_inst_90', 'simulate_inst_91', 
'simulate_inst_92', 'simulate_inst_93', 'simulate_inst_94', 
'simulate_inst_95', 'simulate_inst_96', 'simulate_inst_97', 
'simulate_inst_98', 'simulate_inst_99', 'simulate_inst_100', 
'simulate_inst_101', 'simulate_inst_102', 'simulate_inst_103', 
'simulate_inst_104', 'simulate_inst_105', 'simulate_inst_106', 
'simulate_inst_107', 'simulate_inst_108', 'simulate_inst_109', 
'simulate_inst_110', 'simulate_inst_111', 'simulate_inst_112', 
'simulate_inst_113', 'simulate_inst_114', 'simulate_inst_115', 
'simulate_inst_116', 'simulate_inst_117', 'simulate_inst_118', 
'simulate_inst_119', 'simulate_inst_120', 'simulate_inst_121', 
'simulate_inst_122', 'simulate_inst_123', 'simulate_inst_124', 
'simulate_inst_125', 'simulate_inst_126', 'simulate_inst_127', 
'simulate_inst_128', 'simulate_inst_129', 'simulate_inst_130', 
'simulate_inst_131', 'simulate_inst_132', 'simulate_inst_133', 
'simulate_inst_134', 'simulate_inst_135', 'simulate_inst_136', 
'simulate_inst_137', 'simulate_inst_138', 'simulate_inst_139', 
'simulate_inst_140', 'simulate_inst_141', 'simulate_inst_142', 
'simulate_inst_143', 'simulate_inst_144', 'simulate_inst_145', 
'simulate_inst_146', 'simulate_inst_147', 'simulate_inst_148', 
'simulate_inst_149', 'simulate_inst_150', 'simulate_inst_151', 
'simulate_inst_152', 'simulate_inst_153', 'simulate_inst_154', 
'simulate_inst_155', 'simulate_inst_156', 'simulate_inst_157', 
'simulate_inst_158', 'simulate_inst_159', 'simulate_inst_160', 
'simulate_inst_161', 'simulate_inst_162', 'simulate_inst_163', 
'simulate_inst_164', 'simulate_inst_165', 'simulate_inst_166', 
'simulate_inst_167', 'simulate_inst_168', 'simulate_inst_169', 
'simulate_inst_170', 'simulate_inst_171', 'simulate_inst_172', 
'simulate_inst_173', 'simulate_inst_174', 'simulate_inst_175', 
'simulate_inst_176', 'simulate_inst_177', 'simulate_inst_178', 
'simulate_inst_179', 'simulate_inst_180', 'simulate_inst_181', 
'simulate_inst_182', 'simulate_inst_183', 'simulate_inst_184', 
'simulate_inst_185', 'simulate_inst_186', 'simulate_inst_187', 
'simulate_inst_188', 'simulate_inst_189', 'simulate_inst_190', 
'simulate_inst_191',
          Accepted mux data reorder optimization in module proj_fm for instance(s): mux_FMbuffers[1][add_72_87_I11]_72_63
Warning : Message truncated because it exceeds the maximum length of 4096 characters. [MESG-6]
        : Info portion of message 'GLO-34' truncated to length 4096 from 10921
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 512 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31', 
'simulate_inst_32', 'simulate_inst_33', 'simulate_inst_34', 
'simulate_inst_35', 'simulate_inst_36', 'simulate_inst_37', 
'simulate_inst_38', 'simulate_inst_39', 'simulate_inst_40', 
'simulate_inst_41', 'simulate_inst_42', 'simulate_inst_43', 
'simulate_inst_44', 'simulate_inst_45', 'simulate_inst_46', 
'simulate_inst_47', 'simulate_inst_48', 'simulate_inst_49', 
'simulate_inst_50', 'simulate_inst_51', 'simulate_inst_52', 
'simulate_inst_53', 'simulate_inst_54', 'simulate_inst_55', 
'simulate_inst_56', 'simulate_inst_57', 'simulate_inst_58', 
'simulate_inst_59', 'simulate_inst_60', 'simulate_inst_61', 
'simulate_inst_62', 'simulate_inst_63', 'simulate_inst_64', 
'simulate_inst_65', 'simulate_inst_66', 'simulate_inst_67', 
'simulate_inst_68', 'simulate_inst_69', 'simulate_inst_70', 
'simulate_inst_71', 'simulate_inst_72', 'simulate_inst_73', 
'simulate_inst_74', 'simulate_inst_75', 'simulate_inst_76', 
'simulate_inst_77', 'simulate_inst_78', 'simulate_inst_79', 
'simulate_inst_80', 'simulate_inst_81', 'simulate_inst_82', 
'simulate_inst_83', 'simulate_inst_84', 'simulate_inst_85', 
'simulate_inst_86', 'simulate_inst_87', 'simulate_inst_88', 
'simulate_inst_89', 'simulate_inst_90', 'simulate_inst_91', 
'simulate_inst_92', 'simulate_inst_93', 'simulate_inst_94', 
'simulate_inst_95', 'simulate_inst_96', 'simulate_inst_97', 
'simulate_inst_98', 'simulate_inst_99', 'simulate_inst_100', 
'simulate_inst_101', 'simulate_inst_102', 'simulate_inst_103', 
'simulate_inst_104', 'simulate_inst_105', 'simulate_inst_106', 
'simulate_inst_107', 'simulate_inst_108', 'simulate_inst_109', 
'simulate_inst_110', 'simulate_inst_111', 'simulate_inst_112', 
'simulate_inst_113', 'simulate_inst_114', 'simulate_inst_115', 
'simulate_inst_116', 'simulate_inst_117', 'simulate_inst_118', 
'simulate_inst_119', 'simulate_inst_120', 'simulate_inst_121', 
'simulate_inst_122', 'simulate_inst_123', 'simulate_inst_124', 
'simulate_inst_125', 'simulate_inst_126', 'simulate_inst_127', 
'simulate_inst_128', 'simulate_inst_129', 'simulate_inst_130', 
'simulate_inst_131', 'simulate_inst_132', 'simulate_inst_133', 
'simulate_inst_134', 'simulate_inst_135', 'simulate_inst_136', 
'simulate_inst_137', 'simulate_inst_138', 'simulate_inst_139', 
'simulate_inst_140', 'simulate_inst_141', 'simulate_inst_142', 
'simulate_inst_143', 'simulate_inst_144', 'simulate_inst_145', 
'simulate_inst_146', 'simulate_inst_147', 'simulate_inst_148', 
'simulate_inst_149', 'simulate_inst_150', 'simulate_inst_151', 
'simulate_inst_152', 'simulate_inst_153', 'simulate_inst_154', 
'simulate_inst_155', 'simulate_inst_156', 'simulate_inst_157', 
'simulate_inst_158', 'simulate_inst_159', 'simulate_inst_160', 
'simulate_inst_161', 'simulate_inst_162', 'simulate_inst_163', 
'simulate_inst_164', 'simulate_inst_165', 'simulate_inst_166', 
'simulate_inst_167', 'simulate_inst_168', 'simulate_inst_169', 
'simulate_inst_170', 'simulate_inst_171', 'simulate_inst_172', 
'simulate_inst_173', 'simulate_inst_174', 'simulate_inst_175', 
'simulate_inst_176', 'simulate_inst_177', 'simulate_inst_178', 
'simulate_inst_179', 'simulate_inst_180', 'simulate_inst_181', 
'simulate_inst_182', 'simulate_inst_183', 'simulate_inst_184', 
'simulate_inst_185', 'simulate_inst_186', 'simulate_inst_187', 
'simulate_inst_188', 'simulate_inst_189', 'simulate_inst_190', 
'simulate_inst_191',
          Accepted mux data reorder optimization in module proj_fm for instance(s): mux_FMbuffers[0][add_72_87_I12]_72_63
Warning : Message truncated because it exceeds the maximum length of 4096 characters. [MESG-6]
        : Info portion of message 'GLO-34' truncated to length 4096 from 10921
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 512 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31', 
'simulate_inst_32', 'simulate_inst_33', 'simulate_inst_34', 
'simulate_inst_35', 'simulate_inst_36', 'simulate_inst_37', 
'simulate_inst_38', 'simulate_inst_39', 'simulate_inst_40', 
'simulate_inst_41', 'simulate_inst_42', 'simulate_inst_43', 
'simulate_inst_44', 'simulate_inst_45', 'simulate_inst_46', 
'simulate_inst_47', 'simulate_inst_48', 'simulate_inst_49', 
'simulate_inst_50', 'simulate_inst_51', 'simulate_inst_52', 
'simulate_inst_53', 'simulate_inst_54', 'simulate_inst_55', 
'simulate_inst_56', 'simulate_inst_57', 'simulate_inst_58', 
'simulate_inst_59', 'simulate_inst_60', 'simulate_inst_61', 
'simulate_inst_62', 'simulate_inst_63', 'simulate_inst_64', 
'simulate_inst_65', 'simulate_inst_66', 'simulate_inst_67', 
'simulate_inst_68', 'simulate_inst_69', 'simulate_inst_70', 
'simulate_inst_71', 'simulate_inst_72', 'simulate_inst_73', 
'simulate_inst_74', 'simulate_inst_75', 'simulate_inst_76', 
'simulate_inst_77', 'simulate_inst_78', 'simulate_inst_79', 
'simulate_inst_80', 'simulate_inst_81', 'simulate_inst_82', 
'simulate_inst_83', 'simulate_inst_84', 'simulate_inst_85', 
'simulate_inst_86', 'simulate_inst_87', 'simulate_inst_88', 
'simulate_inst_89', 'simulate_inst_90', 'simulate_inst_91', 
'simulate_inst_92', 'simulate_inst_93', 'simulate_inst_94', 
'simulate_inst_95', 'simulate_inst_96', 'simulate_inst_97', 
'simulate_inst_98', 'simulate_inst_99', 'simulate_inst_100', 
'simulate_inst_101', 'simulate_inst_102', 'simulate_inst_103', 
'simulate_inst_104', 'simulate_inst_105', 'simulate_inst_106', 
'simulate_inst_107', 'simulate_inst_108', 'simulate_inst_109', 
'simulate_inst_110', 'simulate_inst_111', 'simulate_inst_112', 
'simulate_inst_113', 'simulate_inst_114', 'simulate_inst_115', 
'simulate_inst_116', 'simulate_inst_117', 'simulate_inst_118', 
'simulate_inst_119', 'simulate_inst_120', 'simulate_inst_121', 
'simulate_inst_122', 'simulate_inst_123', 'simulate_inst_124', 
'simulate_inst_125', 'simulate_inst_126', 'simulate_inst_127', 
'simulate_inst_128', 'simulate_inst_129', 'simulate_inst_130', 
'simulate_inst_131', 'simulate_inst_132', 'simulate_inst_133', 
'simulate_inst_134', 'simulate_inst_135', 'simulate_inst_136', 
'simulate_inst_137', 'simulate_inst_138', 'simulate_inst_139', 
'simulate_inst_140', 'simulate_inst_141', 'simulate_inst_142', 
'simulate_inst_143', 'simulate_inst_144', 'simulate_inst_145', 
'simulate_inst_146', 'simulate_inst_147', 'simulate_inst_148', 
'simulate_inst_149', 'simulate_inst_150', 'simulate_inst_151', 
'simulate_inst_152', 'simulate_inst_153', 'simulate_inst_154', 
'simulate_inst_155', 'simulate_inst_156', 'simulate_inst_157', 
'simulate_inst_158', 'simulate_inst_159', 'simulate_inst_160', 
'simulate_inst_161', 'simulate_inst_162', 'simulate_inst_163', 
'simulate_inst_164', 'simulate_inst_165', 'simulate_inst_166', 
'simulate_inst_167', 'simulate_inst_168', 'simulate_inst_169', 
'simulate_inst_170', 'simulate_inst_171', 'simulate_inst_172', 
'simulate_inst_173', 'simulate_inst_174', 'simulate_inst_175', 
'simulate_inst_176', 'simulate_inst_177', 'simulate_inst_178', 
'simulate_inst_179', 'simulate_inst_180', 'simulate_inst_181', 
'simulate_inst_182', 'simulate_inst_183', 'simulate_inst_184', 
'simulate_inst_185', 'simulate_inst_186', 'simulate_inst_187', 
'simulate_inst_188', 'simulate_inst_189', 'simulate_inst_190', 
'simulate_inst_191',
          Accepted mux data reorder optimization in module proj_fm for instance(s): mux_FMbuffers[1][add_72_87_I12]_72_63
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'GLO-34'.
          Accepted mux data reorder optimization in module proj_fm for instance(s): mux_FMbuffers[0][add_72_87_I13]_72_63
          Accepted mux data reorder optimization in module proj_fm for instance(s): mux_FMbuffers[1][add_72_87_I13]_72_63
          Accepted mux data reorder optimization in module proj_fm for instance(s): mux_FMbuffers[0][add_72_87_I14]_72_63
          Accepted mux data reorder optimization in module proj_fm for instance(s): mux_FMbuffers[1][add_72_87_I14]_72_63
          Accepted mux data reorder optimization in module proj_fm for instance(s): mux_FMbuffers[0][add_72_87_I15]_72_63
          Accepted mux data reorder optimization in module proj_fm for instance(s): mux_FMbuffers[1][add_72_87_I15]_72_63
          Accepted mux data reorder optimization in module proj_fm for instance(s): mux_FMbuffers[0][add_72_87_I16]_72_63
          Accepted mux data reorder optimization in module proj_fm for instance(s): mux_FMbuffers[1][add_72_87_I16]_72_63
Completed mux data reorder optimization (accepts: 28, rejects: 0, runtime: 25.809s)

Stage: pre_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |      28 |       0 |     25809.00 | 
------------------------------------------------------
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 2.000 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
M1              H         0.00         0.090000    
M2              V         1.00         0.100000    
M3              H         1.00         0.100000    
M4              V         1.00         0.100000    
M5              H         1.00         0.100000    
M6              V         1.00         0.100000    
M7              H         1.00         0.100000    
M8              V         1.00         0.400000    
M9              H         1.00         0.400000    
AP              V         1.00         3.000000 ** 

** = 'AP' is dropped because its width (3) is too large (threshold 2)

Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'proj_fm' to generic gates using 'low' effort.
PBS_Generic-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:44(00:02:47) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:27:41 (Aug11) |   1.13 GB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
TNS Restructuring config: no_value at stage: generic applied.
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed generic optimization to kick in.
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: proj_fm, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.063s)

Stage: pre_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |        63.00 | 
------------------------------------------------------
Starting mux data reorder optimization [v1.0] (stage: post_to_gen_setup, startdef: proj_fm, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.038s)

Stage: post_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |        38.00 | 
------------------------------------------------------
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 2.000 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
M1              H         0.00         0.090000    
M2              V         1.00         0.100000    
M3              H         1.00         0.100000    
M4              V         1.00         0.100000    
M5              H         1.00         0.100000    
M6              V         1.00         0.100000    
M7              H         1.00         0.100000    
M8              V         1.00         0.400000    
M9              H         1.00         0.400000    
AP              V         1.00         3.000000 ** 

** = 'AP' is dropped because its width (3) is too large (threshold 2)

Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: pre_hlo_rtlopt
--------------------------------------------
| Trick | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------
--------------------------------------------
Starting infer macro optimization [v1.0] (stage: pre_rtlopt, startdef: proj_fm, recur: true)
Completed infer macro optimization (accepts: 0, rejects: 458, runtime: 0.081s)
Starting decode mux sandwich optimization [v2.0] (stage: pre_rtlopt, startdef: proj_fm, recur: true)
Completed decode mux sandwich optimization (accepts: 0, rejects: 0, runtime: 0.002s)
Starting decode mux optimization [v1.0] (stage: pre_rtlopt, startdef: proj_fm, recur: true)
Completed decode mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting chop wide muxes [v1.0] (stage: pre_rtlopt, startdef: proj_fm, recur: true)
Completed chop wide muxes (accepts: 0, rejects: 0, runtime: 0.009s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: proj_fm, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.006s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: proj_fm, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.032s)
Starting constant-data mux optimization [v1.0] (stage: pre_rtlopt, startdef: proj_fm, recur: true)
Completed constant-data mux optimization (accepts: 0, rejects: 0, runtime: 0.008s)
Starting chain-to-tree inequality transform [v2.0] (stage: pre_rtlopt, startdef: proj_fm, recur: true)
Completed chain-to-tree inequality transform (accepts: 0, rejects: 0, runtime: 0.115s)
Starting reconvergence optimization [v1.0] (stage: pre_rtlopt, startdef: proj_fm, recur: true)
Completed reconvergence optimization (accepts: 0, rejects: 0, runtime: 0.004s)
Starting logic restructure optimization [v1.0] (stage: pre_rtlopt, startdef: proj_fm, recur: true)
Completed logic restructure optimization (accepts: 0, rejects: 0, runtime: 0.014s)
Starting common select mux optimization [v1.0] (stage: pre_rtlopt, startdef: proj_fm, recur: true)
Completed common select mux optimization (accepts: 0, rejects: 32, runtime: 0.024s)
Starting identity transform [v3.0] (stage: pre_rtlopt, startdef: proj_fm, recur: true)
Completed identity transform (accepts: 0, rejects: 0, runtime: 0.031s)
Starting reduce operator chain [v1.0] (stage: pre_rtlopt, startdef: proj_fm, recur: true)
Completed reduce operator chain (accepts: 0, rejects: 0, runtime: 0.002s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: proj_fm, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.005s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: proj_fm, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.035s)
Starting optimize datapath elements [v1.0] (stage: pre_rtlopt, startdef: proj_fm, recur: true)
Completed optimize datapath elements (accepts: 0, rejects: 0, runtime: 0.001s)
Starting datapath recasting [v1.0] (stage: pre_rtlopt, startdef: proj_fm, recur: true)
Completed datapath recasting (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip mux common data inputs [v1.0] (stage: pre_rtlopt, startdef: proj_fm, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.003s)
Starting clip the non-user hierarchies [v2.0] (stage: pre_rtlopt, startdef: proj_fm, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.002s)

Stage: pre_rtlopt
----------------------------------------------------------------
| Transform                 | Accepts | Rejects | Runtime (ms) | 
----------------------------------------------------------------
| hlo_infer_macro           |       0 |     458 |        81.00 | 
| hlo_decode_mux_sandwich   |       0 |       0 |         2.00 | 
| hlo_mux_decode            |       0 |       0 |         0.00 | 
| hlo_chop_mux              |       0 |       0 |         9.00 | 
| hlo_mux_cascade_opt       |       0 |       0 |         6.00 | 
| hlo_mux_consolidation     |       0 |       0 |        32.00 | 
| hlo_constant_mux_opt      |       0 |       0 |         8.00 | 
| hlo_inequality_transform  |       0 |       0 |       115.00 | 
| hlo_reconv_opt            |       0 |       0 |         4.00 | 
| hlo_restructure           |       0 |       0 |        14.00 | 
| hlo_common_select_muxopto |       0 |      32 |        24.00 | 
| hlo_identity_transform    |       0 |       0 |        31.00 | 
| hlo_reduce_operator_chain |       0 |       0 |         2.00 | 
| hlo_mux_cascade_opt       |       0 |       0 |         5.00 | 
| hlo_mux_consolidation     |       0 |       0 |        35.00 | 
| hlo_optimize_datapath     |       0 |       0 |         1.00 | 
| hlo_datapath_recast       |       0 |       0 |         0.00 | 
| hlo_clip_mux_input        |       0 |       0 |         3.00 | 
| hlo_clip                  |       0 |       0 |         2.00 | 
----------------------------------------------------------------
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_hlo_rtlopt
--------------------------------------------------
| Trick       | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------------
| ume_runtime |      18 |       0 |         1.00 | 
| ume_runtime |      18 |       0 |         2.00 | 
--------------------------------------------------
Number of big hc bmuxes before = 18
              Info: total 937 bmuxes found, 918 are converted to onehot form, and 19 are kept as binary form
Info    : Pre-processed datapath logic. [DPOPT-6]
        : Pre-processing optimizations applied to datapath logic in 'proj_fm':
          live_trim(10) 
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned'.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'GB-6'.
Info    : Optimizing datapath logic. [DPOPT-1]
        : Optimizing datapath logic in 'proj_fm'.
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_0_0'
CSAGen Prep Share:0 Re-Write:24 Speculation: 0
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		sub_71_29_I1 -> SUB_UNS_OP.B
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		sub_71_29_I1 -> SUB_UNS_OP1.B
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		sub_71_29_I1 -> SUB_UNS_OP2.B
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		sub_71_29_I1 -> SUB_UNS_OP3.B
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		sub_71_29_I1 -> SUB_UNS_OP4.B
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		sub_71_29_I1 -> SUB_UNS_OP5.B
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		sub_71_29_I1 -> SUB_UNS_OP6.B
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		sub_71_29_I1 -> SUB_UNS_OP7.B
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		sub_71_29_I1 -> SUB_UNS_OP8.B
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		sub_71_29_I1 -> SUB_UNS_OP9.B
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		sub_71_29_I1 -> SUB_UNS_OP10.B
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		sub_71_29_I1 -> SUB_UNS_OP11.B
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		sub_71_29_I1 -> SUB_UNS_OP12.B
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		sub_71_29_I1 -> SUB_UNS_OP13.B
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		sub_71_29_I1 -> SUB_UNS_OP14.B
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		sub_71_29_I1 -> SUB_UNS_OP15.B
    MaxCSA: weighted_instance_count is 18 
MaxCSA: Successfully built Maximal CSA Expression Expr0
    MaxCSA: weighted_instance_count is 18 
MaxCSA: Successfully built Maximal CSA Expression Expr1
    MaxCSA: weighted_instance_count is 303 
MaxCSA: Successfully built Maximal CSA Expression Expr2
    MaxCSA: weighted_instance_count is 1120 
MaxCSA: Successfully built Maximal CSA Expression Expr3
      Timing increment_unsigned...
        Done timing increment_unsigned.
      Timing csa_tree...
        Done timing csa_tree.
      Timing add_signed_carry...
        Done timing add_signed_carry.
      Timing csa_tree_244...
        Done timing csa_tree_244.
      Timing add_signed_carry_249...
        Done timing add_signed_carry_249.
      Timing csa_tree_251...
        Done timing csa_tree_251.
      Timing csa_tree_258...
        Done timing csa_tree_258.
      Timing csa_tree_265...
        Done timing csa_tree_265.
      Timing csa_tree_272...
        Done timing csa_tree_272.
      Timing csa_tree_279...
        Done timing csa_tree_279.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 16 datapath macros in module 'CDN_DP_region_0_0_c7' to a form more suitable for further optimization.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged instances 'SUB_TC_OP2040' and 'SUB_TC_OP2043' in 'CDN_DP_region_0_0_c7 in proj_fm'.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged instances 'SUB_TC_OP2037' and 'SUB_TC_OP2040_Y_SUB_TC_OP2043' in 'CDN_DP_region_0_0_c7 in proj_fm'.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged instances 'SUB_TC_OP2034' and 'SUB_TC_OP2037_Y_SUB_TC_OP2040_Y_SUB_TC_OP2043' in 'CDN_DP_region_0_0_c7 in proj_fm'.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged instances 'SUB_TC_OP2031' and 'SUB_TC_OP2034_Y_SUB_TC_OP2037_Y_SUB_TC_OP2040_Y_SUB_TC_OP2043' in 'CDN_DP_region_0_0_c7 in proj_fm'.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged instances 'SUB_TC_OP2028' and 'SUB_TC_OP2031_Y_SUB_TC_OP2034_Y_SUB_TC_OP2037_Y_SUB_TC_OP2040_Y_SUB_TC_OP2043' in 'CDN_DP_region_0_0_c7 in proj_fm'.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged instances 'SUB_TC_OP2025' and 'SUB_TC_OP2028_Y_SUB_TC_OP2031_Y_SUB_TC_OP2034_Y_SUB_TC_OP2037_Y_SUB_TC_OP2040_Y_SUB_TC_OP2043' in 'CDN_DP_region_0_0_c7 in proj_fm'.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged instances 'SUB_TC_OP2022' and 'SUB_TC_OP2025_Y_SUB_TC_OP2028_Y_SUB_TC_OP2031_Y_SUB_TC_OP2034_Y_SUB_TC_OP2037_Y_SUB_TC_OP2040_Y_SUB_TC_OP2043' in 'CDN_DP_region_0_0_c7 in proj_fm'.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged instances 'SUB_TC_OP2019' and 'SUB_TC_OP2022_Y_SUB_TC_OP2025_Y_SUB_TC_OP2028_Y_SUB_TC_OP2031_Y_SUB_TC_OP2034_Y_SUB_TC_OP2037_Y_SUB_TC_OP2040_Y_SUB_TC_OP2043' in 'CDN_DP_region_0_0_c7 in proj_fm'.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged instances 'SUB_TC_OP2016' and 'SUB_TC_OP2019_Y_SUB_TC_OP2022_Y_SUB_TC_OP2025_Y_SUB_TC_OP2028_Y_SUB_TC_OP2031_Y_SUB_TC_OP2034_Y_SUB_TC_OP2037_Y_SUB_TC_OP2040_Y_SUB_TC_OP2043' in 'CDN_DP_region_0_0_c7 in proj_fm'.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged instances 'SUB_TC_OP2013' and 'SUB_TC_OP2016_Y_SUB_TC_OP2019_Y_SUB_TC_OP2022_Y_SUB_TC_OP2025_Y_SUB_TC_OP2028_Y_SUB_TC_OP2031_Y_SUB_TC_OP2034_Y_SUB_TC_OP2037_Y_SUB_TC_OP2040_Y_SUB_TC_OP2043' in 'CDN_DP_region_0_0_c7 in proj_fm'.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged instances 'SUB_TC_OP2010' and 'SUB_TC_OP2013_Y_SUB_TC_OP2016_Y_SUB_TC_OP2019_Y_SUB_TC_OP2022_Y_SUB_TC_OP2025_Y_SUB_TC_OP2028_Y_SUB_TC_OP2031_Y_SUB_TC_OP2034_Y_SUB_TC_OP2037_Y_SUB_TC_OP2040_Y_SUB_TC_OP2043' in 'CDN_DP_region_0_0_c7 in proj_fm'.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged instances 'SUB_TC_OP2007' and 'SUB_TC_OP2010_Y_SUB_TC_OP2013_Y_SUB_TC_OP2016_Y_SUB_TC_OP2019_Y_SUB_TC_OP2022_Y_SUB_TC_OP2025_Y_SUB_TC_OP2028_Y_SUB_TC_OP2031_Y_SUB_TC_OP2034_Y_SUB_TC_OP2037_Y_SUB_TC_OP2040_Y_SUB_TC_OP2043' in 'CDN_DP_region_0_0_c7 in proj_fm'.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged instances 'SUB_TC_OP2004' and 'SUB_TC_OP2007_Y_SUB_TC_OP2010_Y_SUB_TC_OP2013_Y_SUB_TC_OP2016_Y_SUB_TC_OP2019_Y_SUB_TC_OP2022_Y_SUB_TC_OP2025_Y_SUB_TC_OP2028_Y_SUB_TC_OP2031_Y_SUB_TC_OP2034_Y_SUB_TC_OP2037_Y_SUB_TC_OP2040_Y_SUB_TC_OP2043' in 'CDN_DP_region_0_0_c7 in proj_fm'.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged instances 'SUB_TC_OP2001' and 'SUB_TC_OP2004_Y_SUB_TC_OP2007_Y_SUB_TC_OP2010_Y_SUB_TC_OP2013_Y_SUB_TC_OP2016_Y_SUB_TC_OP2019_Y_SUB_TC_OP2022_Y_SUB_TC_OP2025_Y_SUB_TC_OP2028_Y_SUB_TC_OP2031_Y_SUB_TC_OP2034_Y_SUB_TC_OP2037_Y_SUB_TC_OP2040_Y_SUB_TC_OP2043' in 'CDN_DP_region_0_0_c7 in proj_fm'.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged instances 'SUB_TC_OP' and 'SUB_TC_OP2001_Y_SUB_TC_OP2004_Y_SUB_TC_OP2007_Y_SUB_TC_OP2010_Y_SUB_TC_OP2013_Y_SUB_TC_OP2016_Y_SUB_TC_OP2019_Y_SUB_TC_OP2022_Y_SUB_TC_OP2025_Y_SUB_TC_OP2028_Y_SUB_TC_OP2031_Y_SUB_TC_OP2034_Y_SUB_TC_OP2037_Y_SUB_TC_OP2040_Y_SUB_TC_OP2043' in 'CDN_DP_region_0_0_c7 in proj_fm'.
      Timing increment_unsigned_675_741...
        Done timing increment_unsigned_675_741.
      Timing increment_unsigned_675_869...
        Done timing increment_unsigned_675_869.
      Timing lt_unsigned_3080_rtlopto_model_870...
        Done timing lt_unsigned_3080_rtlopto_model_870.
      Timing lt_unsigned_3078_rtlopto_model_871...
        Done timing lt_unsigned_3078_rtlopto_model_871.
      Timing lt_unsigned_3076_rtlopto_model_872...
        Done timing lt_unsigned_3076_rtlopto_model_872.
      Timing lt_unsigned_3074_rtlopto_model_873...
        Done timing lt_unsigned_3074_rtlopto_model_873.
      Timing lt_unsigned_3072_rtlopto_model_874...
        Done timing lt_unsigned_3072_rtlopto_model_874.
      Timing lt_unsigned_3070_rtlopto_model_875...
        Done timing lt_unsigned_3070_rtlopto_model_875.
      Timing lt_unsigned_3068_rtlopto_model_876...
        Done timing lt_unsigned_3068_rtlopto_model_876.
      Timing lt_unsigned_3066_rtlopto_model_877...
        Done timing lt_unsigned_3066_rtlopto_model_877.
      Timing lt_unsigned_3064_rtlopto_model_878...
        Done timing lt_unsigned_3064_rtlopto_model_878.
      Timing lt_unsigned_3062_rtlopto_model_879...
        Done timing lt_unsigned_3062_rtlopto_model_879.
      Timing lt_unsigned_3060_rtlopto_model_880...
        Done timing lt_unsigned_3060_rtlopto_model_880.
      Timing lt_unsigned_3058_rtlopto_model_881...
        Done timing lt_unsigned_3058_rtlopto_model_881.
      Timing lt_unsigned_3056_rtlopto_model_882...
        Done timing lt_unsigned_3056_rtlopto_model_882.
      Timing lt_unsigned_3054_rtlopto_model_883...
        Done timing lt_unsigned_3054_rtlopto_model_883.
      Timing lt_unsigned_3052_rtlopto_model_884...
        Done timing lt_unsigned_3052_rtlopto_model_884.
      Timing lt_unsigned_3050_rtlopto_model_885...
        Done timing lt_unsigned_3050_rtlopto_model_885.
      Timing lt_unsigned_3048_rtlopto_model_886...
        Done timing lt_unsigned_3048_rtlopto_model_886.
      Timing lt_unsigned_3044_rtlopto_model_887...
        Done timing lt_unsigned_3044_rtlopto_model_887.
      Timing increment_unsigned_675_942...
        Done timing increment_unsigned_675_942.
      Timing lt_unsigned_3080_rtlopto_model_943...
        Done timing lt_unsigned_3080_rtlopto_model_943.
      Timing lt_unsigned_3078_rtlopto_model_944...
        Done timing lt_unsigned_3078_rtlopto_model_944.
      Timing lt_unsigned_3076_rtlopto_model_945...
        Done timing lt_unsigned_3076_rtlopto_model_945.
      Timing lt_unsigned_3074_rtlopto_model_946...
        Done timing lt_unsigned_3074_rtlopto_model_946.
      Timing lt_unsigned_3072_rtlopto_model_947...
        Done timing lt_unsigned_3072_rtlopto_model_947.
      Timing lt_unsigned_3070_rtlopto_model_948...
        Done timing lt_unsigned_3070_rtlopto_model_948.
      Timing lt_unsigned_3068_rtlopto_model_949...
        Done timing lt_unsigned_3068_rtlopto_model_949.
      Timing lt_unsigned_3066_rtlopto_model_950...
        Done timing lt_unsigned_3066_rtlopto_model_950.
      Timing lt_unsigned_3064_rtlopto_model_951...
        Done timing lt_unsigned_3064_rtlopto_model_951.
      Timing lt_unsigned_3062_rtlopto_model_952...
        Done timing lt_unsigned_3062_rtlopto_model_952.
      Timing lt_unsigned_3060_rtlopto_model_953...
        Done timing lt_unsigned_3060_rtlopto_model_953.
      Timing lt_unsigned_3058_rtlopto_model_954...
        Done timing lt_unsigned_3058_rtlopto_model_954.
      Timing lt_unsigned_3056_rtlopto_model_955...
        Done timing lt_unsigned_3056_rtlopto_model_955.
      Timing lt_unsigned_3054_rtlopto_model_956...
        Done timing lt_unsigned_3054_rtlopto_model_956.
      Timing lt_unsigned_3052_rtlopto_model_957...
        Done timing lt_unsigned_3052_rtlopto_model_957.
      Timing lt_unsigned_3050_rtlopto_model_958...
        Done timing lt_unsigned_3050_rtlopto_model_958.
      Timing lt_unsigned_3048_rtlopto_model_959...
        Done timing lt_unsigned_3048_rtlopto_model_959.
      Timing lt_unsigned_3044_rtlopto_model_960...
        Done timing lt_unsigned_3044_rtlopto_model_960.
Info    : Optimized a mux chain. [DPOPT-10]
        : Created Flattened Mux 'F_mux_waddr_91_17' in design 'CDN_DP_region_0_0_c2'.
	The following set of instances are flattened ( mux_waddr_91_17 mux_waddr_93_26 mux_46_25 ).

      Timing increment_unsigned_675_1016...
        Done timing increment_unsigned_675_1016.
      Timing lt_unsigned_3080_rtlopto_model_1017...
        Done timing lt_unsigned_3080_rtlopto_model_1017.
      Timing lt_unsigned_3078_rtlopto_model_1018...
        Done timing lt_unsigned_3078_rtlopto_model_1018.
      Timing lt_unsigned_3076_rtlopto_model_1019...
        Done timing lt_unsigned_3076_rtlopto_model_1019.
      Timing lt_unsigned_3074_rtlopto_model_1020...
        Done timing lt_unsigned_3074_rtlopto_model_1020.
      Timing lt_unsigned_3072_rtlopto_model_1021...
        Done timing lt_unsigned_3072_rtlopto_model_1021.
      Timing lt_unsigned_3070_rtlopto_model_1022...
        Done timing lt_unsigned_3070_rtlopto_model_1022.
      Timing lt_unsigned_3068_rtlopto_model_1023...
        Done timing lt_unsigned_3068_rtlopto_model_1023.
      Timing lt_unsigned_3066_rtlopto_model_1024...
        Done timing lt_unsigned_3066_rtlopto_model_1024.
      Timing lt_unsigned_3064_rtlopto_model_1025...
        Done timing lt_unsigned_3064_rtlopto_model_1025.
      Timing lt_unsigned_3062_rtlopto_model_1026...
        Done timing lt_unsigned_3062_rtlopto_model_1026.
      Timing lt_unsigned_3060_rtlopto_model_1027...
        Done timing lt_unsigned_3060_rtlopto_model_1027.
      Timing lt_unsigned_3058_rtlopto_model_1028...
        Done timing lt_unsigned_3058_rtlopto_model_1028.
      Timing lt_unsigned_3056_rtlopto_model_1029...
        Done timing lt_unsigned_3056_rtlopto_model_1029.
      Timing lt_unsigned_3054_rtlopto_model_1030...
        Done timing lt_unsigned_3054_rtlopto_model_1030.
      Timing lt_unsigned_3052_rtlopto_model_1031...
        Done timing lt_unsigned_3052_rtlopto_model_1031.
      Timing lt_unsigned_3050_rtlopto_model_1032...
        Done timing lt_unsigned_3050_rtlopto_model_1032.
      Timing lt_unsigned_3048_rtlopto_model_1033...
        Done timing lt_unsigned_3048_rtlopto_model_1033.
      Timing lt_unsigned_3044_rtlopto_model_1034...
        Done timing lt_unsigned_3044_rtlopto_model_1034.
      Timing increment_unsigned_675_1089...
        Done timing increment_unsigned_675_1089.
      Timing lt_unsigned_3080_rtlopto_model_1090...
        Done timing lt_unsigned_3080_rtlopto_model_1090.
      Timing lt_unsigned_3078_rtlopto_model_1091...
        Done timing lt_unsigned_3078_rtlopto_model_1091.
      Timing lt_unsigned_3076_rtlopto_model_1092...
        Done timing lt_unsigned_3076_rtlopto_model_1092.
      Timing lt_unsigned_3074_rtlopto_model_1093...
        Done timing lt_unsigned_3074_rtlopto_model_1093.
      Timing lt_unsigned_3072_rtlopto_model_1094...
        Done timing lt_unsigned_3072_rtlopto_model_1094.
      Timing lt_unsigned_3070_rtlopto_model_1095...
        Done timing lt_unsigned_3070_rtlopto_model_1095.
      Timing lt_unsigned_3068_rtlopto_model_1096...
        Done timing lt_unsigned_3068_rtlopto_model_1096.
      Timing lt_unsigned_3066_rtlopto_model_1097...
        Done timing lt_unsigned_3066_rtlopto_model_1097.
      Timing lt_unsigned_3064_rtlopto_model_1098...
        Done timing lt_unsigned_3064_rtlopto_model_1098.
      Timing lt_unsigned_3062_rtlopto_model_1099...
        Done timing lt_unsigned_3062_rtlopto_model_1099.
      Timing lt_unsigned_3060_rtlopto_model_1100...
        Done timing lt_unsigned_3060_rtlopto_model_1100.
      Timing lt_unsigned_3058_rtlopto_model_1101...
        Done timing lt_unsigned_3058_rtlopto_model_1101.
      Timing lt_unsigned_3056_rtlopto_model_1102...
        Done timing lt_unsigned_3056_rtlopto_model_1102.
      Timing lt_unsigned_3054_rtlopto_model_1103...
        Done timing lt_unsigned_3054_rtlopto_model_1103.
      Timing lt_unsigned_3052_rtlopto_model_1104...
        Done timing lt_unsigned_3052_rtlopto_model_1104.
      Timing lt_unsigned_3050_rtlopto_model_1105...
        Done timing lt_unsigned_3050_rtlopto_model_1105.
      Timing lt_unsigned_3048_rtlopto_model_1106...
        Done timing lt_unsigned_3048_rtlopto_model_1106.
      Timing lt_unsigned_3044_rtlopto_model_1107...
        Done timing lt_unsigned_3044_rtlopto_model_1107.
      Timing increment_unsigned_675_1162...
        Done timing increment_unsigned_675_1162.
      Timing lt_unsigned_3080_rtlopto_model_1163...
        Done timing lt_unsigned_3080_rtlopto_model_1163.
      Timing lt_unsigned_3078_rtlopto_model_1164...
        Done timing lt_unsigned_3078_rtlopto_model_1164.
      Timing lt_unsigned_3076_rtlopto_model_1165...
        Done timing lt_unsigned_3076_rtlopto_model_1165.
      Timing lt_unsigned_3074_rtlopto_model_1166...
        Done timing lt_unsigned_3074_rtlopto_model_1166.
      Timing lt_unsigned_3072_rtlopto_model_1167...
        Done timing lt_unsigned_3072_rtlopto_model_1167.
      Timing lt_unsigned_3070_rtlopto_model_1168...
        Done timing lt_unsigned_3070_rtlopto_model_1168.
      Timing lt_unsigned_3068_rtlopto_model_1169...
        Done timing lt_unsigned_3068_rtlopto_model_1169.
      Timing lt_unsigned_3066_rtlopto_model_1170...
        Done timing lt_unsigned_3066_rtlopto_model_1170.
      Timing lt_unsigned_3064_rtlopto_model_1171...
        Done timing lt_unsigned_3064_rtlopto_model_1171.
      Timing lt_unsigned_3062_rtlopto_model_1172...
        Done timing lt_unsigned_3062_rtlopto_model_1172.
      Timing lt_unsigned_3060_rtlopto_model_1173...
        Done timing lt_unsigned_3060_rtlopto_model_1173.
      Timing lt_unsigned_3058_rtlopto_model_1174...
        Done timing lt_unsigned_3058_rtlopto_model_1174.
      Timing lt_unsigned_3056_rtlopto_model_1175...
        Done timing lt_unsigned_3056_rtlopto_model_1175.
      Timing lt_unsigned_3054_rtlopto_model_1176...
        Done timing lt_unsigned_3054_rtlopto_model_1176.
      Timing lt_unsigned_3052_rtlopto_model_1177...
        Done timing lt_unsigned_3052_rtlopto_model_1177.
      Timing lt_unsigned_3050_rtlopto_model_1178...
        Done timing lt_unsigned_3050_rtlopto_model_1178.
      Timing lt_unsigned_3048_rtlopto_model_1179...
        Done timing lt_unsigned_3048_rtlopto_model_1179.
      Timing lt_unsigned_3044_rtlopto_model_1180...
        Done timing lt_unsigned_3044_rtlopto_model_1180.
      Timing increment_unsigned_675_1235...
        Done timing increment_unsigned_675_1235.
      Timing lt_unsigned_3080_rtlopto_model_1236...
        Done timing lt_unsigned_3080_rtlopto_model_1236.
      Timing lt_unsigned_3078_rtlopto_model_1237...
        Done timing lt_unsigned_3078_rtlopto_model_1237.
      Timing lt_unsigned_3076_rtlopto_model_1238...
        Done timing lt_unsigned_3076_rtlopto_model_1238.
      Timing lt_unsigned_3074_rtlopto_model_1239...
        Done timing lt_unsigned_3074_rtlopto_model_1239.
      Timing lt_unsigned_3072_rtlopto_model_1240...
        Done timing lt_unsigned_3072_rtlopto_model_1240.
      Timing lt_unsigned_3070_rtlopto_model_1241...
        Done timing lt_unsigned_3070_rtlopto_model_1241.
      Timing lt_unsigned_3068_rtlopto_model_1242...
        Done timing lt_unsigned_3068_rtlopto_model_1242.
      Timing lt_unsigned_3066_rtlopto_model_1243...
        Done timing lt_unsigned_3066_rtlopto_model_1243.
      Timing lt_unsigned_3064_rtlopto_model_1244...
        Done timing lt_unsigned_3064_rtlopto_model_1244.
      Timing lt_unsigned_3062_rtlopto_model_1245...
        Done timing lt_unsigned_3062_rtlopto_model_1245.
      Timing lt_unsigned_3060_rtlopto_model_1246...
        Done timing lt_unsigned_3060_rtlopto_model_1246.
      Timing lt_unsigned_3058_rtlopto_model_1247...
        Done timing lt_unsigned_3058_rtlopto_model_1247.
      Timing lt_unsigned_3056_rtlopto_model_1248...
        Done timing lt_unsigned_3056_rtlopto_model_1248.
      Timing lt_unsigned_3054_rtlopto_model_1249...
        Done timing lt_unsigned_3054_rtlopto_model_1249.
      Timing lt_unsigned_3052_rtlopto_model_1250...
        Done timing lt_unsigned_3052_rtlopto_model_1250.
      Timing lt_unsigned_3050_rtlopto_model_1251...
        Done timing lt_unsigned_3050_rtlopto_model_1251.
      Timing lt_unsigned_3048_rtlopto_model_1252...
        Done timing lt_unsigned_3048_rtlopto_model_1252.
      Timing lt_unsigned_3044_rtlopto_model_1253...
        Done timing lt_unsigned_3044_rtlopto_model_1253.
CDN_DP_region_0_0 level = 0 loads = 1 drivers = 0
CDN_DP_region_0_0_c0 in proj_fm: area: 43629793956 ,dp = 29 mux = 936 sg = slow         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 skipped
CDN_DP_region_0_0_c1 in proj_fm: area: 42340127886 ,dp = 27 mux = 936 sg = fast         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c2 in proj_fm: area: 42027481566 ,dp = 27 mux = 934 sg = very_slow    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c3 in proj_fm: area: 42340127886 ,dp = 27 mux = 936 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1

CDN_DP_region_0_0_c4 in proj_fm: area: 42340127886 ,dp = 27 mux = 936 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1

CDN_DP_region_0_0_c5 in proj_fm: area: 42340127886 ,dp = 27 mux = 936 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1

CDN_DP_region_0_0_c6 in proj_fm: area: 42340127886 ,dp = 27 mux = 936 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1

CDN_DP_region_0_0_c7 in proj_fm: area: 42301047096 ,dp = 27 mux = 936 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1

Best config: CDN_DP_region_0_0_c2 in proj_fm: area: 42027481566 ,dp = 27 mux = 934 sg = very_slow    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
  Smallest config area : 42027481566.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_0_0_c2)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area      43629793956        42340127886        42027481566        42340127886        42340127886        42340127886        42340127886        42301047096  
##>            WNS         +4843.30           +4843.30           +4843.30           +4843.30           +4843.30           +4843.30           +4843.30           +4843.30  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  0                  0                  0                  0                  0                  0                 40  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                 15  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  2                  2                  2                  2                  2                  2                 39  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_0_0_c2
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>createMaxCarrySave              START            43629793956 (      )    107379025.70 (        )             0 (        )              
##> datapath_rewrite_one_def       START            43629793956 ( +0.00)    107379025.70 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START            43629793956 ( +0.00)    107379025.70 (   +0.00)             0 (       0)              
##>                                  END            43629793956 ( +0.00)    107379025.70 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START            43629793956 ( +0.00)    107379025.70 (   +0.00)             0 (       0)              
##>                                  END            43629793956 ( +0.00)    107379025.70 (   +0.00)             0 (       0)           0  
##>                                  END            43629793956 ( +0.00)    107379025.70 (   +0.00)             0 (       0)           0  
##> csa_opto                       START            43629793956 ( +0.00)    107379025.70 (   +0.00)             0 (       0)              
##>                                  END            43551632376 ( -0.18)    107379025.70 (   +0.00)             0 (       0)           0  
##>                                  END            43551632376 ( -0.18)    107379025.70 (   +0.00)             0 (       0)           0  
##>canonicalize_by_names           START            43551632376 ( +0.00)    107379025.70 (   +0.00)             0 (       0)              
##>                                  END            43551632376 ( +0.00)    107379025.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START            43551632376 ( +0.00)    107379025.70 (   +0.00)             0 (       0)              
##>                                  END            43551632376 ( +0.00)    107379025.70 (   +0.00)             0 (       0)           0  
##>datapath_csa_factoring_one_gde  START            43551632376 ( +0.00)    107379025.70 (   +0.00)             0 (       0)              
##>                                  END            43551632376 ( +0.00)    107379025.70 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START            43551632376 ( +0.00)    107379025.70 (   +0.00)             0 (       0)              
##>                                  END            43551632376 ( +0.00)    107379025.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_share     START            43551632376 ( +0.00)    107379025.70 (   +0.00)             0 (       0)              
##>                                  END            43551632376 ( +0.00)    107379025.70 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START            43551632376 ( +0.00)    107379025.70 (   +0.00)             0 (       0)              
##>                                  END            43551632376 ( +0.00)    107379025.70 (   +0.00)             0 (       0)           0  
##>speculate_in_gdef               START            43551632376 ( +0.00)    107379025.70 (   +0.00)             0 (       0)              
##> pre_speculate_mux_merge        START            43551632376 ( +0.00)    107379025.70 (   +0.00)             0 (       0)              
##>                                  END            43551632376 ( +0.00)    107379025.70 (   +0.00)             0 (       0)           0  
##>                                  END            43551632376 ( +0.00)    107379025.70 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START            43551632376 ( +0.00)    107379025.70 (   +0.00)             0 (       0)              
##>                                  END            43551632376 ( +0.00)    107379025.70 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START            43551632376 ( +0.00)    107379025.70 (   +0.00)             0 (       0)              
##>                                  END            43543816218 ( -0.02)    107379025.70 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START            43543816218 ( +0.00)    107379025.70 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START            43543816218 ( +0.00)    107379025.70 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START            43543816218 ( +0.00)    107379025.70 (   +0.00)             0 (       0)              
##>                                  END            43543816218 ( +0.00)    107379025.70 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START            43543816218 ( +0.00)    107379025.70 (   +0.00)             0 (       0)              
##>                                  END            43543816218 ( +0.00)    107379025.70 (   +0.00)             0 (       0)           0  
##>                                  END            43543816218 ( +0.00)    107379025.70 (   +0.00)             0 (       0)           0  
##> csa_opto                       START            43543816218 ( +0.00)    107379025.70 (   +0.00)             0 (       0)              
##>                                  END            43543816218 ( +0.00)    107379025.70 (   +0.00)             0 (       0)           0  
##>                                  END            43543816218 ( +0.00)    107379025.70 (   +0.00)             0 (       0)           0  
##>context_based_simplify          START            43481286954 ( -0.14)    107379025.70 (   +0.00)             0 (       0)              
##>                                  END            42340127886 ( -2.62)    107379025.70 (   +0.00)             0 (       0)           0  
##>group_csa_final_adder_dp        START            42340127886 ( +0.00)    107379025.70 (   +0.00)             0 (       0)              
##>                                  END            42340127886 ( +0.00)    107379025.70 (   +0.00)             0 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START            42340127886 ( +0.00)    107379025.70 (   +0.00)             0 (       0)              
##>                                  END            42027481566 ( -0.74)    107379025.70 (   +0.00)             0 (       0)           0  
##>speculate_in_gdef               START            42027481566 ( +0.00)    107379025.70 (   +0.00)             0 (       0)              
##> pre_speculate_mux_merge        START            42027481566 ( +0.00)    107379025.70 (   +0.00)             0 (       0)              
##>                                  END            42027481566 ( +0.00)    107379025.70 (   +0.00)             0 (       0)           0  
##>                                  END            42027481566 ( +0.00)    107379025.70 (   +0.00)             0 (       0)           0  
##>create_score                    START            42027481566 ( +0.00)     4843.30 (-107374182.40)             0 (       0)              
##>                                  END            42027481566 ( +0.00)     4843.30 (   +0.00)             0 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_0_0_c2
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_slow' configuration 2 for module 'CDN_DP_region_0_0_c2'.
          Optimizations applied to 'very_slow' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_0_1'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
    MaxCSA: weighted_instance_count is 308 
MaxCSA: Successfully built Maximal CSA Expression Expr4
      Timing csa_tree_1382...
        Done timing csa_tree_1382.
      Timing lt_unsigned_3044_rtlopto_model_1476...
        Done timing lt_unsigned_3044_rtlopto_model_1476.
      Timing lt_unsigned_3044_rtlopto_model_1478...
        Done timing lt_unsigned_3044_rtlopto_model_1478.
      Timing lt_unsigned_3044_rtlopto_model_1480...
        Done timing lt_unsigned_3044_rtlopto_model_1480.
      Timing lt_unsigned_3044_rtlopto_model_1482...
        Done timing lt_unsigned_3044_rtlopto_model_1482.
      Timing lt_unsigned_3044_rtlopto_model_1484...
        Done timing lt_unsigned_3044_rtlopto_model_1484.
      Timing lt_unsigned_3044_rtlopto_model_1486...
        Done timing lt_unsigned_3044_rtlopto_model_1486.
CDN_DP_region_0_1 level = 1 loads = 0 drivers = 1 is driven by : CDN_DP_region_0_0 
CDN_DP_region_0_1_c0 in proj_fm: area: 1062997488 ,dp = 8 mux = 0 sg = slow         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 skipped
CDN_DP_region_0_1_c1 in proj_fm: area: 812880432 ,dp = 8 mux = 0 sg = fast         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_1_c2 in proj_fm: area: 812880432 ,dp = 8 mux = 0 sg = very_slow    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_1_c3 in proj_fm: area: 812880432 ,dp = 8 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_1_c4 in proj_fm: area: 812880432 ,dp = 8 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_1_c5 in proj_fm: area: 812880432 ,dp = 8 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_1_c6 in proj_fm: area: 812880432 ,dp = 8 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_1_c7 in proj_fm: area: 1766451708 ,dp = 8 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1

Best config: CDN_DP_region_0_1_c6 in proj_fm: area: 812880432 ,dp = 8 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
  Smallest config area : 812880432.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_0_1_c6)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area       1062997488          812880432          812880432          812880432          812880432          812880432          812880432         1766451708  
##>            WNS    +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  0                  0                  0                  0                  0                  0                  0  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  4  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_0_1_c6
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>createMaxCarrySave              START             1062997488 (      )    214748364.70 (        )             0 (        )              
##> datapath_rewrite_one_def       START             1062997488 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START             1062997488 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1062997488 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START             1062997488 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1062997488 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END             1062997488 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> dpopt_share_one_def            START             1062997488 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1062997488 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> csa_opto                       START             1062997488 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1062997488 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END             1062997488 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>canonicalize_by_names           START             1062997488 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1062997488 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START             1062997488 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1062997488 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_csa_factoring_one_gde  START             1062997488 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1062997488 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START             1062997488 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1062997488 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_share     START             1062997488 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1062997488 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START             1062997488 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1062997488 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START             1062997488 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1062997488 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START             1062997488 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1062997488 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START             1062997488 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START             1062997488 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START             1062997488 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1062997488 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START             1062997488 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1062997488 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END             1062997488 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> dpopt_share_one_def            START             1062997488 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1062997488 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> csa_opto                       START             1062997488 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1062997488 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END             1062997488 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>context_based_simplify          START             1062997488 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              812880432 (-23.53)    214748364.70 (   +0.00)             0 (       0)           0  
##>group_csa_final_adder_dp        START              812880432 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              812880432 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START              812880432 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              812880432 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>create_score                    START              812880432 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              812880432 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_0_1_c6
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 6 for module 'CDN_DP_region_0_1_c6'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info:  Ungrouped 0 dp-cluster instances.  0 cluster instances were left intact, to aid verification.
              Prepare netlist for verification ...
              Prepare netlist for verification Done.
Info    : Done optimizing datapath logic. [DPOPT-2]
        : Done optimizing datapath logic in 'proj_fm'.
      Removing temporary intermediate hierarchies under proj_fm
Number of big hc bmuxes after = 18
Starting logic reduction [v1.0] (stage: post_rtlopt, startdef: proj_fm, recur: true)
Completed logic reduction (accepts: 0, rejects: 0, runtime: 0.001s)
Starting mux data reorder optimization [v1.0] (stage: post_rtlopt, startdef: proj_fm, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.092s)

Stage: post_rtlopt
----------------------------------------------------------
| Transform           | Accepts | Rejects | Runtime (ms) | 
----------------------------------------------------------
| hlo_logic_reduction |       0 |       0 |         1.00 | 
| hlo_mux_reorder     |       0 |       0 |        92.00 | 
----------------------------------------------------------
              Optimizing muxes in design 'proj_fm'.
              Post blast muxes in design 'proj_fm'.
Starting mux speculation [v1.0] (stage: post_muxopt, startdef: proj_fm, recur: true)
Starting speculation optimization
Completed speculation optimization (accepts:0)
Completed mux speculation (accepts: 0, rejects: 0, runtime: 0.789s)

Stage: post_muxopt
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_speculation |       0 |       0 |       789.00 | 
------------------------------------------------------
==================================
Stage : to_generic 
==================================
  =================
   Message Summary
  =================
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|     Id      |  Sev   |Count |                                                                                               Message Text                                                                                                |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| CDFG-479    |Info    |   16 |Constant relational expression.                                                                                                                                                                            |
|             |        |      |A relational expression can evaluate to a constant when a variable is compared to a value which is outside the bounds of the variable.                                                                     |
| CDFG-738    |Info    | 1859 |Common subexpression eliminated.                                                                                                                                                                           |
| CDFG-739    |Info    | 1859 |Common subexpression kept.                                                                                                                                                                                 |
| CDFG-818    |Warning |    1 |Using default parameter value for module elaboration.                                                                                                                                                      |
| CDFG-893    |Info    |   32 |Optimized the MUX created for array read / write or variable shifter.                                                                                                                                      |
| CDFG2G-622  |Warning |   64 |Signal or variable has multiple drivers.                                                                                                                                                                   |
|             |        |      |This may cause simulation mismatches between the original and synthesized designs.                                                                                                                         |
| CDFG2G-623  |Warning |    1 |Signal or variable has multiple drivers, including a constant driver.                                                                                                                                      |
|             |        |      |Some tools may not accept this HDL.                                                                                                                                                                        |
| DPOPT-1     |Info    |    1 |Optimizing datapath logic.                                                                                                                                                                                 |
| DPOPT-2     |Info    |    1 |Done optimizing datapath logic.                                                                                                                                                                            |
| DPOPT-3     |Info    |    2 |Implementing datapath configurations.                                                                                                                                                                      |
| DPOPT-4     |Info    |    2 |Done implementing datapath configurations.                                                                                                                                                                 |
| DPOPT-6     |Info    |    1 |Pre-processed datapath logic.                                                                                                                                                                              |
| DPOPT-10    |Info    |    1 |Optimized a mux chain.                                                                                                                                                                                     |
| ELAB-1      |Info    |    1 |Elaborating Design.                                                                                                                                                                                        |
| ELAB-3      |Info    |    1 |Done Elaborating Design.                                                                                                                                                                                   |
| ELABUTL-133 |Info    |    1 |To insure proper verification, preserved netlist point(s) because they are involved in combinational loop(s). To disable this, set the 'cb_preserve_ports_nets' root attribute to 'false'.                 |
| GB-6        |Info    |   32 |A datapath component has been ungrouped.                                                                                                                                                                   |
| GLO-34      |Info    |   30 |Deleting instances not driving any primary outputs.                                                                                                                                                        |
|             |        |      |Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list of deleted            |
|             |        |      | hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list. To prevent this          |
|             |        |      | optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.                                                                             |
| LBR-161     |Info    |    1 |Setting the maximum print count of this message to 10 if information_level is less than 9.                                                                                                                 |
| LBR-412     |Info    |    3 |Created nominal operating condition.                                                                                                                                                                       |
|             |        |      |The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively)                            |
|             |        |      | , or by the default PVT values (1.0,1.0,1.0).                                                                                                                                                             |
| MESG-6      |Warning |   20 |Message truncated because it exceeds the maximum length of 4096 characters.                                                                                                                                |
|             |        |      |By default messages are limited to 4096 characters. All characters after the 4096 character limit are truncated. To remove this limit, set the message attribute 'truncate' to 'false'. However, this may  |
|             |        |      | dramatically increase the size of the log file.                                                                                                                                                           |
| PHYS-93     |Warning |    1 |The design is not fully mapped.                                                                                                                                                                            |
|             |        |      |The original design intent derived from the RTL may no longer be available upon restoration.                                                                                                               |
| PHYS-106    |Warning |    2 |Site already defined before, duplicated site will be ignored.                                                                                                                                              |
| PHYS-752    |Info    |    1 |Partition Based Synthesis execution skipped.                                                                                                                                                               |
| RTLOPT-30   |Info    |   15 |Accepted resource sharing opportunity.                                                                                                                                                                     |
| RTLOPT-40   |Info    |    1 |Transformed datapath macro.                                                                                                                                                                                |
| SYNTH-1     |Info    |    1 |Synthesizing.                                                                                                                                                                                              |
| TIM-1000    |Info    |    1 |Multimode clock gating check is disabled.                                                                                                                                                                  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 2.000 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
M1              H         0.00         0.090000    
M2              V         1.00         0.100000    
M3              H         1.00         0.100000    
M4              V         1.00         0.100000    
M5              H         1.00         0.100000    
M6              V         1.00         0.100000    
M7              H         1.00         0.100000    
M8              V         1.00         0.400000    
M9              H         1.00         0.400000    
AP              V         1.00         3.000000 ** 

** = 'AP' is dropped because its width (3) is too large (threshold 2)

Mapper: Libraries have:
	domain _default_: 1950 combo usable cells and 582 sequential usable cells
      Mapping 'proj_fm'...
        Preparing the circuit
          Pruning unused logic
Warning : Not obtained requested number of super thread servers. [ST-136]
        : The tool is running on a 2 cpu machine.
        : The requested number of cpus are not available on machine.
Multi-threaded constant propagation [1|0] ...
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'lt_71_44_I1' of datapath component 'lt_unsigned_3080_rtlopto_model_943'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'lt_71_44_I2' of datapath component 'lt_unsigned_3078_rtlopto_model_944'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'lt_71_44_I3' of datapath component 'lt_unsigned_3076_rtlopto_model_945'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'lt_71_44_I4' of datapath component 'lt_unsigned_3074_rtlopto_model_946'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'lt_71_44_I5' of datapath component 'lt_unsigned_3072_rtlopto_model_947'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'lt_71_44_I6' of datapath component 'lt_unsigned_3070_rtlopto_model_948'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'lt_71_44_I7' of datapath component 'lt_unsigned_3068_rtlopto_model_949'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'lt_71_44_I8' of datapath component 'lt_unsigned_3066_rtlopto_model_950'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'lt_71_44_I9' of datapath component 'lt_unsigned_3064_rtlopto_model_951'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'lt_71_44_I10' of datapath component 'lt_unsigned_3062_rtlopto_model_952'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'lt_71_44_I11' of datapath component 'lt_unsigned_3060_rtlopto_model_953'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'lt_71_44_I12' of datapath component 'lt_unsigned_3058_rtlopto_model_954'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'lt_71_44_I13' of datapath component 'lt_unsigned_3056_rtlopto_model_955'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'lt_71_44_I14' of datapath component 'lt_unsigned_3054_rtlopto_model_956'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'lt_71_44_I15' of datapath component 'lt_unsigned_3052_rtlopto_model_957'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'lt_71_44_I16' of datapath component 'lt_unsigned_3050_rtlopto_model_958'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'lt_71_78_I1' of datapath component 'lt_unsigned_3048_rtlopto_model_959'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'sub_71_29_I1' of datapath component 'sub_unsigned_3018'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'inc_add_46_49' of datapath component 'increment_unsigned_675_942'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'inc_add_59_40' of datapath component 'increment_unsigned_675_942'.
Inserting clock-gating logic .....
        
        New clock gate fanout statistics
        =================================================
        Fanout Size           Num CGs     Total FFs 
        -------------------------------------------------
        4 to 15                   1       9
        =================================================

Info    : Could not find any user created clock-gating module. [POPT-12]
        : Looking for Integrated clock-gating cell in library.
Clock Gating Status
===================
Category                                Number    Percentage
------------------------------------------------------------------
Gated flip-flops                        9		  0%
Ungated flip-flops
  Cannot map to requested logic         0		  0%
  Enable signal is constant             0		  0%
  Excluded from clock-gating            0		  0%
  User preserved                        0		  0%
  Libcell unusable                      0		  0%
  Timing exception in enable logic      0		  0%
  Register bank width too small         2049		100%
Total flip-flops                        2058		100%
Total CG Modules                        1
Info    : One or more cost groups were automatically created for clock gate enable paths. [POPT-96]
        : This feature can be disabled by setting the attribute lp_clock_gating_auto_cost_grouping false.
    Automatically cost grouped 2 clock gate paths.
          Analyzing hierarchical boundaries
          Aggressive hierarchical optimization: disabled
          Propagating constants
        Done preparing the circuit
          Structuring (delay-based) proj_fm...
          Done structuring (delay-based) proj_fm
Multi-threaded Virtual Mapping    (2 threads per ST process, 2 of 2 CPUs usable)
          Structuring (delay-based) cb_part_4969...
          Done structuring (delay-based) cb_part_4969
        Mapping component cb_part_4969...
          Structuring (delay-based) logic partition in proj_fm...
          Done structuring (delay-based) logic partition in proj_fm
        Mapping logic partition in proj_fm...
          Structuring (delay-based) cb_seq...
          Done structuring (delay-based) cb_seq
        Mapping component cb_seq...
==================================
Stage : first_condense 
==================================
  =================
   Message Summary
  =================
----------------------------------------------------------------------------------------------------------------------------
|   Id    |  Sev   |Count |                                         Message Text                                           |
----------------------------------------------------------------------------------------------------------------------------
| GB-6    |Info    |   35 |A datapath component has been ungrouped.                                                        |
| POPT-12 |Info    |    1 |Could not find any user created clock-gating module.                                            |
|         |        |      |Looking for Integrated clock-gating cell in library.                                            |
| POPT-96 |Info    |    1 |One or more cost groups were automatically created for clock gate enable paths.                 |
|         |        |      |This feature can be disabled by setting the attribute lp_clock_gating_auto_cost_grouping false. |
| ST-136  |Warning |    1 |Not obtained requested number of super thread servers.                                          |
|         |        |      |The requested number of cpus are not available on machine.                                      |
----------------------------------------------------------------------------------------------------------------------------
 
Global mapping target info
==========================
Cost Group 'in2out' target slack:   148 ps
Target path end-point (Port: proj_fm/out_wait)

         Pin                    Type       Fanout Load Arrival  
                                                  (fF)   (ps)   
----------------------------------------------------------------
(proj.sdc_line_15_3_1)       ext delay                          
chg_idx                 (u)  in port            2 11.4          
cb_parti40697/chg_idx 
  g103061/in_1                                                  
  g103061/z             (u)  unmapped_or2       6 22.5          
cb_parti40697/RC_CG_HIER_INST0_enable 
g40698/in_0                                                     
g40698/z                (u)  unmapped_not       1  4.9          
out_wait                <<<  interconnect                       
                             out port                           
(proj.sdc_line_17_76_1)      ext delay                          
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
                             path_delay                         
                             uncertainty                        
----------------------------------------------------------------
Exception    : 'path_delays/proj.sdc_line_18'    9000ps
Cost Group   : 'in2out' (path_group 'in2out')
Start-point  : chg_idx
End-point    : out_wait

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 4818ps.
 
Cost Group 'reg2out' target slack:   178 ps
Target path end-point (Port: proj_fm/out_wait)

         Pin                      Type          Fanout Load Arrival   
                                                       (fF)   (ps)    
----------------------------------------------------------------------
(clock clk)             <<<  launch                               0 R 
cb_seqi
  waddr_reg[7]/clk                                                    
  waddr_reg[7]/q        (u)  unmapped_d_flop        44 26.6           
cb_seqi/g11_in_3 
cb_parti40697/cb_seqi_g11_in_3 
  g126497/in_3                                                        
  g126497/z             (u)  unmapped_nand4          1  3.7           
  g130145/in_1                                                        
  g130145/z             (u)  unmapped_complex5      10 37.0           
  g103061/in_0                                                        
  g103061/z             (u)  unmapped_or2            6 21.9           
cb_parti40697/RC_CG_HIER_INST0_enable 
g40698/in_0                                                           
g40698/z                (u)  unmapped_not            1  4.9           
out_wait                <<<  interconnect                             
                             out port                                 
(proj.sdc_line_17_76_1)      ext delay                                
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                  capture                          10000 R 
                             uncertainty                              
----------------------------------------------------------------------
Cost Group   : 'reg2out' (path_group 'reg2out')
Start-point  : cb_seqi/waddr_reg[7]/clk
End-point    : out_wait

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 6319ps.
 
Cost Group 'reg2reg' target slack:   234 ps
Target path end-point (Pin: FMbuffers_reg[1][511][0]/d)

             Pin                         Type          Fanout Load Arrival   
                                                              (fF)   (ps)    
-----------------------------------------------------------------------------
(clock clk)                    <<<  launch                               0 R 
cb_seqi
  FMbuffers_reg[1][511][0]/clk                                               
  FMbuffers_reg[1][511][0]/q   (u)  unmapped_d_flop         8 30.4           
cb_seqi/mux_FMbuffers[1][add_72_87_I3]_72_63_g2_data510 
cb_parti40697/cb_seqi_mux_FMbuffers[1][add_72_87_I3]_72_63_g2_data510 
  g126991/in_1                                                               
  g126991/z                    (u)  unmapped_nand2          1  3.7           
  g126992/in_1                                                               
  g126992/z                    (u)  unmapped_nand2          1  3.8           
  g124640/in_0                                                               
  g124640/z                    (u)  unmapped_nand2          1  3.7           
  g124642/in_0                                                               
  g124642/z                    (u)  unmapped_nand2          1  3.8           
  g103600/in_0                                                               
  g103600/z                    (u)  unmapped_nand2          1  3.7           
  g103601/in_2                                                               
  g103601/z                    (u)  unmapped_nand3          1  3.8           
  g89361/in_1                                                                
  g89361/z                     (u)  unmapped_nand2          1  3.7           
  g89362/in_1                                                                
  g89362/z                     (u)  unmapped_nand2          1  3.8           
  g81004/in_0                                                                
  g81004/z                     (u)  unmapped_nand2          1  3.7           
  g81006/in_0                                                                
  g81006/z                     (u)  unmapped_nand2          1  3.8           
  g77880/in_0                                                                
  g77880/z                     (u)  unmapped_nand2          1  3.7           
  g77881/in_2                                                                
  g77881/z                     (u)  unmapped_nand3          1  3.8           
  g77492/in_1                                                                
  g77492/z                     (u)  unmapped_nand2          1  3.7           
  g77493/in_1                                                                
  g77493/z                     (u)  unmapped_nand2          1  3.8           
  g76283/in_0                                                                
  g76283/z                     (u)  unmapped_nand2          1  3.7           
  g76285/in_0                                                                
  g76285/z                     (u)  unmapped_nand2          1  3.8           
  g76065/in_0                                                                
  g76065/z                     (u)  unmapped_nand2          1  3.7           
  g76066/in_2                                                                
  g76066/z                     (u)  unmapped_nand3          1  3.8           
  g75894/in_0                                                                
  g75894/z                     (u)  unmapped_complex2       1  3.7           
  g75895/in_2                                                                
  g75895/z                     (u)  unmapped_nand3       1024 41.8           
cb_parti40697/cb_seqi_mux_41_20_g31118_z 
cb_seqi/mux_41_20_g31118_z 
  g40697/data1                                                               
  g40697/z                     (u)  unmapped_bmux3          1  3.8           
  FMbuffers_reg[1][511][0]/d   <<<  unmapped_d_flop                          
  FMbuffers_reg[1][511][0]/clk      setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                         capture                          10000 R 
                                    uncertainty                              
-----------------------------------------------------------------------------
Cost Group   : 'reg2reg' (path_group 'reg2reg')
Start-point  : cb_seqi/FMbuffers_reg[1][511][0]/clk
End-point    : cb_seqi/FMbuffers_reg[1][511][0]/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 7134ps.
 
Cost Group 'in2reg' target slack:   234 ps
Target path end-point (Pin: FMbuffers_reg[1][511][0]/d)

             Pin                         Type          Fanout Load Arrival   
                                                              (fF)   (ps)    
-----------------------------------------------------------------------------
(clock clk)                    <<<  launch                               0 R 
(proj.sdc_line_15_3_1)              ext delay                                
chg_idx                        (u)  in port                 2 11.4           
cb_parti40697/chg_idx 
  g103061/in_1                                                               
  g103061/z                    (u)  unmapped_or2            6 22.5           
  g90100/in_0                                                                
  g90100/z                     (u)  unmapped_complex2       2  7.6           
  g75894/in_1                                                                
  g75894/z                     (u)  unmapped_complex2       1  3.8           
  g75895/in_2                                                                
  g75895/z                     (u)  unmapped_nand3       1024 40.7           
cb_parti40697/cb_seqi_mux_41_20_g31118_z 
cb_seqi/mux_41_20_g31118_z 
  g40698/data1                                                               
  g40698/z                     (u)  unmapped_bmux3          1  3.7           
  FMbuffers_reg[1][511][0]/d   <<<  unmapped_d_flop                          
  FMbuffers_reg[1][511][0]/clk      setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                         capture                          10000 R 
                                    uncertainty                              
-----------------------------------------------------------------------------
Cost Group   : 'in2reg' (path_group 'in2reg')
Start-point  : chg_idx
End-point    : cb_seqi/FMbuffers_reg[1][511][0]/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 7356ps.
 
Cost Group 'cg_enable_group_clk' target slack:   232 ps
Target path end-point (Pin: RC_CG_HIER_INST0/RC_CGIC_INST/E (PREICG_X0P5B_A9TR/E))

         Pin                         Type          Fanout Load Arrival   
                                                          (fF)   (ps)    
-------------------------------------------------------------------------
(clock clk)              <<<    launch                               0 R 
(proj.sdc_line_15_3_1)          ext delay                                
chg_idx                  (u)    in port                 2 11.1           
cb_parti40697/chg_idx 
  g103061/in_1                                                           
  g103061/z              (u)    unmapped_or2            6 21.9           
cb_parti40697/RC_CG_HIER_INST0_enable 
RC_CG_HIER_INST0/enable 
  RC_CGIC_INST/E       <<< (P)  PREICG_X0P5B_A9TR                        
  RC_CGIC_INST/CK               setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                     capture                          10000 R 
                                uncertainty                              
-------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Start-point  : chg_idx
End-point    : RC_CG_HIER_INST0/RC_CGIC_INST/E

(P) : Instance is preserved
(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 7650ps.
 

Test connection status for design: proj_fm
==========================================
Connected 0 out of 0 clock-gating instances.

State Retention Synthesis Status
================================

Category                        Flops   Percentage
--------------------------------------------------
Total instances                  2058        100.0
Excluded from State Retention    2058        100.0
    - Will not convert           2058        100.0
      - Preserved                   0          0.0
      - Power intent excluded    2058        100.0
    - Could not convert             0          0.0
      - Scan type                   0          0.0
      - No suitable cell            0          0.0
State Retention instances           0          0.0
--------------------------------------------------

PBS_Generic_Opt-Post - Elapsed_Time 1039, CPU_Time 1038.688903
stamp 'PBS_Generic_Opt-Post' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:44(00:02:47) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:27:41 (Aug11) |   1.13 GB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:20:03(00:20:06) |  00:17:18(00:17:19) | 100.0(100.0) |   17:45:00 (Aug11) |   1.57 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
PBS_Generic-Postgen HBO Optimizations - Elapsed_Time 5, CPU_Time 5.0
stamp 'PBS_Generic-Postgen HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:44(00:02:47) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:27:41 (Aug11) |   1.13 GB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:20:03(00:20:06) |  00:17:18(00:17:19) |  99.5( 99.5) |   17:45:00 (Aug11) |   1.57 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:20:08(00:20:11) |  00:00:05(00:00:05) |   0.5(  0.5) |   17:45:05 (Aug11) |   1.55 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Generic-Logical) ===================
##>=================== Cadence Confidential (Generic-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>G:Initial                            9         -         -      8984    137376      1132
##>G:Setup                              0         -         -         -         -         -
##>G:Launch ST                          0         -         -         -         -         -
##>G:Design Partition                   0         -         -         -         -         -
##>G:Create Partition Netlists          0         -         -         -         -         -
##>G:Init Power                         0         -         -         -         -         -
##>G:Budgeting                          0         -         -         -         -         -
##>G:Derenv-DB                          0         -         -         -         -         -
##>G:Debug Outputs                      0         -         -         -         -         -
##>G:ST loading                         0         -         -         -         -         -
##>G:Distributed                        0         -         -         -         -         -
##>G:Timer                              0         -         -         -         -         -
##>G:Assembly                           0         -         -         -         -         -
##>G:DFT                                0         -         -         -         -         -
##>G:Const Prop                         5         -         -     56879    259102      1551
##>G:Misc                            1038
##>----------------------------------------------------------------------------------------
##>Total Elapsed                     1052
##>========================================================================================
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'proj_fm' to generic gates.
        Computing net loads.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_gen
******************************************************
******************************************************
**   ENICSINFO: Starting stage technology_mapping   **
******************************************************
******************************************************
ENICSINFO: Current time is: 11/08/2024 17:45
ENICSINFO: ----------------------------------
##Generic Timing Info for library domain: _default_ typical gate delay: 100.2 ps std_slew: 29.9 ps std_load: 3.8 fF
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 2.000 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
M1              H         0.00         0.090000    
M2              V         1.00         0.100000    
M3              H         1.00         0.100000    
M4              V         1.00         0.100000    
M5              H         1.00         0.100000    
M6              V         1.00         0.100000    
M7              H         1.00         0.100000    
M8              V         1.00         0.400000    
M9              H         1.00         0.400000    
AP              V         1.00         3.000000 ** 

** = 'AP' is dropped because its width (3) is too large (threshold 2)

Info    : Mapping. [SYNTH-4]
        : Mapping 'proj_fm' using 'low' effort.
Mapper: Libraries have:
	domain _default_: 1950 combo usable cells and 582 sequential usable cells
Configuring mapper costing (none)
TNS Restructuring config: no_value at stage: map applied.
PBS_TechMap-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:44(00:02:47) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:27:41 (Aug11) |   1.13 GB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:20:03(00:20:06) |  00:17:18(00:17:19) |  98.6( 98.5) |   17:45:00 (Aug11) |   1.57 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:20:08(00:20:11) |  00:00:05(00:00:05) |   0.5(  0.5) |   17:45:05 (Aug11) |   1.55 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:20:18(00:20:22) |  00:00:10(00:00:11) |   0.9(  1.0) |   17:45:16 (Aug11) |   1.55 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
PBS_TechMap-Premap HBO Optimizations - Elapsed_Time 10, CPU_Time 11.0
stamp 'PBS_TechMap-Premap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:44(00:02:47) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:27:41 (Aug11) |   1.13 GB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:20:03(00:20:06) |  00:17:18(00:17:19) |  97.6( 97.6) |   17:45:00 (Aug11) |   1.57 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:20:08(00:20:11) |  00:00:05(00:00:05) |   0.5(  0.5) |   17:45:05 (Aug11) |   1.55 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:20:18(00:20:22) |  00:00:10(00:00:11) |   0.9(  1.0) |   17:45:16 (Aug11) |   1.55 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:20:29(00:20:32) |  00:00:11(00:00:10) |   1.0(  0.9) |   17:45:26 (Aug11) |   1.55 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed mapping optimization to kick in.
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 2.000 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
M1              H         0.00         0.090000    
M2              V         1.00         0.100000    
M3              H         1.00         0.100000    
M4              V         1.00         0.100000    
M5              H         1.00         0.100000    
M6              V         1.00         0.100000    
M7              H         1.00         0.100000    
M8              V         1.00         0.400000    
M9              H         1.00         0.400000    
AP              V         1.00         3.000000 ** 

** = 'AP' is dropped because its width (3) is too large (threshold 2)

Mapper: Libraries have:
	domain _default_: 1950 combo usable cells and 582 sequential usable cells
      Mapping 'proj_fm'...
        Preparing the circuit
          Pruning unused logic
Warning : Not obtained requested number of super thread servers. [ST-136]
        : The tool is running on a 2 cpu machine.
Info    : Attempting to launch a super-threading server. [ST-120]
        : Attempting to Launch server 1 of 2.
        : The tool is entering super-threading mode and is launching a CPU server process.  This is enabled by the root attribute 'super_thread_servers' or 'auto_super_thread'.
            : The server is process '23231' on this host.
Info    : Super thread servers are launched successfully. [ST-128]
        : 8 out of 2 super thread servers are launched. Minimum 1 active super thread server is required.
                  Distributing load-lib jobs for hosts : localhost_1_0
                  Sent load lib to server 'localhost_1_0'.
                  Library loading done successfully on server 'localhost_1_0'.
                  Forking 'localhost_1_0' to obtain other background server.
Info    : Super thread servers are launched successfully. [ST-128]
        : 2 out of 2 super thread servers are launched. Minimum 1 active super thread server is required.
          Analyzing hierarchical boundaries
          Aggressive hierarchical optimization: disabled
          Propagating constants
        Done preparing the circuit
          Structuring (delay-based) proj_fm...
          Done structuring (delay-based) proj_fm
Multi-threaded Virtual Mapping    (2 threads per ST process, 2 of 2 CPUs usable)
        Distributing super-thread jobs: cb_part_4970
          Sending 'cb_part_4970' to server 'localhost_1_0'...
            Sent 'cb_part_4970' to server 'localhost_1_0'.
          Received 'cb_part_4970' from server 'localhost_1_0'. (410791 ms elapsed)
          Structuring (delay-based) cb_part_4970...
          Done structuring (delay-based) cb_part_4970
        Mapping component cb_part_4970...
        Distributing super-thread jobs: cb_seq
          Sending 'cb_seq' to server 'localhost_1_0'...
            Sent 'cb_seq' to server 'localhost_1_0'.
          Received 'cb_seq' from server 'localhost_1_0'. (37151 ms elapsed)
          Structuring (delay-based) logic partition in proj_fm...
          Done structuring (delay-based) logic partition in proj_fm
        Mapping logic partition in proj_fm...
          Structuring (delay-based) cb_seq...
          Done structuring (delay-based) cb_seq
        Mapping component cb_seq...
==================================
Stage : first_condense 
==================================
  =================
   Message Summary
  =================
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|    Id    |  Sev   |Count |                                                                             Message Text                                                                              |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| PHYS-752 |Info    |    1 |Partition Based Synthesis execution skipped.                                                                                                                           |
| ST-120   |Info    |    1 |Attempting to launch a super-threading server.                                                                                                                         |
|          |        |      |The tool is entering super-threading mode and is launching a CPU server process.  This is enabled by the root attribute 'super_thread_servers' or 'auto_super_thread'. |
| ST-128   |Info    |    2 |Super thread servers are launched successfully.                                                                                                                        |
| ST-136   |Warning |    1 |Not obtained requested number of super thread servers.                                                                                                                 |
|          |        |      |The requested number of cpus are not available on machine.                                                                                                             |
| SYNTH-2  |Info    |    1 |Done synthesizing.                                                                                                                                                     |
| SYNTH-4  |Info    |    1 |Mapping.                                                                                                                                                               |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 
Global mapping target info
==========================
Cost Group 'in2out' target slack:   148 ps
Target path end-point (Port: proj_fm/out_wait)

         Pin                    Type       Fanout Load Arrival  
                                                  (fF)   (ps)   
----------------------------------------------------------------
(proj.sdc_line_15_3_1)       ext delay                          
chg_idx                 (u)  in port            2 11.4          
cb_parti143398/chg_idx 
  g103061/in_1                                                  
  g103061/z             (u)  unmapped_or2       6 22.5          
cb_parti143398/RC_CG_HIER_INST0_enable 
g143399/in_0                                                    
g143399/z               (u)  unmapped_not       1  4.9          
out_wait                <<<  interconnect                       
                             out port                           
(proj.sdc_line_17_76_1)      ext delay                          
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
                             path_delay                         
                             uncertainty                        
----------------------------------------------------------------
Exception    : 'path_delays/proj.sdc_line_18'    9000ps
Cost Group   : 'in2out' (path_group 'in2out')
Start-point  : chg_idx
End-point    : out_wait

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 4818ps.
 
Cost Group 'reg2out' target slack:   178 ps
Target path end-point (Port: proj_fm/out_wait)

         Pin                      Type          Fanout Load Arrival   
                                                       (fF)   (ps)    
----------------------------------------------------------------------
(clock clk)             <<<  launch                               0 R 
cb_seqi
  waddr_reg[7]/clk                                                    
  waddr_reg[7]/q        (u)  unmapped_d_flop        44 26.6           
cb_seqi/g126497_in_3 
cb_parti143398/cb_seqi_g126497_in_3 
  g215429/in_3                                                        
  g215429/z             (u)  unmapped_nand4          1  3.7           
  g215330/in_0                                                        
  g215330/z             (u)  unmapped_complex5       9 33.3           
  g103061/in_0                                                        
  g103061/z             (u)  unmapped_or2            6 21.9           
cb_parti143398/RC_CG_HIER_INST0_enable 
g143399/in_0                                                          
g143399/z               (u)  unmapped_not            1  4.9           
out_wait                <<<  interconnect                             
                             out port                                 
(proj.sdc_line_17_76_1)      ext delay                                
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                  capture                          10000 R 
                             uncertainty                              
----------------------------------------------------------------------
Cost Group   : 'reg2out' (path_group 'reg2out')
Start-point  : cb_seqi/waddr_reg[7]/clk
End-point    : out_wait

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 6341ps.
 
Cost Group 'reg2reg' target slack:   234 ps
Target path end-point (Pin: FMbuffers_reg[1][511][1]/d)

             Pin                         Type          Fanout Load Arrival   
                                                              (fF)   (ps)    
-----------------------------------------------------------------------------
(clock clk)                    <<<  launch                               0 R 
cb_seqi
  waddr_reg[1]/clk                                                           
  waddr_reg[1]/q               (u)  unmapped_d_flop      1299 41.8           
  g128842/in_1                                                               
  g128842/z                    (u)  unmapped_complex2     257 62.9           
  g157300/in_0                                                               
  g157300/z                    (u)  unmapped_complex2       1  3.7           
  g152657/in_0                                                               
  g152657/z                    (u)  unmapped_nand2          1  3.8           
  g152658/in_1                                                               
  g152658/z                    (u)  unmapped_complex2       1  3.7           
  g150613/in_0                                                               
  g150613/z                    (u)  unmapped_nand3          1  3.8           
  g150614/in_1                                                               
  g150614/z                    (u)  unmapped_nand2          1  3.7           
  g149329/in_1                                                               
  g149329/z                    (u)  unmapped_nand2          1  3.8           
  g149330/in_1                                                               
  g149330/z                    (u)  unmapped_nand2          1  3.7           
  g149201/in_0                                                               
  g149201/z                    (u)  unmapped_nand2          1  3.8           
  g149035/in_1                                                               
  g149035/z                    (u)  unmapped_nand2          1  3.7           
  g149036/in_2                                                               
  g149036/z                    (u)  unmapped_nand3          1  3.8           
  g148949/in_1                                                               
  g148949/z                    (u)  unmapped_complex2       1  3.8           
  g148950/in_2                                                               
  g148950/z                    (u)  unmapped_nand3          1  3.7           
  g148922/in_1                                                               
  g148922/z                    (u)  unmapped_nand2          1  3.8           
  g148923/in_1                                                               
  g148923/z                    (u)  unmapped_nand2          1  3.7           
  g148899/in_2                                                               
  g148899/z                    (u)  unmapped_nand3          1  3.8           
  g148900/in_1                                                               
  g148900/z                    (u)  unmapped_complex2       1  3.7           
  g148896/in_1                                                               
  g148896/z                    (u)  unmapped_nand3       1024 41.8           
  g157530/data1                                                              
  g157530/z                    (u)  unmapped_bmux3          1  3.8           
  FMbuffers_reg[1][511][1]/d   <<<  unmapped_d_flop                          
  FMbuffers_reg[1][511][1]/clk      setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                         capture                          10000 R 
                                    uncertainty                              
-----------------------------------------------------------------------------
Cost Group   : 'reg2reg' (path_group 'reg2reg')
Start-point  : cb_seqi/waddr_reg[1]/clk
End-point    : cb_seqi/FMbuffers_reg[1][511][1]/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 6920ps.
 
Cost Group 'in2reg' target slack:   234 ps
Target path end-point (Pin: FMbuffers_reg[1][511][1]/d)

             Pin                         Type          Fanout Load Arrival   
                                                              (fF)   (ps)    
-----------------------------------------------------------------------------
(clock clk)                    <<<  launch                               0 R 
(proj.sdc_line_15_3_1)              ext delay                                
chg_idx                        (u)  in port                 2 11.4           
cb_parti143398/chg_idx 
  g103061/in_1                                                               
  g103061/z                    (u)  unmapped_or2            6 22.5           
cb_parti143398/RC_CG_HIER_INST0_enable 
cb_seqi/g103061_z 
  g143398/in_1                                                               
  g143398/z                    (u)  unmapped_complex2       2  7.6           
  g148900/in_0                                                               
  g148900/z                    (u)  unmapped_complex2       1  3.8           
  g148896/in_1                                                               
  g148896/z                    (u)  unmapped_nand3       1024 40.7           
  g157531/data1                                                              
  g157531/z                    (u)  unmapped_bmux3          1  3.7           
  FMbuffers_reg[1][511][1]/d   <<<  unmapped_d_flop                          
  FMbuffers_reg[1][511][1]/clk      setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                         capture                          10000 R 
                                    uncertainty                              
-----------------------------------------------------------------------------
Cost Group   : 'in2reg' (path_group 'in2reg')
Start-point  : chg_idx
End-point    : cb_seqi/FMbuffers_reg[1][511][1]/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 7152ps.
 
Cost Group 'cg_enable_group_clk' target slack:   232 ps
Target path end-point (Pin: RC_CG_HIER_INST0/RC_CGIC_INST/E (PREICG_X0P5B_A9TR/E))

         Pin                         Type          Fanout Load Arrival   
                                                          (fF)   (ps)    
-------------------------------------------------------------------------
(clock clk)              <<<    launch                               0 R 
(proj.sdc_line_15_3_1)          ext delay                                
chg_idx                  (u)    in port                 2 11.1           
cb_parti143398/chg_idx 
  g103061/in_1                                                           
  g103061/z              (u)    unmapped_or2            6 21.9           
cb_parti143398/RC_CG_HIER_INST0_enable 
RC_CG_HIER_INST0/enable 
  RC_CGIC_INST/E       <<< (P)  PREICG_X0P5B_A9TR                        
  RC_CGIC_INST/CK               setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                     capture                          10000 R 
                                uncertainty                              
-------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Start-point  : chg_idx
End-point    : RC_CG_HIER_INST0/RC_CGIC_INST/E

(P) : Instance is preserved
(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 7650ps.
 
Multi-threaded Technology Mapping (2 threads per ST process, 2 of 2 CPUs usable)
        Distributing super-thread jobs: cb_seq
          Sending 'cb_seq' to server 'localhost_1_0'...
            Sent 'cb_seq' to server 'localhost_1_0'.
          Received 'cb_seq' from server 'localhost_1_0'. (145161 ms elapsed)
          Restructuring (delay-based) cb_seq...
          Done restructuring (delay-based) cb_seq
        Optimizing component cb_seq...
          Restructuring (delay-based) logic partition in proj_fm...
          Done restructuring (delay-based) logic partition in proj_fm
        Optimizing logic partition in proj_fm...
        Distributing super-thread jobs: cb_part_4970
          Sending 'cb_part_4970' to server 'localhost_1_0'...
            Sent 'cb_part_4970' to server 'localhost_1_0'.
          Received 'cb_part_4970' from server 'localhost_1_0'. (508525 ms elapsed)
          Restructuring (delay-based) cb_part_4970...
          Done restructuring (delay-based) cb_part_4970
        Optimizing component cb_part_4970...
 
Global mapping timing result
============================
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
         Pin                         Type          Fanout Load Slew Delay Arrival   
                                                          (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------------------------
(clock clk)                     launch                                          0 R 
(proj.sdc_line_15_3_1)          ext delay                           +2000    2000 R 
chg_idx                         in port                 2  6.6   50   +13    2013 R 
cb_parti143398/chg_idx 
  g308374/A                                                            +0    2013   
  g308374/Y                     OR2_X1P4M_A9TL          6 17.2  177  +168    2181 R 
cb_parti143398/RC_CG_HIER_INST0_enable 
RC_CG_HIER_INST0/enable 
  RC_CGIC_INST/E       <<< (P)  PREICG_X0P5B_A9TR                      +0    2181   
  RC_CGIC_INST/CK               setup                             0  +246    2428 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                     capture                                     10000 R 
                                uncertainty                           -50    9950 R 
------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    7522ps 
Start-point  : chg_idx
End-point    : RC_CG_HIER_INST0/RC_CGIC_INST/E

(P) : Instance is preserved

         Pin                     Type         Fanout Load Slew Delay Arrival   
                                                     (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------------
(clock clk)                  launch                                        0 R 
cb_seqi
  waddr_reg[7]/CK                                            0    +0       0 R 
  waddr_reg[7]/Q             DFFRPQ_X1M_A9TL       2  8.6  139  +341     341 R 
cb_seqi/g126497_in_3 
cb_parti143398/cb_seqi_g126497_in_3 
  g320824/D                                                       +0     341   
  g320824/Y                  NAND4_X1A_A9TL        1  3.5  155  +151     492 F 
  g314577/B                                                       +0     492   
  g314577/Y                  NOR2_X1B_A9TL         1  5.6  200  +174     666 R 
  g311441/D                                                       +0     666   
  g311441/Y                  NAND4_X3A_A9TL        9 21.1  258  +222     888 F 
  g308374/B                                                       +0     888   
  g308374/Y                  OR2_X1P4M_A9TL        6 16.8  130  +252    1140 F 
cb_parti143398/RC_CG_HIER_INST0_enable 
g143400/A                                                         +0    1140   
g143400/Y                    INV_X2M_A9TL          1  4.9   64   +70    1210 R 
out_wait                <<<  interconnect                   64    +0    1210 R 
                             out port                             +0    1210 R 
(proj.sdc_line_17_76_1)      ext delay                         +2000    3210 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                  capture                                   10000 R 
                             uncertainty                         -50    9950 R 
-------------------------------------------------------------------------------
Cost Group   : 'reg2out' (path_group 'reg2out')
Timing slack :    6740ps 
Start-point  : cb_seqi/waddr_reg[7]/CK
End-point    : out_wait

           Pin                       Type        Fanout  Load Slew Delay Arrival   
                                                         (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------------
(clock clk)                      launch                                        0 R 
(proj.sdc_line_15_3_1)           ext delay                         +2000    2000 R 
chg_idx                          in port              2   6.6   50   +13    2013 R 
cb_parti143398/chg_idx 
  g308374/A                                                           +0    2013   
  g308374/Y                      OR2_X1P4M_A9TL       6  17.2  177  +168    2181 R 
cb_parti143398/RC_CG_HIER_INST0_enable 
cb_seqi/g103061_z 
  g178987/B                                                           +0    2181   
  g178987/Y                      NOR2_X1A_A9TL        2   6.1  136  +129    2310 F 
  g175284/A0                                                          +0    2310   
  g175284/Y                      AOI22_X1M_A9TL       1  10.0  347  +271    2581 R 
  g175266/B                                                           +0    2581   
  g175266/Y                      AND2_X11M_A9TL      16 207.4  268  +294    2874 R 
  g175255/A                                                           +0    2874   
  g175255/Y                      INV_X9M_A9TL        64 160.1  182  +193    3068 F 
  FMbuffers_reg[0][0][0]/D  <<<  EDFFQ_X2M_A9TL                       +0    3068   
  FMbuffers_reg[0][0][0]/CK      setup                           0  +210    3278 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                      capture                                   10000 R 
                                 uncertainty                         -50    9950 R 
-----------------------------------------------------------------------------------
Cost Group   : 'in2reg' (path_group 'in2reg')
Timing slack :    6672ps 
Start-point  : chg_idx
End-point    : cb_seqi/FMbuffers_reg[0][0][0]/D

           Pin                       Type         Fanout  Load Slew Delay Arrival   
                                                          (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------------------------
(clock clk)                      launch                                         0 R 
cb_seqi
  waddr_reg[2]/CK                                                 0    +0       0 R 
  waddr_reg[2]/Q                 DFFRPQ_X1M_A9TL       2  14.3  212  +382     382 R 
  g180241/A                                                            +0     382   
  g180241/Y                      INV_X6M_A9TL          5  53.2  116  +119     501 F 
  g180090/A                                                            +0     501   
  g180090/Y                      INV_X13M_A9TL        10  81.7  105  +101     602 R 
  g179921/A                                                            +0     602   
  g179921/Y                      INV_X7P5M_A9TL        5  14.8   40   +43     646 F 
  g178106/A0                                                           +0     646   
  g178106/Y                      OAI221_X1M_A9TL       1   5.0  276  +186     832 R 
  g178027/A                                                            +0     832   
  g178027/Y                      INV_X2M_A9TL          1   3.5   74   +70     902 F 
  g177274/B0                                                           +0     902   
  g177274/Y                      AOI31_X1M_A9TL        1   3.8  182  +145    1047 R 
  g175581/A1                                                           +0    1047   
  g175581/Y                      OAI222_X1M_A9TL       1   3.5  175  +194    1241 F 
  g175454/B                                                            +0    1241   
  g175454/Y                      MXT2_X0P7M_A9TL       1   3.6   85  +217    1458 F 
  g175382/B1                                                           +0    1458   
  g175382/Y                      AOI32_X1M_A9TL        1   3.8  198  +159    1617 R 
  g175323/A1                                                           +0    1617   
  g175323/Y                      OAI222_X1M_A9TL       1   3.5  176  +198    1815 F 
  g175315/B                                                            +0    1815   
  g175315/Y                      MXT2_X0P7M_A9TL       1   3.6   85  +217    2032 F 
  g175298/B1                                                           +0    2032   
  g175298/Y                      AOI32_X1M_A9TL        1   3.7  195  +158    2190 R 
  g175288/B1                                                           +0    2190   
  g175288/Y                      OAI222_X1M_A9TL       1   3.7  173  +191    2381 F 
  g175284/A1                                                           +0    2381   
  g175284/Y                      AOI22_X1M_A9TL        1  10.0  347  +293    2673 R 
  g175266/B                                                            +0    2673   
  g175266/Y                      AND2_X11M_A9TL       16 207.4  268  +294    2967 R 
  g175255/A                                                            +0    2967   
  g175255/Y                      INV_X9M_A9TL         64 160.1  182  +193    3160 F 
  FMbuffers_reg[0][0][0]/D  <<<  EDFFQ_X2M_A9TL                        +0    3160   
  FMbuffers_reg[0][0][0]/CK      setup                            0  +210    3370 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                      capture                                    10000 R 
                                 uncertainty                          -50    9950 R 
------------------------------------------------------------------------------------
Cost Group   : 'reg2reg' (path_group 'reg2reg')
Timing slack :    6580ps 
Start-point  : cb_seqi/waddr_reg[2]/CK
End-point    : cb_seqi/FMbuffers_reg[0][0][0]/D

         Pin                     Type        Fanout Load Slew Delay Arrival   
                                                    (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------------------
(proj.sdc_line_15_3_1)       ext delay                        +2000    2000 F 
chg_idx                      in port              2  6.5   48   +11    2011 F 
cb_parti143398/chg_idx 
  g308374/A                                                      +0    2011   
  g308374/Y                  OR2_X1P4M_A9TL       6 16.8  130  +172    2183 F 
cb_parti143398/RC_CG_HIER_INST0_enable 
g143400/A                                                        +0    2183   
g143400/Y                    INV_X2M_A9TL         1  4.9   64   +70    2253 R 
out_wait                <<<  interconnect                  64    +0    2253 R 
                             out port                            +0    2253 R 
(proj.sdc_line_17_76_1)      ext delay                        +2000    4253 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
                             path_delay                                9000   
                             uncertainty                        -50    8950 R 
------------------------------------------------------------------------------
Exception    : 'path_delays/proj.sdc_line_18'    9000ps
Cost Group   : 'in2out' (path_group 'in2out')
Timing slack :    4697ps 
Start-point  : chg_idx
End-point    : out_wait

 
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_map               150078        0 

             Cost Group            Target    Slack    Diff.  Constr.
--------------------------------------------------------------------
                 in2out               148     4697              9000     (launch clock period: 10000)
                reg2reg               234     6580             10000 
                 in2reg               234     6672             10000 
                reg2out               178     6740             10000 
    cg_enable_group_clk               232     7522             10000 

 
Global incremental target info
==============================
Cost Group 'in2out' target slack:    99 ps
Target path end-point (Port: proj_fm/out_wait)

         Pin                     Type        Fanout Load Arrival  
                                                    (fF)   (ps)   
------------------------------------------------------------------
(proj.sdc_line_15_3_1)       ext delay                            
chg_idx                      in port              2  6.5          
cb_parti143398/chg_idx 
  g308374/A                                                       
  g308374/Y                  OR2_X1P4M_A9TL       6 16.8          
cb_parti143398/RC_CG_HIER_INST0_enable 
g143400/A                                                         
g143400/Y                    INV_X2M_A9TL         1  4.9          
out_wait                <<<  interconnect                         
                             out port                             
(proj.sdc_line_17_76_1)      ext delay                            
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
                             path_delay                           
                             uncertainty                          
------------------------------------------------------------------
Exception    : 'path_delays/proj.sdc_line_18'    9000ps
Cost Group   : 'in2out' (path_group 'in2out')
Start-point  : chg_idx
End-point    : out_wait

The global mapper estimates a slack for this path of 4697ps.
 
Cost Group 'reg2out' target slack:   119 ps
Target path end-point (Port: proj_fm/out_wait)

         Pin                     Type         Fanout Load Arrival   
                                                     (fF)   (ps)    
--------------------------------------------------------------------
(clock clk)             <<<  launch                             0 R 
cb_seqi
  waddr_reg[7]/CK                                                   
  waddr_reg[7]/Q             DFFRPQ_X1M_A9TL       2  8.6           
cb_seqi/g126497_in_3 
cb_parti143398/cb_seqi_g126497_in_3 
  g320824/D                                                         
  g320824/Y                  NAND4_X1A_A9TL        1  3.5           
  g314577/B                                                         
  g314577/Y                  NOR2_X1B_A9TL         1  5.6           
  g311441/D                                                         
  g311441/Y                  NAND4_X3A_A9TL        9 21.1           
  g308374/B                                                         
  g308374/Y                  OR2_X1P4M_A9TL        6 16.8           
cb_parti143398/RC_CG_HIER_INST0_enable 
g143400/A                                                           
g143400/Y                    INV_X2M_A9TL          1  4.9           
out_wait                <<<  interconnect                           
                             out port                               
(proj.sdc_line_17_76_1)      ext delay                              
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                  capture                        10000 R 
                             uncertainty                            
--------------------------------------------------------------------
Cost Group   : 'reg2out' (path_group 'reg2out')
Start-point  : cb_seqi/waddr_reg[7]/CK
End-point    : out_wait

The global mapper estimates a slack for this path of 5740ps.
 
Cost Group 'in2reg' target slack:   155 ps
Target path end-point (Pin: FMbuffers_reg[1][511][0]/D (EDFFQ_X2M_A9TL/D))

            Pin                        Type        Fanout  Load Arrival   
                                                           (fF)   (ps)    
--------------------------------------------------------------------------
(clock clk)                   <<<  launch                             0 R 
(proj.sdc_line_15_3_1)             ext delay                              
chg_idx                            in port              2   6.6           
cb_parti143398/chg_idx 
  g308374/A                                                               
  g308374/Y                        OR2_X1P4M_A9TL       6  17.2           
cb_parti143398/RC_CG_HIER_INST0_enable 
cb_seqi/g103061_z 
  g178987/B                                                               
  g178987/Y                        NOR2_X1A_A9TL        2   6.1           
  g175284/A0                                                              
  g175284/Y                        AOI22_X1M_A9TL       1  10.0           
  g175266/B                                                               
  g175266/Y                        AND2_X11M_A9TL      16 207.4           
  g175261/A                                                               
  g175261/Y                        INV_X9M_A9TL        64 160.1           
  FMbuffers_reg[1][511][0]/D  <<<  EDFFQ_X2M_A9TL                         
  FMbuffers_reg[1][511][0]/CK      setup                                  
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                        capture                        10000 R 
                                   uncertainty                            
--------------------------------------------------------------------------
Cost Group   : 'in2reg' (path_group 'in2reg')
Start-point  : chg_idx
End-point    : cb_seqi/FMbuffers_reg[1][511][0]/D

The global mapper estimates a slack for this path of 6630ps.
 
Cost Group 'reg2reg' target slack:   155 ps
Target path end-point (Pin: FMbuffers_reg[1][511][0]/D (EDFFQ_X2M_A9TL/D))

            Pin                        Type         Fanout  Load Arrival   
                                                            (fF)   (ps)    
---------------------------------------------------------------------------
(clock clk)                   <<<  launch                              0 R 
cb_seqi
  waddr_reg[2]/CK                                                          
  waddr_reg[2]/Q                   DFFRPQ_X1M_A9TL       2  14.3           
  g180241/A                                                                
  g180241/Y                        INV_X6M_A9TL          5  53.2           
  g180090/A                                                                
  g180090/Y                        INV_X13M_A9TL        10  81.7           
  g179921/A                                                                
  g179921/Y                        INV_X7P5M_A9TL        5  14.8           
  g178106/A0                                                               
  g178106/Y                        OAI221_X1M_A9TL       1   5.0           
  g178027/A                                                                
  g178027/Y                        INV_X2M_A9TL          1   3.5           
  g177274/B0                                                               
  g177274/Y                        AOI31_X1M_A9TL        1   3.8           
  g175581/A1                                                               
  g175581/Y                        OAI222_X1M_A9TL       1   3.5           
  g175454/B                                                                
  g175454/Y                        MXT2_X0P7M_A9TL       1   3.6           
  g175382/B1                                                               
  g175382/Y                        AOI32_X1M_A9TL        1   3.8           
  g175323/A1                                                               
  g175323/Y                        OAI222_X1M_A9TL       1   3.5           
  g175315/B                                                                
  g175315/Y                        MXT2_X0P7M_A9TL       1   3.6           
  g175298/B1                                                               
  g175298/Y                        AOI32_X1M_A9TL        1   3.7           
  g175288/B1                                                               
  g175288/Y                        OAI222_X1M_A9TL       1   3.7           
  g175284/A1                                                               
  g175284/Y                        AOI22_X1M_A9TL        1  10.0           
  g175266/B                                                                
  g175266/Y                        AND2_X11M_A9TL       16 207.4           
  g175261/A                                                                
  g175261/Y                        INV_X9M_A9TL         64 160.1           
  FMbuffers_reg[1][511][0]/D  <<<  EDFFQ_X2M_A9TL                          
  FMbuffers_reg[1][511][0]/CK      setup                                   
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                        capture                         10000 R 
                                   uncertainty                             
---------------------------------------------------------------------------
Cost Group   : 'reg2reg' (path_group 'reg2reg')
Start-point  : cb_seqi/waddr_reg[2]/CK
End-point    : cb_seqi/FMbuffers_reg[1][511][0]/D

The global mapper estimates a slack for this path of 5542ps.
 
Cost Group 'cg_enable_group_clk' target slack:   152 ps
Target path end-point (Pin: RC_CG_HIER_INST0/RC_CGIC_INST/E (PREICG_X0P5B_A9TR/E))

         Pin                         Type          Fanout Load Arrival   
                                                          (fF)   (ps)    
-------------------------------------------------------------------------
(clock clk)              <<<    launch                               0 R 
(proj.sdc_line_15_3_1)          ext delay                                
chg_idx                         in port                 2  6.6           
cb_parti143398/chg_idx 
  g308374/A                                                              
  g308374/Y                     OR2_X1P4M_A9TL          6 17.2           
cb_parti143398/RC_CG_HIER_INST0_enable 
RC_CG_HIER_INST0/enable 
  RC_CGIC_INST/E       <<< (P)  PREICG_X0P5B_A9TR                        
  RC_CGIC_INST/CK               setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                     capture                          10000 R 
                                uncertainty                              
-------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Start-point  : chg_idx
End-point    : RC_CG_HIER_INST0/RC_CGIC_INST/E

(P) : Instance is preserved

The global mapper estimates a slack for this path of 7520ps.
 
              Distributing super-thread jobs: cb_seq
                Sending 'cb_seq' to server 'localhost_1_0'...
                  Sent 'cb_seq' to server 'localhost_1_0'.
                Received 'cb_seq' from server 'localhost_1_0'. (50012 ms elapsed)
              Distributing super-thread jobs: cb_part_4970
                Sending 'cb_part_4970' to server 'localhost_1_0'...
                  Sent 'cb_part_4970' to server 'localhost_1_0'.
                Received 'cb_part_4970' from server 'localhost_1_0'. (162580 ms elapsed)
 
Global incremental timing result
================================
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
         Pin                         Type          Fanout Load Slew Delay Arrival   
                                                          (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------------------------
(clock clk)                     launch                                          0 R 
(proj.sdc_line_15_3_1)          ext delay                           +2000    2000 R 
chg_idx                         in port                 2  6.6   50   +13    2013 R 
cb_parti143398/chg_idx 
  g308374/A                                                            +0    2013   
  g308374/Y                     OR2_X1M_A9TL            6 16.0  237  +202    2215 R 
cb_parti143398/RC_CG_HIER_INST0_enable 
RC_CG_HIER_INST0/enable 
  RC_CGIC_INST/E       <<< (P)  PREICG_X0P5B_A9TR                      +0    2215   
  RC_CGIC_INST/CK               setup                             0  +267    2482 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                     capture                                     10000 R 
                                uncertainty                           -50    9950 R 
------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    7468ps 
Start-point  : chg_idx
End-point    : RC_CG_HIER_INST0/RC_CGIC_INST/E

(P) : Instance is preserved

         Pin                      Type         Fanout Load Slew Delay Arrival   
                                                      (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------------
(clock clk)                  launch                                         0 R 
cb_seqi
  waddr_reg[5]/CK                                             0    +0       0 R 
  waddr_reg[5]/QN            DFFRPQN_X3M_A9TL      16 58.4  252  +418     418 F 
  g179239/A                                                        +0     418   
  g179239/Y                  INV_X7P5M_A9TL        14 41.7  129  +144     563 R 
cb_seqi/g126497_in_1 
cb_parti143398/cb_seqi_g126497_in_1 
  g320824/B                                                        +0     563   
  g320824/Y                  NAND4_X1A_A9TL         1  3.5  160  +137     700 F 
  g314577/B                                                        +0     700   
  g314577/Y                  NOR2_X1B_A9TL          1  5.6  202  +176     876 R 
  g311441/D                                                        +0     876   
  g311441/Y                  NAND4_X3A_A9TL         9 20.9  259  +221    1097 F 
  g308374/B                                                        +0    1097   
  g308374/Y                  OR2_X1M_A9TL           6 15.6  169  +284    1382 F 
cb_parti143398/RC_CG_HIER_INST0_enable 
g143400/A                                                          +0    1382   
g143400/Y                    INV_X1M_A9TL           1  4.9  106  +114    1496 R 
out_wait                <<<  interconnect                   106    +0    1496 R 
                             out port                              +0    1496 R 
(proj.sdc_line_17_76_1)      ext delay                          +2000    3496 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                  capture                                    10000 R 
                             uncertainty                          -50    9950 R 
--------------------------------------------------------------------------------
Cost Group   : 'reg2out' (path_group 'reg2out')
Timing slack :    6454ps 
Start-point  : cb_seqi/waddr_reg[5]/CK
End-point    : out_wait

           Pin                       Type        Fanout Load Slew Delay Arrival   
                                                        (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------
(clock clk)                      launch                                       0 R 
(proj.sdc_line_15_3_1)           ext delay                        +2000    2000 R 
chg_idx                          in port              2  6.6   50   +13    2013 R 
cb_parti143398/chg_idx 
  g308374/A                                                          +0    2013   
  g308374/Y                      OR2_X1M_A9TL         6 16.0  237  +202    2215 R 
cb_parti143398/RC_CG_HIER_INST0_enable 
cb_seqi/g103061_z 
  g178987/B                                                          +0    2215   
  g178987/Y                      NOR2_X1A_A9TL        2  6.1  135  +150    2365 F 
  g175284/A0                                                         +0    2365   
  g175284/Y                      AOI22_X1M_A9TL       1  3.8  180  +173    2538 R 
  g2/B                                                               +0    2538   
  g2/Y                           NAND2_X1A_A9TL       4 18.8  337  +262    2800 F 
  drc_bufs180608/A                                                   +0    2800   
  drc_bufs180608/Y               INV_X3B_A9TL        16 61.8  303  +299    3099 R 
  drc_bufs180619/A                                                   +0    3099   
  drc_bufs180619/Y               INV_X2M_A9TL        16 41.0  212  +229    3328 F 
  FMbuffers_reg[0][0][0]/D  <<<  EDFFQ_X1M_A9TL                      +0    3328   
  FMbuffers_reg[0][0][0]/CK      setup                          0  +222    3550 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                      capture                                  10000 R 
                                 uncertainty                        -50    9950 R 
----------------------------------------------------------------------------------
Cost Group   : 'in2reg' (path_group 'in2reg')
Timing slack :    6400ps 
Start-point  : chg_idx
End-point    : cb_seqi/FMbuffers_reg[0][0][0]/D

           Pin                        Type         Fanout Load Slew Delay Arrival   
                                                          (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------------------------
(clock clk)                      launch                                         0 R 
cb_seqi
  waddr_reg[0]/CK                                                 0    +0       0 R 
  waddr_reg[0]/QN                DFFRPQN_X3M_A9TL      16 53.3  291  +416     416 R 
  g179804/A                                                            +0     416   
  g179804/Y                      INV_X6M_A9TL          11 38.9  119  +124     541 F 
  g179803/A                                                            +0     541   
  g179803/Y                      INV_X2M_A9TL          15 49.9  342  +239     780 R 
  g179081/B                                                            +0     780   
  g179081/Y                      AND2_X2M_A9TL         12 36.3  262  +301    1081 R 
  drc_bufs181311/A                                                     +0    1081   
  drc_bufs181311/Y               INV_X0P7M_A9TL         1  4.6  119  +132    1213 F 
  drc_bufs181310/A                                                     +0    1213   
  drc_bufs181310/Y               INV_X2B_A9TL          11 31.3  220  +170    1383 R 
  g177989/A                                                            +0    1383   
  g177989/Y                      BUFH_X4M_A9TL         15 44.1  162  +180    1564 R 
  g177988/A                                                            +0    1564   
  g177988/Y                      BUFH_X4M_A9TL         16 43.8  160  +166    1730 R 
  drc_bufs180816/A                                                     +0    1730   
  drc_bufs180816/Y               INV_X1M_A9TL           4 16.0  168  +154    1883 F 
  drc_bufs180812/A                                                     +0    1883   
  drc_bufs180812/Y               INV_X2M_A9TL          12 33.8  241  +201    2084 R 
  g177986/A                                                            +0    2084   
  g177986/Y                      BUFH_X4M_A9TL         15 38.4  144  +176    2260 R 
  drc_bufs181346/A                                                     +0    2260   
  drc_bufs181346/Y               BUFH_X0P7M_A9TL        3  8.7  181  +183    2443 R 
  g177106/B1                                                           +0    2443   
  g177106/Y                      AOI22_X1M_A9TL         1  3.7  145  +116    2559 F 
  g175565/B1                                                           +0    2559   
  g175565/Y                      OAI222_X1M_A9TL        1  3.6  276  +201    2760 R 
  g175395/A0                                                           +0    2760   
  g175395/Y                      AOI32_X1M_A9TL         1  3.7  178  +175    2936 F 
  g175332/A1                                                           +0    2936   
  g175332/Y                      OAI221_X1M_A9TL        1  3.6  237  +217    3152 R 
  g175297/A0                                                           +0    3152   
  g175297/Y                      AOI31_X1M_A9TL         1  3.7  152  +152    3304 F 
  g175287/A1                                                           +0    3304   
  g175287/Y                      OAI221_X1M_A9TL        1  3.7  239  +209    3514 R 
  g175284/B1                                                           +0    3514   
  g175284/Y                      AOI22_X1M_A9TL         1  3.7  144  +132    3646 F 
  g2/B                                                                 +0    3646   
  g2/Y                           NAND2_X1A_A9TL         4 18.8  280  +217    3863 R 
  drc_bufs180608/A                                                     +0    3863   
  drc_bufs180608/Y               INV_X3B_A9TL          16 60.2  321  +294    4156 F 
  drc_bufs180619/A                                                     +0    4156   
  drc_bufs180619/Y               INV_X2M_A9TL          16 41.0  295  +293    4450 R 
  FMbuffers_reg[0][0][0]/D  <<<  EDFFQ_X1M_A9TL                        +0    4450   
  FMbuffers_reg[0][0][0]/CK      setup                            0  +200    4649 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                      capture                                    10000 R 
                                 uncertainty                          -50    9950 R 
------------------------------------------------------------------------------------
Cost Group   : 'reg2reg' (path_group 'reg2reg')
Timing slack :    5301ps 
Start-point  : cb_seqi/waddr_reg[0]/CK
End-point    : cb_seqi/FMbuffers_reg[0][0][0]/D

         Pin                    Type       Fanout Load Slew Delay Arrival   
                                                  (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------
(proj.sdc_line_15_3_1)       ext delay                      +2000    2000 R 
chg_idx                      in port            2  6.6   50   +13    2013 R 
cb_parti143398/chg_idx 
  g308374/A                                                    +0    2013   
  g308374/Y                  OR2_X1M_A9TL       6 16.0  237  +202    2215 R 
cb_parti143398/RC_CG_HIER_INST0_enable 
g143400/A                                                      +0    2215   
g143400/Y                    INV_X1M_A9TL       1  4.9  101  +113    2328 F 
out_wait                <<<  interconnect               101    +0    2328 F 
                             out port                          +0    2328 F 
(proj.sdc_line_17_76_1)      ext delay                      +2000    4328 F 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
                             path_delay                              9000   
                             uncertainty                      -50    8950 R 
----------------------------------------------------------------------------
Exception    : 'path_delays/proj.sdc_line_18'    9000ps
Cost Group   : 'in2out' (path_group 'in2out')
Timing slack :    4622ps 
Start-point  : chg_idx
End-point    : out_wait

 
==================================
Stage : global_incr_map 
==================================
  =================
   Message Summary
  =================
---------------------------------------------------------------------
|  Id  |Sev  |Count |                 Message Text                  |
---------------------------------------------------------------------
| PA-7 |Info |    2 |Resetting power analysis results.              |
|      |     |      |All computed switching activities are removed. |
---------------------------------------------------------------------
 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_incr              147035        0 

             Cost Group            Target    Slack    Diff.  Constr.
--------------------------------------------------------------------
                 in2out                99     4622              9000     (launch clock period: 10000)
                reg2reg               155     5301             10000 
                 in2reg               155     6400             10000 
                reg2out               119     6454             10000 
    cg_enable_group_clk               152     7468             10000 


Scan mapping status report
==========================
    Scan mapping: converting flip-flops that pass TDRC.
    Scan mapping: bypassed.  You have to either 1) set attribute 'dft_scan_map_mode' to 'tdrc_pass' and run 'check_dft_rules' or 2) set attribute 'dft_scan_map_mode' to 'force_all'.

    Scan mapping bypassed because no TDRC data is available: either command 'check_dft_rules' has not been run or TDRC data has been subsequently invalidated.
        ------------------------------------------------------------
                            Super-Thread Summary
          time in super-thread mode               : 1408.43 sec
          foreground process active time          : 85.91 sec
          background processes total active time  : 1314.22 sec
          approximate speedup                     : 0.99X
           * reported times are wall-clock (elapsed time),
             not CPU time
        ------------------------------------------------------------

+-----------+-----------------------------------------------+-----+----------------------+---------------------------+
|   Host    |                    Machine                    | CPU | Physical Memory (MB) | Peak Physical Memory (MB) |
+-----------+-----------------------------------------------+-----+----------------------+---------------------------+
| localhost | ip-10-0-112-224.eu-central-1.compute.internal |  2  |        2493.7        |          2582.9           |
+-----------+-----------------------------------------------+-----+----------------------+---------------------------+

+---------------+----------------------+---------------------------+
|    Server     | Physical Memory (MB) | Peak Physical Memory (MB) |
+---------------+----------------------+---------------------------+
| localhost_1_1 |      315.3 [1]       |          [1] [2]          |
| localhost_1_0 |      990.2 [3]       |        1085.8 [3]         |
+---------------+----------------------+---------------------------+
[1] Memory is included in parent localhost_1_0.
[2] Peak physical memory is not available for forked background servers.
[3] Memory of child process is included.


Test connection status for design: proj_fm
==========================================
Connected 0 out of 0 clock-gating instances.

State Retention Synthesis Status
================================

Category                        Flops   Percentage
--------------------------------------------------
Total instances                  2058        100.0
Excluded from State Retention    2058        100.0
    - Will not convert           2058        100.0
      - Preserved                   0          0.0
      - Power intent excluded    2058        100.0
    - Could not convert             0          0.0
      - Scan type                   0          0.0
      - No suitable cell            0          0.0
State Retention instances           0          0.0
--------------------------------------------------

INFO: skipping constant propagation
PBS_Techmap-Global Mapping - Elapsed_Time 1426, CPU_Time 1402.133024
stamp 'PBS_Techmap-Global Mapping' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:44(00:02:47) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:27:41 (Aug11) |   1.13 GB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:20:03(00:20:06) |  00:17:18(00:17:19) |  42.1( 41.7) |   17:45:00 (Aug11) |   1.57 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:20:08(00:20:11) |  00:00:05(00:00:05) |   0.2(  0.2) |   17:45:05 (Aug11) |   1.55 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:20:18(00:20:22) |  00:00:10(00:00:11) |   0.4(  0.4) |   17:45:16 (Aug11) |   1.55 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:20:29(00:20:32) |  00:00:11(00:00:10) |   0.4(  0.4) |   17:45:26 (Aug11) |   1.55 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:43:51(00:44:18) |  00:23:22(00:23:46) |  56.8( 57.2) |   18:09:13 (Aug11) |   2.47 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Warning : Command 'commit_power_intent' cannot proceed as there is no power intent loaded. [CPI-506]
        : Command 'commit_power_intent' requires a valid power_intent to be loaded.
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/proj_fm/fv_map.fv.json' for netlist 'fv/proj_fm/fv_map.v.gz'.
Info    : Existing dofile found. Copied as fv/proj_fm/rtl_to_fv_map.do~.
Info    : Forcing flat compare. [CFM-212]
        : The design hierarchies are too small to qualify for hierarchical comparison. Set the attribute wlec_hier_comp_threshold accordingly for hier compare.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'fv/proj_fm/rtl_to_fv_map.do'.
        : Alias mapping flow is enabled.
        Computing net loads.
PBS_TechMap-Datapath Postmap Operations - Elapsed_Time 6, CPU_Time 7.0
stamp 'PBS_TechMap-Datapath Postmap Operations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:44(00:02:47) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:27:41 (Aug11) |   1.13 GB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:20:03(00:20:06) |  00:17:18(00:17:19) |  42.0( 41.6) |   17:45:00 (Aug11) |   1.57 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:20:08(00:20:11) |  00:00:05(00:00:05) |   0.2(  0.2) |   17:45:05 (Aug11) |   1.55 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:20:18(00:20:22) |  00:00:10(00:00:11) |   0.4(  0.4) |   17:45:16 (Aug11) |   1.55 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:20:29(00:20:32) |  00:00:11(00:00:10) |   0.4(  0.4) |   17:45:26 (Aug11) |   1.55 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:43:51(00:44:18) |  00:23:22(00:23:46) |  56.7( 57.1) |   18:09:13 (Aug11) |   2.47 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:43:58(00:44:25) |  00:00:07(00:00:07) |   0.3(  0.3) |   18:09:19 (Aug11) |   2.46 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Postmap HBO Optimizations - Elapsed_Time 1, CPU_Time 0.7652330000000802
stamp 'PBS_TechMap-Postmap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:44(00:02:47) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:27:41 (Aug11) |   1.13 GB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:20:03(00:20:06) |  00:17:18(00:17:19) |  42.0( 41.6) |   17:45:00 (Aug11) |   1.57 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:20:08(00:20:11) |  00:00:05(00:00:05) |   0.2(  0.2) |   17:45:05 (Aug11) |   1.55 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:20:18(00:20:22) |  00:00:10(00:00:11) |   0.4(  0.4) |   17:45:16 (Aug11) |   1.55 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:20:29(00:20:32) |  00:00:11(00:00:10) |   0.4(  0.4) |   17:45:26 (Aug11) |   1.55 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:43:51(00:44:18) |  00:23:22(00:23:46) |  56.7( 57.1) |   18:09:13 (Aug11) |   2.47 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:43:58(00:44:25) |  00:00:07(00:00:07) |   0.3(  0.3) |   18:09:19 (Aug11) |   2.46 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:43:59(00:44:26) |  00:00:00(00:00:01) |   0.0(  0.0) |   18:09:20 (Aug11) |   2.46 GB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 Doing ConstProp on design:proj_fm ... 

Info    : One or more cost groups were automatically created for clock gate enable paths. [POPT-96]
    Automatically cost grouped 2 clock gate paths.

Test connection status for design: proj_fm
==========================================
Connected 0 out of 0 clock-gating instances.
  Decloning clock-gating logic from design:proj_fm
Info    : Could not declone clock-gating instances. [POPT-51]
        : There is only one clock-gating instance in the design 'design:proj_fm'.
        : The design should have 2 or more clock-gating instances for decloning.
Clock-gating declone status
===========================
Total number of clock-gating instances before: 1
Total number of clock-gating instances after : 1
Time taken by ConstProp Step: 00:00:24
PBS_TechMap-Postmap Clock Gating - Elapsed_Time 25, CPU_Time 25.0
stamp 'PBS_TechMap-Postmap Clock Gating' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:44(00:02:47) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:27:41 (Aug11) |   1.13 GB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:20:03(00:20:06) |  00:17:18(00:17:19) |  41.6( 41.2) |   17:45:00 (Aug11) |   1.57 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:20:08(00:20:11) |  00:00:05(00:00:05) |   0.2(  0.2) |   17:45:05 (Aug11) |   1.55 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:20:18(00:20:22) |  00:00:10(00:00:11) |   0.4(  0.4) |   17:45:16 (Aug11) |   1.55 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:20:29(00:20:32) |  00:00:11(00:00:10) |   0.4(  0.4) |   17:45:26 (Aug11) |   1.55 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:43:51(00:44:18) |  00:23:22(00:23:46) |  56.1( 56.5) |   18:09:13 (Aug11) |   2.47 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:43:58(00:44:25) |  00:00:07(00:00:07) |   0.3(  0.3) |   18:09:19 (Aug11) |   2.46 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:43:59(00:44:26) |  00:00:00(00:00:01) |   0.0(  0.0) |   18:09:20 (Aug11) |   2.46 GB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:44:24(00:44:51) |  00:00:25(00:00:25) |   1.0(  1.0) |   18:09:45 (Aug11) |   2.48 GB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
-------------------------------------------------------------------------------
 hi_fo_buf                144822        0         0         0        0       24

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_delay               144822        0         0         0        0       24

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

 
Local TNS optimization status
=============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_tns                 144822        0         0         0        0       24

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

PBS_TechMap-Postmap Cleanup - Elapsed_Time 8, CPU_Time 7.7591379999998935
stamp 'PBS_TechMap-Postmap Cleanup' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:44(00:02:47) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:27:41 (Aug11) |   1.13 GB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:20:03(00:20:06) |  00:17:18(00:17:19) |  41.4( 41.0) |   17:45:00 (Aug11) |   1.57 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:20:08(00:20:11) |  00:00:05(00:00:05) |   0.2(  0.2) |   17:45:05 (Aug11) |   1.55 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:20:18(00:20:22) |  00:00:10(00:00:11) |   0.4(  0.4) |   17:45:16 (Aug11) |   1.55 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:20:29(00:20:32) |  00:00:11(00:00:10) |   0.4(  0.4) |   17:45:26 (Aug11) |   1.55 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:43:51(00:44:18) |  00:23:22(00:23:46) |  55.9( 56.3) |   18:09:13 (Aug11) |   2.47 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:43:58(00:44:25) |  00:00:07(00:00:07) |   0.3(  0.3) |   18:09:19 (Aug11) |   2.46 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:43:59(00:44:26) |  00:00:00(00:00:01) |   0.0(  0.0) |   18:09:20 (Aug11) |   2.46 GB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:44:24(00:44:51) |  00:00:25(00:00:25) |   1.0(  1.0) |   18:09:45 (Aug11) |   2.48 GB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:44:32(00:44:59) |  00:00:07(00:00:08) |   0.3(  0.3) |   18:09:53 (Aug11) |   2.48 GB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Techmap-Post_MBCI - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Techmap-Post_MBCI' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:44(00:02:47) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:27:41 (Aug11) |   1.13 GB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:20:03(00:20:06) |  00:17:18(00:17:19) |  41.4( 41.0) |   17:45:00 (Aug11) |   1.57 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:20:08(00:20:11) |  00:00:05(00:00:05) |   0.2(  0.2) |   17:45:05 (Aug11) |   1.55 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:20:18(00:20:22) |  00:00:10(00:00:11) |   0.4(  0.4) |   17:45:16 (Aug11) |   1.55 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:20:29(00:20:32) |  00:00:11(00:00:10) |   0.4(  0.4) |   17:45:26 (Aug11) |   1.55 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:43:51(00:44:18) |  00:23:22(00:23:46) |  55.9( 56.3) |   18:09:13 (Aug11) |   2.47 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:43:58(00:44:25) |  00:00:07(00:00:07) |   0.3(  0.3) |   18:09:19 (Aug11) |   2.46 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:43:59(00:44:26) |  00:00:00(00:00:01) |   0.0(  0.0) |   18:09:20 (Aug11) |   2.46 GB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:44:24(00:44:51) |  00:00:25(00:00:25) |   1.0(  1.0) |   18:09:45 (Aug11) |   2.48 GB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:44:32(00:44:59) |  00:00:07(00:00:08) |   0.3(  0.3) |   18:09:53 (Aug11) |   2.48 GB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:44:32(00:44:59) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:09:53 (Aug11) |   2.48 GB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Mapping-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>M:Initial                            1         -         -     56879    259102      1551
##>M:Pre Cleanup                        0         -         -     56879    259102      1551
##>M:Setup                              0         -         -         -         -         -
##>M:Launch ST                          0         -         -         -         -         -
##>M:Design Partition                   0         -         -         -         -         -
##>M:Create Partition Netlists          0         -         -         -         -         -
##>M:Init Power                         0         -         -         -         -         -
##>M:Budgeting                          0         -         -         -         -         -
##>M:Derenv-DB                          0         -         -         -         -         -
##>M:Debug Outputs                      0         -         -         -         -         -
##>M:ST loading                         0         -         -         -         -         -
##>M:Distributed                        0         -         -         -         -         -
##>M:Timer                              0         -         -         -         -         -
##>M:Assembly                           0         -         -         -         -         -
##>M:DFT                                0         -         -         -         -         -
##>M:DP Operations                      6         -         -     29321     89295      2461
##>M:Const Prop                         0      4622         0     29321     89295      2461
##>M:Cleanup                            8      4622         0     29319     89289      2479
##>M:MBCI                               0         -         -     29319     89289      2479
##>M:Const Gate Removal                 0         -         -         -         -         -
##>M:Misc                            1463
##>----------------------------------------------------------------------------------------
##>Total Elapsed                     1478
##>========================================================================================

+-----------+-----------------------------------------------+-----+----------------------+---------------------------+
|   Host    |                    Machine                    | CPU | Physical Memory (MB) | Peak Physical Memory (MB) |
+-----------+-----------------------------------------------+-----+----------------------+---------------------------+
| localhost | ip-10-0-112-224.eu-central-1.compute.internal |  1  |        2479.8        |          2582.9           |
+-----------+-----------------------------------------------+-----+----------------------+---------------------------+

+---------------+----------------------+---------------------------+
|    Server     | Physical Memory (MB) | Peak Physical Memory (MB) |
+---------------+----------------------+---------------------------+
| localhost_1_0 |        968.1         |          1085.8           |
+---------------+----------------------+---------------------------+

Info    : Done mapping. [SYNTH-5]
        : Done mapping 'proj_fm'.
        Computing net loads.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_map
  Setting attribute of root '/': 'timing_report_fields' = timing_point flags arc edge cell fanout transition delay arrival
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
************************************************
************************************************
**   ENICSINFO: Starting stage post_syn_opt   **
************************************************
************************************************
ENICSINFO: Current time is: 11/08/2024 18:09
ENICSINFO: ----------------------------------
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 2.000 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
M1              H         0.00         0.090000    
M2              V         1.00         0.100000    
M3              H         1.00         0.100000    
M4              V         1.00         0.100000    
M5              H         1.00         0.100000    
M6              V         1.00         0.100000    
M7              H         1.00         0.100000    
M8              V         1.00         0.400000    
M9              H         1.00         0.400000    
AP              V         1.00         3.000000 ** 

** = 'AP' is dropped because its width (3) is too large (threshold 2)

Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'proj_fm' using 'low' effort.
Info    : One or more cost groups were automatically created for clock gate enable paths. [POPT-96]
    Automatically cost grouped 2 clock gate paths.

Test connection status for design: proj_fm
==========================================
Connected 0 out of 0 clock-gating instances.
  Decloning clock-gating logic from design:proj_fm
Forcing hierarchical CG on for clock_gating declone -hier
Info    : Could not declone clock-gating instances. [POPT-51]
        : There is only one clock-gating instance in the design 'design:proj_fm'.
Clock-gating declone status
===========================
Total number of clock-gating instances before: 1
Total number of clock-gating instances after : 1
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_iopt                144822        0         0         0        0       24
-------------------------------------------------------------------------------
 const_prop               144822        0         0         0        0       24
 simp_cc_inputs           144818        0         0         0        0       24
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_delay               144818        0         0         0        0       24

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

==================================
Stage : incr_opt 
==================================
  =================
   Message Summary
  =================
----------------------------------------------------------------------------------------------------------------------------
|   Id    |  Sev   |Count |                                         Message Text                                           |
----------------------------------------------------------------------------------------------------------------------------
| CFM-1   |Info    |    1 |Wrote dofile.                                                                                   |
| CFM-5   |Info    |    1 |Wrote formal verification information.                                                          |
| CFM-212 |Info    |    1 |Forcing flat compare.                                                                           |
| CPI-506 |Warning |    1 |Command 'commit_power_intent' cannot proceed as there is no power intent loaded.                |
| PA-7    |Info    |    4 |Resetting power analysis results.                                                               |
|         |        |      |All computed switching activities are removed.                                                  |
| POPT-51 |Info    |    2 |Could not declone clock-gating instances.                                                       |
|         |        |      |The design should have 2 or more clock-gating instances for decloning.                          |
| POPT-96 |Info    |    2 |One or more cost groups were automatically created for clock gate enable paths.                 |
|         |        |      |This feature can be disabled by setting the attribute lp_clock_gating_auto_cost_grouping false. |
| SYNTH-5 |Info    |    1 |Done mapping.                                                                                   |
| SYNTH-7 |Info    |    1 |Incrementally optimizing.                                                                       |
----------------------------------------------------------------------------------------------------------------------------
Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'proj_fm'.
        Computing net loads.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_opt
@file(genus_fm.tcl) 188: enics_report_timing $design(synthesis_reports) 
  Setting attribute of root '/': 'timing_report_fields' = timing_point flags arc edge cell fanout transition delay arrival
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
@file(genus_fm.tcl) 189: set post_synth_reports [list \
    report_area \
    report_gates \
    report_hierarchy \
    report_clock_gating \
    report_design_rules \
    report_dp \
    report_qor \
]
@file(genus_fm.tcl) 198: foreach rpt $post_synth_reports {
    enics_message "$rpt" medium
    $rpt
    $rpt > "$design(synthesis_reports)/post_opt/${rpt}.rpt"
}

ENICSINFO: report_area
----------------------
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 11 2024  06:10:26 pm
  Module:                 proj_fm
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

Instance Module  Cell Count  Cell Area  Net Area   Total Area 
--------------------------------------------------------------
proj_fm               29319  89285.400 55532.806   144818.206 

ENICSINFO: report_gates
-----------------------
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 11 2024  06:10:28 pm
  Module:                 proj_fm
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

                                          
        Gate         Instances    Area                         Library                      
--------------------------------------------------------------------------------------------
ADDH_X1M_A9TH                3     14.040    sc9_cln65lp_base_hvt_ss_typical_max_0p90v_125c 
ADDH_X1M_A9TL                5     23.400    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
ADDH_X1M_A9TR                1      4.680    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
AND2_X0P7M_A9TL              1      1.800    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AND2_X0P7M_A9TR            101    181.800    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
AND2_X1M_A9TL                7     12.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AND2_X2M_A9TL                4     10.080    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AND2_X3M_A9TL                2      7.920    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AND3_X0P5M_A9TL              8     20.160    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AND3_X1M_A9TL             1027   2588.040    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AND3_X1M_A9TR                1      2.520    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
AND3_X1P4M_A9TR              1      4.320    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
AND3_X2M_A9TL               10     43.200    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AND3_X2M_A9TR                1      4.320    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
AND3_X3M_A9TL               24    138.240    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AO1B2_X1M_A9TL               5     12.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AO21B_X0P5M_A9TL             1      2.520    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AO21B_X0P7M_A9TL             5     12.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AO21B_X1M_A9TL               1      2.520    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AO21_X3M_A9TL                1      6.840    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI211_X0P7M_A9TL         1961   4941.720    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI211_X1M_A9TL              2      5.040    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI211_X1P4M_A9TL            2      7.920    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI211_X2M_A9TL              1      4.320    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI21B_X1M_A9TL              1      2.880    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI21_X0P7M_A9TL             2      4.320    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI21_X0P7M_A9TR            21     45.360    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
AOI21_X1M_A9TL              16     34.560    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI221_X0P7M_A9TL          205    664.200    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI221_X0P7M_A9TR         2123   6878.520    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
AOI221_X1M_A9TL              9     29.160    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI221_X2M_A9TL              1      5.760    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI222_X0P7M_A9TL           21     83.160    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI22_X0P5M_A9TL            91    229.320    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI22_X1M_A9TL             258    650.160    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI2XB1_X0P7M_A9TR           1      2.880    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
AOI2XB1_X1M_A9TL             3      8.640    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI31_X0P7M_A9TL            19     47.880    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI31_X1M_A9TL             147    370.440    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI32_X0P5M_A9TL           367   1056.960    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI32_X1M_A9TL             211    607.680    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
BUFH_X0P7M_A9TL             24     34.560    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
BUFH_X0P7M_A9TR              1      1.440    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
BUFH_X3M_A9TL                2      5.760    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
BUFH_X4M_A9TL               12     47.520    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
BUFH_X5M_A9TR                1      4.680    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
BUFH_X7P5M_A9TL              3     20.520    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
BUF_X3M_A9TL                11     27.720    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
DFFRPQN_X2M_A9TL             2     17.280    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
DFFRPQN_X3M_A9TL             3     29.160    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
DFFRPQ_X2M_A9TL              2     18.000    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
DFFRPQ_X4M_A9TL              2     20.160    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
EDFFQ_X1M_A9TL            2048  22855.680    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X0P5B_A9TH               6      6.480    sc9_cln65lp_base_hvt_ss_typical_max_0p90v_125c 
INV_X0P5M_A9TL               1      1.080    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X0P7M_A9TL              43     46.440    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X11B_A9TL                1      5.760    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X11M_A9TL               18    103.680    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X1M_A9TL               578    624.240    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X2B_A9TL               144    207.360    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X2M_A9TL              2389   3440.160    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X3B_A9TL                86    185.760    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X3M_A9TL                19     41.040    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X4M_A9TL                43    108.360    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X5M_A9TL                28     80.640    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X6M_A9TL                 2      7.200    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X7P5M_A9TL              18     77.760    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
MXIT2_X0P5M_A9TL           200    648.000    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
MXIT2_X0P5M_A9TR          4522  14651.280    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
MXIT2_X1M_A9TL               2      7.200    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
MXT2_X0P5M_A9TR              1      3.600    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
MXT2_X0P7M_A9TH             50    180.000    sc9_cln65lp_base_hvt_ss_typical_max_0p90v_125c 
MXT2_X0P7M_A9TL            499   1796.400    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
MXT2_X0P7M_A9TR              3     10.800    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
MXT2_X2M_A9TL               14     95.760    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2B_X0P7M_A9TR            2      4.320    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
NAND2B_X1M_A9TL              2      4.320    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2XB_X1M_A9TL             1      2.160    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X0P7B_A9TL          4620   6652.800    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X1A_A9TL               7     10.080    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X1B_A9TL             116    167.040    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X1M_A9TL              21     30.240    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X1P4M_A9TL             1      2.160    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X2A_A9TL               1      2.520    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X2M_A9TL               1      2.520    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X3A_A9TL               1      3.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X4A_A9TL               1      4.320    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X4B_A9TL               1      4.320    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X4M_A9TL               2      7.920    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X8M_A9TL               1      7.560    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND3XXB_X1P4M_A9TL          1      3.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND3_X0P5A_A9TL           278    600.480    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND3_X1M_A9TL               8     17.280    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND3_X1P4M_A9TL             1      3.240    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND4_X0P5M_A9TL             1      2.520    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND4_X1A_A9TL               1      2.520    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND4_X3A_A9TL               1      5.760    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2B_X0P7M_A9TR             1      2.160    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
NOR2XB_X1M_A9TL              2      4.320    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2XB_X2M_A9TL              1      2.880    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2_X0P7B_A9TL             49     70.560    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2_X1A_A9TL                4      5.760    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2_X1B_A9TL                7     10.080    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2_X1P4A_A9TL              1      2.160    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR3_X0P7A_A9TL            160    345.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR3_X0P7M_A9TL              2      4.320    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR3_X1M_A9TL              512   1105.920    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR3_X2A_A9TL               22     71.280    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OA211_X0P5M_A9TL             1      3.240    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OA211_X0P5M_A9TR             5     16.200    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
OA211_X0P7M_A9TH             1      3.240    sc9_cln65lp_base_hvt_ss_typical_max_0p90v_125c 
OA211_X0P7M_A9TR             1      3.240    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
OA211_X1M_A9TL               1      4.680    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OA211_X3M_A9TL               2     15.120    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OA211_X4M_A9TL               2     20.880    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OA21_X0P7M_A9TR              3      8.640    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
OAI211_X0P5M_A9TL           13     32.760    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI211_X0P7M_A9TL            2      5.040    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI211_X1M_A9TL             12     30.240    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI21_X0P5M_A9TL           234    505.440    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI21_X0P7M_A9TL             1      2.160    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI21_X1M_A9TL              89    192.240    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI221_X0P5M_A9TL          458   1483.920    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI221_X0P7M_A9TL            1      3.240    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI221_X1M_A9TL            193    625.320    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI221_X1M_A9TR              6     19.440    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
OAI222_X1M_A9TL            161    637.560    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI22_X0P5M_A9TL          4112  10362.240    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI22_X1M_A9TL              51    128.520    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI2XB1_X0P5M_A9TR           2      5.040    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
OAI2XB1_X0P7M_A9TL           2      5.760    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI31_X0P5M_A9TL           183    461.160    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI31_X0P7M_A9TL           352    887.040    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI31_X1M_A9TL              86    216.720    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OR2_X0P5M_A9TL               6     10.800    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OR2_X1M_A9TL                 2      4.320    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OR2_X2M_A9TL                 1      3.240    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OR2_X6M_A9TL                 1      6.840    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OR3_X2M_A9TL                 1      5.400    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OR4_X2M_A9TL                10     57.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OR4_X4M_A9TL                 1      9.000    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
PREICG_X0P5B_A9TR            1      6.480    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
SDFFRPQN_X3M_A9TL            1     11.880    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XNOR2_X0P5M_A9TL            21     68.040    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XNOR2_X0P7M_A9TL             1      3.240    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XNOR2_X0P7M_A9TR             7     22.680    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
XOR2_X0P7M_A9TL              8     25.920    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XOR2_X1M_A9TL                5     18.000    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
--------------------------------------------------------------------------------------------
total                    29319  89285.400                                                   


                    Library                    Instances    Area   Instances % 
-------------------------------------------------------------------------------
sc9_cln65lp_base_hvt_ss_typical_max_0p90v_125c        60   203.760         0.2 
sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c     22453 67197.240        76.6 
sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c      6806 21884.400        23.2 

                                                        
            Type             Instances    Area   Area % 
--------------------------------------------------------
sequential                        2058 22952.160   25.7 
inverter                          3376  4935.960    5.5 
buffer                              54   142.200    0.2 
clock_gating_integrated_cell         1     6.480    0.0 
logic                            23830 61248.600   68.6 
physical_cells                       0     0.000    0.0 
--------------------------------------------------------
total                            29319 89285.400  100.0 


ENICSINFO: report_hierarchy
---------------------------
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 11 2024  06:10:29 pm
  Module:                 proj_fm
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

 
  Hierarchy Report Format : 
 
    level instance ( module ) <status>
 
    status :    preserve_<value> -- indicating preserve hierachy or inherited_preserve value
           :    blackbox --  indicating  unresolved instance
 
==================================================================

 0 proj_fm
  1 RC_CG_HIER_INST0 ( RC_CG_MOD ) 

ENICSINFO: report_clock_gating
------------------------------
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 11 2024  06:10:30 pm
  Module:                 proj_fm
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Summary
-------
Info   : ACTP-0001 [ACTPInfo] Activity propagation started for stim#0 netlist
       : proj_fm
Info   : ACTP-0009 [ACTPInfo] Activity Propagation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : ACTP-0001 Activity propagation ended for stim#0
--------------------------------------------------------------------------
            Category            Number     %    Average Toggle Saving %   
--------------------------------------------------------------------------
 Total Clock Gating Instances        1  100.00                         -  
--------------------------------------------------------------------------
 RC Clock Gating Instances           1  100.00                      0.17  
 Non-RC Clock Gating Instances       0    0.00                      0.00  
--------------------------------------------------------------------------
 RC Gated Flip-flops                 9    0.44                      0.17  
 Non-RC Gated Flip-flops             0    0.00                      0.00  
--------------------------------------------------------------------------
 Total Gated Flip-flops              9    0.44                         -  
 Total Ungated Flip-flops         2049   99.56                         -  
 Register bank width too small    2049  100.00                         -  
--------------------------------------------------------------------------
 Total Flip-flops                 2058  100.00                         -  
--------------------------------------------------------------------------


Multibit Flip-flop Summary
--------------------------
-------------------------------------------------------
Width     Number     Bits     RC Gated     Ungated     
-------------------------------------------------------
1-bit     2058       2058     9 (0.44%)    2049 (99.56%) 
---------------------------------------------------------





ENICSINFO: report_design_rules
------------------------------
        Initializing DRC engine.
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 11 2024  06:10:45 pm
  Module:                 proj_fm
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

Max_transition design rule: no violations.


Max_capacitance design rule: no violations.


Max_fanout design rule (violation total = 24.000)
Pin                        Fanout           Max     Violation
---------------------------------------------------------------
g179245/Y                  30.000        16.000        14.000
g179245/Y                  30.000        16.000        14.000
g179245/Y                  30.000        16.000        14.000
g179245/Y                  30.000        16.000        14.000
g179245/Y                  30.000        16.000        14.000
g179245/Y                  30.000        16.000        14.000
g179245/Y                  30.000        16.000        14.000
g179245/Y                  30.000        16.000        14.000
g179245/Y                  30.000        16.000        14.000
g179245/Y                  30.000        16.000        14.000
g179245/Y                  30.000        16.000        14.000
g179245/Y                  30.000        16.000        14.000
g179245/Y                  30.000        16.000        14.000
g179245/Y                  30.000        16.000        14.000
g179245/Y                  30.000        16.000        14.000
g179245/Y                  30.000        16.000        14.000
g179245/Y                  30.000        16.000        14.000
g179245/Y                  30.000        16.000        14.000
g179245/Y                  30.000        16.000        14.000
g179245/Y                  30.000        16.000        14.000
g179245/Y                  30.000        16.000        14.000
g179245/Y                  30.000        16.000        14.000
g179245/Y                  30.000        16.000        14.000
g179245/Y                  30.000        16.000        14.000
g179245/Y                  30.000        16.000        14.000
g179245/Y                  30.000        16.000        14.000
g179245/Y                  30.000        16.000        14.000
g179245/Y                  30.000        16.000        14.000
g179245/Y                  30.000        16.000        14.000
g179245/Y                  30.000        16.000        14.000
g179245/Y                  30.000        16.000        14.000
g303676/Y                  26.000        16.000        10.000
g303676/Y                  26.000        16.000        10.000
g303676/Y                  26.000        16.000        10.000
g303676/Y                  26.000        16.000        10.000
g303676/Y                  26.000        16.000        10.000
g303676/Y                  26.000        16.000        10.000
g303676/Y                  26.000        16.000        10.000
g303676/Y                  26.000        16.000        10.000
g303676/Y                  26.000        16.000        10.000
g303676/Y                  26.000        16.000        10.000
g303676/Y                  26.000        16.000        10.000
g303676/Y                  26.000        16.000        10.000
g303676/Y                  26.000        16.000        10.000
g303676/Y                  26.000        16.000        10.000
g303676/Y                  26.000        16.000        10.000
g303676/Y                  26.000        16.000        10.000
g303676/Y                  26.000        16.000        10.000
g303676/Y                  26.000        16.000        10.000
g303676/Y                  26.000        16.000        10.000
g303676/Y                  26.000        16.000        10.000
g303676/Y                  26.000        16.000        10.000
g303676/Y                  26.000        16.000        10.000
g303676/Y                  26.000        16.000        10.000
g303676/Y                  26.000        16.000        10.000
g303676/Y                  26.000        16.000        10.000
g303676/Y                  26.000        16.000        10.000
g303676/Y                  26.000        16.000        10.000




ENICSINFO: report_dp
--------------------
Beginning report datapath command
Command: report datapath 
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 11 2024  06:10:45 pm
  Module:                 proj_fm
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


      Type       CellArea Percentage 
-------------------------------------
datapath modules     0.00       0.00 
external muxes       0.00       0.00 
others           89285.40     100.00 
-------------------------------------
total            89285.40     100.00 

Beginning report datapath command

ENICSINFO: report_qor
---------------------
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 11 2024  06:10:45 pm
  Module:                 proj_fm
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

Timing
--------

Clock  Period 
--------------
clk   10000.0 


        Cost          Critical         Violating 
       Group         Path Slack  TNS     Paths   
-------------------------------------------------
cg_enable_group_clk      7467.7   0.0          0 
clk                    No paths   0.0            
default                No paths   0.0            
in2out                   4622.3   0.0          0 
in2reg                   6400.4   0.0          0 
reg2out                  6454.5   0.0          0 
reg2reg                  5313.7   0.0          0 
-------------------------------------------------
Total                             0.0          0 

Instance Count
--------------
Leaf Instance Count             29319 
Physical Instance count             0 
Sequential Instance Count        2059 
Combinational Instance Count    27260 
Hierarchical Instance Count         1 

Area
----
Cell Area                          89285.400
Physical Cell Area                 0.000
Total Cell Area (Cell+Physical)    89285.400
Net Area                           55532.806
Total Area (Cell+Physical+Net)     144818.206

Max Fanout                         2050 (clk)
Min Fanout                         0 (n_754)
Average Fanout                     3.2
Terms to net ratio                 4.1594
Terms to instance ratio            4.1073
Runtime                            2726.286114 seconds
Elapsed Runtime                    2764 seconds
Genus peak memory usage            6898.07 
Innovus peak memory usage          no_value 
Hostname                           ip-10-0-112-224.eu-central-1.compute.internal
@file(genus_fm.tcl) 203: report_timing > $design(export_dir)/post_synth/$design(TOPLEVEL)_worst_timing.rpt
@file(genus_fm.tcl) 209: enics_start_stage "export_design"
*************************************************
*************************************************
**   ENICSINFO: Starting stage export_design   **
*************************************************
*************************************************
ENICSINFO: Current time is: 11/08/2024 18:10
ENICSINFO: ----------------------------------
@file(genus_fm.tcl) 210: write_db $design(TOPLEVEL) -to_file "$design(export_dir)/post_synth/$design(TOPLEVEL).db" 
Finished exporting design database to file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_fm/post_synth/proj_fm.db' for 'proj_fm' (command execution time mm:ss cpu = 00:03, real = 00:04).
@file(genus_fm.tcl) 211: write_design -base_name "$design(export_dir)/post_synth/$design(TOPLEVEL)" -innovus
Warning : This command will be obsolete in a next major release. [TUI-37]
        : Option '-innovus' is being obsoleted. Use 'write_db -common' for saving design databases to operate with other Cadence tools. Use 'write_design' in future releases for saving files for operations with non-Cadence tools.

(write_design): Writing Innovus content. Constraint interface is: 'mmmc2'
(write_design): Writing Genus content. Constraint interface is 'smsc'
Exporting design data for 'proj_fm' to /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_fm/post_synth/proj_fm...
%# Begin write_design (08/11 18:10:54, mem=5169.30M)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   write_design
No loop breaker instances found (cdn_loop_breaker).
File /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_fm/post_synth/proj_fm.mmmc.tcl has been written.
Finished SDC export (command execution time mm:ss (real) = 00:04).
Info: file /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_fm/post_synth/proj_fm.default_emulate_constraint_mode.sdc has been written
Info: file /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_fm/post_synth/proj_fm.default_emulate_constraint_mode.sdc has been written
Info    : Innovus executable found. [INVS-8] [launch_innovus]
        : Using the Innovus executable specified by the user path (/apps/cadence/INNOVUS/21.15/tools/bin/innovus)
        : The specified Innovus executable will be used for the Innovus batch jobs.

Number of user defined NDR nets found: 0

Number of NDR nets found: 0
Number of nets with minimum layer assignments: 0

** To load the database source /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_fm/post_synth/proj_fm.invs_setup.tcl in an Innovus session.
** To load the database source /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_fm/post_synth/proj_fm.genus_setup.tcl in an Genus(TM) Synthesis Solution session.
Finished exporting design data for 'proj_fm' (command execution time mm:ss cpu = 00:07, real = 00:18).
.
%# End write_design (08/11 18:11:12, total cpu=08:00:07, real=08:00:18, peak res=2618.90M, current mem=5171.30M)
@file(genus_fm.tcl) 212: write_hdl > $design(postsyn_netlist)
@file(genus_fm.tcl) 213: write_sdf > "$design(export_dir)/post_synth/$design(TOPLEVEL).sdf"
Warning : Default value for an option has changed in this release. [WSDF-104]
        : Default value for -setuphold has changed from split to merge_always. Specify '-setuphold split' to preserve the behavior of the previous release.
        : Specify the option explicitly.
Warning : Default value for an option has changed in this release. [WSDF-104]
        : Default value for -recrem has changed from split to merge_always. Specify '-recrem split' to preserve the behavior of the previous release.
#@ End verbose source ../scripts/genus_fm.tcl

Another Ctrl-C within 1 second will terminate the tool.
CURRENT RESOURCES: RT {elapsed: 6232s, ST: 2873s, FG: 1953s, CPU: 5.3%}, MEM {curr: 5.1G, peak: 6.7G, phys curr: 2.4G, phys peak: 2.6G}, SYS {load: 0.1, cpu: 2, total: 7.5G, free: 1.8G}

Another Ctrl-C within 1 second will terminate the tool.
CURRENT RESOURCES: RT {elapsed: 6233s, ST: 2873s, FG: 1953s, CPU: 5.3%}, MEM {curr: 5.1G, peak: 6.7G, phys curr: 2.4G, phys peak: 2.6G}, SYS {load: 0.1, cpu: 2, total: 7.5G, free: 1.8G}
Abnormal exit.

+-----------+-----------------------------------------------+-----+----------------------+---------------------------+
|   Host    |                    Machine                    | CPU | Physical Memory (MB) | Peak Physical Memory (MB) |
+-----------+-----------------------------------------------+-----+----------------------+---------------------------+
| localhost | ip-10-0-112-224.eu-central-1.compute.internal |  1  |        1579.3        |          2618.9           |
+-----------+-----------------------------------------------+-----+----------------------+---------------------------+

+---------------+----------------------+---------------------------+
|    Server     | Physical Memory (MB) | Peak Physical Memory (MB) |
+---------------+----------------------+---------------------------+
| localhost_1_0 |                      |                           |
+---------------+----------------------+---------------------------+

