INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Desktop/project_1/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Desktop/project_1/Mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/Mux4b32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux4b32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Desktop/project_1/Muxb32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Muxb32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Desktop/project_1/Muxb5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Muxb5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/RedirectControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RedirectControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Desktop/project_1/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Desktop/project_1/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Desktop/project_1/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Desktop/project_1/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Desktop/project_1/logout.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module logout
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Desktop/project_1/main_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Desktop/project_1/movsx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module movsx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Desktop/project_1/movzx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module movzx
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Jason/Desktop/project_1/movzx.v:27]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/pipelining.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipelining
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/pri.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pri
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Desktop/project_1/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Desktop/project_1/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/regfileUse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfileUse
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Desktop/project_1/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Desktop/project_1/selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Desktop/project_1/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Desktop/project_1/project_1.srcs/sim_1/new/simpipelining.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simpipelining
