
---------- Begin Simulation Statistics ----------
final_tick                                19127790000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    370                       # Simulator instruction rate (inst/s)
host_mem_usage                                9353948                       # Number of bytes of host memory used
host_op_rate                                      379                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 38544.76                       # Real time elapsed on the host
host_tick_rate                                 210636                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    14264217                       # Number of instructions simulated
sim_ops                                      14620851                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.008119                       # Number of seconds simulated
sim_ticks                                  8118900000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             79.905787                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   69208                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                86612                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                691                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              6835                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             90507                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               8901                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           10403                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1502                       # Number of indirect misses.
system.cpu.branchPred.lookups                  153449                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   24032                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1048                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      950128                       # Number of instructions committed
system.cpu.committedOps                       1009855                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.373688                       # CPI: cycles per instruction
system.cpu.discardedOps                         17851                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             680995                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            144841                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            70944                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1117178                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.421285                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      613                       # number of quiesce instructions executed
system.cpu.numCycles                          2255307                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       613                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  750832     74.35%     74.35% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2478      0.25%     74.60% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     74.60% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     74.60% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     74.60% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     74.60% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     74.60% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     74.60% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     74.60% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     74.60% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     74.60% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     74.60% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     74.60% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     74.60% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     74.60% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     74.60% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     74.60% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     74.60% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     74.60% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     74.60% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     74.60% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     74.60% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     74.60% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     74.60% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     74.60% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     74.60% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     74.60% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     74.60% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     74.60% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     74.60% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     74.60% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     74.60% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     74.60% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     74.60% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     74.60% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     74.60% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     74.60% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     74.60% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     74.60% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     74.60% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     74.60% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     74.60% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     74.60% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     74.60% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     74.60% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     74.60% # Class of committed instruction
system.cpu.op_class_0::MemRead                 155067     15.36%     89.95% # Class of committed instruction
system.cpu.op_class_0::MemWrite                101478     10.05%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1009855                       # Class of committed instruction
system.cpu.quiesceCycles                     10734933                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         1138129                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           38                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1093                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          2435                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  19127790000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  19127790000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  19127790000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  19127790000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              252793                       # Transaction distribution
system.membus.trans_dist::ReadResp             253824                       # Transaction distribution
system.membus.trans_dist::WriteReq              94093                       # Transaction distribution
system.membus.trans_dist::WriteResp             94093                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          589                       # Transaction distribution
system.membus.trans_dist::CleanEvict              484                       # Transaction distribution
system.membus.trans_dist::ReadExReq               324                       # Transaction distribution
system.membus.trans_dist::ReadExResp              325                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            386                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           645                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          938                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          938                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           64                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         2480                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         2782                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        10306                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        15632                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       680986                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       680986                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 697556                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        24704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        24704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         4960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        97984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        13634                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       118370                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     21791408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     21791408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                21934482                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            348433                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000166                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.012901                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  348375     99.98%     99.98% # Request fanout histogram
system.membus.snoop_fanout::1                      58      0.02%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              348433                       # Request fanout histogram
system.membus.reqLayer6.occupancy           792325500                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               9.8                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            13004500                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              881765                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             2473000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  19127790000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           12561680                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1493288894                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             18.4                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1958500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  19127790000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  19127790000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  19127790000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  19127790000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       190464                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       190464                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       523322                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       523322                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio           60                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio           98                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           16                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5380                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4634                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        10306                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::total        16384                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        16400                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        20496                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1355776                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1363968                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total         6144                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1427572                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio           84                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          154                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           23                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5918                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         7282                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        13634                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::total       262144                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       262316                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       327852                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     21692416                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     21823488                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total        98304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     22689778                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2463269875                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             30.3                       # Network utilization (%)
system.acctest.local_bus.numRequests          1533992                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          670                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.13                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   2024868847                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         24.9                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1095482000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         13.5                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  19127790000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  19127790000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  19127790000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       114688                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        51200                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      8072029                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      6054022                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     14126052                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      8072029                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      6054022                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     14126052                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      8072029                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     14126052                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      6054022                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     28252103                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  19127790000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  19127790000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  19127790000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  19127790000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  19127790000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  19127790000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  19127790000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      6054022                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     14126052                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       20180074                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      6054022                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      2081563                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       8135585                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      6054022                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     20180074                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      2081563                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      28315659                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  19127790000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       252173                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       252173                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        88320                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        88320                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         6152                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       673792                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       680986                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       196780                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     21561344                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     21791408                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       397198                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       397198    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       397198                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    843904000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         10.4                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1349179000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         16.6                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  19127790000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0      5550432                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       131072                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total      5878112                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       196608                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma        65708                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       262316                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      1387608                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      1397848                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0        49152                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma         2056                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total        51208                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0    683643351                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     24216088                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     16144059                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total    724003498                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     24216088                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma      8093215                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     32309303                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0    707859439                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     32309303                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     16144059                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total    756312801                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  19127790000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  19127790000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  19127790000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  19127790000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.canny_non_max0_dma       131072                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     30867456                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      5439488                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     36438016                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17629184                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     16252928                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     33882112                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.canny_non_max0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7716864                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       169984                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      7890944                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4407296                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       507904                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      4915200                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.canny_non_max0_dma     16144059                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   3801925877                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    669978445                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4488048381                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   2171375925                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2001863307                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4173239232                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.canny_non_max0_dma     16144059                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   5973301802                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2671841752                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   8661287613                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  19127790000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  19127790000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  19127790000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  19127790000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0.system.acctest.edge_tracking0       242960                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0_dma        16384                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::total       259344                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0.system.acctest.edge_tracking0        81920                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0_dma        65536                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::total       147456                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0.system.acctest.edge_tracking0        60740                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0_dma          512                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::total        61252                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0.system.acctest.edge_tracking0        32768                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::total        34816                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0.system.acctest.edge_tracking0     29925236                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0_dma      2018007                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::total     31943244                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0.system.acctest.edge_tracking0     10090037                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0_dma      8072029                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::total     18162066                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0.system.acctest.edge_tracking0     40015273                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0_dma     10090037                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::total     50105310                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  19127790000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.bytes_read::.acctest.canny_non_max0.system.acctest.canny_non_max0       254016                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::.acctest.edge_tracking0_dma        65536                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::total       319552                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0.system.acctest.canny_non_max0        65536                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0_dma       131072                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::total       196608                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.canny_non_max0.system.acctest.canny_non_max0        63504                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.edge_tracking0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::total        65552                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0.system.acctest.canny_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0_dma         4096                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::total        20480                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.bw_read::.acctest.canny_non_max0.system.acctest.canny_non_max0     31286997                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::.acctest.edge_tracking0_dma      8072029                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::total     39359026                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0.system.acctest.canny_non_max0      8072029                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0_dma     16144059                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::total     24216088                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0.system.acctest.canny_non_max0     39359026                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0_dma     16144059                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.edge_tracking0_dma      8072029                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::total     63575115                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  19127790000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  19127790000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  19127790000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  19127790000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  19127790000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  19127790000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  19127790000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  19127790000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  19127790000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  19127790000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  19127790000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  19127790000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  19127790000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  19127790000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        24704                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1792                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        26496                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        24704                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        24704                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          386                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           28                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          414                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      3042777                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       220720                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        3263496                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      3042777                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      3042777                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      3042777                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       220720                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       3263496                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  19127790000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  19127790000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  19127790000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  19127790000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  19127790000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  19127790000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  19127790000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  19127790000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  19127790000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  19127790000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  19127790000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  19127790000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  19127790000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  19127790000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma          172                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     16121856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          60288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           16199216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        37696                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.edge_tracking0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      5439488                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5690176                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma            4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       251904                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             942                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              253115                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          589                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.edge_tracking0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        84992                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              88909                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        21185                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1985719248                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      2081563                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           7425636                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1995247632                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        4642994                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     24216088                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.edge_tracking0_dma      2018007                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    669978445                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            700855535                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        4642994                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     24237274                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.edge_tracking0_dma      2018007                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2655697693                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      2081563                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          7425636                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2696103167                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       589.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      3076.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.edge_tracking0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    336676.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       941.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001420270000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          155                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          155                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              453666                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              94587                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      253114                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      88909                       # Number of write requests accepted
system.mem_ctrls.readBursts                    253114                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    88909                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    220                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             15800                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             15807                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             15769                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             15781                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             15803                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             15805                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             15816                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             15844                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             15825                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             15799                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            15830                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            15836                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            15796                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            15817                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            15798                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            15768                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5552                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              5543                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5538                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5540                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5548                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5536                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5544                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5551                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5569                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5569                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             5574                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5579                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5570                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5568                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5572                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5558                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.09                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   8248208480                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1264470000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             14886675980                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32615.28                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58865.28                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       185                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   235735                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   82492                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.21                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.78                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                253113                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                88909                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1182                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     368                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     697                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     775                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  222601                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    9003                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    8899                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    8852                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      30                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      39                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     30                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     35                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    221                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     63                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     54                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     43                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  15285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  14601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6678                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1955                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1879                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    876                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    761                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    865                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    761                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    770                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    458                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        23584                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    927.576662                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   838.942709                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   251.624903                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          684      2.90%      2.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          723      3.07%      5.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          391      1.66%      7.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          341      1.45%      9.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          516      2.19%     11.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          345      1.46%     12.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          321      1.36%     14.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          396      1.68%     15.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        19867     84.24%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        23584                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          155                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1631.593548                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1934.352352                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            73     47.10%     47.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            3      1.94%     49.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           18     11.61%     60.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.65%     61.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            3      1.94%     63.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            3      1.94%     65.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           32     20.65%     85.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            2      1.29%     87.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            1      0.65%     87.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            6      3.87%     91.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            7      4.52%     96.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            6      3.87%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           155                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          155                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     573.619355                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    180.370573                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    495.636941                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31             62     40.00%     40.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             2      1.29%     41.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            2      1.29%     42.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            1      0.65%     43.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            1      0.65%     43.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            1      0.65%     44.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.65%     45.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            1      0.65%     45.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::576-607            1      0.65%     46.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            2      1.29%     47.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           81     52.26%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           155                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               16185216                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   14080                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5690304                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                16199152                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5690176                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1993.52                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       700.87                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1995.24                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    700.86                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        21.05                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    15.57                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.48                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    8118760000                       # Total gap between requests
system.mem_ctrls.avgGap                      23737.47                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma          172                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     16107776                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        60224                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        38848                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.edge_tracking0_dma        15360                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      5439488                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 21185.135917427237                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1983985022.601583957672                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 2081562.773282094859                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 7417753.636576383375                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 4784884.651861705817                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 24216088.386357758194                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.edge_tracking0_dma 1891881.905184199801                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 669978445.355897903442                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma            4                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       251904                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          941                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          589                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.edge_tracking0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        84992                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma       201965                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  14799578155                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     45941290                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     40954570                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  25834598000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   4290779385                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.edge_tracking0_dma     46932875                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 138009140250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     50491.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58750.87                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    173363.36                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     43522.39                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  43861796.26                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1396738.08                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.edge_tracking0_dma    183331.54                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1623789.77                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.10                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         11643349.725000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         8126462.400000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        460025531.250000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       123586298.250000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     77746460.400003                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     127280114.137498                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     64715125.200000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       873123341.362506                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        107.542074                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3336423995                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    439320000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4346348005                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  19127790000                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1226                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           613                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     10945482.259380                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    17867800.949690                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          613    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       911250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value    375234500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             613                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12418209375                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   6709580625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  19127790000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       311663                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           311663                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       311663                       # number of overall hits
system.cpu.icache.overall_hits::total          311663                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          386                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            386                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          386                       # number of overall misses
system.cpu.icache.overall_misses::total           386                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     16808750                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     16808750                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     16808750                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     16808750                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       312049                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       312049                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       312049                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       312049                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001237                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001237                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001237                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001237                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43545.984456                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43545.984456                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43545.984456                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43545.984456                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          386                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          386                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          386                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          386                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     16199375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     16199375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     16199375                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     16199375                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001237                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001237                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001237                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001237                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41967.292746                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41967.292746                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41967.292746                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41967.292746                       # average overall mshr miss latency
system.cpu.icache.replacements                    166                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       311663                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          311663                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          386                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           386                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     16808750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     16808750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       312049                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       312049                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001237                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001237                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43545.984456                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43545.984456                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          386                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          386                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     16199375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     16199375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001237                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001237                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41967.292746                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41967.292746                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  19127790000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           456.990095                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1150373                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               166                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           6929.957831                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   456.990095                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.892559                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.892559                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          478                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           29                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          337                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          110                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.933594                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            624484                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           624484                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  19127790000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  19127790000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  19127790000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       249914                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           249914                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       249914                       # number of overall hits
system.cpu.dcache.overall_hits::total          249914                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1272                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1272                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1272                       # number of overall misses
system.cpu.dcache.overall_misses::total          1272                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     98789875                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     98789875                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     98789875                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     98789875                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       251186                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       251186                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       251186                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       251186                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005064                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005064                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005064                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005064                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 77664.996069                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 77664.996069                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 77664.996069                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 77664.996069                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          589                       # number of writebacks
system.cpu.dcache.writebacks::total               589                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          303                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          303                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          303                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          303                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          969                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          969                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          969                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          969                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         6393                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         6393                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     73009750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     73009750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     73009750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     73009750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     13504500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     13504500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003858                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003858                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003858                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003858                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 75345.459236                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 75345.459236                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 75345.459236                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 75345.459236                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2112.388550                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2112.388550                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    907                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       155585                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          155585                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          645                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           645                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     48483125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     48483125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       156230                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       156230                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004129                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004129                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75167.635659                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75167.635659                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          645                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          645                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          620                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          620                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     47487375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     47487375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     13504500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     13504500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004129                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004129                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 73623.837209                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73623.837209                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21781.451613                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21781.451613                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        94329                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          94329                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          627                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          627                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     50306750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     50306750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        94956                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        94956                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006603                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006603                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 80234.051037                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 80234.051037                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          303                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          303                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          324                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          324                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         5773                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         5773                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     25522375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     25522375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003412                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003412                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 78772.762346                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 78772.762346                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  19127790000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           488.274841                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              300225                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               907                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            331.008820                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   488.274841                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.953662                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.953662                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          506                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           49                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          455                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.988281                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1005714                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1005714                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  19127790000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  19127790000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                19127876250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    370                       # Simulator instruction rate (inst/s)
host_mem_usage                                9353948                       # Number of bytes of host memory used
host_op_rate                                      379                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 38544.85                       # Real time elapsed on the host
host_tick_rate                                 210637                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    14264226                       # Number of instructions simulated
sim_ops                                      14620866                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.008119                       # Number of seconds simulated
sim_ticks                                  8118986250                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             79.903251                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   69209                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                86616                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                692                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              6837                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             90508                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               8901                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           10404                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1503                       # Number of indirect misses.
system.cpu.branchPred.lookups                  153455                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   24034                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1048                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      950137                       # Number of instructions committed
system.cpu.committedOps                       1009870                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.373810                       # CPI: cycles per instruction
system.cpu.discardedOps                         17856                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             681009                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            144842                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            70946                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1117272                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.421264                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      613                       # number of quiesce instructions executed
system.cpu.numCycles                          2255445                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       613                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  750840     74.35%     74.35% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2478      0.25%     74.60% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     74.60% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     74.60% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     74.60% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     74.60% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     74.60% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     74.60% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     74.60% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     74.60% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     74.60% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     74.60% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     74.60% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     74.60% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     74.60% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     74.60% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     74.60% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     74.60% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     74.60% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     74.60% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     74.60% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     74.60% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     74.60% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     74.60% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     74.60% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     74.60% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     74.60% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     74.60% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     74.60% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     74.60% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     74.60% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     74.60% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     74.60% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     74.60% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     74.60% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     74.60% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     74.60% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     74.60% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     74.60% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     74.60% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     74.60% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     74.60% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     74.60% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     74.60% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     74.60% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     74.60% # Class of committed instruction
system.cpu.op_class_0::MemRead                 155073     15.36%     89.95% # Class of committed instruction
system.cpu.op_class_0::MemWrite                101478     10.05%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1009870                       # Class of committed instruction
system.cpu.quiesceCycles                     10734933                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         1138173                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           38                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1094                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          2437                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  19127876250                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  19127876250                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  19127876250                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  19127876250                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              252793                       # Transaction distribution
system.membus.trans_dist::ReadResp             253825                       # Transaction distribution
system.membus.trans_dist::WriteReq              94093                       # Transaction distribution
system.membus.trans_dist::WriteResp             94093                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          589                       # Transaction distribution
system.membus.trans_dist::CleanEvict              485                       # Transaction distribution
system.membus.trans_dist::ReadExReq               324                       # Transaction distribution
system.membus.trans_dist::ReadExResp              325                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            386                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           646                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          938                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          938                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           64                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         2480                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         2785                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        10306                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        15635                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       680986                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       680986                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 697559                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        24704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        24704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         4960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        98048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        13634                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       118434                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     21791408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     21791408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                21934546                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            348434                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000166                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.012901                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  348376     99.98%     99.98% # Request fanout histogram
system.membus.snoop_fanout::1                      58      0.02%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              348434                       # Request fanout histogram
system.membus.reqLayer6.occupancy           792328875                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               9.8                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            13004500                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              881765                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             2473000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  19127876250                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           12567430                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1493288894                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             18.4                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1958500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  19127876250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  19127876250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  19127876250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  19127876250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       190464                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       190464                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       523322                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       523322                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio           60                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio           98                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           16                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5380                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4634                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        10306                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::total        16384                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        16400                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        20496                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1355776                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1363968                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total         6144                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1427572                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio           84                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          154                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           23                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5918                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         7282                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        13634                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::total       262144                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       262316                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       327852                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     21692416                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     21823488                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total        98304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     22689778                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2463269875                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             30.3                       # Network utilization (%)
system.acctest.local_bus.numRequests          1533992                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          670                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.13                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   2024868847                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         24.9                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1095482000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         13.5                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  19127876250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  19127876250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  19127876250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       114688                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        51200                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      8071944                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      6053958                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     14125901                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      8071944                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      6053958                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     14125901                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      8071944                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     14125901                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      6053958                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     28251803                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  19127876250                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  19127876250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  19127876250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  19127876250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  19127876250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  19127876250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  19127876250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      6053958                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     14125901                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       20179859                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      6053958                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      2081541                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       8135498                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      6053958                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     20179859                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      2081541                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      28315358                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  19127876250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       252173                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       252173                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        88320                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        88320                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         6152                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       673792                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       680986                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       196780                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     21561344                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     21791408                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       397198                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       397198    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       397198                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    843904000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         10.4                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1349179000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         16.6                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  19127876250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0      5550432                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       131072                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total      5878112                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       196608                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma        65708                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       262316                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      1387608                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      1397848                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0        49152                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma         2056                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total        51208                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0    683636088                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     24215831                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     16143887                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total    723995807                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     24215831                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma      8093129                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     32308960                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0    707851919                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     32308960                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     16143887                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total    756304766                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  19127876250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  19127876250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  19127876250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  19127876250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.canny_non_max0_dma       131072                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     30867456                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      5439488                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     36438016                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17629184                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     16252928                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     33882112                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.canny_non_max0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7716864                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       169984                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      7890944                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4407296                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       507904                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      4915200                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.canny_non_max0_dma     16143887                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   3801885488                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    669971328                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4488000703                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   2171352858                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2001842040                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4173194899                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.canny_non_max0_dma     16143887                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   5973238346                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2671813368                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   8661195602                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  19127876250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  19127876250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  19127876250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  19127876250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0.system.acctest.edge_tracking0       242960                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0_dma        16384                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::total       259344                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0.system.acctest.edge_tracking0        81920                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0_dma        65536                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::total       147456                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0.system.acctest.edge_tracking0        60740                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0_dma          512                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::total        61252                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0.system.acctest.edge_tracking0        32768                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::total        34816                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0.system.acctest.edge_tracking0     29924918                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0_dma      2017986                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::total     31942904                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0.system.acctest.edge_tracking0     10089930                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0_dma      8071944                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::total     18161873                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0.system.acctest.edge_tracking0     40014848                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0_dma     10089930                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::total     50104778                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  19127876250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.bytes_read::.acctest.canny_non_max0.system.acctest.canny_non_max0       254016                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::.acctest.edge_tracking0_dma        65536                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::total       319552                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0.system.acctest.canny_non_max0        65536                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0_dma       131072                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::total       196608                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.canny_non_max0.system.acctest.canny_non_max0        63504                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.edge_tracking0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::total        65552                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0.system.acctest.canny_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0_dma         4096                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::total        20480                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.bw_read::.acctest.canny_non_max0.system.acctest.canny_non_max0     31286665                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::.acctest.edge_tracking0_dma      8071944                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::total     39358608                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0.system.acctest.canny_non_max0      8071944                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0_dma     16143887                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::total     24215831                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0.system.acctest.canny_non_max0     39358608                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0_dma     16143887                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.edge_tracking0_dma      8071944                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::total     63574439                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  19127876250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  19127876250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  19127876250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  19127876250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  19127876250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  19127876250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  19127876250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  19127876250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  19127876250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  19127876250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  19127876250                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  19127876250                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  19127876250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  19127876250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        24704                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1792                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        26496                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        24704                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        24704                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          386                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           28                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          414                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      3042744                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       220717                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        3263462                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      3042744                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      3042744                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      3042744                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       220717                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       3263462                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  19127876250                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  19127876250                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  19127876250                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  19127876250                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  19127876250                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  19127876250                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  19127876250                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  19127876250                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  19127876250                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  19127876250                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  19127876250                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  19127876250                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  19127876250                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  19127876250                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma          172                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     16121856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          60352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           16199280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        37696                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.edge_tracking0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      5439488                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5690176                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma            4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       251904                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             943                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              253116                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          589                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.edge_tracking0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        84992                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              88909                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        21185                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1985698153                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      2081541                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           7433440                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1995234319                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        4642944                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     24215831                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.edge_tracking0_dma      2017986                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    669971328                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            700848089                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        4642944                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     24237016                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.edge_tracking0_dma      2017986                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2655669481                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      2081541                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          7433440                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2696082408                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       589.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      3076.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.edge_tracking0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    336676.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       942.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001420270000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          155                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          155                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              453668                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              94587                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      253115                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      88909                       # Number of write requests accepted
system.mem_ctrls.readBursts                    253115                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    88909                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    220                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             15800                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             15807                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             15769                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             15781                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             15803                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             15805                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             15816                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             15844                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             15825                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             15799                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            15830                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            15837                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            15796                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            15817                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            15798                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            15768                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5552                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              5543                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5538                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5540                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5548                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5536                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5544                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5551                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5569                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5569                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             5574                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5579                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5570                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5568                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5572                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5558                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.09                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   8248208480                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1264475000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             14886702230                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32615.15                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58865.15                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       185                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   235736                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   82492                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.21                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.78                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                253114                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                88909                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1183                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     368                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     697                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     775                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  222601                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    9003                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    8899                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    8852                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      30                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      39                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     30                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     35                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    221                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     63                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     54                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     43                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  15285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  14601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6678                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1955                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1879                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    876                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    761                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    865                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    761                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    770                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    458                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        23584                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    927.576662                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   838.942709                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   251.624903                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          684      2.90%      2.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          723      3.07%      5.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          391      1.66%      7.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          341      1.45%      9.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          516      2.19%     11.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          345      1.46%     12.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          321      1.36%     14.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          396      1.68%     15.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        19867     84.24%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        23584                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          155                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1631.593548                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1934.352352                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            73     47.10%     47.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            3      1.94%     49.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           18     11.61%     60.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.65%     61.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            3      1.94%     63.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            3      1.94%     65.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           32     20.65%     85.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            2      1.29%     87.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            1      0.65%     87.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            6      3.87%     91.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            7      4.52%     96.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            6      3.87%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           155                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          155                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     573.619355                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    180.370573                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    495.636941                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31             62     40.00%     40.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             2      1.29%     41.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            2      1.29%     42.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            1      0.65%     43.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            1      0.65%     43.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            1      0.65%     44.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.65%     45.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            1      0.65%     45.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::576-607            1      0.65%     46.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            2      1.29%     47.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           81     52.26%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           155                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               16185280                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   14080                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5690304                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                16199216                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5690176                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1993.51                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       700.86                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1995.23                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    700.85                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        21.05                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    15.57                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.48                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    8118955625                       # Total gap between requests
system.mem_ctrls.avgGap                      23737.97                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma          172                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     16107776                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        60288                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        38848                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.edge_tracking0_dma        15360                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      5439488                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 21184.910862486064                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1983963946.237746238708                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 2081540.660325665725                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 7425557.593474185094                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 4784833.820848015137                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 24215831.132858488709                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.edge_tracking0_dma 1891861.807254569605                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 669971328.009084939957                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma            4                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       251904                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          942                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          589                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.edge_tracking0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        84992                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma       201965                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  14799578155                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     45941290                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     40980820                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  25834598000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   4290779385                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.edge_tracking0_dma     46932875                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 138009140250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     50491.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58750.87                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    173363.36                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     43504.06                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  43861796.26                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1396738.08                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.edge_tracking0_dma    183331.54                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1623789.77                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.10                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         11643349.725000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         8126462.400000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           460027350                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       123586298.250000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     77746460.400003                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     127282445.474998                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     64715125.200000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       873127491.450006                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        107.541442                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3336423995                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    439320000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4346434255                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  19127876250                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1226                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           613                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     10945482.259380                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    17867800.949690                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          613    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       911250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value    375234500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             613                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12418295625                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   6709580625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  19127876250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       311674                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           311674                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       311674                       # number of overall hits
system.cpu.icache.overall_hits::total          311674                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          386                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            386                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          386                       # number of overall misses
system.cpu.icache.overall_misses::total           386                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     16808750                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     16808750                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     16808750                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     16808750                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       312060                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       312060                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       312060                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       312060                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001237                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001237                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001237                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001237                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43545.984456                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43545.984456                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43545.984456                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43545.984456                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          386                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          386                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          386                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          386                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     16199375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     16199375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     16199375                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     16199375                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001237                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001237                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001237                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001237                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41967.292746                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41967.292746                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41967.292746                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41967.292746                       # average overall mshr miss latency
system.cpu.icache.replacements                    166                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       311674                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          311674                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          386                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           386                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     16808750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     16808750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       312060                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       312060                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001237                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001237                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43545.984456                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43545.984456                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          386                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          386                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     16199375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     16199375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001237                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001237                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41967.292746                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41967.292746                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  19127876250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           456.990319                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4303321                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               644                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           6682.175466                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   456.990319                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.892559                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.892559                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          478                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           29                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          337                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          110                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.933594                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            624506                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           624506                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  19127876250                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  19127876250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  19127876250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       249919                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           249919                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       249919                       # number of overall hits
system.cpu.dcache.overall_hits::total          249919                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1273                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1273                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1273                       # number of overall misses
system.cpu.dcache.overall_misses::total          1273                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     98850500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     98850500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     98850500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     98850500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       251192                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       251192                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       251192                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       251192                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005068                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005068                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005068                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005068                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 77651.610369                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 77651.610369                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 77651.610369                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 77651.610369                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          589                       # number of writebacks
system.cpu.dcache.writebacks::total               589                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          303                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          303                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          303                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          303                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          970                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          970                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          970                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          970                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         6393                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         6393                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     73068875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     73068875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     73068875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     73068875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     13504500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     13504500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003862                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003862                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003862                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003862                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 75328.737113                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 75328.737113                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 75328.737113                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 75328.737113                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2112.388550                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2112.388550                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    908                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       155590                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          155590                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          646                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           646                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     48543750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     48543750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       156236                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       156236                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004135                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004135                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75145.123839                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75145.123839                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          646                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          646                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          620                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          620                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     47546500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     47546500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     13504500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     13504500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004135                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004135                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 73601.393189                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73601.393189                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21781.451613                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21781.451613                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        94329                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          94329                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          627                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          627                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     50306750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     50306750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        94956                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        94956                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006603                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006603                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 80234.051037                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 80234.051037                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          303                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          303                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          324                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          324                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         5773                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         5773                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     25522375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     25522375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003412                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003412                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 78772.762346                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 78772.762346                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  19127876250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           488.275030                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              532546                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1414                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            376.623762                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   488.275030                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.953662                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.953662                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          506                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           49                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          454                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.988281                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1005739                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1005739                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  19127876250                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  19127876250                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
