{"George Kurian": [0, ["Locality-aware data replication in the Last-Level Cache", ["George Kurian", "Srinivas Devadas", "Omer Khan"], "https://doi.org/10.1109/HPCA.2014.6835921", 12, "hpca", 2014]], "Zhe Wang": [3.4817302321243915e-06, ["Adaptive placement and migration policy for an STT-RAM-based hybrid cache", ["Zhe Wang", "Daniel A. Jimenez", "Cong Xu", "Guangyu Sun", "Yuan Xie"], "https://doi.org/10.1109/HPCA.2014.6835933", 12, "hpca", 2014]], "Junwhan Ahn": [0.8861767500638962, ["DASCA: Dead Write Prediction Assisted STT-RAM Cache Architecture", ["Junwhan Ahn", "Sungjoo Yoo", "Kiyoung Choi"], "https://doi.org/10.1109/HPCA.2014.6835944", 12, "hpca", 2014]], "Cedric Nugteren": [0, ["A detailed GPU cache model based on reuse distance theory", ["Cedric Nugteren", "Gert-Jan van den Braak", "Henk Corporaal", "Henri E. Bal"], "https://doi.org/10.1109/HPCA.2014.6835955", 12, "hpca", 2014]], "David J. Palframan": [0, ["Precision-aware soft error protection for GPUs", ["David J. Palframan", "Nam Sung Kim", "Mikko H. Lipasti"], "https://doi.org/10.1109/HPCA.2014.6835966", 11, "hpca", 2014]], "Raghuraman Balasubramanian": [0, ["Understanding the impact of gate-level physical reliability effects on whole program execution", ["Raghuraman Balasubramanian", "Karthikeyan Sankaralingam"], "https://doi.org/10.1109/HPCA.2014.6835976", 12, "hpca", 2014]], "Ulya R. Karpuzcu": [0, ["Accordion: Toward soft Near-Threshold Voltage Computing", ["Ulya R. Karpuzcu", "Ismail Akturk", "Nam Sung Kim"], "https://doi.org/10.1109/HPCA.2014.6835977", 12, "hpca", 2014]], "Aditya Agrawal": [0, ["Mosaic: Exploiting the spatial locality of process variation to reduce refresh energy in on-chip eDRAM modules", ["Aditya Agrawal", "Amin Ansari", "Josep Torrellas"], "https://doi.org/10.1109/HPCA.2014.6835978", 12, "hpca", 2014]], "Ruirui C. Huang": [0, ["Low-overhead and high coverage run-time race detection through selective meta-data management", ["Ruirui C. Huang", "Erik Halberg", "Andrew Ferraiuolo", "G. Edward Suh"], "https://doi.org/10.1109/HPCA.2014.6835979", 12, "hpca", 2014]], "Sotiria Fytraki": [0, ["FADE: A programmable filtering accelerator for instruction-grain monitoring", ["Sotiria Fytraki", "Evangelos Vlachos", "Yusuf Onur Kocberber", "Babak Falsafi", "Boris Grot"], "https://doi.org/10.1109/HPCA.2014.6835922", 12, "hpca", 2014]], "Shanxiang Qi": [0, ["Dynamically detecting and tolerating IF-Condition Data Races", ["Shanxiang Qi", "Abdullah Muzahid", "Wonsun Ahn", "Josep Torrellas"], "https://doi.org/10.1109/HPCA.2014.6835923", 12, "hpca", 2014]], "Wenli Zheng": [0, ["Exploiting thermal energy storage to reduce data center capital and operating expenses", ["Wenli Zheng", "Kai Ma", "Xiaorui Wang"], "https://doi.org/10.1109/HPCA.2014.6835924", 10, "hpca", 2014]], "Daniel Wong": [0, ["Implications of high energy proportional servers on cluster-wide energy proportionality", ["Daniel Wong", "Murali Annavaram"], "https://doi.org/10.1109/HPCA.2014.6835925", 12, "hpca", 2014]], "Marisabel Guevara": [0, ["Strategies for anticipating risk in heterogeneous system design", ["Marisabel Guevara", "Benjamin Lubin", "Benjamin C. Lee"], "https://doi.org/10.1109/HPCA.2014.6835926", 11, "hpca", 2014]], "Marco Elver": [0, ["TSO-CC: Consistency directed cache coherence for TSO", ["Marco Elver", "Vijay Nagarajan"], "https://doi.org/10.1109/HPCA.2014.6835927", 12, "hpca", 2014]], "Socrates Demetriades": [0, ["Stash directory: A scalable directory for many-core coherence", ["Socrates Demetriades", "Sangyeun Cho"], "https://doi.org/10.1109/HPCA.2014.6835928", 12, "hpca", 2014]], "Blake A. Hechtman": [0, ["QuickRelease: A throughput-oriented approach to release consistency on GPUs", ["Blake A. Hechtman", "Shuai Che", "Derek R. Hower", "Yingying Tian", "Bradford M. Beckmann", "Mark D. Hill", "Steven K. Reinhardt", "David A. Wood"], "https://doi.org/10.1109/HPCA.2014.6835930", 12, "hpca", 2014]], "Jesse Elwell": [0, ["A Non-Inclusive Memory Permissions architecture for protection against cross-layer attacks", ["Jesse Elwell", "Ryan Riley", "Nael B. Abu-Ghazaleh", "Dmitry Ponomarev"], "https://doi.org/10.1109/HPCA.2014.6835931", 12, "hpca", 2014]], "Christopher W. Fletcher": [0, ["Suppressing the Oblivious RAM timing channel while making information leakage and program efficiency trade-offs", ["Christopher W. Fletcher", "Ling Ren", "Xiangyao Yu", "Marten van Dijk", "Omer Khan", "Srinivas Devadas"], "https://doi.org/10.1109/HPCA.2014.6835932", 12, "hpca", 2014]], "Yao Wang": [0.003561058547347784, ["Timing channel protection for a shared memory controller", ["Yao Wang", "Andrew Ferraiuolo", "G. Edward Suh"], "https://doi.org/10.1109/HPCA.2014.6835934", 12, "hpca", 2014]], "Amro Awad": [0, ["STM: Cloning the spatial and temporal memory access behavior", ["Amro Awad", "Yan Solihin"], "https://doi.org/10.1109/HPCA.2014.6835935", 11, "hpca", 2014]], "Ahmed ElTantawy": [0, ["A scalable multi-path microarchitecture for efficient GPU control flow", ["Ahmed ElTantawy", "Jessica Wenjie Ma", "Mike OConnor", "Tor M. Aamodt"], "https://doi.org/10.1109/HPCA.2014.6835936", 12, "hpca", 2014]], "Minseok Lee": [0.9736575782299042, ["Improving GPGPU resource utilization through alternative thread block scheduling", ["Minseok Lee", "Seokwoo Song", "Joosik Moon", "John Kim", "Woong Seo", "Yeon-Gon Cho", "Soojung Ryu"], "https://doi.org/10.1109/HPCA.2014.6835937", 12, "hpca", 2014]], "Wenhao Jia": [0, ["MRPB: Memory request prioritization for massively parallel processors", ["Wenhao Jia", "Kelly A. Shaw", "Margaret Martonosi"], "https://doi.org/10.1109/HPCA.2014.6835938", 12, "hpca", 2014]], "Ping Xiang": [0, ["Warp-level divergence in GPUs: Characterization, impact, and mitigation", ["Ping Xiang", "Yi Yang", "Huiyang Zhou"], "https://doi.org/10.1109/HPCA.2014.6835939", 12, "hpca", 2014]], "Lizhong Chen": [0, ["MP3: Minimizing performance penalty for power-gating of Clos network-on-chip", ["Lizhong Chen", "Lihang Zhao", "Ruisheng Wang", "Timothy Mark Pinkston"], "https://doi.org/10.1109/HPCA.2014.6835940", 12, "hpca", 2014]], "Jae-Yeon Won": [0.9948899447917938, ["Up by their bootstraps: Online learning in Artificial Neural Networks for CMP uncore power management", ["Jae-Yeon Won", "Xi Chen", "Paul Gratz", "Jiang Hu", "Vassos Soteriou"], "https://doi.org/10.1109/HPCA.2014.6835941", 12, "hpca", 2014]], "Dominic DiTomaso": [0, ["QORE: A fault tolerant network-on-chip architecture with power-efficient quad-function channel (QFC) buffers", ["Dominic DiTomaso", "Avinash Karanth Kodi", "Ahmed Louri"], "https://doi.org/10.1109/HPCA.2014.6835942", 12, "hpca", 2014]], "Hanjoon Kim": [0.8871482461690903, ["Transportation-network-inspired network-on-chip", ["Hanjoon Kim", "Gwangsun Kim", "Seung Ryoul Maeng", "Hwasoo Yeo", "John Kim"], "https://doi.org/10.1109/HPCA.2014.6835943", 12, "hpca", 2014]], "Mingli Xie": [0, ["Improving system throughput and fairness simultaneously in shared memory CMP systems via Dynamic Bank Partitioning", ["Mingli Xie", "Dong Tong", "Kan Huang", "Xu Cheng"], "https://doi.org/10.1109/HPCA.2014.6835945", 12, "hpca", 2014]], "Kevin Kai-Wei Chang": [1.4924162597297605e-17, ["Improving DRAM performance by parallelizing refreshes with accesses", ["Kevin Kai-Wei Chang", "Donghyuk Lee", "Zeshan Chishti", "Alaa R. Alameldeen", "Chris Wilkerson", "Yoongu Kim", "Onur Mutlu"], "https://doi.org/10.1109/HPCA.2014.6835946", 12, "hpca", 2014]], "Tao Zhang": [0, ["CREAM: A Concurrent-Refresh-Aware DRAM Memory architecture", ["Tao Zhang", "Matthew Poremba", "Cong Xu", "Guangyu Sun", "Yuan Xie"], "https://doi.org/10.1109/HPCA.2014.6835947", 12, "hpca", 2014]], "Wei Wang": [0.00018742435349849984, ["DraMon: Predicting memory bandwidth usage of multi-threaded programs with high accuracy and low overhead", ["Wei Wang", "Tanima Dey", "Jack W. Davidson", "Mary Lou Soffa"], "https://doi.org/10.1109/HPCA.2014.6835948", 12, "hpca", 2014]], "Meng Zhang": [0, ["PVCoherence: Designing flat coherence protocols for scalable verification", ["Meng Zhang", "Jesse D. Bingham", "John Erickson", "Daniel J. Sorin"], "https://doi.org/10.1109/HPCA.2014.6835949", 12, "hpca", 2014]], "Dibakar Gope": [0, ["Atomic SC for simple in-order processors", ["Dibakar Gope", "Mikko H. Lipasti"], "https://doi.org/10.1109/HPCA.2014.6835950", 12, "hpca", 2014]], "Yutao Liu": [0, ["Concurrent and consistent virtual machine introspection with hardware transactional memory", ["Yutao Liu", "Yubin Xia", "Haibing Guan", "Binyu Zang", "Haibo Chen"], "https://doi.org/10.1109/HPCA.2014.6835951", 12, "hpca", 2014]], "Arthur Perais": [0, ["Practical data value speculation for future high-end processors", ["Arthur Perais", "Andre Seznec"], "https://doi.org/10.1109/HPCA.2014.6835952", 12, "hpca", 2014]], "Amin Ansari": [0, ["Tangle: Route-oriented dynamic voltage minimization for variation-afflicted, energy-efficient on-chip networks", ["Amin Ansari", "Asit K. Mishra", "Jianping Xu", "Josep Torrellas"], "https://doi.org/10.1109/HPCA.2014.6835953", 12, "hpca", 2014]], "Samira Manabi Khan": [0, ["Improving cache performance using read-write partitioning", ["Samira Manabi Khan", "Alaa R. Alameldeen", "Chris Wilkerson", "Onur Mutlu", "Daniel A. Jimenez"], "https://doi.org/10.1109/HPCA.2014.6835954", 12, "hpca", 2014]], "Wongyu Shin": [0.48471544682979584, ["NUAT: A non-uniform access time memory controller", ["Wongyu Shin", "Jeongmin Yang", "Jungwhan Choi", "Lee-Sup Kim"], "https://doi.org/10.1109/HPCA.2014.6835956", 12, "hpca", 2014]], "Tomas Karnagel": [0, ["Improving in-memory database index performance with Intel\u00ae Transactional Synchronization Extensions", ["Tomas Karnagel", "Roman Dementiev", "Ravi Rajwar", "Konrad Lai", "Thomas Legler", "Benjamin Schlegel", "Wolfgang Lehner"], "https://doi.org/10.1109/HPCA.2014.6835957", 12, "hpca", 2014]], "Lei Wang": [0.001596404006704688, ["BigDataBench: A big data benchmark suite from internet services", ["Lei Wang", "Jianfeng Zhan", "Chunjie Luo", "Yuqing Zhu", "Qiang Yang", "Yongqiang He", "Wanling Gao", "Zhen Jia", "Yingjie Shi", "Shujie Zhang", "Chen Zheng", "Gang Lu", "Kent Zhan", "Xiaona Li", "Bizhu Qiu"], "https://doi.org/10.1109/HPCA.2014.6835958", 12, "hpca", 2014]], "Philip G. Emma": [0, ["3D stacking of high-performance processors", ["Philip G. Emma", "Alper Buyuktosunoglu", "Michael B. Healy", "Krishnan Kailas", "Valentin Puente", "Roy Yu", "Allan Hartstein", "Pradip Bose", "Jaime H. Moreno"], "https://doi.org/10.1109/HPCA.2014.6835959", 12, "hpca", 2014]], "Sudarsun Kannan": [0, ["Reducing the cost of persistence for nonvolatile heaps in end user devices", ["Sudarsun Kannan", "Ada Gavrilovska", "Karsten Schwan"], "https://doi.org/10.1109/HPCA.2014.6835960", 12, "hpca", 2014]], "Myoungsoo Jung": [0.9999299943447113, ["Sprinkler: Maximizing resource utilization in many-chip solid state disks", ["Myoungsoo Jung", "Mahmut T. Kandemir"], "https://doi.org/10.1109/HPCA.2014.6835961", 12, "hpca", 2014]], "Kai Zhao": [0, ["Over-clocked SSD: Safely running beyond flash memory chip I/O clock specs", ["Kai Zhao", "Kalyana S. Venkataraman", "Xuebin Zhang", "Jiangpeng Li", "Ning Zheng", "Tong Zhang"], "https://doi.org/10.1109/HPCA.2014.6835962", 10, "hpca", 2014]], "Youngsok Kim": [0.045930770225822926, ["GPUdmm: A high-performance and memory-oblivious GPU architecture using dynamic memory management", ["Youngsok Kim", "Jaewon Lee", "Jae-Eon Jo", "Jangwoo Kim"], "https://doi.org/10.1109/HPCA.2014.6835963", 12, "hpca", 2014]], "Binh Pham": [0, ["Increasing TLB reach by exploiting clustering in page translations", ["Binh Pham", "Abhishek Bhattacharjee", "Yasuko Eckert", "Gabriel H. Loh"], "https://doi.org/10.1109/HPCA.2014.6835964", 10, "hpca", 2014]], "Jason Power": [0, ["Supporting x86-64 address translation for 100s of GPU lanes", ["Jason Power", "Mark D. Hill", "David A. Wood"], "https://doi.org/10.1109/HPCA.2014.6835965", 11, "hpca", 2014]], "Opeoluwa Matthews": [0, ["Scalably verifiable dynamic power management", ["Opeoluwa Matthews", "Meng Zhang", "Daniel J. Sorin"], "https://doi.org/10.1109/HPCA.2014.6835967", 12, "hpca", 2014]], "Mitchell Hayenga": [0, ["Revolver: Processor architecture for power efficient loop execution", ["Mitchell Hayenga", "Vignyan Reddy Kothinti Naresh", "Mikko H. Lipasti"], "https://doi.org/10.1109/HPCA.2014.6835968", 12, "hpca", 2014]], "David Lo": [0, ["Dynamic management of TurboMode in modern multi-core chips", ["David Lo", "Christos Kozyrakis"], "https://doi.org/10.1109/HPCA.2014.6835969", 11, "hpca", 2014]], "Nagesh B. Lakshminarayana": [0, ["Spare register aware prefetching for graph algorithms on GPUs", ["Nagesh B. Lakshminarayana", "Hyesoon Kim"], "https://doi.org/10.1109/HPCA.2014.6835970", 12, "hpca", 2014]], "Seth H. Pugsley": [0, ["Sandbox Prefetching: Safe run-time evaluation of aggressive prefetchers", ["Seth H. Pugsley", "Zeshan Chishti", "Chris Wilkerson", "Peng-fei Chuang", "Robert L. Scott", "Aamer Jaleel", "Shih-Lien Lu", "Kingsum Chow", "Rajeev Balasubramonian"], "https://doi.org/10.1109/HPCA.2014.6835971", 12, "hpca", 2014]], "Ali Shafiee": [0, ["MemZip: Exploring unconventional benefits from memory compression", ["Ali Shafiee", "Meysam Taassori", "Rajeev Balasubramonian", "Al Davis"], "https://doi.org/10.1109/HPCA.2014.6835972", 12, "hpca", 2014]], "Hung-Wei Tseng": [0, ["CDTT: Compiler-generated data-triggered threads", ["Hung-Wei Tseng", "Dean M. Tullsen"], "https://doi.org/10.1109/HPCA.2014.6835973", 12, "hpca", 2014]], "Raj Parihar": [0, ["Accelerating decoupled look-ahead via weak dependence removal: A metaheuristic approach", ["Raj Parihar", "Michael C. Huang"], "https://doi.org/10.1109/HPCA.2014.6835974", 16, "hpca", 2014]], "Wim Heirman": [0, ["Undersubscribed threading on clustered cache architectures", ["Wim Heirman", "Trevor E. Carlson", "Kenzo Van Craeynest", "Ibrahim Hur", "Aamer Jaleel", "Lieven Eeckhout"], "https://doi.org/10.1109/HPCA.2014.6835975", 12, "hpca", 2014]]}