[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of LMZ31710RVQR production of TEXAS INSTRUMENTS from the text:LMZ31710 \nPWRGD SENSE+VOUT PVIN \nVIN \nINH/UVLO \nRT/CLK VADJ \nSS/TR \nSTSEL \nAGND PGND CIN \nRSET COUT VOUT VIN \nRRT SYNC_OUT ISHARE \nProduct\nFolder\nOrder\nNow\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nReference\nDesign\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, useinsafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.LMZ31710\nSNVS987F –JULY 2013 –REVISED MAY 2020\nLMZ31710 10-APower Module With2.95-V to17-VInputandCurrent Sharing\ninQFNPackage\n11Features\n1•Complete integrated power solution\n–Small footprint, low-profile design\n–Pincompatible with LMZ31707 andLMZ31704\n–10-mm ×10-mm ×4.3-mm package\n•Efficiencies upto95%\n•Eco-Mode ™andlight load efficiency (LLE)\n•Wide-output voltage adjust\n0.6Vto5.5V,With 1%reference accuracy\n•Supports parallel operation forhigher current\n•Optional split power railallows\ninput voltage down to2.95 V\n•Adjustable switching frequency\n(200 kHzto1.2MHz)\n•Synchronizes toanexternal clock\n•Provides 180°out-of-phase clock signal\n•Adjustable slow start\n•Output voltage sequencing andtracking\n•Power-good output\n•Programmable undervoltage lockout (UVLO)\n•Overcurrent andovertemperature protection\n•Prebias output start-up\n•Operating temperature range: –40°Cto+85°C\n•Enhanced thermal performance: 13.3°C/W\n•Meets EN55022 Class Bemissions\n-integrated shielded inductor\n•Create acustom design using theLMZ31710 with\ntheWEBENCH ®Power Designer\n2Applications\n•Broadband andcommunications infrastructure\n•Automated testandmedical equipment\n•Compact PCI/PCIExpress /PXIexpress\n•DSP andFPGA point-of-load applications3Description\nThe LMZ31710 power module isaneasy-to-use\nintegrated power solution that combines a10-A\nDC/DC converter with power MOSFETs, ashielded\ninductor, and passives into alow-profile QFN\npackage. This total power solution allows asfewas\nthree external components and eliminates theloop\ncompensation andmagnetics partselection process.\nThe 10×10×4.3mm QFN package iseasy to\nsolder onto aprinted circuit board and allows a\ncompact point-of-load design. The device achieves\ngreater than 95% efficiency and excellent power\ndissipation capability with athermal impedance of\n13.3°C/W. TheLMZ31710 offers theflexibility andthe\nfeature setofadiscrete point-of-load design and is\nideal forpowering awide range ofICsand systems.\nAdvanced packaging technology affords arobust and\nreliable power solution compatible with standard QFN\nmounting andtesting techniques.\nDevice Information(1)\nPART NUMBER PACKAGE BODY SIZE (NOM)\nLMZ31710 RVQ (42) 10.00 mm×10.00 mm\n(1)Forallavailable packages, see theorderable addendum at\ntheendofthedata sheet.\nSimplified Application\n2LMZ31710\nSNVS987F –JULY 2013 –REVISED MAY 2020 www.ti.com\nProduct Folder Links: LMZ31710Submit Documentation Feedback Copyright ©2013 –2020, Texas Instruments IncorporatedTable ofContents\n1Features .................................................................. 1\n2Applications ........................................................... 1\n3Description ............................................................. 1\n4Revision History ..................................................... 2\n5PinConfiguration andFunctions ......................... 3\n6Specifications ......................................................... 5\n6.1 Absolute Maximum Ratings ...................................... 5\n6.2 ESD Ratings ............................................................ 5\n6.3 Recommended Operating Conditions ....................... 5\n6.4 Thermal Information .................................................. 6\n6.5 Electrical Characteristics .......................................... 6\n6.6 Typical Characteristics (PVIN=VIN=12V).............. 8\n6.7 Typical Characteristics (PVIN=VIN=5V)............... 9\n6.8 Typical Characteristics (PVIN=3.3V,VIN=5V)...10\n7Detailed Description ............................................ 11\n7.1 Overview ................................................................. 11\n7.2 Functional Block Diagram ....................................... 11\n7.3 Feature Description ................................................. 12\n7.4 Device Functional Modes ........................................ 248Application andImplementation ........................ 26\n8.1 Application Information ............................................ 26\n8.2 Typical Application .................................................. 26\n8.3 Additional Application Schematics .......................... 27\n9Power Supply Recommendations ...................... 28\n10Layout ................................................................... 29\n10.1 Layout Considerations .......................................... 29\n10.2 Layout Examples ................................................... 29\n11Device andDocumentation Support ................. 31\n11.1 Device Support ...................................................... 31\n11.2 Documentation Support ........................................ 31\n11.3 Receiving Notification ofDocumentation Updates 31\n11.4 Support Resources ............................................... 31\n11.5 Trademarks ........................................................... 31\n11.6 Electrostatic Discharge Caution ............................ 32\n11.7 Glossary ................................................................ 32\n12Mechanical, Packaging, andOrderable\nInformation ........................................................... 32\n12.1 Tape andReel Information ................................... 32\n4Revision History\nChanges from Revision E(December 2019) toRevision F Page\n•Updated Table 7with correct values ................................................................................................................................... 23\nChanges from Revision D(April 2019) toRevision E Page\n•Added VOUTRange values under different IOUTconditions inTable 7.................................................................................. 23\nChanges from Revision C(April 2018) toRevision D Page\n•Corrected TBD values inSynchronization Frequency vsOutput Voltage Table .................................................................. 23\nChanges from Revision B(June 2017) toRevision C Page\n•Added WEBENCH ®design links fortheLMZ31710 ............................................................................................................. 1\n•Increased thepeak reflow temperature andmaximum number ofreflows toJEDEC specifications forimproved\nmanufacturability. .................................................................................................................................................................... 5\nChanges from Revision A(July 2013) toRevision B Page\n•Changed Device Information andPinConfiguration andFunctions sections, ESD Rating table, Feature Description ,\nDevice Functional Modes ,Application andImplementation ,Power Supply Recommendations ,Layout ,Device and\nDocumentation Support ,andMechanical, Packaging, andOrderable Information sections ................................................ 1\n•Added peak reflow andmaximum number ofreflows information ........................................................................................ 5\n1\n2\n3\n4\n5\n6\n7\n8\n9\n10 \n11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 \nINH/UVLO \nPWRGD OCP_SEL \nDNC \nRT/CLK VIN \nSS/TR STSEL \nISHARE ILIM \nSYNC_OUT \nPVIN SENSE+\nVADJ \nAGND AGND PVIN \nPVINPVIN\nPGNDPHPHVOUT \nPH \nPGND\n40 \n41 \n42 VOUTVOUTVOUTVOUTVOUT\nPGNDPGND \nDNC \nPGND DNC \nPH \nPVIN\nPHPHPHPHPH\n3LMZ31710\nwww.ti.com SNVS987F –JULY 2013 –REVISED MAY 2020\nProduct Folder Links: LMZ31710Submit Documentation Feedback Copyright ©2013 –2020, Texas Instruments Incorporated5PinConfiguration andFunctions\nRVQ Package\n42-Pin B3QFN\n(Top View)\nPinFunctions\nPIN\nTYPE DESCRIPTION\nNAME NO.\nAGND2\n-Zero voltreference fortheanalog control circuit. These pins arenotconnected together internal tothe\ndevice andmust beconnected tooneanother using anAGND plane ofthePCB. These pins are\nassociated with theinternal analog ground (AGND) ofthedevice. Keep AGND separate from PGND,\nasasingle connection ismade internal tothedevice. See Layout .23\nPGND20\n-This isthereturn current path forthepower stage ofthedevice. Connect these pins totheload andto\nthebypass capacitors associated with PVIN andVOUT. Keep PGND separate from AGND, asasingle\nconnection ismade internal tothedevice.21\n31\n32\n33\nVIN 3 IInput bias voltage pin.Supplies thecontrol circuitry ofthepower converter. Connect thispintothe\ninput bias supply. Connect bypass capacitors between thispinandPGND.\n4LMZ31710\nSNVS987F –JULY 2013 –REVISED MAY 2020 www.ti.com\nProduct Folder Links: LMZ31710Submit Documentation Feedback Copyright ©2013 –2020, Texas Instruments IncorporatedPinFunctions (continued)\nPIN\nTYPE DESCRIPTION\nNAME NO.\nPVIN1\nIInput switching voltage. Supplies voltage tothepower switches oftheconverter. Connect these pins to\ntheinput supply. Connect bypass capacitors between these pins andPGND.11\n12\n39\n40\nVOUT34\nOOutput voltage. These pins areconnected totheinternal output inductor. Connect these pins tothe\noutput load andconnect external bypass capacitors between these pins andPGND.35\n36\n37\n38\n41\nPH10\nOPhase switch node. These pins must beconnected tooneanother using asmall copper island under\nthedevice forthermal relief. Donotplace anyexternal component onthese pins ortiethem toapinof\nanother function.13\n14\n15\n16\n17\n18\n19\n42\nDNC5\n-DoNotConnect. Donotconnect these pins toAGND, toanother DNC pin,ortoanyother voltage.\nThese pins areconnected tointernal circuitry. Each pinmust besoldered toanisolated pad.9\n24\nISHARE 25 OCurrent share pin.Connect thispintotheISHARE pinoftheother LMZ31710 when paralleling multiple\nLMZ31710 devices. When unused, treat thispinasaDoNotConnect (DNC) andleave itisolated from\nallother signals orground.\nOCP_SEL 4 IOvercurrent protection select pin.Leave thispinopen forhiccup mode operation. Connect thispinto\nAGND forcycle-by-cycle operation. See theOvercurrent Protection section formore details.\nILIM 6 ICurrent limit pin.Leave thispinopen forfullcurrent limit threshold. Connect thispintoAGND toreduce\nthecurrent limit threshold byapproximately 3A.\nSYNC_OU\nT7 O Synchronization output pin.Provides a180°out-of-phase clock signal.\nPWRGD 8 OPower Good flagpin.This open drain output asserts lowiftheoutput voltage ismore than\napproximately ±6%outofregulation. Apullup resistor isrequired.\nRT/CLK 22 IThis pinisconnected toaninternal frequency setting resistor which sets thedefault switching\nfrequency. Anexternal resistor canbeconnected from thispintoAGND toincrease thefrequency.\nThis pincanalso beused tosynchronize toanexternal clock.\nVADJ 26 I Connecting aresistor between thispinandAGND sets theoutput voltage.\nSENSE+ 27 ORemote sense connection. This pinmust beconnected toVOUT attheload oratthedevice pins.\nConnect thispintoVOUT attheload forimproved regulation.\nSS/TR 28 ISlow-start andtracking pin.Connecting anexternal capacitor tothispinadjusts theoutput voltage rise\ntime. Avoltage applied tothispinallows fortracking andsequencing control.\nSTSEL 29 ISlow start ortrack feature select. Connect thispintoAGND toenable theinternal SScapacitor. Leave\nthispinopen toenable theTRfeature.\nINH/UVLO 30 IInhibit andUVLO adjust pin.Use anopen drain oropen collector logic device toground thispinto\ncontrol theINHfunction. Aresistor divider between thispin,AGND, andPVIN/VIN sets theUVLO\nvoltage.\n5LMZ31710\nwww.ti.com SNVS987F –JULY 2013 –REVISED MAY 2020\nProduct Folder Links: LMZ31710Submit Documentation Feedback Copyright ©2013 –2020, Texas Instruments Incorporated(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly, which donotimply functional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended\nOperating Conditions .Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.\n(2) See thetemperature derating curves intheTypical Characteristics section forthermal information.\n(3) Forsoldering specifications, refer totheSoldering Requirements forBQFN Packages application note.\n(4) Devices with adate code prior toweek 142018 (1814) have apeak reflow case temperature of240°Cwith amaximum ofonereflow.6Specifications\n6.1 Absolute Maximum Ratings\nover operating free-air temperature range (unless otherwise noted)(1)\nMIN MAX UNIT\nInput voltageVIN, PVIN –0.3 20 V\nINH/UVLO, PWRGD, RT/CLK, SENSE+ –0.3 6 V\nILIM, VADJ, SS/TR, STSEL, SYNC_OUT, ISHARE, OCP_SEL –0.3 3 V\nOutput voltagePH –1.0 20 V\nPH10ns Transient –3.0 20 V\nVOUT –0.3 10 V\nSource currentRT/CLK, INH/UVLO ±100 µA\nPH current limit A\nSink currentPH current limit A\nPVIN current limit A\nPWRGD –0.1 2 mA\nOperating junction temperature –40 125(2)°C\nStorage temperature, Tstg –65 150 °C\nPeak Reflow Case Temperature(3)245(4)°C\nMaximum Number ofReflows Allowed(3)3(4)\nMechanical shock Mil-STD-883D, Method 2002.3, 1msec, 1/2sine, mounted 1500\nG\nMechanical vibration Mil-STD-883D, Method 2007.2, 20-2000 Hz 20\n(1) JEDEC document JEP155 states that500-V HBM allows safe manufacturing with astandard ESD control process.\n(2) JEDEC document JEP157 states that250-V CDM allows safe manufacturing with astandard ESD control process.6.2 ESD Ratings\nVALUE UNIT\nV(ESD)Electrostatic\ndischargeHuman-body model (HBM), perANSI/ESDA/JEDEC JS-001(1)±1500\nV\nCharged-device model (CDM), perJEDEC specification JESD22-C101(2)±1000\n6.3 Recommended Operating Conditions\nover operating free-air temperature range (unless otherwise noted)\nMIN NOM MAX UNIT\nInput switching voltage, PVIN 2.95 17 V\nInput bias voltage, VIN 4.5 17 V\nOutput voltage, VOUT 0.6 5.5 V\nSwitching frequency, ƒSW 200 1200 kHz\n6LMZ31710\nSNVS987F –JULY 2013 –REVISED MAY 2020 www.ti.com\nProduct Folder Links: LMZ31710Submit Documentation Feedback Copyright ©2013 –2020, Texas Instruments Incorporated(1) Formore information about traditional andnew thermal metrics, seetheSemiconductor andICPackage Thermal Metrics application\nreport.\n(2) Thejunction-to-ambient thermal resistance, RθJA,applies todevices soldered directly toa100mm×100mmdouble-sided PCB with\n2oz.copper andnatural convection cooling. Additional airflow reduces RθJA.\n(3) Thejunction-to-top characterization parameter, ψJT,estimates thejunction temperature, TJ,ofadevice inarealsystem, using a\nprocedure described inJESD51-2A (sections 6and7).TJ=ψJT×Pdis +TT;where Pdis isthepower dissipated inthedevice andTTis\nthetemperature ofthetopofthedevice.\n(4) Thejunction-to-board characterization parameter, ψJB,estimates thejunction temperature, TJ,ofadevice inarealsystem, using a\nprocedure described inJESD51-2A (sections 6and7).TJ=ψJB×Pdis +TB;where Pdis isthepower dissipated inthedevice andTBis\nthetemperature oftheboard 1mmfrom thedevice.6.4 Thermal Information\nTHERMAL METRIC(1)LMZ31710\nUNIT RVQ (B3QFN)\n42PINS\nRθJA Junction-to-ambient thermal resistance(2)13.3 °C/W\nRθJB Junction-to-board thermal resistance(3)1.6 °C/W\nψJT Junction-to-top characterization parameter(4)5.3 °C/W\n(1) See Light Load Efficiency (LLE) formore information foroutput voltages <1.5V.\n(2) Theminimum PVINis2.95 Vor(VOUT+0.7V),whichever isgreater. See Table 7formore details.\n(3) Themaximum PVINvoltage is17Vor(22xVOUT),whichever isless. See Table 7formore details.\n(4) Themaximum output voltage may belimited bythepower dissipation. Themaximum power dissipation ofthisdevice is4.5W.\n(5) Thestated limit oftheset-point voltage tolerance includes thetolerance ofboth theinternal voltage reference andtheinternal\nadjustment resistor. Theoverall output voltage tolerance willbeaffected bythetolerance oftheexternal RSETresistor.6.5 Electrical Characteristics\nOver –40°Cto85°Cfree-air temperature, PVIN=VIN=12V,VOUT=1.8V,IOUT=10A,\nCIN=0.1µF+2×22µFceramic +100µFbulk, COUT=4×47µFceramic (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nIOUT Output current TA=85°C,natural convection 0(1)10 A\nVIN Input bias voltage range Over output current range 4.5 17 V\nPVIN Input switching voltage range Over output current range 2.95(2)17(3)V\nUVLO VINundervoltage lockoutVINIncreasing 4 4.5\nV\nVINDecreasing 3.5 3.85\nVOUT(adj) Output voltage adjust range Over output current range 0.6 5.5(4)V\nVOUTSet-point voltage tolerance TA=25°C,IOUT=0A ±1%(5)\nTemperature variation –40°C≤TA≤+85°C,IOUT=0A ±0.2%\nLine regulation Over input voltage range ±0.1%\nLoad regulation Over output current range ±0.2%\nTotal output voltage variation Includes set-point, line, load, andtemperature variation ±1.5%(5)\nη EfficiencyPVIN=VIN=12V\nIO=5AVOUT=5V,fSW=1MHz 93%\nVOUT=3.3V,fSW=750kHz 92%\nVOUT=2.5V,fSW=750kHz 90%\nVOUT=1.8V,fSW=500kHz 89%\nVOUT=1.2V,fSW=300kHz 86%\nVOUT=0.9V,fSW=250kHz 84%\nVOUT=0.6V,fSW=200kHz 81%\nPVIN=VIN=5V\nIO=5AVOUT=3.3V,fSW=750kHz 94%\nVOUT=2.5V,fSW=750kHz 93%\nVOUT=1.8V,fSW=500kHz 92%\nVOUT=1.2V,fSW=300kHz 89%\nVOUT=0.9V,fSW=250kHz 87%\nVOUT=0.6V,fSW=200kHz 83%\nOutput voltage ripple 20MHz bandwidth 14 mV P-P\nILIM Current limit thresholdILIM pinopen 15 A\nILIM pintoAGND 12 A\n7LMZ31710\nwww.ti.com SNVS987F –JULY 2013 –REVISED MAY 2020\nProduct Folder Links: LMZ31710Submit Documentation Feedback Copyright ©2013 –2020, Texas Instruments IncorporatedElectrical Characteristics (continued)\nOver –40°Cto85°Cfree-air temperature, PVIN=VIN=12V,VOUT=1.8V,IOUT=10A,\nCIN=0.1µF+2×22µFceramic +100µFbulk, COUT=4×47µFceramic (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\n(6) Value when novoltage divider ispresent attheINH/UVLO pin.This pinhasaninternal pullup. Ifitisleftopen, thedevice operates when\ninput power isapplied. Asmall, low-leakage MOSFET isrecommended forcontrol. DonottiethispintoVIN.\n(7) Aminimum of44µFofexternal ceramic capacitance isrequired across theinput (VIN andPVIN connected) forproper operation. An\nadditional 100µFofbulk capacitance isrecommended. Itisalso recommended toplace a0.1µFceramic capacitor directly across the\nPVIN andPGND pins ofthedevice. Locate theinput capacitance close tothedevice. When operating with split VINandPVIN rails,\nplace 4.7µFofceramic capacitance directly attheVINpin.See Table 4formore details.\n(8) Theamount ofrequired output capacitance varies depending ontheoutput voltage (see Table 3).Theamount ofrequired capacitance\nmust include atleast 1×47µFceramic capacitor. Locate thecapacitance close tothedevice. Adding additional capacitance close to\ntheload improves theresponse oftheregulator toload transients. See Table 3andTable 4more details.\n(9) Themaximum output capacitance of5000 µFincludes thecombination ofboth ceramic andnon-ceramic capacitors. Itmay be\nnecessary toincrease theslow-start time when turning onintothemaximum capacitance. See theSlow Start (SS/TR) section for\ninformation onadjusting theslow-start time.Transient response1A/µsload step from\n25to75% IOUT(max)Recovery time 100 µs\nVOUT over/undershoot 80 mV\nVINH Inhibit threshold voltageInhibit High Voltage 1.3 open(6)\nV\nInhibit Low Voltage –0.3 1.1\nIINHINHInput current VINH<1.1V -1.15 μA\nINHHysteresis current VINH>1.3V -3.3 μA\nII(stby) Input standby current INHpintoAGND 2 10 µA\nPower\nGoodPWRGD ThresholdsVOUTrisingGood 95%\nFault 108%\nVOUTfallingFault 91%\nGood 104%\nPWRGD Low Voltage I(PWRGD) =0.5mA 0.3 V\nƒSW Switching frequency RRT=169kΩ 400 500 600 kHz\nƒCLK Synchronization frequency\nCLK Control200 1200 kHz\nVCLK-H CLK High-Level 2 5.5 V\nVCLK-L CLK Low-Level 0.5 V\nDCLK CLK Duty Cycle 20% 50% 80%\nThermal ShutdownThermal shutdown 175 °C\nThermal shutdown hysteresis 10 °C\nCIN External input capacitanceCeramic 44(7)\nµF\nNon-ceramic 100(7)\nCOUT External output capacitanceVOUT=0.6Vto5.5V Ceramic 47(8)200 1500\nµF\nVOUT=0.6Vto5.5V Non-ceramic 220(8)5000(9)\nEquivalent series resistance (ESR) 35 mΩ\n20 30 40 50 60 70 80 90 \n0 2 4 6 8 10 Ambient Temperature ( \x83C) \nOutput Current (A) 9R\x03\x94\x03\x14\x11\x1b9\x0f\x03IVZ\x03 \x03\x18\x13\x13N+]  \nVo = 2.5V, fsw = 750kHz \nVo = 3.3V, fsw = 750kHz \nVo = 5.0V, fsw = 1MHz \nC001 Airflow = 0 LFM \n20 30 40 50 60 70 80 90 \n0 2 4 6 8 10 Ambient Temperature ( \x83C) \nOutput Current (A) 9R\x03\x94\x03\x14\x11\x1b9\x0f\x03IVZ\x03 \x03\x18\x13\x13N+]  \nVo = 2.5V, fsw = 750kHz \nVo = 3.3V, fsw = 750kHz \nVo = 5.0V, fsw = 1MHz \nC001 Airflow = 200 LFM \n0.0 0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0 4.5 5.0 \n0 2 4 6 8 10 Power Dissipation (W) \nOutput Current (A) Vo = 5.0V, fsw = 1MHz \nVo = 3.3V, fsw = 750kHz \nVo = 2.5V, fsw = 750kHz \nVo = 1.8V, fsw = 500kHz \nVo = 1.2V, fsw = 300kHz \nVo = 0.9V, fsw = 250kHz \nC004 \n±120 ±90 ±60 ±30 0 30 60 90 120 \n±40 ±30 ±20 ±10 0 10 20 30 40 \n1000  10k  100k \nPhase (\x83) Gain (dB) \nFrequency (Hz) Gain \nPhase \nC006 400k \n40 50 60 70 80 90 100 \n0 1 2 3 4 5 6 7 8 9 10 Efficiency (%) \nOutput Current (A) Vo = 5.0V, fsw = 1MHz \nVo = 3.3V, fsw = 750kHz \nVo = 2.5V, fsw = 750kHz \nVo = 1.8V, fsw = 500kHz \nVo = 1.2V, fsw = 300kHz \nVo = 0.9V, fsw = 250kHz \nC001 \n5 10 15 20 25 30 \n0 2 4 6 8 10 Output Ripple Voltage (mV) \nOutput Current (A) Vo = 5.0V, fsw = 1MHz \nVo = 3.3V, fsw = 750kHz \nVo = 2.5V, fsw = 750kHz \nVo = 1.8V, fsw = 500kHz \nVo = 1.2V, fsw = 300kHz \nVo = 0.9V, fsw = 250kHz \nC004 \n8LMZ31710\nSNVS987F –JULY 2013 –REVISED MAY 2020 www.ti.com\nProduct Folder Links: LMZ31710Submit Documentation Feedback Copyright ©2013 –2020, Texas Instruments Incorporated6.6 Typical Characteristics (PVIN=VIN=12V)\nTheelectrical characteristic data hasbeen developed from actual products tested at25°C.This data isconsidered typical for\ntheconverter. Applies toFigure 1,Figure 2,andFigure 3.Thetemperature derating curves represent theconditions atwhich\ninternal components areatorbelow themanufacturer \'smaximum operating temperatures. Derating limits apply todevices\nsoldered directly toa100-mm ×100-mm double-sided PCB with 2-oz. copper. Applies toFigure 5andFigure 6.\nFigure 1.Efficiency versus Output Current Figure 2.Voltage Ripple versus Output Current\nFigure 3.Power Dissipation versus Output Current Figure 4.VOUT=1.8V,IOUT=10A,COUT1 =200ΜfCeramic,\nFSW=500Khz\nFigure 5.Safe Operating Area Figure 6.Safe Operating Area\n20 30 40 50 60 70 80 90 \n0 2 4 6 8 10 Ambient Temperature ( \x83C) \nOutput Current (A) All Output Voltages \nC001 Airflow = 0 LFM \n0.0 0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0 4.5 5.0 \n0 2 4 6 8 10 Power Dissipation (W) \nOutput Current (A) Vo = 3.3V, fsw = 750kHz \nVo = 2.5V, fsw = 750kHz \nVo = 1.8V, fsw = 500kHz \nVo = 1.2V, fsw = 300kHz \nVo = 0.9V, fsw = 250kHz \nVo = 0.6V, fsw = 200kHz \nC004 \n±120 ±90 ±60 ±30 0 30 60 90 120 \n±40 ±30 ±20 ±10 0 10 20 30 40 \n1000  10k  100k \nPhase (\x83) Gain (dB) \nFrequency (Hz) Gain \nPhase \nC006 400k \n40 50 60 70 80 90 100 \n0 1 2 3 4 5 6 7 8 9 10 Efficiency (%) \nOutput Current (A) Vo = 3.3V, fsw = 750kHz \nVo = 2.5V, fsw = 750kHz \nVo = 1.8V, fsw = 500kHz \nVo = 1.2V, fsw = 300kHz \nVo = 0.9V, fsw = 250kHz \nVo = 0.6V, fsw = 200kHz \nC001 \n5 10 15 20 25 30 \n0 2 4 6 8 10 Output Voltage Ripple (mV) \nOutput Current (A) Vo = 3.3V, fsw = 750kHz \nVo = 2.5V, fsw = 750kHz \nVo = 1.8V, fsw = 500kHz \nVo = 1.2V, fsw = 300kHz \nVo = 0.9V, fsw = 250kHz \nVo = 0.6V, fsw = 200kHz \nC004 \n9LMZ31710\nwww.ti.com SNVS987F –JULY 2013 –REVISED MAY 2020\nProduct Folder Links: LMZ31710Submit Documentation Feedback Copyright ©2013 –2020, Texas Instruments Incorporated6.7 Typical Characteristics (PVIN=VIN=5V)\nTheelectrical characteristic data hasbeen developed from actual products tested at25°C.This data isconsidered typical for\ntheconverter. Applies toFigure 7,Figure 8,andFigure 9.Thetemperature derating curves represent theconditions atwhich\ninternal components areatorbelow themanufacturer \'smaximum operating temperatures. Derating limits apply todevices\nsoldered directly toa100-mm ×100-mm double-sided PCB with 2-oz. copper. Applies toFigure 11.\nFigure 7.Efficiency versus Output Current Figure 8.Voltage Ripple versus Output Current\nFigure 9.Power Dissipation versus Output Current Figure 10.VOUT=1.8V,IOUT=10A,COUT1 =200ΜfCeramic,\nFSW=500Khz\nFigure 11.Safe Operating Area\n20 30 40 50 60 70 80 90 \n0 2 4 6 8 10 Ambient Temperature ( \x83C) \nOutput Current (A) All Output Voltages \nC001 Airflow = 0 LFM \n0.0 0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0 4.5 5.0 \n0 2 4 6 8 10 Power Dissipation (W) \nOutput Current (A) Vo = 2.5V, fsw = 750kHz \nVo = 1.8V, fsw = 500kHz \nVo = 1.2V, fsw = 300kHz \nVo = 0.9V, fsw = 250kHz \nVo = 0.6V, fsw = 200kHz \nC004 \n±120 ±90 ±60 ±30 0 30 60 90 120 \n±40 ±30 ±20 ±10 0 10 20 30 40 \n1000  10k  100k \nPhase (\x83) Gain (dB) \nFrequency (Hz) Gain \nPhase \nC006 400k \n40 50 60 70 80 90 100 \n0 1 2 3 4 5 6 7 8 9 10 Efficiency (%) \nOutput Current (A) Vo = 2.5V, fsw = 750kHz \nVo = 1.8V, fsw = 500kHz \nVo = 1.2V, fsw = 300kHz \nVo = 0.9V, fsw = 250kHz \nVo = 0.6V, fsw = 200kHz \nC001 \n5 10 15 20 25 30 \n0 2 4 6 8 10 Output Ripple Voltage (mV) \nOutput Current (A) Vo = 2.5V, fsw = 750kHz \nVo = 1.8V, fsw = 500kHz \nVo = 1.2V, fsw = 300kHz \nVo = 0.9V, fsw = 250kHz \nVo = 0.6V, fsw = 200kHz \nC004 \n10LMZ31710\nSNVS987F –JULY 2013 –REVISED MAY 2020 www.ti.com\nProduct Folder Links: LMZ31710Submit Documentation Feedback Copyright ©2013 –2020, Texas Instruments Incorporated6.8 Typical Characteristics (PVIN=3.3V,VIN=5V)\nTheelectrical characteristic data hasbeen developed from actual products tested at25°C.This data isconsidered typical for\ntheconverter. Applies toFigure 12,Figure 13,andFigure 14.Thetemperature derating curves represent theconditions at\nwhich internal components areatorbelow themanufacturer \'smaximum operating temperatures. Derating limits apply to\ndevices soldered directly toa100-mm ×100-mm double-sided PCB with 2-oz. copper. Applies toFigure 16.\nFigure 12.Efficiency versus Output Current Figure 13.Voltage Ripple versus Output Current\nFigure 14.Power Dissipation versus Output Current Figure 15.VOUT=1.8V,IOUT=10A,COUT1 =200ΜfCeramic,\nFSW=500Khz\nFigure 16.Safe Operating Area\nPWRGD \nVIN \nPVIN \nPGND PH \nVOUT \nRT/CLK \nAGND VADJ INH/UVLO \nSTSEL SS/TR SENSE+\nLMZ31710 PWRGD \nLogic \n++\nVREF Comp Power \nStage \nand \nControl \nLogic Thermal \nShutdown Shutdown \nLogic OCP \nVIN \nUVLO \nOscillator \nwith PLL SYNC_OUT ILIM \nCurrent \nShare ISHARE OCP_SEL \n11LMZ31710\nwww.ti.com SNVS987F –JULY 2013 –REVISED MAY 2020\nProduct Folder Links: LMZ31710Submit Documentation Feedback Copyright ©2013 –2020, Texas Instruments Incorporated7Detailed Description\n7.1 Overview\nThe LMZ31710 isafull-featured 2.95-V to17-V input, 10-A, synchronous step-down converter with PWM,\nMOSFETs, inductor, andcontrol circuitry integrated intoalow-profile, overmolded package. This device enables\nsmall designs byintegrating allbuttheinput and output capacitors, while stillleaving theability toadjust key\nparameters tomeet specific design requirements. The LMZ31710 provides awide output voltage range of0.6V\nto5.5V.Inmost applications, asingle external resistor isused toadjust theoutput voltage. The switching\nfrequency isalso adjustable byusing anexternal resistor orasynchronization pulse toaccommodate various\ninput/output voltage conditions andtooptimize efficiency. The device provides accurate voltage regulation fora\nvariety ofloads byusing aninternal voltage reference thatis±1%accurate over temperature. TheINH/UVLO pin\ncanbepulled lowtoputthedevice instandby mode toreduce input quiescent current. The input undervoltage\nlockout canbeadjusted using aresistor divider ontheIN/UVLO pinofthedevice. The device provides apower-\ngood signal toindicate when theoutput iswithin ±5%ofitsnominal voltage. Theability toparallel theLMZ31710\nallows ittobeused inhigher current applications. Thermal shutdown andcurrent limit features protect thedevice\nduring anoverload condition. Automatic pulse skip mode improves light-load efficiency. A42-pin, QFN, package\nthatincludes exposed bottom pads provides athermally enhanced solution forspace-constrained applications.\n7.2 Functional Block Diagram\nRSET VOUT\n0.61.43\n=) ((k\r)( )- 1\n12LMZ31710\nSNVS987F –JULY 2013 –REVISED MAY 2020 www.ti.com\nProduct Folder Links: LMZ31710Submit Documentation Feedback Copyright ©2013 –2020, Texas Instruments Incorporated7.3 Feature Description\n7.3.1 VINandPVIN Input Voltage\nThe LMZ31710 allows foravariety ofapplications byusing theVINandPVIN pins together orseparately. The\nVINvoltage supplies theinternal control circuits ofthedevice. ThePVIN voltage provides theinput voltage tothe\npower converter system.\nIftiedtogether, theinput voltage fortheVINpinandthePVIN pincanrange from 4.5Vto17V.Ifyouareusing\ntheVINpinseparately from thePVIN pin,theVINpinmust begreater than 4.5V,andthePVIN pincanrange\nfrom aslowas2.95 Vto17V.When operating from asplit rail,itisrecommended tosupply VINfrom 5Vto12\nVforbest performance. Avoltage divider connected totheINH/UVLO pincanadjust either input voltage UVLO\nappropriately. See theProgrammable Undervoltage Lockout (UVLO) section formore information.\n7.3.2 3.3-V PVIN Operation\nApplications operating from aPVIN of3.3Vmust provide atleast 4.5VforVIN. Itisrecommended tosupply VIN\nfrom 5Vto12Vforbest performance. See thePowering LMZ3 SIMPLE SWITCHER Power Modules From 3.3V\nApplication Note forhelp creating 5Vfrom 3.3Vusing asmall, simple charge pump device.\n7.3.3 Adjusting theOutput Voltage (0.6Vto5.5V)\nThe VADJ control sets theoutput voltage oftheLMZ31710. The output voltage adjustment range ofthe\nLMZ31710 isfrom 0.6Vto5.5V.The adjustment method requires theaddition ofRSET,which sets theoutput\nvoltage, theconnection ofSENSE+ toVOUT, andinsome cases, RRTwhich sets theswitching frequency. The\nRSETresistor must beconnected directly between theVADJ (pin26)andAGND (pin23). The SENSE+ pin(pin\n27)must beconnected toVOUT either attheload forimproved regulation oratVOUT ofthedevice. The RRT\nresistor must beconnected directly between theRT/CLK (pin22)andAGND (pin23).Table 1gives thestandard\nexternal RSETresistor foranumber ofcommon busvoltages, along with therecommended RRTresistor forthat\noutput voltage.\nTable 1.Standard RSETResistor Values forCommon Output Voltages\nRESISTORS OUTPUT VOLTAGE VOUT(V)\n0.9 1.0 1.2 1.8 2.5 3.3 5.0\nRSET(kΩ) 2.87 2.15 1.43 0.715 0.453 0.316 0.196\nRRT(kΩ) 1000 1000 487 169 90.9 90.9 63.4\nForother output voltages, thevalue oftherequired resistor caneither becalculated using thefollowing formula,\norsimply selected from therange ofvalues given inTable 2.\n(1)\n13LMZ31710\nwww.ti.com SNVS987F –JULY 2013 –REVISED MAY 2020\nProduct Folder Links: LMZ31710Submit Documentation Feedback Copyright ©2013 –2020, Texas Instruments IncorporatedTable 2.Standard RSETResistor Values\nVOUT(V) RSET(kΩ) RRT(kΩ) fSW(kHz) VOUT(V) RSET(kΩ) RRT(kΩ) fSW(kHz)\n0.6 open OPEN 200 3.1 0.348 90.9 750\n0.7 8.66 OPEN 200 3.2 0.332 90.9 750\n0.8 4.32 OPEN 200 3.3 0.316 90.9 750\n0.9 2.87 1000 250 3.4 0.309 90.9 750\n1.0 2.15 1000 250 3.5 0.294 90.9 750\n1.1 1.74 1000 250 3.6 0.287 90.9 750\n1.2 1.43 487 300 3.7 0.280 90.9 750\n1.3 1.24 487 300 3.8 0.267 90.9 750\n1.4 1.07 487 300 3.9 0.261 90.9 750\n1.5 0.953 487 300 4.0 0.255 90.9 750\n1.6 0.866 487 300 4.1 0.243 63.4 1000\n1.7 0.787 487 300 4.2 0.237 63.4 1000\n1.8 0.715 169 500 4.3 0.232 63.4 1000\n1.9 0.665 169 500 4.4 0.226 63.4 1000\n2.0 0.619 169 500 4.5 0.221 63.4 1000\n2.1 0.576 169 500 4.6 0.215 63.4 1000\n2.2 0.536 169 500 4.7 0.210 63.4 1000\n2.3 0.511 169 500 4.8 0.205 63.4 1000\n2.4 0.475 169 500 4.9 0.200 63.4 1000\n2.5 0.453 90.9 750 5.0 0.196 63.4 1000\n2.6 0.432 90.9 750 5.1 0.191 63.4 1000\n2.7 0.412 90.9 750 5.2 0.187 63.4 1000\n2.8 0.392 90.9 750 5.3 0.182 63.4 1000\n2.9 0.374 90.9 750 5.4 0.178 63.4 1000\n3.0 0.357 90.9 750 5.5 0.174 63.4 1000\n7.3.4 Capacitor Recommendations FortheLMZ31710 Power Supply\n7.3.4.1 Capacitor Technologies\n7.3.4.1.1 Electrolytic, Polymer-Electrolytic Capacitors\nWhen using electrolytic capacitors, high-quality, computer-grade electrolytic capacitors are recommended.\nPolymer-electrolytic type capacitors arerecommended forapplications where theambient operating temperature\nisless than 0°C.TheSanyo OS-CON capacitor series issuggested duetothefollowing:\n•Lower ESR\n•Higher rated surge\n•Power dissipation\n•Ripple current capability\n•Small package size\nAluminum electrolytic capacitors provide adequate decoupling over thefrequency range of2kHzto150kHz, and\naresuitable when ambient temperatures areabove 0°C.\n7.3.4.1.2 Ceramic Capacitors\nThe performance ofaluminum electrolytic capacitors isless effective than ceramic capacitors above 150 kHz.\nMultilayer ceramic capacitors have alowESR and aresonant frequency higher than thebandwidth ofthe\nregulator. They canbeused toreduce thereflected ripple current attheinput aswell asimprove thetransient\nresponse oftheoutput.\n14LMZ31710\nSNVS987F –JULY 2013 –REVISED MAY 2020 www.ti.com\nProduct Folder Links: LMZ31710Submit Documentation Feedback Copyright ©2013 –2020, Texas Instruments Incorporated7.3.4.1.3 Tantalum, Polymer-Tantalum Capacitors\nPolymer-tantalum type capacitors arerecommended forapplications where theambient operating temperature is\nless than 0°C.TheSanyo POSCAP series andKemet T530 capacitor series arerecommended rather than many\nother tantalum types duetothefollowing:\n•Lower ESR\n•Higher rated surge\n•Power dissipation\n•Ripple current capability\n•Small package size\nTantalum capacitors that have nostated ESR orsurge current rating are notrecommended forpower\napplications.\n7.3.4.2 Input Capacitor\nThe LMZ31710 requires aminimum input capacitance of44μFofceramic type. Anadditional 100 µFofnon-\nceramic capacitance isrecommended forapplications with transient load requirements. The voltage rating of\ninput capacitors must begreater than themaximum input voltage. Atworst case, when operating at50% duty\ncycle and maximum load, thecombined ripple current rating oftheinput capacitors must beatleast 5Arms.\nTable 4includes apreferred listofcapacitors byvendor. Itisalso recommended toplace a0.1-µFceramic\ncapacitor directly across thePVIN andPGND pins ofthedevice. When operating with split VINandPVIN rails,\nplace 4.7µFofceramic capacitance directly attheVINpin.\n7.3.4.3 Output Capacitor\nThe required output capacitance isdetermined bytheoutput voltage oftheLMZ31710. See Table 3forthe\namount ofrequired capacitance. The effects oftemperature and capacitor voltage rating must beconsidered\nwhen selecting capacitors tomeet theminimum required capacitance. The required output capacitance canbe\ncomprised ofallceramic capacitors, oracombination ofceramic andbulk capacitors. The required capacitance\nmust include atleast one47-µFceramic. When adding additional non-ceramic bulk capacitors, low-ESR devices\nliketheones recommended inTable 4arerequired. Therequired capacitance above theminimum isdetermined\nbyactual transient deviation requirements. See Table 5fortypical transient response values forseveral output\nvoltage, input voltage, andcapacitance combinations. Table 4includes apreferred listofcapacitors byvendor.\n(1) Minimum required must include atleast one47-µFceramic capacitor.Table 3.Required Output Capacitance\nVOUTRANGE (V)\nMINIMUM REQUIRED COUT(µF)\nMIN MAX\n0.6 <0.8 500µF(1)\n0.8 <1.2 300µF(1)\n1.2 <3.0 200µF(1)\n3.0 <4.0 100µF(1)\n4.0 5.5 47µFceramic\n(1) Capacitor Supplier Verification, RoHS, Lead-free, andMaterial Details\nConsult capacitor suppliers regarding availability, material composition, RoHS andlead-free status, andmanufacturing process\nrequirements foranycapacitors identified inthistable.\n(2) Maximum ESR at100kHz, 25°C.Table 4.Recommended Input/Output Capacitors(1)\nVENDOR SERIES PART NUMBERCAPACITOR CHARACTERISTICS\nWORKING\nVOLTAGE\n(V)CAPACITANCE\n(µF)ESR(2)\n(mΩ)\nMurata X5R GRM32ER61E226K 25 22 2\nTDK X5R C3225X5R0J107M 6.3 100 2\nTDK X5R C3225X5R0J476K 6.3 47 2\nMurata X5R GRM32ER60J107M 6.3 100 2\n15LMZ31710\nwww.ti.com SNVS987F –JULY 2013 –REVISED MAY 2020\nProduct Folder Links: LMZ31710Submit Documentation Feedback Copyright ©2013 –2020, Texas Instruments IncorporatedTable 4.Recommended Input/Output Capacitors()(continued)\nVENDOR SERIES PART NUMBERCAPACITOR CHARACTERISTICS\nWORKING\nVOLTAGE\n(V)CAPACITANCE\n(µF)ESR(2)\n(mΩ)\nMurata X5R GRM32ER60J476M 6.3 47 2\nPanasonic EEH-ZA EEH-ZA1E101XP 25 100 30\nSanyo POSCAP 16TQC68M 16 68 50\nKemet T520 T520V107M010ASE025 10 100 25\nSanyo POSCAP 10TPE220ML 10 220 25\nSanyo POSCAP 6TPE100MI 6.3 100 25\nSanyo POSCAP 2R5TPE220M7 2.5 220 7\nKemet T530 T530D227M006ATE006 6.3 220 6\nKemet T530 T530D337M006ATE010 6.3 330 10\nSanyo POSCAP 2TPF330M6 2.0 330 6\nSanyo POSCAP 6TPE330MFL 6.3 330 15\n7.3.5 Transient Response\nTable 5.Output Voltage Transient Response\nCIN1=3x47-µFCERAMIC, CIN2=100-µFPOLYMER-TANTALUM\nVOUT(V) VIN(V) COUT1 CERAMIC COUT2 BULKVOLTAGE DEVIATION (mV)\nRECOVERY TIME\n(µs)2.5-A LOAD STEP,\n(1A/µs)5-ALOAD STEP,\n(1A/µs)\n0.65 500µF 220µF 25 60 100\n12 500µF 220µF 30 65 100\n0.95300µF 220µF 40 85 100\n300µF 470µF 35 70 110\n12300µF 220µF 45 90 100\n300µF 470µF 35 75 110\n1.25200µF 220µF 55 110 110\n200µF 470µF 45 90 110\n12200µF 220µF 55 110 110\n200µF 470µF 45 90 110\n1.85200µF 220µF 70 140 130\n200µF 470µF 60 120 140\n12200µF 220µF 70 145 140\n200µF 470µF 55 120 150\n3.35 100µF 220µF 115 230 200\n12 100µF 220µF 120 240 200\n16LMZ31710\nSNVS987F –JULY 2013 –REVISED MAY 2020 www.ti.com\nProduct Folder Links: LMZ31710Submit Documentation Feedback Copyright ©2013 –2020, Texas Instruments Incorporated7.3.5.1 Transient Response Waveforms\nPVin =12V Vout =0.9V 2.5-A Load Step\nFigure 17.Transient Response (12Vto0.9V)PVin =5V Vout =0.9V 2.5-A Load Step\nFigure 18.Transient Response (5Vto0.9V)\nPVin =12V Vout =1.2V 2.5-A Load Step\nFigure 19.Transient Response (12Vto1.2V)PVin =5V Vout =1.2V 2.5-A Load Step\nFigure 20.Transient Response (5Vto1.2V)\n17LMZ31710\nwww.ti.com SNVS987F –JULY 2013 –REVISED MAY 2020\nProduct Folder Links: LMZ31710Submit Documentation Feedback Copyright ©2013 –2020, Texas Instruments IncorporatedPVin =12V Vout =1.8V 2.5-A Load Step\nFigure 21.Transient Response (12Vto1.8V)PVin =5V Vout =1.8V 2.5-A Load Step\nFigure 22.Transient Response (5Vto1.8V)\n7.3.6 Power Good (PWRGD)\nThePWRGD pinisanopen-drain output. Once thevoltage ontheSENSE+ pinisbetween 95% and104% ofthe\nsetvoltage, thePWRGD pinpulldown isreleased, andthepinfloats. The recommended pullup resistor value is\nbetween 10kΩand100kΩtoavoltage source thatis5.5Vorless. The PWRGD pinisinadefined state once\nVINisgreater than 1V,butwith reduced current sinking capability. ThePWRGD pinachieves fullcurrent sinking\ncapability once theVINpinisabove 4.5V.ThePWRGD pinispulled lowwhen thevoltage onSENSE+ islower\nthan 91% orgreater than 108% ofthenominal setvoltage. Also, thePWRGD pinispulled lowiftheinput UVLO\northermal shutdown isasserted, theINHpinispulled low, ortheSS/TR pinisbelow 1.4V.\n7.3.7 Light Load Efficiency (LLE)\nThe LMZ31710 operates inpulse skip mode atlight load currents toimprove efficiency and decrease power\ndissipation byreducing switching andgate drive losses.\nThese pulses cancause theoutput voltage torisewhen there isnoload todischarge theenergy. Foroutput\nvoltages <1.5V,aminimum load isrequired. The amount ofrequired load canbedetermined byEquation 2.In\nmost cases, theminimum current drawn bytheload circuit willbeenough tosatisfy thisload. Forapplications\nrequiring aload resistor tomeet theminimum load, theadded power dissipation willbe≤3.6mW. Asingle 0402\nsize resistor across VOUT andPGND canbeused.\n(2)\nWhen VOUT=0.6VandRSET=OPEN, theminimum load current is600µA.\n7.3.8 SYNC_OUT\nThe LMZ31710 provides a180°out-of-phase clock signal forapplications requiring synchronization. The\nSYNC_OUT pinproduces a50% duty cycle clock signal thatisthesame frequency astheswitching frequency of\nthedevice, butis180°out-of-phase. Operating twodevices 180°out-of-phase reduces input andoutput voltage\nripple. TheSYNC_OUT clock signal iscompatible with other LMZ3 devices thathave aCLK input.\nPVIN \nLMZ31710 INH/UVLO\nSS/TRVIN VIN = 12V\nVO = 1.8V\nRT/CLK \nVADJ\nRSET 22µF220µF\n100µF\n330µF\n715 Ω\nPVIN VIN \n100µFISHAREINH/UVLO\nSS/TR\nRT/CLK \nVADJISHARESync Freq \n500KHz \nLMZ31710 RRT \nRRT \n169kΩ169kΩ\nINH \nControl Voltage \nSupervisor 5VVOUT SENSE+PWRGD \nCSS \nAGND \nPGND STSEL VOUT SENSE+PWRGD CSH 100µF\n100µFSYNC_OUT \nSYNC_OUT AGND \nPGND STSEL 0.1µF\n22µF 0.1µF\n18LMZ31710\nSNVS987F –JULY 2013 –REVISED MAY 2020 www.ti.com\nProduct Folder Links: LMZ31710Submit Documentation Feedback Copyright ©2013 –2020, Texas Instruments Incorporated7.3.9 Parallel Operation\nUptosixLMZ31710 devices canbeparalleled forincreased output current. Multiple connections must bemade\nbetween theparalleled devices and thecomponent selection isslightly different than forastand-alone\nLMZ31710 device. Atypical LMZ31710 parallel schematic isshown inFigure 23.Refer totheLMZ31710 Parallel\nOperation Application Note forinformation and design help when paralleling multiple LMZ31710 devices.\nAdditionally, anEVM featuring two LMZ31710 devices operating inparallel can beevaluated using the\nLMZ31710 Parallel User \'sGuide .\nFigure 23.Typical LMZ31710 Parallel Schematic\n7.3.10 Power-Up Characteristics\nWhen configured asshown intheapplication circuit onthefirstpage, theLMZ31710 produces aregulated output\nvoltage following theapplication ofavalid input voltage. During thepower-up, internal soft-start circuitry slows\ntherate thattheoutput voltage rises, thereby limiting theamount ofin-rush current thatcanbedrawn from the\ninput source. Figure 24shows thestart-up waveforms foraLMZ31710, operating from a5-Vinput (PVIN =VIN)\nandwith theoutput voltage adjusted to1.8V.Figure 25shows thestart-up waveforms foraLMZ31710 starting\nupintoapre-biased output voltage. Thewaveforms were measured with a5-Aconstant current load.\n19LMZ31710\nwww.ti.com SNVS987F –JULY 2013 –REVISED MAY 2020\nProduct Folder Links: LMZ31710Submit Documentation Feedback Copyright ©2013 –2020, Texas Instruments IncorporatedFigure 24.Start-Up Waveforms Figure 25.Start-Up IntoPre-Bias\n7.3.11 Pre-Biased Start-Up\nThe LMZ31710 has been designed toprevent thelow-side MOSFET from discharging apre-biased output.\nDuring pre-biased startup, thelow-side MOSFET does notturn onuntil thehigh-side MOSFET has started\nswitching. Thehigh-side MOSFET does notstart switching until theslow start voltage exceeds thevoltage onthe\nVADJ pin.See Figure 25.\n7.3.12 Remote Sense\nTheSENSE+ pinmust beconnected toVOUTattheload, oratthedevice pins.\nConnecting theSENSE+ pintoVOUTattheload improves theload regulation performance ofthedevice by\nallowing ittocompensate foranyI-Rvoltage drop between itsoutput pins andtheload. AnI-Rdrop iscaused by\nthehigh output current flowing through thesmall amount ofpinandtrace resistance. This must belimited toa\nmaximum of300mV.\nNOTE\nTheremote sense feature isnotdesigned tocompensate fortheforward drop ofnonlinear\norfrequency dependent components that can beplaced inseries with theconverter\noutput. Examples include OR-ing diodes, filter inductors, ferrite beads, and fuses. When\nthese components areenclosed bytheSENSE+ connection, they areeffectively placed\ninside theregulation control loop, which canadversely affect thestability oftheregulator.\n7.3.13 Thermal Shutdown\nThe internal thermal shutdown circuitry forces thedevice tostop switching ifthejunction temperature exceeds\n175°Ctypically. Thedevice reinitiates thepower-up sequence when thejunction temperature drops below 165°C\ntypically.\n7.3.14 Output On/Off Inhibit (INH)\nThe INH pinprovides electrical on/off control ofthedevice. Once theINH pinvoltage exceeds thethreshold\nvoltage, thedevice starts operation. IftheINH pinvoltage ispulled below thethreshold voltage, theregulator\nstops switching and enters lowquiescent current state. The INH pinhas aninternal pullup current source,\nallowing theuser tofloat theINHpinforenabling thedevice.\nIfanapplication requires controlling theINH pin,useanopen-drain/collector device, orasuitable logic gate to\ninterface with thepin.Using avoltage supervisor tocontrol theINHpinallows control oftheturnon andturnoff of\nthedevice asopposed torelying ontheramp upordown iftheinput voltage source.\nINH/UVLO \nSTSEL AGND Q1\nINH \nControl SS/TR \n20LMZ31710\nSNVS987F –JULY 2013 –REVISED MAY 2020 www.ti.com\nProduct Folder Links: LMZ31710Submit Documentation Feedback Copyright ©2013 –2020, Texas Instruments IncorporatedFigure 26shows thetypical application oftheinhibit function. Turning Q1onapplies alowvoltage totheinhibit\ncontrol (INH) pinand disables theoutput ofthesupply, shown inFigure 27.IfQ1isturned off,thesupply\nexecutes asoft-start power-up sequence, asshown inFigure 28.Aregulated output voltage isproduced within\n2ms.Thewaveforms were measured with a5-Aconstant current load.\nFigure 26.Typical Inhibit Control\nFigure 27.Inhibit Turnoff Figure 28.Inhibit Turnon\n7.3.15 Slow Start (SS/TR)\nConnecting theSTSEL pintoAGND andleaving SS/TR pinopen enables theinternal SScapacitor with aslow-\nstart interval ofapproximately 1.2ms.Adding additional capacitance between theSSpinandAGND increases\ntheslow-start time. Increasing theslow-start time willreduce inrush current seen bytheinput source andreduce\nthecurrent seen bythedevice when charging theoutput capacitors. Toavoid theactivation ofcurrent limit and\nensure proper start-up, theSScapacitor may need tobeincreased when operating near themaximum output\ncapacitance limit.\nTable 6shows anadditional SScapacitor connected totheSS/TR pinandtheSTSEL pinconnected toAGND.\nSee Table 6forSScapacitor values andtiming interval.\nSS/TR \nSTSEL AGND CSS \n(Optional)\n21LMZ31710\nwww.ti.com SNVS987F –JULY 2013 –REVISED MAY 2020\nProduct Folder Links: LMZ31710Submit Documentation Feedback Copyright ©2013 –2020, Texas Instruments IncorporatedFigure 29.Slow-Start Capacitor (CSS)And STSEL Connection\nTable 6.Slow-Start Capacitor Values And Slow-Start Time\nCSS(nF) OPEN 3.3 4.7 10 15 22 33\nSSTime (msec) 1.2 2.1 2.5 3.8 5.1 7.0 9.8\n7.3.16 Overcurrent Protection\nForprotection against load faults, theLMZ31710 incorporates output overcurrent protection. The overcurrent\nprotection mode canbeselected using theOCP_SEL pin.Leaving theOCP_SEL pinopen selects hiccup mode\nand connecting ittoAGND selects cycle-by-cycle mode. Inhiccup mode, applying aload that exceeds the\novercurrent threshold oftheregulator causes theregulated output toshut down. Following shutdown, themodule\nperiodically attempts torecover byinitiating asoft-start power-up asshown inFigure 30.This isdescribed asa\nhiccup mode ofoperation, where themodule continues inacycle ofsuccessive shutdown andpower-up until the\nload fault isremoved. During thisperiod, theaverage current flowing intothefault issignificantly reduced, which\nreduces power dissipation. Once thefault isremoved, themodule automatically recovers andreturns tonormal\noperation asshown inFigure 31.\nIncycle-by-cycle mode, applying aload thatexceeds theovercurrent threshold oftheregulator limits theoutput\ncurrent and reduces theoutput voltage asshown inFigure 32.During thisperiod, thecurrent flowing intothe\nfault remains high, causing thepower dissipation tostay high aswell. Once theovercurrent condition isremoved,\ntheoutput voltage returns totheset-point voltage asshown inFigure 33.\nFigure 30.Overcurrent Limiting (Hiccup) Figure 31.Removal OfOvercurrent (Hiccup)\nAGND RT/CLK \nRRT External Clock \n200 kHz to 1200 kHz \n22LMZ31710\nSNVS987F –JULY 2013 –REVISED MAY 2020 www.ti.com\nProduct Folder Links: LMZ31710Submit Documentation Feedback Copyright ©2013 –2020, Texas Instruments IncorporatedFigure 32.Overcurrent Limiting (Cycle-By-Cycle) Figure 33.Removal OfOvercurrent (Cycle-By-Cycle)\n7.3.17 Synchronization (CLK)\nAninternal phase locked loop (PLL) has been implemented toallow synchronization between 200 kHz and\n1200 kHz, andtoeasily switch from RTmode toCLK mode. Toimplement thesynchronization feature, connect\nasquare wave clock signal totheRT/CLK pinwith aduty cycle between 20% to80%. Theclock signal amplitude\nmust transition lower than 0.5Vand higher than 2V.The start oftheswitching cycle issynchronized tothe\nfalling edge ofRT/CLK pin.Inapplications where both RTmode andCLK mode areneeded, thedevice canbe\nconfigured asshown inFigure 34.\nBefore theexternal clock ispresent, thedevice works inRTmode and theswitching frequency issetbyRT\nresistor. When theexternal clock ispresent, theCLK mode overrides theRTmode. Thefirsttime theCLK pinis\npulled above theRT/CLK high threshold (2V),thedevice switches from RTmode toCLK mode andtheRT/CLK\npinbecomes high impedance asthePLL starts tolock onto thefrequency oftheexternal clock. Itisnot\nrecommended toswitch from CLK mode back toRTmode because theinternal switching frequency drops to\n100kHzfirstbefore returning totheswitching frequency setbytheRTresistor (RRT).\nFigure 34.RT/CLK Configuration\nThe switching frequency must beselected based ontheoutput voltages ofthedevices being synchronized.\nTable 7shows theallowable frequencies foragiven range ofoutput voltages. Theallowable switching frequency\nchanges based onthemaximum output current (IOUT)ofanapplication. The table shows theVOUTrange when\nIOUT≤10A,9A,and8A.Forthemost efficient solution, always synchronize tothelowest allowable frequency.\nForexample, anapplication requires synchronizing three LMZ31710 devices with output voltages of1.0V,1.2V,\nand1.8V,allpowered from PVIN =12V.Table 7shows thatallthree output voltages must besynchronized to\n300kHz.\n/c40 /c41/c40 /c41/c180/c61 /c87/c45OUT20.6 R1R2 kV 0.6\n/c40 /c41/c40 /c41/c180/c61 /c87OUT2V 12.6R1 k0.6\nSTSEL INH/UVLO \nPWRGD VOUT VOUT1\nSTSEL INH/UVLO \nPWRGD VOUT VOUT2\n23LMZ31710\nwww.ti.com SNVS987F –JULY 2013 –REVISED MAY 2020\nProduct Folder Links: LMZ31710Submit Documentation Feedback Copyright ©2013 –2020, Texas Instruments IncorporatedTable 7.Allowable Switching Frequency versus Output Voltage\nSWITCHING\nFREQUENCY\n(kHz)PVIN =12V PVIN =5V\nVOUTRANGE (V) VOUTRANGE (V)\nIOUT≤10A IOUT≤9A IOUT≤8A IOUT≤10A IOUT≤9A IOUT≤8A\n200 0.6-1.2 0.6-1.6 0.6-2.0 0.6-1.5 0.6-2.5 0.6-4.3\n300 0.8-1.9 0.8-2.6 0.8-3.5 0.6-4.3 0.6-4.3 0.6-4.3\n400 1.0-2.7 1.0-4.0 1.0-5.5 0.6-4.3 0.6-4.3 0.6-4.3\n500 1.3-3.8 1.3-5.5 1.3-5.5 0.6-4.2 0.6-4.2 0.6-4.3\n600 1.5-5.5 1.5-5.5 1.5-5.5 0.8-4.1 0.8-4.2 0.7-4.2\n700 1.8-5.5 1.8-5.5 1.8-5.5 0.9-4.0 0.9-4.1 0.8-4.1\n800 2.0-5.5 2.0-5.5 2.0-5.5 1.0-3.9 1.0-4.0 1.0-4.0\n900 2.2-5.5 2.2-5.5 2.2-5.5 1.2-3.8 1.1-3.9 1.1-3.9\n1000 2.5-5.5 2.5-5.5 2.5-5.5 1.4-3.7 1.3-3.8 1.3-3.8\n1100 2.7-5.5 2.7-5.5 2.7-5.5 1.4-3.6 1.4-3.7 1.4-3.7\n1200 3.0-5.5 3.0-5.5 3.0-5.5 1.5-3.6 1.5-3.6 1.5-3.6\n7.3.18 Sequencing (SS/TR)\nMany ofthecommon power supply sequencing methods can beimplemented using theSS/TR, INH, and\nPWRGD pins. The sequential method isillustrated inFigure 35using twoLMZ31710 devices. The PWRGD pin\nofthefirstdevice iscoupled totheINH pinofthesecond device, which enables thesecond power supply once\ntheprimary supply reaches regulation. Figure 36shows sequential turnon waveforms oftwoLMZ31710 devices.\nFigure 35.Sequencing Schematic\nFigure 36.Sequencing Waveforms\nSimultaneous power supply sequencing canbeimplemented byconnecting theresistor network ofR1and R2\nshown inFigure 37totheoutput ofthepower supply thatneeds tobetracked ortoanother voltage reference\nsource. The tracking voltage must exceed 750 mVbefore VOUT2 reaches itsset-point voltage. The PWRGD\noutput oftheVOUT2 device can remain lowifthetracking voltage does notexceed 1.4V.Figure 38shows\nsimultaneous turnon waveforms oftwoLMZ31710 devices. Equation 3andEquation 4calculate thevalues ofR1\nandR2.\n(3)\n(4)\nINH/UVLO PVIN \nVIN \nRUVLO1\nRUVLO2\nINH/UVLO PVIN \nVIN \nRUVLO1\nRUVLO2\nSS/TR INH/UVLO VOUT \nSTSEL \nSS/TR INH/UVLO VOUT \nSTSEL VOUT1\nR1\nR2VOUT2\n24LMZ31710\nSNVS987F –JULY 2013 –REVISED MAY 2020 www.ti.com\nProduct Folder Links: LMZ31710Submit Documentation Feedback Copyright ©2013 –2020, Texas Instruments IncorporatedFigure 37.Simultaneous Tracking Schematic Figure 38.Simultaneous Tracking Waveforms\n7.4 Device Functional Modes\n7.4.1 Programmable Undervoltage Lockout (UVLO)\nThe LMZ31710 implements internal UVLO circuitry ontheVIN pin. The device isdisabled when theVIN pin\nvoltage falls below theinternal VINUVLO threshold. Theinternal VINUVLO rising threshold is4.5V(max) with a\ntypical hysteresis of150mV.\nIfanapplication requires either ahigher UVLO threshold ontheVIN pinorahigher UVLO threshold fora\ncombined VINandPVIN, then theUVLO pincanbeconfigured asshown inFigure 39orFigure 40.Table 8lists\nstandard values forRUVLO1 andRUVLO2 toadjust theVINUVLO voltage up.\nFigure 39.Adjustable VINUVLO Figure 40.Adjustable VINAnd Pvin Undervoltage Lockout\nTable 8.Standard Resistor Values ForAdjusting VINUVLO\nVINUVLO (V) 5 5.5 6 6.5 7 7.5 8 8.5 9 9.5 10\nRUVLO1 (kΩ) 68.1 68.1 68.1 68.1 68.1 68.1 68.1 68.1 68.1 68.1 68.1\nRUVLO2 (kΩ) 21.5 18.7 16.9 15.4 14.0 13.0 12.1 11.3 10.5 9.76 9.31\nHysteresis (mV) 400 415 430 450 465 480 500 515 530 550 565\nINH/UVLO VIN \nPVIN \nRUVLO1\nRUVLO2>4.5 V\n25LMZ31710\nwww.ti.com SNVS987F –JULY 2013 –REVISED MAY 2020\nProduct Folder Links: LMZ31710Submit Documentation Feedback Copyright ©2013 –2020, Texas Instruments IncorporatedForasplit railapplication, ifasecondary UVLO onPVIN isrequired, VINmust be≥4.5V.Figure 41shows the\nPVIN UVLO configuration. Use Table 9toselect RUVLO1 andRUVLO2 forPVIN. IfPVIN UVLO issetforless than\n3.5V,a5.1-V zener diode must beadded toclamp thevoltage ontheUVLO pinbelow 6V.\nFigure 41.Adjustable PVIN Undervoltage Lockout, (VIN≥4.5V)\nTable 9.Standard Resistor Values ForAdjusting Pvin UVLO, (VIN≥4.5V)\nPVIN UVLO (V) 2.9 3.0 3.5 4.0 4.5\nRUVLO1 (kΩ) 68.1 68.1 68.1 68.1 68.1\nForhigher PVIN UVLO voltages, see\nTable 8forresistor valuesRUVLO2 (kΩ) 47.5 44.2 34.8 28.7 24.3\nHysteresis (mV) 330 335 350 365 385\nLMZ31710 \nPWRGD SENSE+\nVOUT VIN \nPVIN \nINH/UVLO \nRT/CLK CIN2\n 47 µF \nVADJ SS/TR \nSTSEL AGND PGND CIN1\n 100 µF \nRSET \n1.43 k+\n  C OUT1\n      2x 100 µF COUT2\n220 µF VOUT \n 1.2 V\n+VIN / PVIN \n 4.5 V to 17 V\n R RT \n 487 kISHARE \nSYNC_OUT CIN3\n 0.1 µF \n26LMZ31710\nSNVS987F –JULY 2013 –REVISED MAY 2020 www.ti.com\nProduct Folder Links: LMZ31710Submit Documentation Feedback Copyright ©2013 –2020, Texas Instruments Incorporated8Application andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n8.1 Application Information\nThe LMZ31710 power module isaneasy-to-use integrated power solution that combines a10-A DC/DC\nconverter with power MOSFETs, ashielded inductor, and passives intoalowprofile, QFN package. This total\npower solution allows asfewasthree external components andeliminates theloop compensation andmagnetics\npartselection process.\n8.2 Typical Application\nAtypical LMZ31710 application requires input andoutput capacitors, avoltage setting resistor, andaswitching\nfrequency setting resistor. Figure 42shows atypical LMZ31710 schematic with only theminimum required\ncomponents.\nFigure 42.Typical Schematic\nPVIN=VIN=4.5VTo17V,VOUT=1.2V\n8.2.1 Design Requirements\nForthisdesign example, usetheparameters listed inTable 10andfollow these design procedures:\nTable 10.Design Parameters\nDESIGN PARAMETER EXAMPLE VALUE\nInput voltage 11.4 Vto12.6 V\nOutput voltage 1.2V\nOutput current 10A\nRSET VOUT\n0.61.43\n=) ((k\r)( )- 1\n27LMZ31710\nwww.ti.com SNVS987F –JULY 2013 –REVISED MAY 2020\nProduct Folder Links: LMZ31710Submit Documentation Feedback Copyright ©2013 –2020, Texas Instruments Incorporated8.2.2 Detailed Design Procedure\n8.2.2.1 Custom Design With WEBENCH ®Tools\nClick here tocreate acustom design using theLMZ31710 device with theWEBENCH ®Power Designer.\n1.Start byentering theinput voltage (VIN),output voltage (VOUT),andoutput current (IOUT)requirements.\n2.Optimize thedesign forkeyparameters such asefficiency, footprint, andcost using theoptimizer dial.\n3.Compare thegenerated design with other possible solutions from Texas Instruments.\nThe WEBENCH Power Designer provides acustomized schematic along with alistofmaterials with real-time\npricing andcomponent availability.\nInmost cases, these actions areavailable:\n•Run electrical simulations toseeimportant waveforms andcircuit performance\n•Run thermal simulations tounderstand board thermal performance\n•Export customized schematic andlayout intopopular CAD formats\n•Print PDF reports forthedesign, andshare thedesign with colleagues\nGetmore information about WEBENCH tools atwww.ti.com/WEBENCH .\n8.2.2.2 Setting TheOutput Voltage\nThe output voltage oftheLMZ31710 isexternally adjustable using asingle resistor (RSET).Select thevalue of\nRSETfrom Table 2orcalculate using Equation 5.\n(5)\nTosettheoutput voltage to1.2V,thecalculated value forRSETis1.43 kΩ.\n8.2.2.3 Setting theSwitching Frequency\nThe recommended switching frequency for1.2-V output voltage is300 kHz. Tosettheswitching frequency to\n300kHz, a487-kΩRRTresistor isrequired. Refer toTable 2forrecommended switching frequencies forother\noutput voltages.\n8.2.2.4 Input Capacitance\nTheminimum required input capacitance fortheLMZ31710 is44µFofceramic capacitance. However, adding a\n0.1-µFceramic capacitor placed directly attheinput pins ofthedevice willhelp with high frequency bypassing.\nAdditionally, adding abulk input capacitor ishelpful inapplications with fastchanging load current.\nInthisapplication, acombination ofa100-µFbulk capacitor, a47-µFceramic capacitor, anda0.1-µFceramic\ncapacitor was used.\n8.2.2.5 Output Capacitance\nThe amount ofrequired output capacitance depends ontheoutput voltage setting, asshown inTable 3.Foran\noutput voltage of1.2V,therequired minimum output capacitance is200 µF,with arequirement that atleast\n47µFmust beceramic type.\nInthisapplication, acombination ofa200µFofceramic capacitance anda220-µFbulk capacitor was used. The\nadditional 220-µFbulk capacitor willhelp inapplications with fastchanging load current.\n8.3 Additional Application Schematics\nFigure 43and Figure 44show additional typical schematics. Figure 43shows atypical schematic fora3.3-V\noutput while PVIN and VIN aretiedtothesame input voltage rail.Figure 44shows atypical schematic fora\n1.0Voutput, however PVIN andVINarepowered from separate input voltage rails.\nVIN \n 4.5 V to 17 V\n   C IN3\n   4.7 µF LMZ31710 \nPWRGD SENSE+\nVOUT VIN \nPVIN \nINH/UVLO \nRT/CLK CIN2\n 47 µF \nVADJ SS/TR \nSTSEL AGND PGND CIN1\n 100 µF \nRSET \n2.15 k+\n  C OUT1\n      3x 100 µF COUT2\n220 µF VOUT \n 1.0 V\n+PVIN \n3.3 V\n R RT \n 1 MISHARE \nSYNC_OUT CIN3\n 0.1 µF \nLMZ31710 \nPWRGD SENSE+\nVOUT VIN \nPVIN \nINH/UVLO \nRT/CLK CIN2\n 47 µF \nVADJ SS/TR \nSTSEL AGND PGND CIN1\n 100 µF \nRSET \n316 +\n  C OUT1\n   100 µF COUT2\n220 µF VOUT \n 3.3 V\n+VIN / PVIN \n 4.5 V to 17 V\n R RT \n 90.9 kISHARE \nSYNC_OUT CIN3\n 0.1 µF \n28LMZ31710\nSNVS987F –JULY 2013 –REVISED MAY 2020 www.ti.com\nProduct Folder Links: LMZ31710Submit Documentation Feedback Copyright ©2013 –2020, Texas Instruments IncorporatedAdditional Application Schematics (continued)\nFigure 43.Typical Schematic\nPVIN =VIN=4.5VTo17V,Vout =3.3V\nFigure 44.Typical Schematic\nPVIN =3.3V,VIN=4.5VTo17V,Vout =1.0V\n9Power Supply Recommendations\nThe LMZ31710 isdesigned tooperate from aninput voltage supply range between 2.95 Vand17V.This input\nsupply must bewell-regulated andable towithstand maximum input current andmaintain astable voltage. The\nresistance oftheinput supply railmust belowenough that aninput current transient does notcause ahigh\nenough drop atthesupply voltage thatcancause afalse UVLO fault triggering andsystem reset.\nIftheinput supply islocated more than afewinches from theLMZ31710, additional bulk capacitance canbe\nrequired attheinput pins. Atypical recommended amount ofbulk input capacitance is47μF-100μF.\n29LMZ31710\nwww.ti.com SNVS987F –JULY 2013 –REVISED MAY 2020\nProduct Folder Links: LMZ31710Submit Documentation Feedback Copyright ©2013 –2020, Texas Instruments Incorporated10Layout\n10.1 Layout Considerations\nToachieve optimal electrical andthermal performance, anoptimized PCB layout isrequired. Figure 45through\nFigure 48shows atypical PCB layout. Some considerations foranoptimized layout are:\n•Use large copper areas forpower planes (PVIN, VOUT, andPGND) tominimize conduction loss andthermal\nstress.\n•Place ceramic input andoutput capacitors close tothedevice pins tominimize high frequency noise.\n•Locate additional output capacitors between theceramic capacitor andtheload.\n•Keep AGND andPGND separate from oneanother.\n•Place RSET,RRT,andCSSasclose aspossible totheir respective pins.\n•Use multiple vias toconnect thepower planes tointernal layers.\n10.2 Layout Examples\nFigure 45.Typical Top-Layer Layout Figure 46.Typical Layer-2 Layout\n30LMZ31710\nSNVS987F –JULY 2013 –REVISED MAY 2020 www.ti.com\nProduct Folder Links: LMZ31710Submit Documentation Feedback Copyright ©2013 –2020, Texas Instruments IncorporatedLayout Examples (continued)\nFigure 47.Typical Layer 3Layout Figure 48.Typical Bottom-Layer Layout\n10.2.1 EMI\nThe LMZ31710 iscompliant with EN55022 Class Bradiated emissions. Figure 49and Figure 50show typical\nexamples ofradiated emissions plots fortheLMZ31710 operating from 5Vand12V,respectively. Both graphs\ninclude theplots oftheantenna inthehorizontal andvertical positions.\nFigure 49.Radiated Emissions 5-VInput, 1.8-V Output, 10-\nALoad (En55022 Class B)Figure 50.Radiated Emissions 12-V Input, 1.8-V Output,\n10-A Load (EN55022 Class B)\n31LMZ31710\nwww.ti.com SNVS987F –JULY 2013 –REVISED MAY 2020\nProduct Folder Links: LMZ31710Submit Documentation Feedback Copyright ©2013 –2020, Texas Instruments Incorporated11Device andDocumentation Support\n11.1 Device Support\n11.1.1 Development Support\n11.1.1.1 Custom Design With WEBENCH ®Tools\nClick here tocreate acustom design using theLMZ31710 device with theWEBENCH ®Power Designer.\n1.Start byentering theinput voltage (VIN),output voltage (VOUT),andoutput current (IOUT)requirements.\n2.Optimize thedesign forkeyparameters such asefficiency, footprint, andcost using theoptimizer dial.\n3.Compare thegenerated design with other possible solutions from Texas Instruments.\nThe WEBENCH Power Designer provides acustomized schematic along with alistofmaterials with real-time\npricing andcomponent availability.\nInmost cases, these actions areavailable:\n•Run electrical simulations toseeimportant waveforms andcircuit performance\n•Run thermal simulations tounderstand board thermal performance\n•Export customized schematic andlayout intopopular CAD formats\n•Print PDF reports forthedesign, andshare thedesign with colleagues\nGetmore information about WEBENCH tools atwww.ti.com/WEBENCH .\n11.1.2 Third-Party Products Disclaimer\nTI\'S PUBLICATION OFINFORMATION REGARDING THIRD-PARTY PRODUCTS ORSERVICES DOES NOT\nCONSTITUTE ANENDORSEMENT REGARDING THE SUITABILITY OFSUCH PRODUCTS ORSERVICES\nORAWARRANTY, REPRESENTATION ORENDORSEMENT OFSUCH PRODUCTS ORSERVICES, EITHER\nALONE ORINCOMBINATION WITH ANY TIPRODUCT ORSERVICE.\n11.2 Documentation Support\n11.2.1 Related Documentation\nForrelated documentation seethefollowing:\n•Texas Instruments, LMZ31710 EVM User \'sGuide\n•Texas Instruments, LMZ31710 Parallel EVM User \'sGuide\n•Texas Instruments, LMZ31707 (7A) Datasheet\n•Texas Instruments, LMZ31704 (4A) Datasheet\n•Texas Instruments, Soldering Requirements forBQFN Packages\n11.3 Receiving Notification ofDocumentation Updates\nToreceive notification ofdocumentation updates, navigate tothedevice product folder onti.com. Intheupper\nright corner, click onAlert metoregister and receive aweekly digest ofany product information that has\nchanged. Forchange details, review therevision history included inanyrevised document.\n11.4 Support Resources\nTIE2E™support forums areanengineer\'s go-to source forfast, verified answers and design help —straight\nfrom theexperts. Search existing answers oraskyour own question togetthequick design help youneed.\nLinked content isprovided "ASIS"bytherespective contributors. They donotconstitute TIspecifications anddo\nnotnecessarily reflect TI\'sviews; seeTI\'sTerms ofUse.\n11.5 Trademarks\nEco-Mode, E2E aretrademarks ofTexas Instruments.\nAllother trademarks aretheproperty oftheir respective owners.\nReel Width (W1)REEL DIMENSIONS\nA0\nB0\nK0\nWDimension designed to accommodate the component length\nDimension designed to accommodate the component thickness\nOverall width of the carrier tape\nPitch between successive cavity centersDimension designed to accommodate the component widthTAPE DIMENSIONS\nK0 P1\nB0W\nA0 Cavity\nQUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE\nPocket QuadrantsSprocket Holes\nQ1 Q1 Q2 Q2\nQ3 Q3 Q4 Q4Reel\nDiameter\nUser Direction of FeedP1\n32LMZ31710\nSNVS987F –JULY 2013 –REVISED MAY 2020 www.ti.com\nProduct Folder Links: LMZ31710Submit Documentation Feedback Copyright ©2013 –2020, Texas Instruments Incorporated11.6 Electrostatic Discharge Caution\nThese devices have limited built-in ESD protection. The leads should beshorted together orthedevice placed inconductive foam\nduring storage orhandling toprevent electrostatic damage totheMOS gates.\n11.7 Glossary\nSLYZ022 —TIGlossary .\nThis glossary listsandexplains terms, acronyms, anddefinitions.\n12Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice and revision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\n12.1 Tape andReel Information\nDevicePackage\nTypePackage\nDrawingPins SPQReel\nDiameter\n(mm)Reel\nWidth W1\n(mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nLMZ31710RVQR B3QFN RVQ 42 500 330.0 24.4 10.35 10.35 4.6 16.0 24.0 Q2\nLMZ31710RVQT B3QFN RVQ 42 250 330.0 24.4 10.35 10.35 4.6 16.0 24.0 Q2\nTAPE AND REEL BOX DIMENSIONS\nWidth (mm)\nWLH\n33LMZ31710\nwww.ti.com SNVS987F –JULY 2013 –REVISED MAY 2020\nProduct Folder Links: LMZ31710Submit Documentation Feedback Copyright ©2013 –2020, Texas Instruments IncorporatedDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nLMZ31710RVQR B3QFN RVQ 42 500 383.0 353.0 58.0\nLMZ31710RVQT B3QFN RVQ 42 250 383.0 353.0 58.0\nPACKAGE OPTION ADDENDUM\nwww.ti.com 28-Jun-2020\nAddendum-Page 1PACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nLMZ31710RVQR ACTIVE B3QFN RVQ 42500RoHS Exempt\n& GreenNIPDAU Level-3-245C-168 HR -40 to 85 (54020, LMZ31710)\nLMZ31710RVQT ACTIVE B3QFN RVQ 42250RoHS Exempt\n& GreenNIPDAU Level-3-245C-168 HR -40 to 85 (54020, LMZ31710)\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 28-Jun-2020\nAddendum-Page 2 \nTAPE AND REEL INFORMATION\n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nLMZ31710RVQR B3QFN RVQ 42500 330.0 24.410.3510.354.616.024.0 Q2\nLMZ31710RVQT B3QFN RVQ 42250 330.0 24.410.3510.354.616.024.0 Q2\nPACKAGE MATERIALS INFORMATION\nwww.ti.com 10-Mar-2021\nPack Materials-Page 1\n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nLMZ31710RVQR B3QFN RVQ 42500 383.0 353.0 58.0\nLMZ31710RVQT B3QFN RVQ 42250 383.0 353.0 58.0\nPACKAGE MATERIALS INFORMATION\nwww.ti.com 10-Mar-2021\nPack Materials-Page 2\nwww.ti.comPACKAGE OUTLINE\n10.15\n9.85\n10.159.85\n13 TYP\n4.44.2\n2X 8\n40X 0.8\n2X 3.293.092X 1.41.24.754.552X 8\n0.650.45 8X (0.975)\n36X 0.60.444X 0.490.310.050.00\n(0.2) TYP\n(3.55)(3.55)8X (0.225)\n(0.32) TYPB3QFN - 4.4 mm max height RVQ0042A\nSUPER THICK QUAD FLATPACK - NO LEAD\n4228255/A   11/20210.08 C\nNOTES: 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.0.1 C A B\n0.05 CPIN 1 INDEX AREA\nSEATING PLANE\nPIN 1 ID\n(45X 0.7)PKG\nPKG\n111 21\n31\n404142AB\nC\nwww.ti.comEXAMPLE BOARD LAYOUT\n.000 PKG 0\n.000\nPKG 0\n0.05 MAX\nALL AROUND0.05 MIN\nALL AROUND40X (0.8)36X (0.7)2X (3.19)\n2X (1.3)4X ( ) 4\n( ) 3.55\n( ) 1.75\n( ) 0.665\n( ) 0.505( ) 1.675( ) 2.845\n( ) 3.55( ) 4.85\n( ) 4.85\n(0.55)\n2X ( ) 1.3452X ( ) 1.345\n44X (0.4)8X (0.975)\n(0.2) TYP\nVIA4X ( ) 4\n(R0.05) TYP\n( ) 4.85\n( ) 4.85B3QFN - 4.4 mm max height RVQ0042A\nSUPER THICK QUAD FLATPACK - NO LEAD\n4228255/A   11/2021\nNOTES: (continued)\n 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature    number SLUA271 (www.ti.com/lit/slua271).5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown    on this view. It is recommended that vias under paste be filled, plugged or tented. SOLDER MASK DETAILSLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE: 10X(45X 0.7)SEE SOLDER MASKDETAILS\n1\n11 213140\n41\n42\nMETAL EDGE\nSOLDER MASKOPENINGEXPOSED METAL\nNON SOLDER MASK\nDEFINED\n(PREFERRED)METAL UNDERSOLDER MASK\nSOLDER MASKOPENINGEXPOSED\nMETAL\nSOLDER MASK\nDEFINED\nwww.ti.comEXAMPLE STENCIL DESIGN\n.000 PKG 0\n.000\nPKG 0\n4X ( ) 4\n2X ( ) 3.55\n( ) 1.25\n( ) 0.08( ) 1.09( ) 2.26\n2X ( ) 3.5544X (0.4)40X (0.8)36X (0.7)\n4X ( ) 4\n2X ( ) 0.785\n2X ( ) 0.7854X (1.37)\n4X (1.21)8X (0.975)\n( ) 4.85\n( ) 4.854X (0.52)\n4X (0.97)( ) 4.85 ( ) 4.85B3QFN - 4.4 mm max height RVQ0042A\nSUPER THICK QUAD FLATPACK - NO LEAD\n4228255/A   11/2021\nNOTES: (continued)\n 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate   design recommendations.  SOLDER PASTE EXAMPLE\nBASED ON 0.1 mm STENCIL THICKNESS\nSCALE: 10X\n \nPRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE\nPAD 41: 81%PAD 42: 80%(45X 0.7)\n1\n11 213140\n41\n42\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICA\nTION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety\n, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for\n, and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale  or other applicable terms available either on ti.com  or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 2021, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: LMZ31710RVQR

#### Key Specifications:
- **Voltage Ratings:**
  - Input Voltage (PVIN): 2.95 V to 17 V
  - Input Bias Voltage (VIN): 4.5 V to 17 V
  - Output Voltage (VOUT): 0.6 V to 5.5 V

- **Current Ratings:**
  - Output Current: Up to 10 A

- **Power Consumption:**
  - Efficiency: Up to 95%
  - Thermal Resistance: 13.3 °C/W

- **Operating Temperature Range:**
  - -40 °C to +85 °C

- **Package Type:**
  - 42-Pin QFN (B3QFN)

- **Special Features:**
  - Integrated power solution with MOSFETs and inductor
  - Adjustable switching frequency (200 kHz to 1.2 MHz)
  - Supports parallel operation for higher current
  - Power-good output and programmable undervoltage lockout (UVLO)
  - Overcurrent and overtemperature protection
  - Prebias output start-up capability
  - Eco-Mode for light load efficiency
  - Moisture Sensitive Level: MSL3 (JEDEC J-STD-020E)

#### Description:
The **LMZ31710** is a high-performance, integrated power module designed for step-down (buck) conversion applications. It combines a 10-A DC/DC converter with power MOSFETs, a shielded inductor, and passive components into a compact, low-profile QFN package. This module simplifies the design process by minimizing the number of external components required and eliminating the need for loop compensation and magnetics selection.

#### Typical Applications:
The LMZ31710 is suitable for a wide range of applications, including:
- **Broadband and Communications Infrastructure:** Powering network equipment and communication devices.
- **Automated Test and Medical Equipment:** Providing reliable power for sensitive testing and medical devices.
- **Compact PCI/PCI Express/PXI Express:** Serving as a point-of-load power supply for high-performance computing applications.
- **DSP and FPGA Point-of-Load Applications:** Delivering efficient power to digital signal processors and field-programmable gate arrays.

This module is particularly advantageous in designs requiring high efficiency, compact size, and robust performance across varying load conditions. Its ability to operate in parallel configurations allows for scalability in high-current applications.