{
  "module_name": "clk-scu.h",
  "hash_id": "17e23f67609bdb9c3068f3b4823c08254152c7e103ff19fc98206ece6735c728",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/imx/clk-scu.h",
  "human_readable_source": " \n \n\n#ifndef __IMX_CLK_SCU_H\n#define __IMX_CLK_SCU_H\n\n#include <linux/firmware/imx/sci.h>\n#include <linux/of.h>\n\n#define IMX_SCU_GPR_CLK_GATE\tBIT(0)\n#define IMX_SCU_GPR_CLK_DIV\tBIT(1)\n#define IMX_SCU_GPR_CLK_MUX\tBIT(2)\n\nstruct imx_clk_scu_rsrc_table {\n\tconst u32 *rsrc;\n\tu8 num;\n};\n\nextern struct list_head imx_scu_clks[];\nextern const struct dev_pm_ops imx_clk_lpcg_scu_pm_ops;\nextern const struct imx_clk_scu_rsrc_table imx_clk_scu_rsrc_imx8dxl;\nextern const struct imx_clk_scu_rsrc_table imx_clk_scu_rsrc_imx8qxp;\nextern const struct imx_clk_scu_rsrc_table imx_clk_scu_rsrc_imx8qm;\n\nint imx_clk_scu_init(struct device_node *np,\n\t\t     const struct imx_clk_scu_rsrc_table *data);\nstruct clk_hw *imx_scu_of_clk_src_get(struct of_phandle_args *clkspec,\n\t\t\t\t      void *data);\nstruct clk_hw *imx_clk_scu_alloc_dev(const char *name,\n\t\t\t\t     const char * const *parents,\n\t\t\t\t     int num_parents, u32 rsrc_id, u8 clk_type);\n\nstruct clk_hw *__imx_clk_scu(struct device *dev, const char *name,\n\t\t\t     const char * const *parents, int num_parents,\n\t\t\t     u32 rsrc_id, u8 clk_type);\n\nvoid imx_clk_scu_unregister(void);\n\nstruct clk_hw *__imx_clk_lpcg_scu(struct device *dev, const char *name,\n\t\t\t\t  const char *parent_name, unsigned long flags,\n\t\t\t\t  void __iomem *reg, u8 bit_idx, bool hw_gate);\nvoid imx_clk_lpcg_scu_unregister(struct clk_hw *hw);\n\nstruct clk_hw *__imx_clk_gpr_scu(const char *name, const char * const *parent_name,\n\t\t\t\t int num_parents, u32 rsrc_id, u8 gpr_id, u8 flags,\n\t\t\t\t bool invert);\n\nstatic inline struct clk_hw *imx_clk_scu(const char *name, u32 rsrc_id,\n\t\t\t\t\t u8 clk_type)\n{\n\treturn imx_clk_scu_alloc_dev(name, NULL, 0, rsrc_id, clk_type);\n}\n\nstatic inline struct clk_hw *imx_clk_scu2(const char *name, const char * const *parents,\n\t\t\t\t\t  int num_parents, u32 rsrc_id, u8 clk_type)\n{\n\treturn imx_clk_scu_alloc_dev(name, parents, num_parents, rsrc_id, clk_type);\n}\n\nstatic inline struct clk_hw *imx_clk_lpcg_scu_dev(struct device *dev, const char *name,\n\t\t\t\t\t\t  const char *parent_name, unsigned long flags,\n\t\t\t\t\t\t  void __iomem *reg, u8 bit_idx, bool hw_gate)\n{\n\treturn __imx_clk_lpcg_scu(dev, name, parent_name, flags, reg,\n\t\t\t\t  bit_idx, hw_gate);\n}\n\nstatic inline struct clk_hw *imx_clk_lpcg_scu(const char *name, const char *parent_name,\n\t\t\t\t\t      unsigned long flags, void __iomem *reg,\n\t\t\t\t\t      u8 bit_idx, bool hw_gate)\n{\n\treturn __imx_clk_lpcg_scu(NULL, name, parent_name, flags, reg,\n\t\t\t\t  bit_idx, hw_gate);\n}\n\nstatic inline struct clk_hw *imx_clk_gate_gpr_scu(const char *name, const char *parent_name,\n\t\t\t\t\t\t  u32 rsrc_id, u8 gpr_id, bool invert)\n{\n\treturn __imx_clk_gpr_scu(name, &parent_name, 1, rsrc_id, gpr_id,\n\t\t\t\t IMX_SCU_GPR_CLK_GATE, invert);\n}\n\nstatic inline struct clk_hw *imx_clk_divider_gpr_scu(const char *name, const char *parent_name,\n\t\t\t\t\t\t     u32 rsrc_id, u8 gpr_id)\n{\n\treturn __imx_clk_gpr_scu(name, &parent_name, 1, rsrc_id, gpr_id,\n\t\t\t\t IMX_SCU_GPR_CLK_DIV, 0);\n}\n\nstatic inline struct clk_hw *imx_clk_mux_gpr_scu(const char *name, const char * const *parent_names,\n\t\t\t\t\t\t int num_parents, u32 rsrc_id, u8 gpr_id)\n{\n\treturn __imx_clk_gpr_scu(name, parent_names, num_parents, rsrc_id,\n\t\t\t\t gpr_id, IMX_SCU_GPR_CLK_MUX, 0);\n}\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}