from riscv_data.registers import Registers

class WriteBack:
    
    def __init__(self):
        self.memToReg
        