{
  "Top": "CNN",
  "RtlTop": "CNN",
  "RtlPrefix": "",
  "RtlSubPrefix": "CNN_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "virtexuplus",
    "Device": "xcvu9p",
    "Package": "-flga2104",
    "Speed": "-2-i",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "padding": {
      "index": "0",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "padding",
          "name": "padding",
          "usage": "data",
          "direction": "in"
        }]
    },
    "width": {
      "index": "1",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "width",
          "name": "width",
          "usage": "data",
          "direction": "in"
        }]
    },
    "hight": {
      "index": "2",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "hight",
          "name": "hight",
          "usage": "data",
          "direction": "in"
        }]
    },
    "image": {
      "index": "3",
      "direction": "in",
      "srcType": "double*",
      "srcSize": "64",
      "hwRefs": [{
          "type": "port",
          "interface": "image_r",
          "name": "image_r",
          "usage": "data",
          "direction": "in"
        }]
    },
    "output_conv1": {
      "index": "4",
      "direction": "inout",
      "srcType": "double*",
      "srcSize": "64",
      "hwRefs": [
        {
          "type": "port",
          "interface": "output_conv1_i",
          "name": "output_conv1_i",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "output_conv1_o",
          "name": "output_conv1_o",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "output_conv1_o_ap_vld",
          "name": "output_conv1_o_ap_vld",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "output_pooling1": {
      "index": "5",
      "direction": "inout",
      "srcType": "double*",
      "srcSize": "64",
      "hwRefs": [
        {
          "type": "port",
          "interface": "output_pooling1",
          "name": "output_pooling1",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "output_pooling1_ap_vld",
          "name": "output_pooling1_ap_vld",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "output_conv2": {
      "index": "6",
      "direction": "out",
      "srcType": "double*",
      "srcSize": "64",
      "hwRefs": [{
          "type": "port",
          "interface": "output_conv2",
          "name": "output_conv2",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "DirectiveTcl": ["set_directive_top CNN -name CNN"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "CNN"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "6.66",
    "Uncertainty": "1.7982",
    "IsCombinational": "0",
    "II": "undef",
    "Latency": "undef"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 6.660 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "CNN",
    "Version": "1.0",
    "DisplayName": "Cnn",
    "Revision": "",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_CNN_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/model.cpp"],
    "Vhdl": [
      "impl\/vhdl\/CNN_CNN_Pipeline_VITIS_LOOP_118_1_VITIS_LOOP_119_2_VITIS_LOOP_120_3.vhd",
      "impl\/vhdl\/CNN_convolution_double_double_double_double_14_14_16_8_14_14_3_3_1_1_s.vhd",
      "impl\/vhdl\/CNN_convolution_double_double_double_double_14_14_16_8_14_14_3_3_1_1_s_line_buffeg8j.vhd",
      "impl\/vhdl\/CNN_convolution_double_double_double_double_14_14_16_8_14_14_3_3_1_1_s_line_buffehbi.vhd",
      "impl\/vhdl\/CNN_convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_Pipeline_Shift_win_right.vhd",
      "impl\/vhdl\/CNN_convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_Pipeline_VITIS_LOOP_46_3.vhd",
      "impl\/vhdl\/CNN_convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_s.vhd",
      "impl\/vhdl\/CNN_convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_s_bias_conv1eOg.vhd",
      "impl\/vhdl\/CNN_convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_s_kernel_confYi.vhd",
      "impl\/vhdl\/CNN_convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_s_line_buffebkb.vhd",
      "impl\/vhdl\/CNN_dadd_64ns_64ns_64_4_full_dsp_1.vhd",
      "impl\/vhdl\/CNN_dcmp_64ns_64ns_1_2_no_dsp_1.vhd",
      "impl\/vhdl\/CNN_dmul_64ns_64ns_64_4_max_dsp_1.vhd",
      "impl\/vhdl\/CNN_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/CNN_mul_32ns_32ns_126_1_1.vhd",
      "impl\/vhdl\/CNN.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/CNN_CNN_Pipeline_VITIS_LOOP_118_1_VITIS_LOOP_119_2_VITIS_LOOP_120_3.v",
      "impl\/verilog\/CNN_convolution_double_double_double_double_14_14_16_8_14_14_3_3_1_1_s.v",
      "impl\/verilog\/CNN_convolution_double_double_double_double_14_14_16_8_14_14_3_3_1_1_s_line_buffeg8j.dat",
      "impl\/verilog\/CNN_convolution_double_double_double_double_14_14_16_8_14_14_3_3_1_1_s_line_buffeg8j.v",
      "impl\/verilog\/CNN_convolution_double_double_double_double_14_14_16_8_14_14_3_3_1_1_s_line_buffehbi.dat",
      "impl\/verilog\/CNN_convolution_double_double_double_double_14_14_16_8_14_14_3_3_1_1_s_line_buffehbi.v",
      "impl\/verilog\/CNN_convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_Pipeline_Shift_win_right.v",
      "impl\/verilog\/CNN_convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_Pipeline_VITIS_LOOP_46_3.v",
      "impl\/verilog\/CNN_convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_s.v",
      "impl\/verilog\/CNN_convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_s_bias_conv1eOg.dat",
      "impl\/verilog\/CNN_convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_s_bias_conv1eOg.v",
      "impl\/verilog\/CNN_convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_s_kernel_confYi.dat",
      "impl\/verilog\/CNN_convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_s_kernel_confYi.v",
      "impl\/verilog\/CNN_convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_s_line_buffebkb.dat",
      "impl\/verilog\/CNN_convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_s_line_buffebkb.v",
      "impl\/verilog\/CNN_dadd_64ns_64ns_64_4_full_dsp_1.v",
      "impl\/verilog\/CNN_dcmp_64ns_64ns_1_2_no_dsp_1.v",
      "impl\/verilog\/CNN_dmul_64ns_64ns_64_4_max_dsp_1.v",
      "impl\/verilog\/CNN_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/CNN_mul_32ns_32ns_126_1_1.v",
      "impl\/verilog\/CNN.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/CNN_dadd_64ns_64ns_64_4_full_dsp_1_ip.tcl",
      "impl\/misc\/CNN_dcmp_64ns_64ns_1_2_no_dsp_1_ip.tcl",
      "impl\/misc\/CNN_dmul_64ns_64ns_64_4_max_dsp_1_ip.tcl"
    ],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/CNN.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "CNN_dadd_64ns_64ns_64_4_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name CNN_dadd_64ns_64ns_64_4_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "CNN_dcmp_64ns_64ns_1_2_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 1 CONFIG.c_result_fraction_width 0 CONFIG.component_name CNN_dcmp_64ns_64ns_1_2_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Compare CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "CNN_dmul_64ns_64ns_64_4_max_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name CNN_dmul_64ns_64ns_64_4_max_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "padding": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"padding": "DATA"},
      "ports": ["padding"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "padding"
        }]
    },
    "width": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"width": "DATA"},
      "ports": ["width"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "width"
        }]
    },
    "hight": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"hight": "DATA"},
      "ports": ["hight"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "hight"
        }]
    },
    "image_r": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "64",
      "portMap": {"image_r": "DATA"},
      "ports": ["image_r"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "image"
        }]
    },
    "output_conv1_i": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_ovld",
      "mode": "slave",
      "dataWidth": "64",
      "portMap": {"output_conv1_i": "DATA"},
      "ports": ["output_conv1_i"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "output_conv1"
        }]
    },
    "output_conv1_o": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_ovld",
      "mode": "master",
      "dataWidth": "64",
      "portMap": {"output_conv1_o": "DATA"},
      "ports": ["output_conv1_o"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "output_conv1"
        }]
    },
    "output_pooling1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "64",
      "portMap": {"output_pooling1": "DATA"},
      "ports": ["output_pooling1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "output_pooling1"
        }]
    },
    "output_conv2": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "64",
      "portMap": {"output_conv2": "DATA"},
      "ports": ["output_conv2"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "output_conv2"
        }]
    }
  },
  "RtlPorts": {
    "ap_local_block": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "ap_local_deadlock": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "padding": {
      "dir": "in",
      "width": "32"
    },
    "width": {
      "dir": "in",
      "width": "32"
    },
    "hight": {
      "dir": "in",
      "width": "32"
    },
    "image_r": {
      "dir": "in",
      "width": "64"
    },
    "output_conv1_i": {
      "dir": "in",
      "width": "64"
    },
    "output_conv1_o": {
      "dir": "out",
      "width": "64"
    },
    "output_conv1_o_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "output_pooling1": {
      "dir": "out",
      "width": "64"
    },
    "output_pooling1_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "output_conv2": {
      "dir": "in",
      "width": "64"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "CNN",
      "Instances": [
        {
          "ModuleName": "convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_s",
          "InstanceName": "grp_convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_s_fu_96",
          "Instances": [
            {
              "ModuleName": "convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_Pipeline_VITIS_LOOP_46_3",
              "InstanceName": "grp_convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_Pipeline_VITIS_LOOP_46_3_fu_259"
            },
            {
              "ModuleName": "convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_Pipeline_Shift_win_right",
              "InstanceName": "grp_convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_Pipeline_Shift_win_right_fu_271"
            }
          ]
        },
        {
          "ModuleName": "convolution_double_double_double_double_14_14_16_8_14_14_3_3_1_1_s",
          "InstanceName": "grp_convolution_double_double_double_double_14_14_16_8_14_14_3_3_1_1_s_fu_114"
        },
        {
          "ModuleName": "CNN_Pipeline_VITIS_LOOP_118_1_VITIS_LOOP_119_2_VITIS_LOOP_120_3",
          "InstanceName": "grp_CNN_Pipeline_VITIS_LOOP_118_1_VITIS_LOOP_119_2_VITIS_LOOP_120_3_fu_122"
        }
      ]
    },
    "Info": {
      "convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_Pipeline_VITIS_LOOP_46_3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_Pipeline_Shift_win_right": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "CNN_Pipeline_VITIS_LOOP_118_1_VITIS_LOOP_119_2_VITIS_LOOP_120_3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "convolution_double_double_double_double_14_14_16_8_14_14_3_3_1_1_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "CNN": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_Pipeline_VITIS_LOOP_46_3": {
        "Latency": {
          "LatencyBest": "32",
          "LatencyAvg": "32",
          "LatencyWorst": "32",
          "PipelineII": "32",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "6.66",
          "Uncertainty": "1.80",
          "Estimate": "1.762"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_46_3",
            "TripCount": "30",
            "Latency": "30",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "18",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "144",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_Pipeline_Shift_win_right": {
        "Latency": {
          "LatencyBest": "75",
          "LatencyAvg": "75",
          "LatencyWorst": "75",
          "PipelineII": "75",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "6.66",
          "Uncertainty": "1.80",
          "Estimate": "4.503"
        },
        "Loops": [{
            "Name": "Shift_win_right",
            "TripCount": "28",
            "Latency": "73",
            "PipelineII": "1",
            "PipelineDepth": "47"
          }],
        "Area": {
          "DSP": "102",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "1",
          "FF": "9247",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "8535",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_s": {
        "Latency": {
          "LatencyBest": "16801",
          "LatencyAvg": "35521",
          "LatencyWorst": "54241",
          "PipelineIIMin": "16801",
          "PipelineIIMax": "54241",
          "PipelineII": "16801 ~ 54241",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "6.66",
          "Uncertainty": "1.80",
          "Estimate": "4.503"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_44_2_Push_pixel",
            "TripCount": "480",
            "LatencyMin": "16800",
            "LatencyMax": "54240",
            "Latency": "16800 ~ 54240",
            "PipelineII": "",
            "PipelineDepthMin": "35",
            "PipelineDepthMax": "113",
            "PipelineDepth": "35 ~ 113"
          }],
        "Area": {
          "BRAM_18K": "16",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "~0",
          "DSP": "102",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "1",
          "FF": "10658",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "9443",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "CNN_Pipeline_VITIS_LOOP_118_1_VITIS_LOOP_119_2_VITIS_LOOP_120_3": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "6.66",
          "Uncertainty": "1.80",
          "Estimate": "4.279"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_118_1_VITIS_LOOP_119_2_VITIS_LOOP_120_3",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "645",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "1264",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "convolution_double_double_double_double_14_14_16_8_14_14_3_3_1_1_s": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "6.66",
          "Uncertainty": "1.80",
          "Estimate": "1.428"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_46_3",
            "TripCount": "16",
            "Latency": "17",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "FF": "140",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "176",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "0"
        }
      },
      "CNN": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "6.66",
          "Uncertainty": "1.80",
          "Estimate": "4.503"
        },
        "Area": {
          "BRAM_18K": "16",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "~0",
          "DSP": "105",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "1",
          "FF": "11704",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "11212",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2024-01-29 11:40:08 +07",
    "ToolName": "vitis_hls",
    "ToolVersion": "2021.2"
  }
}
