// Seed: 3100656203
module module_0 (
    input tri1 module_0,
    output uwire id_1,
    input wire id_2,
    output supply1 id_3,
    output tri1 id_4,
    input tri id_5,
    input supply1 id_6,
    input wor id_7,
    input wire id_8
    , id_11,
    output wire id_9
);
  wire id_12;
endmodule
module module_1 (
    output uwire id_0,
    output tri1 id_1,
    input supply0 id_2,
    output tri1 id_3,
    output wire id_4,
    output tri0 id_5,
    input uwire id_6,
    input tri id_7
    , id_10,
    input wire id_8
);
  assign id_1 = id_6 == 1;
  module_0(
      id_6, id_5, id_7, id_1, id_4, id_7, id_6, id_8, id_7, id_1
  );
endmodule
