<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p2048" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_2048{left:562px;bottom:68px;letter-spacing:0.1px;}
#t2_2048{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t3_2048{left:69px;bottom:68px;letter-spacing:0.11px;}
#t4_2048{left:103px;bottom:68px;letter-spacing:0.09px;}
#t5_2048{left:69px;bottom:1083px;letter-spacing:0.16px;word-spacing:0.03px;}
#t6_2048{left:359px;bottom:846px;letter-spacing:0.12px;word-spacing:0.02px;}
#t7_2048{left:69px;bottom:762px;letter-spacing:-0.13px;}
#t8_2048{left:69px;bottom:739px;letter-spacing:-0.14px;word-spacing:-0.88px;}
#t9_2048{left:69px;bottom:722px;letter-spacing:-0.26px;word-spacing:-0.39px;}
#ta_2048{left:69px;bottom:699px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tb_2048{left:69px;bottom:682px;letter-spacing:-0.14px;word-spacing:-0.85px;}
#tc_2048{left:69px;bottom:665px;letter-spacing:-0.15px;word-spacing:-0.77px;}
#td_2048{left:69px;bottom:649px;letter-spacing:-0.14px;}
#te_2048{left:69px;bottom:613px;letter-spacing:-0.13px;}
#tf_2048{left:69px;bottom:589px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tg_2048{left:69px;bottom:571px;letter-spacing:-0.11px;}
#th_2048{left:90px;bottom:552px;letter-spacing:-0.13px;}
#ti_2048{left:69px;bottom:534px;letter-spacing:-0.12px;}
#tj_2048{left:90px;bottom:516px;letter-spacing:-0.14px;}
#tk_2048{left:69px;bottom:479px;letter-spacing:-0.12px;}
#tl_2048{left:90px;bottom:461px;letter-spacing:-0.12px;}
#tm_2048{left:69px;bottom:442px;letter-spacing:-0.12px;}
#tn_2048{left:90px;bottom:424px;letter-spacing:-0.12px;}
#to_2048{left:69px;bottom:389px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#tp_2048{left:69px;bottom:364px;letter-spacing:-0.12px;}
#tq_2048{left:69px;bottom:346px;letter-spacing:-0.12px;}
#tr_2048{left:69px;bottom:328px;letter-spacing:-0.13px;}
#ts_2048{left:69px;bottom:309px;letter-spacing:-0.13px;}
#tt_2048{left:69px;bottom:274px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#tu_2048{left:69px;bottom:251px;letter-spacing:-0.16px;word-spacing:-0.39px;}
#tv_2048{left:69px;bottom:216px;letter-spacing:-0.14px;word-spacing:0.06px;}
#tw_2048{left:69px;bottom:192px;letter-spacing:-0.2px;word-spacing:-0.33px;}
#tx_2048{left:78px;bottom:1065px;letter-spacing:-0.14px;}
#ty_2048{left:78px;bottom:1050px;letter-spacing:-0.12px;}
#tz_2048{left:313px;bottom:1065px;letter-spacing:-0.13px;}
#t10_2048{left:313px;bottom:1050px;letter-spacing:-0.18px;}
#t11_2048{left:355px;bottom:1065px;letter-spacing:-0.14px;}
#t12_2048{left:355px;bottom:1050px;letter-spacing:-0.12px;word-spacing:-1.04px;}
#t13_2048{left:355px;bottom:1034px;letter-spacing:-0.13px;}
#t14_2048{left:428px;bottom:1065px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t15_2048{left:428px;bottom:1050px;letter-spacing:-0.12px;}
#t16_2048{left:553px;bottom:1065px;letter-spacing:-0.12px;}
#t17_2048{left:78px;bottom:1011px;letter-spacing:-0.13px;}
#t18_2048{left:78px;bottom:995px;letter-spacing:-0.13px;}
#t19_2048{left:313px;bottom:1011px;}
#t1a_2048{left:355px;bottom:1011px;letter-spacing:-0.17px;}
#t1b_2048{left:377px;bottom:1018px;}
#t1c_2048{left:70px;bottom:926px;letter-spacing:-0.14px;}
#t1d_2048{left:69px;bottom:907px;letter-spacing:-0.12px;}
#t1e_2048{left:428px;bottom:1011px;letter-spacing:-0.15px;}
#t1f_2048{left:553px;bottom:1011px;letter-spacing:-0.12px;word-spacing:-0.46px;}
#t1g_2048{left:553px;bottom:995px;letter-spacing:-0.11px;}
#t1h_2048{left:78px;bottom:972px;letter-spacing:-0.13px;}
#t1i_2048{left:78px;bottom:955px;letter-spacing:-0.13px;}
#t1j_2048{left:313px;bottom:972px;}
#t1k_2048{left:355px;bottom:972px;letter-spacing:-0.12px;}
#t1l_2048{left:428px;bottom:972px;letter-spacing:-0.15px;}
#t1m_2048{left:553px;bottom:972px;letter-spacing:-0.12px;word-spacing:-0.46px;}
#t1n_2048{left:553px;bottom:955px;letter-spacing:-0.11px;}
#t1o_2048{left:83px;bottom:824px;letter-spacing:-0.15px;}
#t1p_2048{left:164px;bottom:824px;letter-spacing:-0.14px;}
#t1q_2048{left:269px;bottom:824px;letter-spacing:-0.14px;word-spacing:0.05px;}
#t1r_2048{left:422px;bottom:824px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t1s_2048{left:581px;bottom:824px;letter-spacing:-0.14px;word-spacing:-0.03px;}
#t1t_2048{left:739px;bottom:824px;letter-spacing:-0.15px;word-spacing:-0.02px;}
#t1u_2048{left:98px;bottom:800px;}
#t1v_2048{left:164px;bottom:800px;letter-spacing:-0.11px;}
#t1w_2048{left:258px;bottom:800px;letter-spacing:-0.13px;}
#t1x_2048{left:413px;bottom:800px;letter-spacing:-0.12px;}
#t1y_2048{left:602px;bottom:800px;letter-spacing:-0.16px;}
#t1z_2048{left:760px;bottom:800px;letter-spacing:-0.15px;}

.s1_2048{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_2048{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_2048{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_2048{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_2048{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_2048{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s7_2048{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s8_2048{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s9_2048{font-size:11px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts2048" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg2048Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg2048" style="-webkit-user-select: none;"><object width="935" height="1210" data="2048/2048.svg" type="image/svg+xml" id="pdf2048" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_2048" class="t s1_2048">VCVTSH2SI—Convert Low FP16 Value to Signed Integer </span>
<span id="t2_2048" class="t s2_2048">INSTRUCTION SET REFERENCE, V </span>
<span id="t3_2048" class="t s1_2048">5-86 </span><span id="t4_2048" class="t s1_2048">Vol. 2C </span>
<span id="t5_2048" class="t s3_2048">VCVTSH2SI—Convert Low FP16 Value to Signed Integer </span>
<span id="t6_2048" class="t s4_2048">Instruction Operand Encoding </span>
<span id="t7_2048" class="t s5_2048">Description </span>
<span id="t8_2048" class="t s6_2048">This instruction converts the low FP16 element in the source operand to a signed integer in the destination general </span>
<span id="t9_2048" class="t s6_2048">purpose register. </span>
<span id="ta_2048" class="t s6_2048">When a conversion is inexact, the value returned is rounded according to the rounding control bits in the MXCSR </span>
<span id="tb_2048" class="t s6_2048">register or the embedded rounding control bits. If a converted result cannot be represented in the destination </span>
<span id="tc_2048" class="t s6_2048">format, the floating-point invalid exception is raised, and if this exception is masked, the integer indefinite value is </span>
<span id="td_2048" class="t s6_2048">returned. </span>
<span id="te_2048" class="t s5_2048">Operation </span>
<span id="tf_2048" class="t s7_2048">VCVTSH2SI dest, src </span>
<span id="tg_2048" class="t s8_2048">IF *SRC is a register* and (EVEX.b = 1): </span>
<span id="th_2048" class="t s8_2048">SET_RM(EVEX.RC) </span>
<span id="ti_2048" class="t s8_2048">ELSE: </span>
<span id="tj_2048" class="t s8_2048">SET_RM(MXCSR.RC) </span>
<span id="tk_2048" class="t s8_2048">IF 64-mode and OperandSize == 64: </span>
<span id="tl_2048" class="t s8_2048">DEST.qword := Convert_fp16_to_integer64(SRC.fp16[0]) </span>
<span id="tm_2048" class="t s8_2048">ELSE: </span>
<span id="tn_2048" class="t s8_2048">DEST.dword := Convert_fp16_to_integer32(SRC.fp16[0]) </span>
<span id="to_2048" class="t s5_2048">Intel C/C++ Compiler Intrinsic Equivalent </span>
<span id="tp_2048" class="t s8_2048">VCVTSH2SI int _mm_cvt_roundsh_i32 (__m128h a, int rounding); </span>
<span id="tq_2048" class="t s8_2048">VCVTSH2SI __int64 _mm_cvt_roundsh_i64 (__m128h a, int rounding); </span>
<span id="tr_2048" class="t s8_2048">VCVTSH2SI int _mm_cvtsh_i32 (__m128h a); </span>
<span id="ts_2048" class="t s8_2048">VCVTSH2SI __int64 _mm_cvtsh_i64 (__m128h a); </span>
<span id="tt_2048" class="t s5_2048">SIMD Floating-Point Exceptions </span>
<span id="tu_2048" class="t s6_2048">Invalid, Precision. </span>
<span id="tv_2048" class="t s5_2048">Other Exceptions </span>
<span id="tw_2048" class="t s6_2048">EVEX-encoded instructions, see Table 2-48, “Type E3NF Class Exception Conditions.” </span>
<span id="tx_2048" class="t s7_2048">Opcode/ </span>
<span id="ty_2048" class="t s7_2048">Instruction </span>
<span id="tz_2048" class="t s7_2048">Op/ </span>
<span id="t10_2048" class="t s7_2048">En </span>
<span id="t11_2048" class="t s7_2048">64/32 </span>
<span id="t12_2048" class="t s7_2048">bit Mode </span>
<span id="t13_2048" class="t s7_2048">Support </span>
<span id="t14_2048" class="t s7_2048">CPUID Feature </span>
<span id="t15_2048" class="t s7_2048">Flag </span>
<span id="t16_2048" class="t s7_2048">Description </span>
<span id="t17_2048" class="t s8_2048">EVEX.LLIG.F3.MAP5.W0 2D /r </span>
<span id="t18_2048" class="t s8_2048">VCVTSH2SI r32, xmm1/m16 {er} </span>
<span id="t19_2048" class="t s8_2048">A </span><span id="t1a_2048" class="t s8_2048">V/V </span>
<span id="t1b_2048" class="t s9_2048">1 </span>
<span id="t1c_2048" class="t s5_2048">NOTES: </span>
<span id="t1d_2048" class="t s8_2048">1. Outside of 64b mode, the EVEX.W field is ignored. The instruction behaves as if W=0 was used. </span>
<span id="t1e_2048" class="t s8_2048">AVX512-FP16 </span><span id="t1f_2048" class="t s8_2048">Convert the low FP16 element in xmm1/m16 to a </span>
<span id="t1g_2048" class="t s8_2048">signed integer and store the result in r32. </span>
<span id="t1h_2048" class="t s8_2048">EVEX.LLIG.F3.MAP5.W1 2D /r </span>
<span id="t1i_2048" class="t s8_2048">VCVTSH2SI r64, xmm1/m16 {er} </span>
<span id="t1j_2048" class="t s8_2048">A </span><span id="t1k_2048" class="t s8_2048">V/N.E. </span><span id="t1l_2048" class="t s8_2048">AVX512-FP16 </span><span id="t1m_2048" class="t s8_2048">Convert the low FP16 element in xmm1/m16 to a </span>
<span id="t1n_2048" class="t s8_2048">signed integer and store the result in r64. </span>
<span id="t1o_2048" class="t s7_2048">Op/En </span><span id="t1p_2048" class="t s7_2048">Tuple </span><span id="t1q_2048" class="t s7_2048">Operand 1 </span><span id="t1r_2048" class="t s7_2048">Operand 2 </span><span id="t1s_2048" class="t s7_2048">Operand 3 </span><span id="t1t_2048" class="t s7_2048">Operand 4 </span>
<span id="t1u_2048" class="t s8_2048">A </span><span id="t1v_2048" class="t s8_2048">Scalar </span><span id="t1w_2048" class="t s8_2048">ModRM:reg (w) </span><span id="t1x_2048" class="t s8_2048">ModRM:r/m (r) </span><span id="t1y_2048" class="t s8_2048">N/A </span><span id="t1z_2048" class="t s8_2048">N/A </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
