<root><simulation><result_generated_time />2023-05-17 18:53:29<layer><layer_spec />{'B': 1, 'K': 256, 'C': 256, 'OY': 150, 'OX': 150, 'IY': 150, 'IX': 150, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />1474560000<total_data_size_element />{'W': 65536, 'I': 5760000, 'O': 5760000}<total_data_reuse />{'W': 22500, 'I': 256.0, 'O': 256}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['C_4', 'K_8']}, {'Row': ['C_32']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />10080</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [1024, 1, 1], 'I': [512, 1, 1], 'O': [2, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[], [[('C', 16), ('K', 2)], [('C', 32)]], [], []]<I />[[[('K', 2)], []], [[('C', 16)], [('C', 32)]], [], []]<O />[[[('C', 16)], [('C', 32)]], [[('K', 2)], []], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OX', 30), ('K', 16), ('OX', 5), ('OY', 30)], [('K', 8), ('OY', 5)], []]<I />[[('OX', 30), ('K', 16)], [('OX', 5), ('OY', 30), ('K', 8)], [('OY', 5)]]<O />[[('OX', 30)], [('K', 16), ('OX', 5), ('OY', 30), ('K', 8)], [('OY', 5)]]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [1.0, 4500, 5, 1], 'I': [2.0, 16.0, 8.0, 1.0], 'O': [512.0, 1, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [128, 1048576, 1048576], 'I': [240, 18432000, 92160000], 'O': [240, 9216000, 46080000], 'O_partial': [0, 0, 0], 'O_final': [240, 9216000, 46080000]}<actual_mem_utilization_individual />{'W': [0.25, 0.03, 0.0], 'I': [0.47, 0.55, 0.0], 'O': [0.47, 0.27, 0.0]}<actual_mem_utilization_shared />{'W': [0.25, 0.86, 0.0], 'I': [0.47, 0.86, 0.0], 'O': [0.47, 0.86, 0.0]}<effective_mem_size_bit />{'W': [128, 1048576, 1048576], 'I': [240, 18432000, 92160000], 'O': [8, 576000, 9216000], 'O_partial': [0, 0, 0], 'O_final': [8, 576000, 9216000]}<total_unit_count />{'W': [1024, 1024, 1, 1], 'I': [1024, 512, 1, 1], 'O': [1024, 2, 1, 1]}<unique_unit_count />{'W': [1024, 1024, 1, 1], 'I': [512, 512, 1, 1], 'O': [2, 2, 1, 1]}<duplicate_unit_count />{'W': [1.0, 1.0, 1.0, 1.0], 'I': [2.0, 1.0, 1.0, 1.0], 'O': [512.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[49152000, 327680], [327680, 65536], [65536, 0]]<I />[[737280000, 46080000], [46080000, 5760000], [5760000, 0]]<O />[[(0, 5760000), (5760000, 0)], [(0, 5760000), (5760000, 0)], [(0, 5760000), (0, 0)]]<O_partial />[[(0, 0), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 5760000), (5760000, 0)], [(0, 5760000), (5760000, 0)], [(0, 5760000), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[6144000, 40960], [5120, 1024], [256, 0]]<I />[[92160000, 5760000], [720000, 90000], [22500, 0]]<O />[[(0, 720000), (720000, 0)], [(0, 90000), (90000, 0)], [(0, 22500), (0, 0)]]<O_partial />[([0, 0], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 720000], [720000, 0]), ([0, 90000], [90000, 0]), ([0, 22500], [0, 0])]</mem_access_count_word><mac_count><active />1474560000<idle />0</mac_count></basic_info><energy><total_energy />3223586719.9<mem_energy_breakdown><W />[2079.5, 634.2, 341.0]<I />[33068.1, 84162.6, 29966.6]<O />[504.4, 17836.9, 29966.6]</mem_energy_breakdown><MAC_energy><active_MAC />3223388160.0<idle_MAC />0.0<total />3223388160.0</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.9869<utilization_without_data_loading />1.0<utilization_spatial />1.0<utilization_temporal_with_data_loading />0.9869<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />2918288<latency_cycle_without_data_loading />2880000<ideal_computing_cycle />2880000<data_loading><load_cycle_total />38288<load_cycle_individual />{'W': [256, 2048, 0], 'I': [240, 36000, 0]}<load_cycle_combined />{'W': 2048, 'I': 36000}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-2879999], [-2807922, -2798016], [-2880000, -2880000]], 'I': [[-2879999], [-2855524, -1439760], [-2160000, -2268000]], 'O': [[-2880000], [-2496000, -2784000], [-2790000, -2857500]]}<mem_stall_cycle_shared />{'W': [[-2879999], [-2807922, 0], [0, 0]], 'I': [[-2879999], [-2855524, 0], [0, 0]], 'O': [[-2880000], [-2496000, -2784000], [-2790000, -2857500]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [128, 1048576, 1048576], 'I': [240, 18432000, 92160000], 'O': [240, 9216000, 46080000], 'O_partial': [0, 0, 0], 'O_final': [240, 9216000, 46080000]}<data_size_each_level_total />{'W': [131072, 1048576, 1048576], 'I': [122880, 18432000, 92160000], 'O': [480, 9216000, 46080000]}<loop_cycles_each_level />{'W': [72000, 2880000, 2880000], 'I': [480, 576000, 2880000], 'O': [30, 576000, 2880000]}<top_ir_loop_size />{'W': [150, 5, 1], 'I': [16, 8, 1], 'O': [1, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.0], [1.8, 0.4], [0.4, 0.4]], 'I': [[8.0, 0.5], [256.0, 32.0], [32.0, 32.0]], 'O': [[8.0, 8.0], [16.0, 16.0], [16.0, 16.0]]}<req_inst_mem_bw />{'W': [[8.0, 0.3], [273.1, 1.8], [1.8, 0.4]], 'I': [[8.0, 8.0], [4096.0, 256.0], [256.0, 32.0]], 'O': [[8.0, 8.0], [16.0, 16.0], [16.0, 16.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.0], [1.8, 0.4], [0.4, 0]], 'I': [[8.0, 0.5], [256.0, 32.0], [32.0, 0]], 'O': [[8.0, 8.0], [16.0, 16.0], [16.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.0], [273.8, 48.4], [32.4, 16.0]], 'I': [[8.0, 0.5], [273.8, 48.4], [32.4, 16.0]], 'O': [[8.0, 8.0], [273.8, 48.4], [32.4, 16.0]]}<output_distinguish />[('fsum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 2880000], [72000, 72000, 40], [2880000, 2880000, 1]], 'I': [[1, 1, 2880000], [480, 480, 6000], [576000, 576000, 5]], 'O': [[1, 1, 2880000], [30, 30, 96000], [576000, 576000, 5]]}<trans_time_real />{'W': [[0, 1, 2880000], [[2, 72000, 40], [256, 72000, 40]], [[2048, 2880000, 1], [512, 2880000, 1]]], 'I': [[0, 1, 2880000], [[4, 480, 6000], [240, 480, 6000]], [[36000, 576000, 5], [9000, 576000, 5]]], 'O': [[0, 1, 2880000], [[4, 30, 96000], [1, 30, 96000]], [[18000, 576000, 5], [4500, 576000, 5]]]}<single_stall_cycle />{'W': [[-1], [-71998, -71744], [-2877952, -2879488]], 'I': [[-1], [-476, -240], [-540000, -567000]], 'O': [[-1], [-26, -29], [-558000, -571500]]}<single_stall_count />{'W': [2879999, 39, 0], 'I': [2879999, 5999, 4], 'O': [2880000, 96000, 5]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [9984, 0], 'I': [1439760, 144000], 'O': [384000, 90000]}, 1: {'W': [0, 0], 'I': [144000, 0], 'O': [90000, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-1430256, -2736000], [-2496000, -2790000]], 1: [[-2736000, -2880000], [-2790000, -2880000]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.4<mem_area />121.4<mem_area_percentage />100.0 %</area></results><elapsed_time_second />1.451</simulation></root>