library ieee;
use ieee.std_logic_1164.all;
use work.fixed_pkg.all;

entity pe_array is 
generic ( qi : natural := 8; qf : natural := 8);
port( 
			k0,
			k1,
			k2,
			k3,
			k4,
			
			im0,
			im1,
			im2,
			im3,
			im4,
			im5,
			im6,
			im7)