module contador_modulo_10
	( input clk_1Hz,
	  input reset,
	  output reg[3:0] out
	);

	always @ (posedge clk_1Hz)
	begin

	if (out == 9)
	begin
		out = 0;
	end

	if (~reset)
	begin
		out = 0;
	end
	
	else
	begin
		out = out + 1 
	end	
	
	end

endmodule