hmLoadTopic({
hmKeywords:"AccessType,acknowledgedCpus,asn,astMode,cm,Context,cpuId,Delivery,Detection,deviceInterruptVector,DFAULT_ACV,DFAULT_FOE,DFAULT_FOR,DFAULT_FOW,DStreamFaultType,DTB_MISS_DOUBLE_3,DTB_MISS_DOUBLE_4,DTB_MISS_SINGLE,Event,eventClass,exc_Mask,exc_Sum,Exception,exceptionClass,FaultDispatcher,faultPC,FaultType,faultVA,hwIPL,hwVector,initiatingCpu,InternalError,Interrupt,kind,MachineCheck,MachineCheckReason,mchkAddr,mchkCode,Metadata,mmAccessType,mmFaultReason,PalVectorId,palVectorId,participatingCpus,PendingEvent,PendingPropertyInfo,PhysicalAddress,Pipeline,Preparation,priority,PTE,RendezvousFailure,Reset,Resolution,SMP,Structure,swiLevel,SystemEvent,UNALIGN",
hmTitle:"7.6 PendingEvent Structure",
hmDescription:"PendingEvent (PendingEvent_Refined.h, 420 lines) is the unified event structure for all exceptions, interrupts, and machine checks. It flows from the pipeline into...",
hmPrevLink:"chapter-7_4-faultdispatcher.html",
hmNextLink:"chapter-7_6-precise-exception-.html",
hmParentLink:"chapter-7---interrupt-and-ipi-.html",
hmBreadCrumbs:"<a href=\"license-_-attributions.html\">ASA-EMulatR Reference Guide<\/a> &gt; <a href=\"index.html\">Introduction<\/a> &gt; <a href=\"architecture-overview.html\">Architecture Overview<\/a> &gt; <a href=\"chapter-7---interrupt-and-ipi-.html\">Chapter 7 - Exceptions, Faults, and Interrupts<\/a>",
hmTitlePath:"ASA-EMulatR Reference Guide > Introduction > Architecture Overview > Chapter 7 - Exceptions, Faults, and Interrupts > 7.6 PendingEvent Structure",
hmHeader:"<h1 class=\"p_Heading1\" style=\"page-break-after: avoid;\"><span class=\"f_Heading1\">7.6 PendingEvent Structure<\/span><\/h1>\n\r",
hmBody:"<p class=\"p_Normal\">PendingEvent (PendingEvent_Refined.h, 420 lines) is the unified event structure for all exceptions, interrupts, and machine checks. It flows from the pipeline into FaultDispatcher and carries all information needed for PAL entry and exception delivery.<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<h2 class=\"p_Heading2\" style=\"page-break-after: avoid;\"><span class=\"f_Heading2\">Core Fields<\/span><\/h2>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\">cpuId — CPU this event belongs to<\/p>\n\r<p class=\"p_Normal\">eventClass (EventClass) — high-level classification: None, Exception, Interrupt, MachineCheck, Reset, InternalError, SystemEvent<\/p>\n\r<p class=\"p_Normal\">priority (EventPriority) — dispatch priority: Low, Normal, High, Critical, Reset<\/p>\n\r<p class=\"p_Normal\">kind (PendingEventKind) — event type: Exception, Interrupt, Ast, MachineCheck, Reset, PalCall<\/p>\n\r<p class=\"p_Normal\">exceptionClass (ExceptionClass_EV6) — fine-grained exception type (32 values)<\/p>\n\r<p class=\"p_Normal\">palVectorId (PalVectorId_EV6) — resolved PAL vector (set at delivery time, not detection)<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<h2 class=\"p_Heading2\" style=\"page-break-after: avoid;\"><span class=\"f_Heading2\">Address and Context<\/span><\/h2>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\">faultVA — virtual address of the fault<\/p>\n\r<p class=\"p_Normal\">faultPC — program counter at the faulting instruction<\/p>\n\r<p class=\"p_Normal\">asn — address space number at time of fault<\/p>\n\r<p class=\"p_Normal\">cm — current mode (kernel\/executive\/supervisor\/user) at time of event<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<h2 class=\"p_Heading2\" style=\"page-break-after: avoid;\"><span class=\"f_Heading2\">D-Stream Fault Specifics<\/span><\/h2>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\">For data-stream faults, PendingEvent carries DStreamFaultType: None, DTB_MISS_SINGLE, DTB_MISS_DOUBLE_3, DTB_MISS_DOUBLE_4, DFAULT_ACV, DFAULT_FOE, DFAULT_FOW, DFAULT_FOR, UNALIGN. Plus mmAccessType (Read\/Write\/Execute) and mmFaultReason.<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<h2 class=\"p_Heading2\" style=\"page-break-after: avoid;\"><span class=\"f_Heading2\">Arithmetic and Machine Check<\/span><\/h2>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\">exc_Sum — arithmetic exception summary register value<\/p>\n\r<p class=\"p_Normal\">exc_Mask — arithmetic exception mask<\/p>\n\r<p class=\"p_Normal\">mcReason (MachineCheckReason) — machine check cause<\/p>\n\r<p class=\"p_Normal\">mchkCode, mchkAddr — machine check details<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<h2 class=\"p_Heading2\" style=\"page-break-after: avoid;\"><span class=\"f_Heading2\">Interrupt Specifics<\/span><\/h2>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\">deviceInterruptVector — device interrupt vector index<\/p>\n\r<p class=\"p_Normal\">hwVector — hardware interrupt vector<\/p>\n\r<p class=\"p_Normal\">hwIPL — hardware interrupt priority level<\/p>\n\r<p class=\"p_Normal\">swiLevel — software interrupt level<\/p>\n\r<p class=\"p_Normal\">astMode — AST target mode<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<h2 class=\"p_Heading2\" style=\"page-break-after: avoid;\"><span class=\"f_Heading2\">Detailed Properties<\/span><\/h2>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\">PendingPropertyInfo (embedded struct) carries extended fault metadata: access type flags (isWrite, isExecute, isUnaligned, isInstruction), fault type flags (isMachineCheck, isAccessViolation, isInvalidPTE, isIllegalInstruction, isNonCanonical, isFaultOnExecute\/Write\/Read, isDoubleMiss), physical address, PTE value, and SMP fault info (initiatingCpu, participatingCpus, acknowledgedCpus, isSmpRendezvousFailure).<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\">Design principle: pipeline code creates PendingEvent with ExceptionClass; FaultDispatcher resolves PalVectorId during preparation. Detection and delivery use the same structure.<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_SeeAlso\" style=\"page-break-after: avoid;\"><span class=\"f_SeeAlso\">See Also: faultLib\/PendingEvent_Refined.h.<\/span><\/p>\n\r"
})
