{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1604058045517 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1604058045523 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 30 19:40:45 2020 " "Processing started: Fri Oct 30 19:40:45 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1604058045523 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604058045523 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off diyphoto -c diyphoto " "Command: quartus_map --read_settings_files=on --write_settings_files=off diyphoto -c diyphoto" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604058045524 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1604058046115 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1604058046115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myrom.v 1 1 " "Found 1 design units, including 1 entities, in source file myrom.v" { { "Info" "ISGN_ENTITY_NAME" "1 myrom " "Found entity 1: myrom" {  } { { "myrom.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp9/diyphoto/myrom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604058058353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604058058353 ""}
{ "Warning" "WSGN_SEARCH_FILE" "diyphoto.v 1 1 " "Using design file diyphoto.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 diyphoto " "Found entity 1: diyphoto" {  } { { "diyphoto.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp9/diyphoto/diyphoto.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604058058434 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1604058058434 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "diyphoto.v(47) " "Verilog HDL Instantiation warning at diyphoto.v(47): instance has no name" {  } { { "diyphoto.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp9/diyphoto/diyphoto.v" 47 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1604058058435 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "diyphoto " "Elaborating entity \"diyphoto\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1604058058436 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clkgen.v 1 1 " "Using design file clkgen.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clkgen " "Found entity 1: clkgen" {  } { { "clkgen.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp9/diyphoto/clkgen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604058058450 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1604058058450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkgen clkgen:my_vgaclk " "Elaborating entity \"clkgen\" for hierarchy \"clkgen:my_vgaclk\"" {  } { { "diyphoto.v" "my_vgaclk" { Text "D:/data/Homework/FPGA/Exp/Exp9/diyphoto/diyphoto.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604058058451 ""}
{ "Warning" "WSGN_SEARCH_FILE" "vga_ctrl.v 1 1 " "Using design file vga_ctrl.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 vga_ctrl " "Found entity 1: vga_ctrl" {  } { { "vga_ctrl.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp9/diyphoto/vga_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604058058465 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1604058058465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_ctrl vga_ctrl:my_ctrl " "Elaborating entity \"vga_ctrl\" for hierarchy \"vga_ctrl:my_ctrl\"" {  } { { "diyphoto.v" "my_ctrl" { Text "D:/data/Homework/FPGA/Exp/Exp9/diyphoto/diyphoto.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604058058466 ""}
{ "Warning" "WSGN_SEARCH_FILE" "getcolor.v 1 1 " "Using design file getcolor.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 getcolor " "Found entity 1: getcolor" {  } { { "getcolor.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp9/diyphoto/getcolor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604058058480 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1604058058480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "getcolor getcolor:comb_4 " "Elaborating entity \"getcolor\" for hierarchy \"getcolor:comb_4\"" {  } { { "diyphoto.v" "comb_4" { Text "D:/data/Homework/FPGA/Exp/Exp9/diyphoto/diyphoto.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604058058481 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data getcolor.v(15) " "Verilog HDL Always Construct warning at getcolor.v(15): variable \"data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "getcolor.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp9/diyphoto/getcolor.v" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1604058058482 "|diyphoto|getcolor:comb_4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myrom getcolor:comb_4\|myrom:rom " "Elaborating entity \"myrom\" for hierarchy \"getcolor:comb_4\|myrom:rom\"" {  } { { "getcolor.v" "rom" { Text "D:/data/Homework/FPGA/Exp/Exp9/diyphoto/getcolor.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604058058490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram getcolor:comb_4\|myrom:rom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"getcolor:comb_4\|myrom:rom\|altsyncram:altsyncram_component\"" {  } { { "myrom.v" "altsyncram_component" { Text "D:/data/Homework/FPGA/Exp/Exp9/diyphoto/myrom.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604058058537 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "getcolor:comb_4\|myrom:rom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"getcolor:comb_4\|myrom:rom\|altsyncram:altsyncram_component\"" {  } { { "myrom.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp9/diyphoto/myrom.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604058058539 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "getcolor:comb_4\|myrom:rom\|altsyncram:altsyncram_component " "Instantiated megafunction \"getcolor:comb_4\|myrom:rom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604058058539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604058058539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604058058539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file data.mif " "Parameter \"init_file\" = \"data.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604058058539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604058058539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604058058539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604058058539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 327679 " "Parameter \"numwords_a\" = \"327679\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604058058539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604058058539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604058058539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604058058539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604058058539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 19 " "Parameter \"widthad_a\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604058058539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604058058539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604058058539 ""}  } { { "myrom.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp9/diyphoto/myrom.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1604058058539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hch1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hch1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hch1 " "Found entity 1: altsyncram_hch1" {  } { { "db/altsyncram_hch1.tdf" "" { Text "D:/data/Homework/FPGA/Exp/Exp9/diyphoto/db/altsyncram_hch1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604058058694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604058058694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hch1 getcolor:comb_4\|myrom:rom\|altsyncram:altsyncram_component\|altsyncram_hch1:auto_generated " "Elaborating entity \"altsyncram_hch1\" for hierarchy \"getcolor:comb_4\|myrom:rom\|altsyncram:altsyncram_component\|altsyncram_hch1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604058058695 ""}
{ "Critical Warning" "WCDB_CDB_MORE_INI_CONTENT" "327679 327680 D:/data/Homework/FPGA/Exp/Exp9/diyphoto/data.mif " "Memory depth (327679) in the design file differs from memory depth (327680) in the Memory Initialization File \"D:/data/Homework/FPGA/Exp/Exp9/diyphoto/data.mif\" -- truncated remaining initial content value to fit RAM" {  } { { "myrom.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp9/diyphoto/myrom.v" 81 0 0 } }  } 1 127004 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- truncated remaining initial content value to fit RAM" 0 0 "Analysis & Synthesis" 0 -1 1604058060233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_l2a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_l2a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_l2a " "Found entity 1: decode_l2a" {  } { { "db/decode_l2a.tdf" "" { Text "D:/data/Homework/FPGA/Exp/Exp9/diyphoto/db/decode_l2a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604058061301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604058061301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_l2a getcolor:comb_4\|myrom:rom\|altsyncram:altsyncram_component\|altsyncram_hch1:auto_generated\|decode_l2a:rden_decode " "Elaborating entity \"decode_l2a\" for hierarchy \"getcolor:comb_4\|myrom:rom\|altsyncram:altsyncram_component\|altsyncram_hch1:auto_generated\|decode_l2a:rden_decode\"" {  } { { "db/altsyncram_hch1.tdf" "rden_decode" { Text "D:/data/Homework/FPGA/Exp/Exp9/diyphoto/db/altsyncram_hch1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604058061302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_nib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_nib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_nib " "Found entity 1: mux_nib" {  } { { "db/mux_nib.tdf" "" { Text "D:/data/Homework/FPGA/Exp/Exp9/diyphoto/db/mux_nib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604058061380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604058061380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_nib getcolor:comb_4\|myrom:rom\|altsyncram:altsyncram_component\|altsyncram_hch1:auto_generated\|mux_nib:mux2 " "Elaborating entity \"mux_nib\" for hierarchy \"getcolor:comb_4\|myrom:rom\|altsyncram:altsyncram_component\|altsyncram_hch1:auto_generated\|mux_nib:mux2\"" {  } { { "db/altsyncram_hch1.tdf" "mux2" { Text "D:/data/Homework/FPGA/Exp/Exp9/diyphoto/db/altsyncram_hch1.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604058061381 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "diyphoto.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp9/diyphoto/diyphoto.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604058062809 "|diyphoto|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "diyphoto.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp9/diyphoto/diyphoto.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604058062809 "|diyphoto|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "diyphoto.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp9/diyphoto/diyphoto.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604058062809 "|diyphoto|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "diyphoto.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp9/diyphoto/diyphoto.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604058062809 "|diyphoto|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "diyphoto.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp9/diyphoto/diyphoto.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604058062809 "|diyphoto|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "diyphoto.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp9/diyphoto/diyphoto.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604058062809 "|diyphoto|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "diyphoto.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp9/diyphoto/diyphoto.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604058062809 "|diyphoto|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "diyphoto.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp9/diyphoto/diyphoto.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604058062809 "|diyphoto|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "diyphoto.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp9/diyphoto/diyphoto.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604058062809 "|diyphoto|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "diyphoto.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp9/diyphoto/diyphoto.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604058062809 "|diyphoto|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "diyphoto.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp9/diyphoto/diyphoto.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604058062809 "|diyphoto|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "diyphoto.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp9/diyphoto/diyphoto.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604058062809 "|diyphoto|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "diyphoto.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp9/diyphoto/diyphoto.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604058062809 "|diyphoto|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1604058062809 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1604058062941 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1604058063836 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604058063836 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "13 " "Design contains 13 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "diyphoto.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp9/diyphoto/diyphoto.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1604058064047 "|diyphoto|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "diyphoto.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp9/diyphoto/diyphoto.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1604058064047 "|diyphoto|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "diyphoto.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp9/diyphoto/diyphoto.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1604058064047 "|diyphoto|CLOCK_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "diyphoto.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp9/diyphoto/diyphoto.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1604058064047 "|diyphoto|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "diyphoto.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp9/diyphoto/diyphoto.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1604058064047 "|diyphoto|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "diyphoto.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp9/diyphoto/diyphoto.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1604058064047 "|diyphoto|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "diyphoto.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp9/diyphoto/diyphoto.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1604058064047 "|diyphoto|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "diyphoto.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp9/diyphoto/diyphoto.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1604058064047 "|diyphoto|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "diyphoto.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp9/diyphoto/diyphoto.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1604058064047 "|diyphoto|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "diyphoto.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp9/diyphoto/diyphoto.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1604058064047 "|diyphoto|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "diyphoto.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp9/diyphoto/diyphoto.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1604058064047 "|diyphoto|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "diyphoto.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp9/diyphoto/diyphoto.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1604058064047 "|diyphoto|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "diyphoto.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp9/diyphoto/diyphoto.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1604058064047 "|diyphoto|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1604058064047 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "895 " "Implemented 895 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1604058064049 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1604058064049 ""} { "Info" "ICUT_CUT_TM_LCELLS" "372 " "Implemented 372 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1604058064049 ""} { "Info" "ICUT_CUT_TM_RAMS" "480 " "Implemented 480 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1604058064049 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1604058064049 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4936 " "Peak virtual memory: 4936 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1604058064103 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 30 19:41:04 2020 " "Processing ended: Fri Oct 30 19:41:04 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1604058064103 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1604058064103 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1604058064103 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1604058064103 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1604058065483 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1604058065489 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 30 19:41:05 2020 " "Processing started: Fri Oct 30 19:41:05 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1604058065489 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1604058065489 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off diyphoto -c diyphoto " "Command: quartus_fit --read_settings_files=off --write_settings_files=off diyphoto -c diyphoto" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1604058065490 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1604058065606 ""}
{ "Info" "0" "" "Project  = diyphoto" {  } {  } 0 0 "Project  = diyphoto" 0 0 "Fitter" 0 0 1604058065607 ""}
{ "Info" "0" "" "Revision = diyphoto" {  } {  } 0 0 "Revision = diyphoto" 0 0 "Fitter" 0 0 1604058065607 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1604058065827 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1604058065827 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "diyphoto 5CSXFC6D6F31C6 " "Selected device 5CSXFC6D6F31C6 for design \"diyphoto\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1604058065862 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1604058065923 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1604058065924 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1604058066545 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1604058066574 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1604058066836 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1604058066926 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1604058082774 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK2_50~inputCLKENA0 32 global CLKCTRL_G6 " "CLOCK2_50~inputCLKENA0 with 32 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1604058082948 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1604058082948 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1604058082949 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1604058082987 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1604058082988 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1604058082989 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1604058082990 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1604058082991 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1604058082991 ""}
{ "Info" "ISTA_SDC_FOUND" "diyphoto.SDC " "Reading SDC File: 'diyphoto.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1604058084256 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "diyphoto.sdc 15 altera_reserved_tck port or pin or register or keeper or net or combinational node or node " "Ignored filter at diyphoto.sdc(15): altera_reserved_tck could not be matched with a port or pin or register or keeper or net or combinational node or node" {  } { { "D:/data/Homework/FPGA/Exp/Exp9/diyphoto/diyphoto.sdc" "" { Text "D:/data/Homework/FPGA/Exp/Exp9/diyphoto/diyphoto.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1604058084264 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock diyphoto.sdc 15 Argument <targets> is not an object ID " "Ignored create_clock at diyphoto.sdc(15): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\} " "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\}" {  } { { "D:/data/Homework/FPGA/Exp/Exp9/diyphoto/diyphoto.sdc" "" { Text "D:/data/Homework/FPGA/Exp/Exp9/diyphoto/diyphoto.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1604058084265 ""}  } { { "D:/data/Homework/FPGA/Exp/Exp9/diyphoto/diyphoto.sdc" "" { Text "D:/data/Homework/FPGA/Exp/Exp9/diyphoto/diyphoto.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1604058084265 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "diyphoto.sdc 16 altera_reserved_tdi port " "Ignored filter at diyphoto.sdc(16): altera_reserved_tdi could not be matched with a port" {  } { { "D:/data/Homework/FPGA/Exp/Exp9/diyphoto/diyphoto.sdc" "" { Text "D:/data/Homework/FPGA/Exp/Exp9/diyphoto/diyphoto.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1604058084265 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "diyphoto.sdc 16 altera_reserved_tck clock " "Ignored filter at diyphoto.sdc(16): altera_reserved_tck could not be matched with a clock" {  } { { "D:/data/Homework/FPGA/Exp/Exp9/diyphoto/diyphoto.sdc" "" { Text "D:/data/Homework/FPGA/Exp/Exp9/diyphoto/diyphoto.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1604058084265 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay diyphoto.sdc 16 Argument <targets> is an empty collection " "Ignored set_input_delay at diyphoto.sdc(16): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\]" {  } { { "D:/data/Homework/FPGA/Exp/Exp9/diyphoto/diyphoto.sdc" "" { Text "D:/data/Homework/FPGA/Exp/Exp9/diyphoto/diyphoto.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1604058084265 ""}  } { { "D:/data/Homework/FPGA/Exp/Exp9/diyphoto/diyphoto.sdc" "" { Text "D:/data/Homework/FPGA/Exp/Exp9/diyphoto/diyphoto.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1604058084265 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay diyphoto.sdc 16 Argument -clock is not an object ID " "Ignored set_input_delay at diyphoto.sdc(16): Argument -clock is not an object ID" {  } { { "D:/data/Homework/FPGA/Exp/Exp9/diyphoto/diyphoto.sdc" "" { Text "D:/data/Homework/FPGA/Exp/Exp9/diyphoto/diyphoto.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1604058084266 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "diyphoto.sdc 17 altera_reserved_tms port " "Ignored filter at diyphoto.sdc(17): altera_reserved_tms could not be matched with a port" {  } { { "D:/data/Homework/FPGA/Exp/Exp9/diyphoto/diyphoto.sdc" "" { Text "D:/data/Homework/FPGA/Exp/Exp9/diyphoto/diyphoto.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1604058084266 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay diyphoto.sdc 17 Argument <targets> is an empty collection " "Ignored set_input_delay at diyphoto.sdc(17): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\]" {  } { { "D:/data/Homework/FPGA/Exp/Exp9/diyphoto/diyphoto.sdc" "" { Text "D:/data/Homework/FPGA/Exp/Exp9/diyphoto/diyphoto.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1604058084266 ""}  } { { "D:/data/Homework/FPGA/Exp/Exp9/diyphoto/diyphoto.sdc" "" { Text "D:/data/Homework/FPGA/Exp/Exp9/diyphoto/diyphoto.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1604058084266 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay diyphoto.sdc 17 Argument -clock is not an object ID " "Ignored set_input_delay at diyphoto.sdc(17): Argument -clock is not an object ID" {  } { { "D:/data/Homework/FPGA/Exp/Exp9/diyphoto/diyphoto.sdc" "" { Text "D:/data/Homework/FPGA/Exp/Exp9/diyphoto/diyphoto.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1604058084266 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "diyphoto.sdc 18 altera_reserved_tdo port " "Ignored filter at diyphoto.sdc(18): altera_reserved_tdo could not be matched with a port" {  } { { "D:/data/Homework/FPGA/Exp/Exp9/diyphoto/diyphoto.sdc" "" { Text "D:/data/Homework/FPGA/Exp/Exp9/diyphoto/diyphoto.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1604058084266 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay diyphoto.sdc 18 Argument <targets> is an empty collection " "Ignored set_output_delay at diyphoto.sdc(18): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\] " "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\]" {  } { { "D:/data/Homework/FPGA/Exp/Exp9/diyphoto/diyphoto.sdc" "" { Text "D:/data/Homework/FPGA/Exp/Exp9/diyphoto/diyphoto.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1604058084267 ""}  } { { "D:/data/Homework/FPGA/Exp/Exp9/diyphoto/diyphoto.sdc" "" { Text "D:/data/Homework/FPGA/Exp/Exp9/diyphoto/diyphoto.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1604058084267 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay diyphoto.sdc 18 Argument -clock is not an object ID " "Ignored set_output_delay at diyphoto.sdc(18): Argument -clock is not an object ID" {  } { { "D:/data/Homework/FPGA/Exp/Exp9/diyphoto/diyphoto.sdc" "" { Text "D:/data/Homework/FPGA/Exp/Exp9/diyphoto/diyphoto.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1604058084267 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1604058084267 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clkgen:my_vgaclk\|clkout " "Node: clkgen:my_vgaclk\|clkout was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register vga_ctrl:my_ctrl\|y_cnt\[9\] clkgen:my_vgaclk\|clkout " "Register vga_ctrl:my_ctrl\|y_cnt\[9\] is being clocked by clkgen:my_vgaclk\|clkout" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1604058084278 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1604058084278 "|diyphoto|clkgen:my_vgaclk|clkout"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1604058084293 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1604058084298 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1604058084298 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1604058084298 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK2_50 " "  20.000    CLOCK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1604058084298 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK3_50 " "  20.000    CLOCK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1604058084298 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK4_50 " "  20.000    CLOCK4_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1604058084298 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1604058084298 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1604058084298 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1604058084337 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1604058084337 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1604058084337 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:18 " "Fitter preparation operations ending: elapsed time is 00:00:18" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1604058084457 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1604058092195 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1604058092682 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:05 " "Fitter placement preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1604058097462 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1604058119156 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1604058121953 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1604058121953 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1604058124130 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "11 X33_Y23 X44_Y34 " "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X33_Y23 to location X44_Y34" {  } { { "loc" "" { Generic "D:/data/Homework/FPGA/Exp/Exp9/diyphoto/" { { 1 { 0 "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X33_Y23 to location X44_Y34"} { { 12 { 0 ""} 33 23 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1604058135976 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1604058135976 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1604058139466 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1604058139466 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1604058139466 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:09 " "Fitter routing operations ending: elapsed time is 00:00:09" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1604058139473 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.93 " "Total time spent on timing analysis during the Fitter is 0.93 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1604058142374 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1604058142432 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1604058145127 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1604058145128 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1604058147790 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:10 " "Fitter post-fit operations ending: elapsed time is 00:00:10" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1604058152574 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/data/Homework/FPGA/Exp/Exp9/diyphoto/diyphoto.fit.smsg " "Generated suppressed messages file D:/data/Homework/FPGA/Exp/Exp9/diyphoto/diyphoto.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1604058153120 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 16 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6615 " "Peak virtual memory: 6615 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1604058154551 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 30 19:42:34 2020 " "Processing ended: Fri Oct 30 19:42:34 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1604058154551 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:29 " "Elapsed time: 00:01:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1604058154551 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:14 " "Total CPU time (on all processors): 00:04:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1604058154551 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1604058154551 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1604058155842 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1604058155848 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 30 19:42:35 2020 " "Processing started: Fri Oct 30 19:42:35 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1604058155848 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1604058155848 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off diyphoto -c diyphoto " "Command: quartus_asm --read_settings_files=off --write_settings_files=off diyphoto -c diyphoto" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1604058155848 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1604058157066 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1604058169636 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4889 " "Peak virtual memory: 4889 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1604058170264 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 30 19:42:50 2020 " "Processing ended: Fri Oct 30 19:42:50 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1604058170264 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1604058170264 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1604058170264 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1604058170264 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1604058170940 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1604058171650 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1604058171657 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 30 19:42:51 2020 " "Processing started: Fri Oct 30 19:42:51 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1604058171657 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604058171657 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta diyphoto -c diyphoto " "Command: quartus_sta diyphoto -c diyphoto" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604058171658 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1604058171778 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1604058172886 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604058172886 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "TimeQuest Timing Analyzer" 0 -1 1604058172951 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "TimeQuest Timing Analyzer" 0 -1 1604058172951 ""}
{ "Info" "ISTA_SDC_FOUND" "diyphoto.SDC " "Reading SDC File: 'diyphoto.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604058173881 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "diyphoto.sdc 15 altera_reserved_tck port or pin or register or keeper or net or combinational node or node " "Ignored filter at diyphoto.sdc(15): altera_reserved_tck could not be matched with a port or pin or register or keeper or net or combinational node or node" {  } { { "D:/data/Homework/FPGA/Exp/Exp9/diyphoto/diyphoto.sdc" "" { Text "D:/data/Homework/FPGA/Exp/Exp9/diyphoto/diyphoto.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604058173914 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock diyphoto.sdc 15 Argument <targets> is not an object ID " "Ignored create_clock at diyphoto.sdc(15): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\} " "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\}" {  } { { "D:/data/Homework/FPGA/Exp/Exp9/diyphoto/diyphoto.sdc" "" { Text "D:/data/Homework/FPGA/Exp/Exp9/diyphoto/diyphoto.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1604058173915 ""}  } { { "D:/data/Homework/FPGA/Exp/Exp9/diyphoto/diyphoto.sdc" "" { Text "D:/data/Homework/FPGA/Exp/Exp9/diyphoto/diyphoto.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604058173915 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "diyphoto.sdc 16 altera_reserved_tdi port " "Ignored filter at diyphoto.sdc(16): altera_reserved_tdi could not be matched with a port" {  } { { "D:/data/Homework/FPGA/Exp/Exp9/diyphoto/diyphoto.sdc" "" { Text "D:/data/Homework/FPGA/Exp/Exp9/diyphoto/diyphoto.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604058173916 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "diyphoto.sdc 16 altera_reserved_tck clock " "Ignored filter at diyphoto.sdc(16): altera_reserved_tck could not be matched with a clock" {  } { { "D:/data/Homework/FPGA/Exp/Exp9/diyphoto/diyphoto.sdc" "" { Text "D:/data/Homework/FPGA/Exp/Exp9/diyphoto/diyphoto.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604058173916 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay diyphoto.sdc 16 Argument <targets> is an empty collection " "Ignored set_input_delay at diyphoto.sdc(16): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\]" {  } { { "D:/data/Homework/FPGA/Exp/Exp9/diyphoto/diyphoto.sdc" "" { Text "D:/data/Homework/FPGA/Exp/Exp9/diyphoto/diyphoto.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1604058173916 ""}  } { { "D:/data/Homework/FPGA/Exp/Exp9/diyphoto/diyphoto.sdc" "" { Text "D:/data/Homework/FPGA/Exp/Exp9/diyphoto/diyphoto.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604058173916 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay diyphoto.sdc 16 Argument -clock is not an object ID " "Ignored set_input_delay at diyphoto.sdc(16): Argument -clock is not an object ID" {  } { { "D:/data/Homework/FPGA/Exp/Exp9/diyphoto/diyphoto.sdc" "" { Text "D:/data/Homework/FPGA/Exp/Exp9/diyphoto/diyphoto.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604058173916 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "diyphoto.sdc 17 altera_reserved_tms port " "Ignored filter at diyphoto.sdc(17): altera_reserved_tms could not be matched with a port" {  } { { "D:/data/Homework/FPGA/Exp/Exp9/diyphoto/diyphoto.sdc" "" { Text "D:/data/Homework/FPGA/Exp/Exp9/diyphoto/diyphoto.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604058173916 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay diyphoto.sdc 17 Argument <targets> is an empty collection " "Ignored set_input_delay at diyphoto.sdc(17): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\]" {  } { { "D:/data/Homework/FPGA/Exp/Exp9/diyphoto/diyphoto.sdc" "" { Text "D:/data/Homework/FPGA/Exp/Exp9/diyphoto/diyphoto.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1604058173917 ""}  } { { "D:/data/Homework/FPGA/Exp/Exp9/diyphoto/diyphoto.sdc" "" { Text "D:/data/Homework/FPGA/Exp/Exp9/diyphoto/diyphoto.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604058173917 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay diyphoto.sdc 17 Argument -clock is not an object ID " "Ignored set_input_delay at diyphoto.sdc(17): Argument -clock is not an object ID" {  } { { "D:/data/Homework/FPGA/Exp/Exp9/diyphoto/diyphoto.sdc" "" { Text "D:/data/Homework/FPGA/Exp/Exp9/diyphoto/diyphoto.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604058173917 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "diyphoto.sdc 18 altera_reserved_tdo port " "Ignored filter at diyphoto.sdc(18): altera_reserved_tdo could not be matched with a port" {  } { { "D:/data/Homework/FPGA/Exp/Exp9/diyphoto/diyphoto.sdc" "" { Text "D:/data/Homework/FPGA/Exp/Exp9/diyphoto/diyphoto.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604058173917 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay diyphoto.sdc 18 Argument <targets> is an empty collection " "Ignored set_output_delay at diyphoto.sdc(18): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\] " "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\]" {  } { { "D:/data/Homework/FPGA/Exp/Exp9/diyphoto/diyphoto.sdc" "" { Text "D:/data/Homework/FPGA/Exp/Exp9/diyphoto/diyphoto.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1604058173917 ""}  } { { "D:/data/Homework/FPGA/Exp/Exp9/diyphoto/diyphoto.sdc" "" { Text "D:/data/Homework/FPGA/Exp/Exp9/diyphoto/diyphoto.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604058173917 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay diyphoto.sdc 18 Argument -clock is not an object ID " "Ignored set_output_delay at diyphoto.sdc(18): Argument -clock is not an object ID" {  } { { "D:/data/Homework/FPGA/Exp/Exp9/diyphoto/diyphoto.sdc" "" { Text "D:/data/Homework/FPGA/Exp/Exp9/diyphoto/diyphoto.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604058173918 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1604058173918 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clkgen:my_vgaclk\|clkout " "Node: clkgen:my_vgaclk\|clkout was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register vga_ctrl:my_ctrl\|y_cnt\[9\] clkgen:my_vgaclk\|clkout " "Register vga_ctrl:my_ctrl\|y_cnt\[9\] is being clocked by clkgen:my_vgaclk\|clkout" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1604058173939 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1604058173939 "|diyphoto|clkgen:my_vgaclk|clkout"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604058173945 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1604058173971 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1604058173986 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 12.483 " "Worst-case setup slack is 12.483" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604058174016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604058174016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.483               0.000 CLOCK2_50  " "   12.483               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604058174016 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604058174016 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.469 " "Worst-case hold slack is 0.469" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604058174025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604058174025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.469               0.000 CLOCK2_50  " "    0.469               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604058174025 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604058174025 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604058174033 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604058174041 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.690 " "Worst-case minimum pulse width slack is 8.690" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604058174048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604058174048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.690               0.000 CLOCK2_50  " "    8.690               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604058174048 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604058174048 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1604058174103 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604058174149 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604058177860 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clkgen:my_vgaclk\|clkout " "Node: clkgen:my_vgaclk\|clkout was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register vga_ctrl:my_ctrl\|y_cnt\[9\] clkgen:my_vgaclk\|clkout " "Register vga_ctrl:my_ctrl\|y_cnt\[9\] is being clocked by clkgen:my_vgaclk\|clkout" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1604058178109 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1604058178109 "|diyphoto|clkgen:my_vgaclk|clkout"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604058178110 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 12.345 " "Worst-case setup slack is 12.345" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604058178147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604058178147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.345               0.000 CLOCK2_50  " "   12.345               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604058178147 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604058178147 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.462 " "Worst-case hold slack is 0.462" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604058178157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604058178157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.462               0.000 CLOCK2_50  " "    0.462               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604058178157 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604058178157 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604058178165 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604058178173 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.667 " "Worst-case minimum pulse width slack is 8.667" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604058178181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604058178181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.667               0.000 CLOCK2_50  " "    8.667               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604058178181 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604058178181 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1604058178231 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604058178467 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604058182135 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clkgen:my_vgaclk\|clkout " "Node: clkgen:my_vgaclk\|clkout was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register vga_ctrl:my_ctrl\|y_cnt\[9\] clkgen:my_vgaclk\|clkout " "Register vga_ctrl:my_ctrl\|y_cnt\[9\] is being clocked by clkgen:my_vgaclk\|clkout" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1604058182387 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1604058182387 "|diyphoto|clkgen:my_vgaclk|clkout"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604058182387 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 15.048 " "Worst-case setup slack is 15.048" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604058182413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604058182413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.048               0.000 CLOCK2_50  " "   15.048               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604058182413 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604058182413 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.262 " "Worst-case hold slack is 0.262" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604058182423 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604058182423 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.262               0.000 CLOCK2_50  " "    0.262               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604058182423 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604058182423 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604058182432 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604058182440 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.659 " "Worst-case minimum pulse width slack is 8.659" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604058182448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604058182448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.659               0.000 CLOCK2_50  " "    8.659               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604058182448 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604058182448 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1604058182499 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clkgen:my_vgaclk\|clkout " "Node: clkgen:my_vgaclk\|clkout was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register vga_ctrl:my_ctrl\|y_cnt\[9\] clkgen:my_vgaclk\|clkout " "Register vga_ctrl:my_ctrl\|y_cnt\[9\] is being clocked by clkgen:my_vgaclk\|clkout" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1604058182834 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1604058182834 "|diyphoto|clkgen:my_vgaclk|clkout"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604058182834 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 15.383 " "Worst-case setup slack is 15.383" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604058182862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604058182862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.383               0.000 CLOCK2_50  " "   15.383               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604058182862 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604058182862 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.244 " "Worst-case hold slack is 0.244" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604058182871 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604058182871 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.244               0.000 CLOCK2_50  " "    0.244               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604058182871 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604058182871 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604058182878 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604058182886 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.625 " "Worst-case minimum pulse width slack is 8.625" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604058182893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604058182893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.625               0.000 CLOCK2_50  " "    8.625               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604058182893 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604058182893 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604058185081 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604058185084 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 17 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5202 " "Peak virtual memory: 5202 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1604058185214 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 30 19:43:05 2020 " "Processing ended: Fri Oct 30 19:43:05 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1604058185214 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1604058185214 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1604058185214 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604058185214 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 70 s " "Quartus Prime Full Compilation was successful. 0 errors, 70 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1604058185997 ""}
