

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Thu Feb 23 14:29:07 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.354 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |       13|       13| 65.000 ns | 65.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +----------------------------------+-----------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |                                  |                       |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
        |             Instance             |         Module        |   min   |   max   |    min    |    max    | min | max |   Type   |
        +----------------------------------+-----------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |grp_generic_sincos_11_6_s_fu_251  |generic_sincos_11_6_s  |        7|        7| 35.000 ns | 35.000 ns |    1|    1| function |
        |grp_generic_sincos_11_6_s_fu_256  |generic_sincos_11_6_s  |        7|        7| 35.000 ns | 35.000 ns |    1|    1| function |
        |grp_generic_sincos_11_6_s_fu_261  |generic_sincos_11_6_s  |        7|        7| 35.000 ns | 35.000 ns |    1|    1| function |
        |grp_generic_sincos_11_6_s_fu_266  |generic_sincos_11_6_s  |        7|        7| 35.000 ns | 35.000 ns |    1|    1| function |
        |grp_generic_sincos_11_6_s_fu_271  |generic_sincos_11_6_s  |        7|        7| 35.000 ns | 35.000 ns |    1|    1| function |
        |grp_generic_sincos_11_6_s_fu_276  |generic_sincos_11_6_s  |        7|        7| 35.000 ns | 35.000 ns |    1|    1| function |
        |grp_generic_sincos_11_6_s_fu_281  |generic_sincos_11_6_s  |        7|        7| 35.000 ns | 35.000 ns |    1|    1| function |
        |grp_generic_sincos_11_6_s_fu_286  |generic_sincos_11_6_s  |        7|        7| 35.000 ns | 35.000 ns |    1|    1| function |
        |grp_generic_sincos_11_6_s_fu_291  |generic_sincos_11_6_s  |        7|        7| 35.000 ns | 35.000 ns |    1|    1| function |
        |grp_generic_sincos_11_6_s_fu_296  |generic_sincos_11_6_s  |        7|        7| 35.000 ns | 35.000 ns |    1|    1| function |
        |grp_generic_sincos_11_6_s_fu_301  |generic_sincos_11_6_s  |        7|        7| 35.000 ns | 35.000 ns |    1|    1| function |
        |grp_generic_sincos_11_6_s_fu_306  |generic_sincos_11_6_s  |        7|        7| 35.000 ns | 35.000 ns |    1|    1| function |
        |grp_generic_sincos_11_6_s_fu_311  |generic_sincos_11_6_s  |        7|        7| 35.000 ns | 35.000 ns |    1|    1| function |
        |grp_generic_sincos_11_6_s_fu_316  |generic_sincos_11_6_s  |        7|        7| 35.000 ns | 35.000 ns |    1|    1| function |
        |grp_generic_sincos_11_6_s_fu_321  |generic_sincos_11_6_s  |        7|        7| 35.000 ns | 35.000 ns |    1|    1| function |
        |grp_generic_sincos_11_6_s_fu_326  |generic_sincos_11_6_s  |        7|        7| 35.000 ns | 35.000 ns |    1|    1| function |
        |grp_generic_sincos_11_6_s_fu_331  |generic_sincos_11_6_s  |        7|        7| 35.000 ns | 35.000 ns |    1|    1| function |
        +----------------------------------+-----------------------+---------+---------+-----------+-----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|     24|        -|        -|    -|
|Expression           |        -|      6|        0|     1073|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        0|     34|     6681|    29988|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|       36|    -|
|Register             |        0|      -|     1256|      192|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|     64|     7937|    31289|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|      2|        1|        7|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|   ~0  |    ~0   |        2|    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------+-----------------------+---------+-------+-----+------+-----+
    |             Instance             |         Module        | BRAM_18K| DSP48E|  FF |  LUT | URAM|
    +----------------------------------+-----------------------+---------+-------+-----+------+-----+
    |grp_generic_sincos_11_6_s_fu_251  |generic_sincos_11_6_s  |        0|      2|  393|  1764|    0|
    |grp_generic_sincos_11_6_s_fu_256  |generic_sincos_11_6_s  |        0|      2|  393|  1764|    0|
    |grp_generic_sincos_11_6_s_fu_261  |generic_sincos_11_6_s  |        0|      2|  393|  1764|    0|
    |grp_generic_sincos_11_6_s_fu_266  |generic_sincos_11_6_s  |        0|      2|  393|  1764|    0|
    |grp_generic_sincos_11_6_s_fu_271  |generic_sincos_11_6_s  |        0|      2|  393|  1764|    0|
    |grp_generic_sincos_11_6_s_fu_276  |generic_sincos_11_6_s  |        0|      2|  393|  1764|    0|
    |grp_generic_sincos_11_6_s_fu_281  |generic_sincos_11_6_s  |        0|      2|  393|  1764|    0|
    |grp_generic_sincos_11_6_s_fu_286  |generic_sincos_11_6_s  |        0|      2|  393|  1764|    0|
    |grp_generic_sincos_11_6_s_fu_291  |generic_sincos_11_6_s  |        0|      2|  393|  1764|    0|
    |grp_generic_sincos_11_6_s_fu_296  |generic_sincos_11_6_s  |        0|      2|  393|  1764|    0|
    |grp_generic_sincos_11_6_s_fu_301  |generic_sincos_11_6_s  |        0|      2|  393|  1764|    0|
    |grp_generic_sincos_11_6_s_fu_306  |generic_sincos_11_6_s  |        0|      2|  393|  1764|    0|
    |grp_generic_sincos_11_6_s_fu_311  |generic_sincos_11_6_s  |        0|      2|  393|  1764|    0|
    |grp_generic_sincos_11_6_s_fu_316  |generic_sincos_11_6_s  |        0|      2|  393|  1764|    0|
    |grp_generic_sincos_11_6_s_fu_321  |generic_sincos_11_6_s  |        0|      2|  393|  1764|    0|
    |grp_generic_sincos_11_6_s_fu_326  |generic_sincos_11_6_s  |        0|      2|  393|  1764|    0|
    |grp_generic_sincos_11_6_s_fu_331  |generic_sincos_11_6_s  |        0|      2|  393|  1764|    0|
    +----------------------------------+-----------------------+---------+-------+-----+------+-----+
    |Total                             |                       |        0|     34| 6681| 29988|    0|
    +----------------------------------+-----------------------+---------+-------+-----+------+-----+

    * DSP48E: 
    +----------------------------------------------------+------------------------------------------------+-----------------------+
    |                      Instance                      |                     Module                     |       Expression      |
    +----------------------------------------------------+------------------------------------------------+-----------------------+
    |myproject_am_addmul_11s_6s_24_1_1_U19               |myproject_am_addmul_11s_6s_24_1_1               | (i0 + i1) * (i0 + i1) |
    |myproject_am_addmul_7s_6s_8s_16_1_1_U22             |myproject_am_addmul_7s_6s_8s_16_1_1             |     (i0 + i1) * i2    |
    |myproject_ama_addmulsub_15s_11s_14s_25s_26_1_1_U23  |myproject_ama_addmulsub_15s_11s_14s_25s_26_1_1  |  i0 - i1 * (i2 + i3)  |
    |myproject_mac_muladd_11s_11s_11s_16_1_1_U17         |myproject_mac_muladd_11s_11s_11s_16_1_1         |      i0 * i0 + i1     |
    |myproject_mac_muladd_11s_6ns_12ns_16_1_1_U9         |myproject_mac_muladd_11s_6ns_12ns_16_1_1        |      i0 * i1 + i2     |
    |myproject_mac_muladd_11s_6s_16ns_16_1_1_U10         |myproject_mac_muladd_11s_6s_16ns_16_1_1         |      i0 + i1 * i2     |
    |myproject_mac_muladd_18s_11s_21s_26_1_1_U27         |myproject_mac_muladd_18s_11s_21s_26_1_1         |      i0 * i1 + i2     |
    |myproject_mac_muladd_21s_11s_21ns_21_1_1_U18        |myproject_mac_muladd_21s_11s_21ns_21_1_1        |      i0 + i1 * i2     |
    |myproject_mac_muladd_21s_8ns_21ns_21_1_1_U14        |myproject_mac_muladd_21s_8ns_21ns_21_1_1        |      i0 + i1 * i2     |
    |myproject_mac_muladd_23s_7s_21s_26_1_1_U30          |myproject_mac_muladd_23s_7s_21s_26_1_1          |      i0 * i1 + i2     |
    |myproject_mac_muladd_7s_7s_13s_14_1_1_U25           |myproject_mac_muladd_7s_7s_13s_14_1_1           |      i0 + i1 * i1     |
    |myproject_mac_muladd_7s_7s_17s_18_1_1_U24           |myproject_mac_muladd_7s_7s_17s_18_1_1           |      i0 + i1 * i1     |
    |myproject_mac_muladd_7s_7s_9s_14_1_1_U20            |myproject_mac_muladd_7s_7s_9s_14_1_1            |      i0 * i0 + i1     |
    |myproject_mul_mul_11s_11s_16_1_1_U12                |myproject_mul_mul_11s_11s_16_1_1                |        i0 * i0        |
    |myproject_mul_mul_11s_11s_21_1_1_U7                 |myproject_mul_mul_11s_11s_21_1_1                |        i0 * i0        |
    |myproject_mul_mul_11s_11s_21_1_1_U11                |myproject_mul_mul_11s_11s_21_1_1                |        i0 * i0        |
    |myproject_mul_mul_11s_8ns_16_1_1_U8                 |myproject_mul_mul_11s_8ns_16_1_1                |        i0 * i1        |
    |myproject_mul_mul_11s_9ns_16_1_1_U15                |myproject_mul_mul_11s_9ns_16_1_1                |        i0 * i1        |
    |myproject_mul_mul_14s_9s_23_1_1_U28                 |myproject_mul_mul_14s_9s_23_1_1                 |        i0 * i1        |
    |myproject_mul_mul_16s_12s_28_1_1_U26                |myproject_mul_mul_16s_12s_28_1_1                |        i0 * i1        |
    |myproject_mul_mul_16s_16s_31_1_1_U16                |myproject_mul_mul_16s_16s_31_1_1                |        i0 * i0        |
    |myproject_mul_mul_17s_17s_31_1_1_U13                |myproject_mul_mul_17s_17s_31_1_1                |        i0 * i0        |
    |myproject_mul_mul_24s_14s_36_1_1_U21                |myproject_mul_mul_24s_14s_36_1_1                |        i0 * i1        |
    |myproject_mul_mul_28s_7s_31_1_1_U29                 |myproject_mul_mul_28s_7s_31_1_1                 |        i0 * i1        |
    +----------------------------------------------------+------------------------------------------------+-----------------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------------+----------+-------+---+----+------------+------------+
    |             Variable Name             | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------+----------+-------+---+----+------------+------------+
    |mul_ln700_1_fu_1299_p2                 |     *    |      2|  0|  24|          36|          12|
    |r_V_35_fu_739_p2                       |     *    |      2|  0|  25|          31|           7|
    |r_V_41_fu_779_p2                       |     *    |      2|  0|  25|          31|           8|
    |add_ln1192_12_fu_979_p2                |     +    |      0|  0|  16|          12|           8|
    |add_ln1192_15_fu_523_p2                |     +    |      0|  0|  16|          17|          11|
    |add_ln1192_17_fu_1044_p2               |     +    |      0|  0|  16|          26|          26|
    |add_ln1192_18_fu_1083_p2               |     +    |      0|  0|  16|          26|          26|
    |add_ln1192_19_fu_1123_p2               |     +    |      0|  0|  16|          26|          26|
    |add_ln1192_21_fu_1205_p2               |     +    |      0|  0|  18|          11|          11|
    |add_ln1192_23_fu_1175_p2               |     +    |      0|  0|  17|          10|          10|
    |add_ln1192_24_fu_1185_p2               |     +    |      0|  0|  15|           8|           8|
    |add_ln1192_25_fu_1195_p2               |     +    |      0|  0|  16|           9|           7|
    |add_ln1192_28_fu_568_p2                |     +    |      0|  0|  16|          16|          16|
    |add_ln1192_32_fu_562_p2                |     +    |      0|  0|  16|          16|          12|
    |add_ln1192_4_fu_664_p2                 |     +    |      0|  0|  16|          16|          16|
    |add_ln1192_7_fu_436_p2                 |     +    |      0|  0|  23|          16|           9|
    |add_ln1192_8_fu_686_p2                 |     +    |      0|  0|  23|          16|          16|
    |add_ln1192_9_fu_985_p2                 |     +    |      0|  0|  16|          12|          12|
    |add_ln1192_fu_928_p2                   |     +    |      0|  0|  16|          12|           7|
    |add_ln1193_fu_897_p2                   |     +    |      0|  0|  16|          24|          24|
    |grp_generic_sincos_11_6_s_fu_316_in_V  |     +    |      0|  0|  18|          11|           6|
    |grp_generic_sincos_11_6_s_fu_321_in_V  |     +    |      0|  0|  18|          11|          11|
    |grp_generic_sincos_11_6_s_fu_331_in_V  |     +    |      0|  0|  18|          11|           6|
    |r_V_27_fu_969_p2                       |     +    |      0|  0|  18|          11|          11|
    |r_V_31_fu_881_p2                       |     +    |      0|  0|  23|          16|          16|
    |r_V_32_fu_1065_p2                      |     +    |      0|  0|  19|          12|          12|
    |r_V_33_fu_475_p2                       |     +    |      0|  0|  23|          16|          16|
    |r_V_34_fu_503_p2                       |     +    |      0|  0|  23|          16|          16|
    |r_V_36_fu_1105_p2                      |     +    |      0|  0|  19|          12|          12|
    |ret_V_13_fu_864_p2                     |     +    |      0|  0|  16|          14|          14|
    |ret_V_1_fu_902_p2                      |     +    |      0|  0|  16|          24|          14|
    |ret_V_20_fu_1253_p2                    |     +    |      0|  0|  16|          18|          13|
    |ret_V_26_fu_1355_p2                    |     +    |      0|  0|  16|           9|           3|
    |ret_V_31_fu_670_p2                     |     +    |      0|  0|  16|          16|          10|
    |ret_V_33_fu_704_p2                     |     +    |      0|  0|  16|          16|          12|
    |ret_V_34_fu_1374_p2                    |     +    |      0|  0|  38|          31|          26|
    |ret_V_35_fu_723_p2                     |     +    |      0|  0|  23|          16|          12|
    |ret_V_37_fu_1129_p2                    |     +    |      0|  0|  16|          26|          21|
    |ret_V_38_fu_547_p2                     |     +    |      0|  0|  28|          21|          21|
    |ret_V_39_fu_1214_p2                    |     +    |      0|  0|  19|          12|          12|
    |ret_V_41_fu_1248_p2                    |     +    |      0|  0|  16|          18|          18|
    |ret_V_8_fu_941_p2                      |     +    |      0|  0|  15|           8|           7|
    |r_V_28_fu_1002_p2                      |     -    |      0|  0|  22|           1|          15|
    |r_V_29_fu_832_p2                       |     -    |      0|  0|  16|          14|          14|
    |r_V_30_fu_854_p2                       |     -    |      0|  0|  17|          10|          10|
    |r_V_38_fu_758_p2                       |     -    |      0|  0|  22|          15|          15|
    |r_V_39_fu_1262_p2                      |     -    |      0|  0|  15|           1|           8|
    |ret_V_30_fu_922_p2                     |     -    |      0|  0|  16|          12|          12|
    |ret_V_32_fu_1315_p2                    |     -    |      0|  0|  43|          36|          36|
    |ret_V_36_fu_517_p2                     |     -    |      0|  0|  16|          17|          17|
    |ret_V_44_fu_1290_p2                    |     -    |      0|  0|  15|           8|           8|
    |sub_ln1192_1_fu_658_p2                 |     -    |      0|  0|  23|          16|          16|
    |sub_ln1192_2_fu_698_p2                 |     -    |      0|  0|  16|          16|          16|
    |sub_ln1192_fu_634_p2                   |     -    |      0|  0|  23|          16|          16|
    |sub_ln1193_1_fu_891_p2                 |     -    |      0|  0|  31|           1|          24|
    |ap_block_pp0_stage0_01001              |    and   |      0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0       |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                          |    xor   |      0|  0|   2|           1|           2|
    +---------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                  |          |      6|  0|1073|         882|         772|
    +---------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |x_V_ap_vld_in_sig  |   9|          2|    1|          2|
    |x_V_ap_vld_preg    |   9|          2|    1|          2|
    |x_V_blk_n          |   9|          2|    1|          2|
    |x_V_in_sig         |   9|          2|  176|        352|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  36|          8|  179|        358|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+-----+----+-----+-----------+
    |                  Name                 |  FF | LUT| Bits| Const Bits|
    +---------------------------------------+-----+----+-----+-----------+
    |add_ln1192_21_reg_1841                 |   11|   0|   11|          0|
    |add_ln1192_9_reg_1826                  |   12|   0|   12|          0|
    |add_ln1192_reg_1811                    |   12|   0|   12|          0|
    |ap_CS_fsm                              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                |    1|   0|    1|          0|
    |mul_ln1118_4_reg_1698                  |   31|   0|   31|          0|
    |mul_ln1118_reg_1683                    |   31|   0|   31|          0|
    |mul_ln1192_7_reg_1672                  |   16|   0|   16|          0|
    |mul_ln1192_reg_1662                    |   21|   0|   21|          0|
    |mul_ln700_2_reg_1642                   |   21|   0|   21|          0|
    |mul_ln700_4_reg_1647                   |   16|   0|   16|          0|
    |mul_ln700_reg_1806                     |   36|   0|   36|          0|
    |outsin_V_10_reg_1790                   |    7|   0|    7|          0|
    |outsin_V_13_reg_1764                   |    7|   0|    7|          0|
    |outsin_V_13_reg_1764_pp0_iter10_reg    |    7|   0|    7|          0|
    |outsin_V_18_reg_1816                   |    7|   0|    7|          0|
    |outsin_V_22_reg_1796                   |    7|   0|    7|          0|
    |outsin_V_24_reg_1801                   |    7|   0|    7|          0|
    |outsin_V_5_reg_1758                    |    7|   0|    7|          0|
    |outsin_V_5_reg_1758_pp0_iter10_reg     |    7|   0|    7|          0|
    |outsin_V_6_reg_1831                    |    7|   0|    7|          0|
    |outsin_V_6_reg_1831_pp0_iter12_reg     |    7|   0|    7|          0|
    |p_Val2_13_reg_1596                     |   11|   0|   11|          0|
    |p_Val2_1_reg_1606                      |   11|   0|   11|          0|
    |p_Val2_4_reg_1617                      |   11|   0|   11|          0|
    |p_Val2_5_reg_1623                      |   11|   0|   11|          0|
    |p_Val2_s_reg_1585                      |   11|   0|   11|          0|
    |r_V_1_reg_1769                         |   24|   0|   24|          0|
    |r_V_25_reg_1876                        |   23|   0|   23|          0|
    |r_V_31_reg_1785                        |   16|   0|   16|          0|
    |r_V_4_reg_1821                         |   16|   0|   16|          0|
    |r_V_6_reg_1866                         |   28|   0|   28|          0|
    |ret_V_13_reg_1780                      |   14|   0|   14|          0|
    |ret_V_20_reg_1846                      |   18|   0|   18|          0|
    |ret_V_22_reg_1851                      |   14|   0|   14|          0|
    |ret_V_23_reg_1652                      |   16|   0|   16|          0|
    |ret_V_3_reg_1775                       |   14|   0|   14|          0|
    |ret_V_44_reg_1856                      |    8|   0|    8|          0|
    |sext_ln1118_2_reg_1667                 |   16|   0|   16|          0|
    |tmp_8_reg_1637                         |   10|   0|   10|          0|
    |trunc_ln708_10_reg_1871                |   11|   0|   11|          0|
    |trunc_ln708_13_reg_1738                |   11|   0|   11|          0|
    |trunc_ln708_14_reg_1703                |   11|   0|   11|          0|
    |trunc_ln708_1_reg_1708                 |   11|   0|   11|          0|
    |trunc_ln708_2_reg_1713                 |   11|   0|   11|          0|
    |trunc_ln708_3_reg_1861                 |   11|   0|   11|          0|
    |trunc_ln708_4_reg_1718                 |   11|   0|   11|          0|
    |trunc_ln708_8_reg_1728                 |   11|   0|   11|          0|
    |trunc_ln708_9_reg_1836                 |   11|   0|   11|          0|
    |trunc_ln708_9_reg_1836_pp0_iter12_reg  |   11|   0|   11|          0|
    |trunc_ln708_s_reg_1688                 |   11|   0|   11|          0|
    |trunc_ln_reg_1657                      |   11|   0|   11|          0|
    |x_V_ap_vld_preg                        |    1|   0|    1|          0|
    |x_V_preg                               |  176|   0|  176|          0|
    |p_Val2_13_reg_1596                     |   64|  32|   11|          0|
    |p_Val2_1_reg_1606                      |   64|  32|   11|          0|
    |p_Val2_4_reg_1617                      |   64|  32|   11|          0|
    |p_Val2_5_reg_1623                      |   64|  32|   11|          0|
    |p_Val2_s_reg_1585                      |   64|  32|   11|          0|
    |sext_ln1118_2_reg_1667                 |   64|  32|   16|          0|
    +---------------------------------------+-----+----+-----+-----------+
    |Total                                  | 1256| 192|  943|          0|
    +---------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_start      |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_done       | out |    1| ap_ctrl_hs |   myproject  | return value |
|ap_idle       | out |    1| ap_ctrl_hs |   myproject  | return value |
|ap_ready      | out |    1| ap_ctrl_hs |   myproject  | return value |
|x_V_ap_vld    |  in |    1|   ap_vld   |      x_V     |    pointer   |
|x_V           |  in |  176|   ap_vld   |      x_V     |    pointer   |
|y_0_V         | out |   11|   ap_vld   |     y_0_V    |    pointer   |
|y_0_V_ap_vld  | out |    1|   ap_vld   |     y_0_V    |    pointer   |
|y_1_V         | out |   11|   ap_vld   |     y_1_V    |    pointer   |
|y_1_V_ap_vld  | out |    1|   ap_vld   |     y_1_V    |    pointer   |
|y_2_V         | out |   11|   ap_vld   |     y_2_V    |    pointer   |
|y_2_V_ap_vld  | out |    1|   ap_vld   |     y_2_V    |    pointer   |
|y_3_V         | out |   11|   ap_vld   |     y_3_V    |    pointer   |
|y_3_V_ap_vld  | out |    1|   ap_vld   |     y_3_V    |    pointer   |
|y_4_V         | out |   11|   ap_vld   |     y_4_V    |    pointer   |
|y_4_V_ap_vld  | out |    1|   ap_vld   |     y_4_V    |    pointer   |
+--------------+-----+-----+------------+--------------+--------------+

