0.7
2020.2
Oct 19 2021
03:16:22
C:/Users/86138/project_4/project_4.sim/sim_1/synth/timing/xsim/cpu_tb_time_synth.v,1651142042,verilog,,C:/Users/86138/project_4/project_4.srcs/sources_1/new/ALU_control.v,,RAM128X1D_HD253;RAM128X1D_HD254;RAM128X1D_HD255;RAM128X1D_HD256;RAM128X1D_HD257;RAM128X1D_HD258;RAM128X1D_HD259;RAM128X1D_HD260;RAM128X1D_HD261;RAM128X1D_HD262;RAM128X1D_HD263;RAM128X1D_HD264;RAM128X1D_HD265;RAM128X1D_HD266;RAM128X1D_HD267;RAM128X1D_HD268;RAM128X1D_HD269;RAM128X1D_HD270;RAM128X1D_HD271;RAM128X1D_HD272;RAM128X1D_HD273;RAM128X1D_HD274;RAM128X1D_HD275;RAM128X1D_HD276;RAM128X1D_HD277;RAM128X1D_HD278;RAM128X1D_HD279;RAM128X1D_HD280;RAM128X1D_HD281;RAM128X1D_HD282;RAM128X1D_HD283;RAM128X1D_HD284;RAM128X1D_HD285;RAM128X1D_HD286;RAM128X1D_HD287;RAM128X1D_HD288;RAM128X1D_HD289;RAM128X1D_HD290;RAM128X1D_HD291;RAM128X1D_HD292;RAM128X1D_HD293;RAM128X1D_HD294;RAM128X1D_HD295;RAM128X1D_HD296;RAM128X1D_HD297;RAM128X1D_HD298;RAM128X1D_HD299;RAM128X1D_HD300;RAM128X1D_HD301;RAM128X1D_HD302;RAM128X1D_HD303;RAM128X1D_HD304;RAM128X1D_HD305;RAM128X1D_HD306;RAM128X1D_HD307;RAM128X1D_HD308;RAM128X1D_HD309;RAM128X1D_HD310;RAM128X1D_HD311;RAM128X1D_HD312;RAM128X1D_HD313;RAM128X1D_HD314;RAM128X1D_HD315;RAM128X1D_UNIQ_BASE_;dist_mem_gen_0;dist_mem_gen_0_dist_mem_gen_v8_0_13;dist_mem_gen_0_dist_mem_gen_v8_0_13_synth;dist_mem_gen_0_rom;dist_mem_gen_1;dist_mem_gen_1_dist_mem_gen_v8_0_13;dist_mem_gen_1_dist_mem_gen_v8_0_13_synth;dist_mem_gen_1_dpram;glbl;pdu;top,,,,,,,,
C:/Users/86138/project_4/project_4.srcs/sim_1/new/cpu_tb.v,1651122222,verilog,,,,cpu_tb,,,,,,,,
C:/Users/86138/project_4/project_4.srcs/sources_1/new/ALU_control.v,1650854749,verilog,,C:/Users/86138/project_4/project_4.srcs/sources_1/new/alu.v,,ALU_control,,,,,,,,
C:/Users/86138/project_4/project_4.srcs/sources_1/new/alu.v,1650540700,verilog,,C:/Users/86138/project_4/project_4.srcs/sources_1/new/control_unit.v,,alu,,,,,,,,
C:/Users/86138/project_4/project_4.srcs/sources_1/new/control_unit.v,1651055066,verilog,,C:/Users/86138/project_4/project_4.srcs/sources_1/new/forwarding_unit.v,,control_unit,,,,,,,,
C:/Users/86138/project_4/project_4.srcs/sources_1/new/forwarding_unit.v,1651107885,verilog,,C:/Users/86138/project_4/project_4.srcs/sources_1/new/hazard_detection_unit.v,,forwarding_unit,,,,,,,,
C:/Users/86138/project_4/project_4.srcs/sources_1/new/hazard_detection_unit.v,1651052091,verilog,,C:/Users/86138/project_4/project_4.srcs/sources_1/new/imm_gen.v,,hazard_detection_unit,,,,,,,,
C:/Users/86138/project_4/project_4.srcs/sources_1/new/imm_gen.v,1650596410,verilog,,C:/Users/86138/project_4/project_4.srcs/sources_1/new/mul_cpu.v,,imm_gen,,,,,,,,
C:/Users/86138/project_4/project_4.srcs/sources_1/new/mul_cpu.v,1651141919,verilog,,C:/Users/86138/project_4/project_4.srcs/sources_1/new/register_pile.v,,mul_cpu,,,,,,,,
C:/Users/86138/project_4/project_4.srcs/sources_1/new/register_pile.v,1651114750,verilog,,C:/Users/86138/project_4/project_4.srcs/sim_1/new/cpu_tb.v,,register_pile,,,,,,,,
