MacroModel pin core_w_mem_inst_w_mem_reg[1][5]/CLK  143.80ps 143.80ps 143.80ps 143.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][23]/CLK  143.50ps 143.50ps 143.50ps 143.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][22]/CLK  142.50ps 142.50ps 142.50ps 142.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][30]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][25]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][19]/CLK  140.50ps 140.50ps 140.50ps 140.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][22]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][12]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][27]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][11]/CLK  141.00ps 141.00ps 141.00ps 141.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][6]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][20]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][14]/CLK  146.30ps 146.30ps 146.30ps 146.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][10]/CLK  146.50ps 146.50ps 146.50ps 146.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][18]/CLK  149.60ps 149.60ps 149.60ps 149.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][2]/CLK  142.20ps 142.20ps 142.20ps 142.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][26]/CLK  143.50ps 143.50ps 143.50ps 143.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][17]/CLK  146.70ps 146.70ps 146.70ps 146.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][24]/CLK  141.90ps 141.90ps 141.90ps 141.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][24]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][28]/CLK  149.90ps 149.90ps 149.90ps 149.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][1]/CLK  148.60ps 148.60ps 148.60ps 148.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][26]/CLK  145.10ps 145.10ps 145.10ps 145.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][14]/CLK  143.10ps 143.10ps 143.10ps 143.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][25]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][29]/CLK  141.90ps 141.90ps 141.90ps 141.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][15]/CLK  147.20ps 147.20ps 147.20ps 147.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][2]/CLK  140.90ps 140.90ps 140.90ps 140.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][23]/CLK  147.80ps 147.80ps 147.80ps 147.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][9]/CLK  141.20ps 141.20ps 141.20ps 141.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][13]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][5]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][0]/CLK  144.70ps 144.70ps 144.70ps 144.70ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[0]/CLK  147.10ps 147.10ps 147.10ps 147.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][21]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][30]/CLK  145.30ps 145.30ps 145.30ps 145.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][18]/CLK  145.80ps 145.80ps 145.80ps 145.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][21]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][20]/CLK  140.50ps 140.50ps 140.50ps 140.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][29]/CLK  144.00ps 144.00ps 144.00ps 144.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][4]/CLK  148.10ps 148.10ps 148.10ps 148.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][8]/CLK  148.50ps 148.50ps 148.50ps 148.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][7]/CLK  142.90ps 142.90ps 142.90ps 142.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][7]/CLK  146.00ps 146.00ps 146.00ps 146.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][16]/CLK  141.10ps 141.10ps 141.10ps 141.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][31]/CLK  138.40ps 138.40ps 138.40ps 138.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][1]/CLK  144.10ps 144.10ps 144.10ps 144.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][4]/CLK  146.60ps 146.60ps 146.60ps 146.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][7]/CLK  143.60ps 143.60ps 143.60ps 143.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][13]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][10]/CLK  143.20ps 143.20ps 143.20ps 143.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][31]/CLK  148.80ps 148.80ps 148.80ps 148.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][5]/CLK  144.40ps 144.40ps 144.40ps 144.40ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[2]/CLK  135.30ps 135.30ps 135.30ps 135.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][3]/CLK  149.40ps 149.40ps 149.40ps 149.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][28]/CLK  137.40ps 137.40ps 137.40ps 137.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][19]/CLK  145.20ps 145.20ps 145.20ps 145.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][15]/CLK  128.20ps 128.20ps 128.20ps 128.20ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[1]/CLK  144.40ps 144.40ps 144.40ps 144.40ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[3]/CLK  135.10ps 135.10ps 135.10ps 135.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][1]/CLK  149.60ps 149.60ps 149.60ps 149.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][6]/CLK  135.40ps 135.40ps 135.40ps 135.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][9]/CLK  135.50ps 135.50ps 135.50ps 135.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][17]/CLK  144.70ps 144.70ps 144.70ps 144.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][11]/CLK  136.90ps 136.90ps 136.90ps 136.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][10]/CLK  141.40ps 141.40ps 141.40ps 141.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][12]/CLK  147.80ps 147.80ps 147.80ps 147.80ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[5]/CLK  143.60ps 143.60ps 143.60ps 143.60ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[4]/CLK  147.30ps 147.30ps 147.30ps 147.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][9]/CLK  138.00ps 138.00ps 138.00ps 138.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][5]/CLK  138.40ps 138.40ps 138.40ps 138.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][8]/CLK  138.00ps 138.00ps 138.00ps 138.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][3]/CLK  134.10ps 134.10ps 134.10ps 134.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][11]/CLK  138.50ps 138.50ps 138.50ps 138.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][27]/CLK  129.60ps 129.60ps 129.60ps 129.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][16]/CLK  132.40ps 132.40ps 132.40ps 132.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][4]/CLK  139.70ps 139.70ps 139.70ps 139.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][6]/CLK  135.90ps 135.90ps 135.90ps 135.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][0]/CLK  144.30ps 144.30ps 144.30ps 144.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][3]/CLK  124.20ps 124.20ps 124.20ps 124.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][7]/CLK  137.20ps 137.20ps 137.20ps 137.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][14]/CLK  137.40ps 137.40ps 137.40ps 137.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][8]/CLK  137.10ps 137.10ps 137.10ps 137.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][2]/CLK  141.10ps 141.10ps 141.10ps 141.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][6]/CLK  134.10ps 134.10ps 134.10ps 134.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][12]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][14]/CLK  138.60ps 138.60ps 138.60ps 138.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][16]/CLK  135.50ps 135.50ps 135.50ps 135.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][13]/CLK  137.70ps 137.70ps 137.70ps 137.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][13]/CLK  141.10ps 141.10ps 141.10ps 141.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][11]/CLK  135.40ps 135.40ps 135.40ps 135.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][3]/CLK  136.90ps 136.90ps 136.90ps 136.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][4]/CLK  136.20ps 136.20ps 136.20ps 136.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][12]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][2]/CLK  138.10ps 138.10ps 138.10ps 138.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][1]/CLK  133.90ps 133.90ps 133.90ps 133.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][0]/CLK  126.10ps 126.10ps 126.10ps 126.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][18]/CLK  124.10ps 124.10ps 124.10ps 124.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][18]/CLK  122.30ps 122.30ps 122.30ps 122.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][10]/CLK  132.40ps 132.40ps 132.40ps 132.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][19]/CLK  129.00ps 129.00ps 129.00ps 129.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][16]/CLK  111.90ps 111.90ps 111.90ps 111.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][0]/CLK  128.20ps 128.20ps 128.20ps 128.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][17]/CLK  116.00ps 116.00ps 116.00ps 116.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][8]/CLK  133.90ps 133.90ps 133.90ps 133.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][20]/CLK  133.00ps 133.00ps 133.00ps 133.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][19]/CLK  124.60ps 124.60ps 124.60ps 124.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][17]/CLK  116.60ps 116.60ps 116.60ps 116.60ps 0pf view_tc
MacroModel pin core_e_reg_reg[2]/CLK  62.80ps 62.80ps 62.80ps 62.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][15]/CLK  107.40ps 107.40ps 107.40ps 107.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][20]/CLK  110.70ps 110.70ps 110.70ps 110.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][15]/CLK  115.70ps 115.70ps 115.70ps 115.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][21]/CLK  122.20ps 122.20ps 122.20ps 122.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][21]/CLK  125.60ps 125.60ps 125.60ps 125.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][9]/CLK  118.20ps 118.20ps 118.20ps 118.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][24]/CLK  117.80ps 117.80ps 117.80ps 117.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][22]/CLK  127.40ps 127.40ps 127.40ps 127.40ps 0pf view_tc
MacroModel pin core_e_reg_reg[10]/CLK  17.20ps 17.20ps 17.20ps 17.20ps 0pf view_tc
MacroModel pin core_e_reg_reg[1]/CLK  83.20ps 83.20ps 83.20ps 83.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][22]/CLK  117.30ps 117.30ps 117.30ps 117.30ps 0pf view_tc
MacroModel pin core_e_reg_reg[9]/CLK  14.60ps 14.60ps 14.60ps 14.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][23]/CLK  101.60ps 101.60ps 101.60ps 101.60ps 0pf view_tc
MacroModel pin core_e_reg_reg[3]/CLK  41.60ps 41.60ps 41.60ps 41.60ps 0pf view_tc
MacroModel pin core_e_reg_reg[8]/CLK  26.10ps 26.10ps 26.10ps 26.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][24]/CLK  115.30ps 115.30ps 115.30ps 115.30ps 0pf view_tc
MacroModel pin core_e_reg_reg[12]/CLK  15.30ps 15.30ps 15.30ps 15.30ps 0pf view_tc
MacroModel pin core_e_reg_reg[4]/CLK  40.60ps 40.60ps 40.60ps 40.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][26]/CLK  102.50ps 102.50ps 102.50ps 102.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][23]/CLK  109.50ps 109.50ps 109.50ps 109.50ps 0pf view_tc
MacroModel pin core_e_reg_reg[6]/CLK  37.50ps 37.50ps 37.50ps 37.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][25]/CLK  93.60ps 93.60ps 93.60ps 93.60ps 0pf view_tc
MacroModel pin core_e_reg_reg[7]/CLK  34.60ps 34.60ps 34.60ps 34.60ps 0pf view_tc
MacroModel pin core_f_reg_reg[6]/CLK  99.00ps 99.00ps 99.00ps 99.00ps 0pf view_tc
MacroModel pin core_e_reg_reg[5]/CLK  37.70ps 37.70ps 37.70ps 37.70ps 0pf view_tc
MacroModel pin core_g_reg_reg[6]/CLK  98.80ps 98.80ps 98.80ps 98.80ps 0pf view_tc
