[{"DBLP title": "Cache Calculus: Modeling Caches through Differential Equations.", "DBLP authors": ["Nathan Beckmann", "Daniel S\u00e1nchez"], "year": 2017, "doi": "https://doi.org/10.1109/LCA.2015.2512873", "OA papers": [{"PaperId": "https://openalex.org/W2215383979", "PaperTitle": "Cache Calculus: Modeling Caches through Differential Equations", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"IIT@MIT": 2.0}, "Authors": ["Nathan Beckmann", "Daniel S. Sanchez"]}]}, {"DBLP title": "CARB: A C-State Power Management Arbiter for Latency-Critical Workloads.", "DBLP authors": ["Xin Zhan", "Reza Azimi", "Svilen Kanev", "David M. Brooks", "Sherief Reda"], "year": 2017, "doi": "https://doi.org/10.1109/LCA.2016.2537802", "OA papers": [{"PaperId": "https://openalex.org/W2324132005", "PaperTitle": "CARB: A C-State Power Management Arbiter for Latency-Critical Workloads", "Year": 2017, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Providence College": 1.5, "Brown University": 1.5, "Harvard University Press": 2.0}, "Authors": ["Xin Zhan", "Reza Azimi", "Svilen Kanev", "David J. Brooks", "Sherief Reda"]}]}, {"DBLP title": "CasHMC: A Cycle-Accurate Simulator for Hybrid Memory Cube.", "DBLP authors": ["Dong-Ik Jeon", "Ki-Seok Chung"], "year": 2017, "doi": "https://doi.org/10.1109/LCA.2016.2600601", "OA papers": [{"PaperId": "https://openalex.org/W2516430887", "PaperTitle": "CasHMC: A Cycle-Accurate Simulator for Hybrid Memory Cube", "Year": 2017, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"Hanyang University": 2.0}, "Authors": ["Dong-Ik Jeon", "Ki-Seok Chung"]}]}, {"DBLP title": "Cloud Server Benchmark Suite for Evaluating New Hardware Architectures.", "DBLP authors": ["Hao Wu", "Fangfei Liu", "Ruby B. Lee"], "year": 2017, "doi": "https://doi.org/10.1109/LCA.2016.2597818", "OA papers": [{"PaperId": "https://openalex.org/W2494612514", "PaperTitle": "Cloud Server Benchmark Suite for Evaluating New Hardware Architectures", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Princeton University": 3.0}, "Authors": ["Hao Wu", "Fangfei Liu", "Ruby B. Lee"]}]}, {"DBLP title": "Counter-Based Tree Structure for Row Hammering Mitigation in DRAM.", "DBLP authors": ["Seyed Mohammad Seyedzadeh", "Alex K. Jones", "Rami G. Melhem"], "year": 2017, "doi": "https://doi.org/10.1109/LCA.2016.2614497", "OA papers": [{"PaperId": "https://openalex.org/W2525431465", "PaperTitle": "Counter-Based Tree Structure for Row Hammering Mitigation in DRAM", "Year": 2017, "CitationCount": 43, "EstimatedCitation": 43, "Affiliations": {"University of Pittsburgh": 3.0}, "Authors": ["Seyed Mohammad Seyedzadeh", "Alex K. Jones", "Rami Melhem"]}]}, {"DBLP title": "Covert Channels on GPGPUs.", "DBLP authors": ["Hoda Naghibi Jouybari", "Nael B. Abu-Ghazaleh"], "year": 2017, "doi": "https://doi.org/10.1109/LCA.2016.2590549", "OA papers": [{"PaperId": "https://openalex.org/W2466724905", "PaperTitle": "Covert Channels on GPGPUs", "Year": 2017, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"University of California, Riverside": 2.0}, "Authors": ["Hoda Naghibijouybari", "Nael Abu-Ghazaleh"]}]}, {"DBLP title": "Evaluation of Performance Unfairness in NUMA System Architecture.", "DBLP authors": ["WonJun Song", "Hyungjoon Jung", "Jung Ho Ahn", "Jae W. Lee", "John Kim"], "year": 2017, "doi": "https://doi.org/10.1109/LCA.2016.2602876", "OA papers": [{"PaperId": "https://openalex.org/W2517223676", "PaperTitle": "Evaluation of Performance Unfairness in NUMA System Architecture", "Year": 2017, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Korea Advanced Institute of Science and Technology": 3.0, "Seoul National University": 2.0}, "Authors": ["Won-Jun Song", "Hyung-Sup Jung", "Jung Yong Ahn", "Jae Sung Lee", "John Kim"]}]}, {"DBLP title": "Extending Amdahl's Law for Multicores with Turbo Boost.", "DBLP authors": ["Uri Verner", "Avi Mendelson", "Assaf Schuster"], "year": 2017, "doi": "https://doi.org/10.1109/LCA.2015.2512982", "OA papers": [{"PaperId": "https://openalex.org/W2344947102", "PaperTitle": "Extending Amdahl\u2019s Law for Multicores with Turbo Boost", "Year": 2017, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Technion \u2013 Israel Institute of Technology": 3.0}, "Authors": ["Uri Verner", "Avi Mendelson", "Assaf Schuster"]}]}, {"DBLP title": "Heavy Tails in Program Structure.", "DBLP authors": ["Hiroshi Sasaki", "Fang-Hsiang Su", "Teruo Tanimoto", "Simha Sethumadhavan"], "year": 2017, "doi": "https://doi.org/10.1109/LCA.2016.2574350", "OA papers": [{"PaperId": "https://openalex.org/W2522012353", "PaperTitle": "Heavy Tails in Program Structure", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Columbia University": 3.0, "Kyushu University": 1.0}, "Authors": ["Hiroshi Sasaki", "Fang-Hsiang Su", "Teruo Tanimoto", "Simha Sethumadhavan"]}]}, {"DBLP title": "HeteroSim: A Heterogeneous CPU-FPGA Simulator.", "DBLP authors": ["Liang Feng", "Hao Liang", "Sharad Sinha", "Wei Zhang"], "year": 2017, "doi": "https://doi.org/10.1109/LCA.2016.2615617", "OA papers": [{"PaperId": "https://openalex.org/W2528431790", "PaperTitle": "HeteroSim: A Heterogeneous CPU-FPGA Simulator", "Year": 2017, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Hong Kong University of Science and Technology": 4.0}, "Authors": ["Liang Feng", "Hao Liang", "Sharad Sinha", "Wei Zhang"]}]}, {"DBLP title": "LA-LLC: Inter-Core Locality-Aware Last-Level Cache to Exploit Many-to-Many Traffic in GPGPUs.", "DBLP authors": ["Xia Zhao", "Yuxi Liu", "Almutaz Adileh", "Lieven Eeckhout"], "year": 2017, "doi": "https://doi.org/10.1109/LCA.2016.2611663", "OA papers": [{"PaperId": "https://openalex.org/W2521924282", "PaperTitle": "LA-LLC: Inter-Core Locality-Aware Last-Level Cache to Exploit Many-to-Many Traffic in GPGPUs", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Ghent University Hospital": 4.0}, "Authors": ["Xia Zhao", "Yu-xi Liu", "Almutaz Adileh", "Lieven Eeckhout"]}]}, {"DBLP title": "LazyPIM: An Efficient Cache Coherence Mechanism for Processing-in-Memory.", "DBLP authors": ["Amirali Boroumand", "Saugata Ghose", "Minesh Patel", "Hasan Hassan", "Brandon Lucia", "Kevin Hsieh", "Krishna T. Malladi", "Hongzhong Zheng", "Onur Mutlu"], "year": 2017, "doi": "https://doi.org/10.1109/LCA.2016.2577557", "OA papers": [{"PaperId": "https://openalex.org/W2414912620", "PaperTitle": "LazyPIM: An Efficient Cache Coherence Mechanism for Processing-in-Memory", "Year": 2017, "CitationCount": 105, "EstimatedCitation": 105, "Affiliations": {"Carnegie Mellon University": 6.0, "Samsung (United States)": 2.0, "ETH Zurich": 1.0}, "Authors": ["Amirali Boroumand", "Saugata Ghose", "Minesh Patel", "Hasan Hassan", "Brandon Lucia", "Kevin Li Chun Hsieh", "Malladi Krishna T", "Zheng Hongzhong", "Onur Mutlu"]}]}, {"DBLP title": "Measuring the Impact of Memory Errors on Application Performance.", "DBLP authors": ["Mark Gottscho", "Mohammed Shoaib", "Sriram Govindan", "Bikash Sharma", "Di Wang", "Puneet Gupta"], "year": 2017, "doi": "https://doi.org/10.1109/LCA.2016.2599513", "OA papers": [{"PaperId": "https://openalex.org/W2510192911", "PaperTitle": "Measuring the Impact of Memory Errors on Application Performance", "Year": 2017, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"University of California, Los Angeles": 2.0, "Microsoft (United States)": 4.0}, "Authors": ["Mark Gottscho", "Mohammed Shoaib", "Sriram Govindan", "Bikash Sharma", "Di Wang", "Puneet Gupta"]}]}, {"DBLP title": "Mind The Power Holes: Sifting Operating Points in Power-Limited Heterogeneous Multicores.", "DBLP authors": ["Almutaz Adileh", "Stijn Eyerman", "Aamer Jaleel", "Lieven Eeckhout"], "year": 2017, "doi": "https://doi.org/10.1109/LCA.2016.2616339", "OA papers": [{"PaperId": "https://openalex.org/W2530111176", "PaperTitle": "Mind The Power Holes: Sifting Operating Points in Power-Limited Heterogeneous Multicores", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Ghent University": 2.0, "[Intel Belgium, Leuven, Kontich, Belgium]": 1.0, "Nvidia (United States)": 1.0}, "Authors": ["Almutaz Adileh", "Stijn Eyerman", "Aamer Jaleel", "Lieven Eeckhout"]}]}, {"DBLP title": "Mitigating Power Contention: A Scheduling Based Approach.", "DBLP authors": ["Hiroshi Sasaki", "Alper Buyuktosunoglu", "Augusto Vega", "Pradip Bose"], "year": 2017, "doi": "https://doi.org/10.1109/LCA.2016.2572080", "OA papers": [{"PaperId": "https://openalex.org/W2401305386", "PaperTitle": "Mitigating Power Contention: A Scheduling Based Approach", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Columbia University": 1.0, "[IBM T. J. Watson Research Center, New York, NY]": 3.0}, "Authors": ["Hiroshi Sasaki", "Alper Buyuktosunoglu", "Augusto Vega", "Pradip Bose"]}]}, {"DBLP title": "Mth: Codesigned Hardware/Software Support for Fine Grain Threads.", "DBLP authors": ["David A. Gonz\u00e1lez M\u00e1rquez", "Adri\u00e1n Cristal Kestelman", "Esteban E. Mocskos"], "year": 2017, "doi": "https://doi.org/10.1109/LCA.2016.2606383", "OA papers": [{"PaperId": "https://openalex.org/W2515195268", "PaperTitle": "Mth: Codesigned Hardware/Software Support for Fine Grain Threads", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Fundaci\u00f3n Ciencias Exactas y Naturales": 1.0, "University of Buenos Aires": 1.0, "Research Institute for Artificial Intelligence": 0.5, "Barcelona Supercomputing Center": 0.5}, "Authors": ["David X. Marquez", "Adri\u00e1n Cristal Kestelman", "Esteban E. Mocskos"]}]}, {"DBLP title": "Optimizing Read-Once Data Flow in Big-Data Applications.", "DBLP authors": ["Tomer Y. Morad", "Gil Shomron", "Mattan Erez", "Avinoam Kolodny", "Uri C. Weiser"], "year": 2017, "doi": "https://doi.org/10.1109/LCA.2016.2520927", "OA papers": [{"PaperId": "https://openalex.org/W2344143427", "PaperTitle": "Optimizing Read-Once Data Flow in Big-Data Applications", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Technion \u2013 Israel Institute of Technology": 4.0, "The University of Texas at Austin": 1.0}, "Authors": ["Tomer Y. Morad", "Gil Shomron", "Mattan Erez", "Avinoam Kolodny", "Uri Weiser"]}]}, {"DBLP title": "Power-Efficient Accelerator Design for Neural Networks Using Computation Reuse.", "DBLP authors": ["Ali Yasoubi", "Reza Hojabr", "Mehdi Modarressi"], "year": 2017, "doi": "https://doi.org/10.1109/LCA.2016.2521654", "OA papers": [{"PaperId": "https://openalex.org/W2343308186", "PaperTitle": "Power-Efficient Accelerator Design for Neural Networks Using Computation Reuse", "Year": 2017, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"University of Tehran": 3.0}, "Authors": ["Ali Yasoubi", "Reza Hojabr", "Mehdi Modarressi"]}]}, {"DBLP title": "SALAD: Achieving Symmetric Access Latency with Asymmetric DRAM Architecture.", "DBLP authors": ["Young Hoon Son", "Hyunyoon Cho", "Yuhwan Ro", "Jae W. Lee", "Jung Ho Ahn"], "year": 2017, "doi": "https://doi.org/10.1109/LCA.2016.2525760", "OA papers": [{"PaperId": "https://openalex.org/W2342842024", "PaperTitle": "SALAD: Achieving Symmetric Access Latency with Asymmetric DRAM Architecture", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Seoul National University South Korea": 4.0, "Sungkyunkwan University": 1.0}, "Authors": ["Young Jun Son", "Hyunyoon Cho", "Yu-Hwan Ro", "Jae Sung Lee", "Jung Yong Ahn"]}]}, {"DBLP title": "Stripes: Bit-Serial Deep Neural Network Computing.", "DBLP authors": ["Patrick Judd", "Jorge Albericio", "Andreas Moshovos"], "year": 2017, "doi": "https://doi.org/10.1109/LCA.2016.2597140", "OA papers": [{"PaperId": "https://openalex.org/W2483966489", "PaperTitle": "Stripes: Bit-Serial Deep Neural Network Computing", "Year": 2017, "CitationCount": 36, "EstimatedCitation": 36, "Affiliations": {"University of Toronto": 3.0}, "Authors": ["Patrick Judd", "Jorge Albericio", "Andreas Moshovos"]}]}, {"DBLP title": "Timing Speculation in Multi-Cycle Data Paths.", "DBLP authors": ["Gokul Subramanian Ravi", "Mikko H. Lipasti"], "year": 2017, "doi": "https://doi.org/10.1109/LCA.2016.2580501", "OA papers": [{"PaperId": "https://openalex.org/W2423551257", "PaperTitle": "Timing Speculation in Multi-Cycle Data Paths", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Wisconsin\u2013Madison": 2.0}, "Authors": ["Gokul Subramanian Ravi", "Mikko H. Lipasti"]}]}, {"DBLP title": "A Case for Memory Content-Based Detection and Mitigation of Data-Dependent Failures in DRAM.", "DBLP authors": ["Samira Manabi Khan", "Chris Wilkerson", "Donghyuk Lee", "Alaa R. Alameldeen", "Onur Mutlu"], "year": 2017, "doi": "https://doi.org/10.1109/LCA.2016.2624298", "OA papers": [{"PaperId": "https://openalex.org/W2546811911", "PaperTitle": "A Case for Memory Content-Based Detection and Mitigation of Data-Dependent Failures in DRAM", "Year": 2017, "CitationCount": 46, "EstimatedCitation": 46, "Affiliations": {"University of Virginia": 1.0, "Intel (United States)": 2.0, "Carnegie Mellon University": 2.0}, "Authors": ["Samira Khan", "Christopher B. Wilkerson", "Donghyuk Lee", "Alaa R. Alameldeen", "Onur Mutlu"]}]}, {"DBLP title": "Addressing Read-Disturbance Issue in STT-RAM by Data Compression and Selective Duplication.", "DBLP authors": ["Sparsh Mittal", "Jeffrey S. Vetter", "Lei Jiang"], "year": 2017, "doi": "https://doi.org/10.1109/LCA.2016.2645207", "OA papers": [{"PaperId": "https://openalex.org/W2564760241", "PaperTitle": "Addressing Read-Disturbance Issue in STT-RAM by Data Compression and Selective Duplication", "Year": 2017, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Indian Institute of Technology Hyderabad": 1.0, "Oak Ridge National Laboratory": 1.0, "Indiana University Bloomington": 1.0}, "Authors": ["Sparsh Mittal", "Jeffrey S. Vetter", "Lei Jiang"]}]}, {"DBLP title": "An Efficient Temporal Data Prefetcher for L1 Caches.", "DBLP authors": ["Mohammad Bakhshalipour", "Pejman Lotfi-Kamran", "Hamid Sarbazi-Azad"], "year": 2017, "doi": "https://doi.org/10.1109/LCA.2017.2654347", "OA papers": [{"PaperId": "https://openalex.org/W2577086096", "PaperTitle": "An Efficient Temporal Data Prefetcher for L1 Caches", "Year": 2017, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"Sharif University of Technology": 2.0, "Institute for Research in Fundamental Sciences": 1.0}, "Authors": ["Mohammad Bakhshalipour", "Pejman Lotfi-Kamran", "Hamid Sarbazi-Azad"]}]}, {"DBLP title": "A Scheme to Improve the Intrinsic Error Detection of the Instruction Set Architecture.", "DBLP authors": ["Jorge A. Mart\u00ednez", "Juan Antonio Maestro", "Pedro Reviriego"], "year": 2017, "doi": "https://doi.org/10.1109/LCA.2016.2623628", "OA papers": [{"PaperId": "https://openalex.org/W2546844239", "PaperTitle": "A Scheme to Improve the Intrinsic Error Detection of the Instruction Set Architecture", "Year": 2017, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Nebrija University": 3.0}, "Authors": ["Jorge Martinez", "Juan Antonio Maestro", "Pedro Reviriego"]}]}, {"DBLP title": "Decongest: Accelerating Super-Dense PCM Under Write Disturbance by Hot Page Remapping.", "DBLP authors": ["Rujia Wang", "Sparsh Mittal", "Youtao Zhang", "Jun Yang"], "year": 2017, "doi": "https://doi.org/10.1109/LCA.2017.2675883", "OA papers": [{"PaperId": "https://openalex.org/W2592978932", "PaperTitle": "Decongest: Accelerating Super-Dense PCM Under Write Disturbance by Hot Page Remapping", "Year": 2017, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of Pittsburgh": 3.0, "Indian Institute of Technology Hyderabad": 1.0}, "Authors": ["Rujia Wang", "Sparsh Mittal", "Youtao Zhang", "Jun Yang"]}]}, {"DBLP title": "Enhanced Dependence Graph Model for Critical Path Analysis on Modern Out-of-Order Processors.", "DBLP authors": ["Teruo Tanimoto", "Takatsugu Ono", "Koji Inoue", "Hiroshi Sasaki"], "year": 2017, "doi": "https://doi.org/10.1109/LCA.2017.2684813", "OA papers": [{"PaperId": "https://openalex.org/W2601041797", "PaperTitle": "Enhanced Dependence Graph Model for Critical Path Analysis on Modern Out-of-Order Processors", "Year": 2017, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Kyushu University": 3.0, "Columbia University": 1.0}, "Authors": ["Teruo Tanimoto", "Takatsugu Ono", "Koji Inoue", "Hiroshi Sasaki"]}]}, {"DBLP title": "FeSSD: A Fast Encrypted SSD Employing On-Chip Access-Control Memory.", "DBLP authors": ["Junghee Lee", "Kalidas Ganesh", "Hyuk-Jun Lee", "Youngjae Kim"], "year": 2017, "doi": "https://doi.org/10.1109/LCA.2017.2667639", "OA papers": [{"PaperId": "https://openalex.org/W2588882497", "PaperTitle": "&lt;sc&gt;FeSSD&lt;/sc&gt;: A Fast Encrypted SSD Employing On-Chip Access-Control Memory", "Year": 2017, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"The University of Texas at San Antonio": 2.0, "Sogang University": 2.0}, "Authors": ["Jung-Hee Lee", "Kalidas Ganesh", "Hyuk-Jun Lee", "Young-Jae Kim"]}]}, {"DBLP title": "Guiding Locality Optimizations for Graph Computations via Reuse Distance Analysis.", "DBLP authors": ["Abdel-Hameed A. Badawy", "Donald Yeung"], "year": 2017, "doi": "https://doi.org/10.1109/LCA.2017.2695178", "OA papers": [{"PaperId": "https://openalex.org/W2605443074", "PaperTitle": "Guiding Locality Optimizations for Graph Computations via Reuse Distance Analysis", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"New Mexico State University": 1.0, "University of Maryland, College Park": 1.0}, "Authors": ["Abdel-Hameed A. Badawy", "Donald Yeung"]}]}, {"DBLP title": "IMEC: A Fully Morphable In-Memory Computing Fabric Enabled by Resistive Crossbar.", "DBLP authors": ["Yue Zha", "Jing Li"], "year": 2017, "doi": "https://doi.org/10.1109/LCA.2017.2672558", "OA papers": [{"PaperId": "https://openalex.org/W2589329864", "PaperTitle": "IMEC: A Fully Morphable In-Memory Computing Fabric Enabled by Resistive Crossbar", "Year": 2017, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of Wisconsin\u2013Madison": 2.0}, "Authors": ["Yue Zha", "Jing Li"]}]}, {"DBLP title": "Improving GPGPU Performance via Cache Locality Aware Thread Block Scheduling.", "DBLP authors": ["Li-Jhan Chen", "Hsiang-Yun Cheng", "Po-Han Wang", "Chia-Lin Yang"], "year": 2017, "doi": "https://doi.org/10.1109/LCA.2017.2693371", "OA papers": [{"PaperId": "https://openalex.org/W2605751925", "PaperTitle": "Improving GPGPU Performance via Cache Locality Aware Thread Block Scheduling", "Year": 2017, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"National Taipei University": 1.5, "National Taiwan University": 1.5, "Academia Sinica": 1.0}, "Authors": ["Long Qing Chen", "Hsiang-Yun Cheng", "Po-Han Peter Wang", "Chia-Lin Yang"]}]}, {"DBLP title": "Low Complexity Multiply Accumulate Unit for Weight-Sharing Convolutional Neural Networks.", "DBLP authors": ["James Garland", "David Gregg"], "year": 2017, "doi": "https://doi.org/10.1109/LCA.2017.2656880", "OA papers": [{"PaperId": "https://openalex.org/W2521912036", "PaperTitle": "Low Complexity Multiply Accumulate Unit for Weight-Sharing Convolutional Neural Networks", "Year": 2016, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"Trinity College Dublin": 2.0}, "Authors": ["James W. Garland", "David Gregg"]}]}, {"DBLP title": "NearZero: An Integration of Phase Change Memory with Multi-Core Coprocessor.", "DBLP authors": ["Myoungsoo Jung"], "year": 2017, "doi": "https://doi.org/10.1109/LCA.2017.2694828", "OA papers": [{"PaperId": "https://openalex.org/W2605742232", "PaperTitle": "NearZero: An Integration of Phase Change Memory with Multi-Core Coprocessor", "Year": 2017, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Yonsei University": 1.0}, "Authors": ["Myoungsoo Jung"]}]}, {"DBLP title": "Resistive Address Decoder.", "DBLP authors": ["Leonid Yavits", "Uri C. Weiser", "Ran Ginosar"], "year": 2017, "doi": "https://doi.org/10.1109/LCA.2017.2670539", "OA papers": [{"PaperId": "https://openalex.org/W2588293627", "PaperTitle": "Resistive Address Decoder", "Year": 2017, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Technion \u2013 Israel Institute of Technology": 3.0}, "Authors": ["Leonid Yavits", "Uri Weiser", "Ran Ginosar"]}]}, {"DBLP title": "Runtime-Assisted Global Cache Management for Task-Based Parallel Programs.", "DBLP authors": ["Madhavan Manivannan", "Miquel Peric\u00e0s", "Vassilis Papaefstathiou", "Per Stenstr\u00f6m"], "year": 2017, "doi": "https://doi.org/10.1109/LCA.2016.2606593", "OA papers": [{"PaperId": "https://openalex.org/W2575327598", "PaperTitle": "Runtime-Assisted Global Cache Management for Task-Based Parallel Programs", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Chalmers University of Technology": 4.0}, "Authors": ["Madhavan Manivannan", "Miquel A. Peric\u00e0s", "Vassilis Papaefstathiou", "Per Stenstr\u00f6m"]}]}, {"DBLP title": "Storage-Free Memory Dependency Prediction.", "DBLP authors": ["Arthur Perais", "Andr\u00e9 Seznec"], "year": 2017, "doi": "https://doi.org/10.1109/LCA.2016.2628379", "OA papers": [{"PaperId": "https://openalex.org/W2556987114", "PaperTitle": "Storage-Free Memory Dependency Prediction", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Institut de Recherche en Informatique et Syst\u00e8mes Al\u00e9atoires": 1.0, "French Institute for Research in Computer Science and Automation": 1.0}, "Authors": ["Arthur Perais", "Andr\u00e9 Seznec"]}]}, {"DBLP title": "Survive: Pointer-Based In-DRAM Incremental Checkpointing for Low-Cost Data Persistence and Rollback-Recovery.", "DBLP authors": ["Amirhossein Mirhosseini", "Aditya Agrawal", "Josep Torrellas"], "year": 2017, "doi": "https://doi.org/10.1109/LCA.2016.2646340", "OA papers": [{"PaperId": "https://openalex.org/W2563041470", "PaperTitle": "Survive: Pointer-Based In-DRAM Incremental Checkpointing for Low-Cost Data Persistence and Rollback-Recovery", "Year": 2017, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"University of Michigan\u2013Ann Arbor": 1.0, "Nvidia (United States)": 1.0, "University of Illinois Urbana-Champaign": 1.0}, "Authors": ["Amirhossein Mirhosseini", "Aditya Agrawal", "Josep Torrellas"]}]}, {"DBLP title": "Towards a TrustZone-Assisted Hypervisor for Real-Time Embedded Systems.", "DBLP authors": ["Sandro Pinto", "Jorge Pereira", "Tiago Gomes", "Mongkol Ekpanyapong", "Adriano Tavares"], "year": 2017, "doi": "https://doi.org/10.1109/LCA.2016.2617308", "OA papers": [{"PaperId": "https://openalex.org/W2531060444", "PaperTitle": "Towards a TrustZone-Assisted Hypervisor for Real-Time Embedded Systems", "Year": 2017, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"University of Minho": 4.0, "Asian Institute of Technology": 1.0}, "Authors": ["Sandro Pinto", "Jorge F. B. Pereira", "Tiago Gomes", "Mongkol Ekpanyapong", "Adriano Tavares"]}]}, {"DBLP title": "Transcending Hardware Limits with Software Out-of-Order Processing.", "DBLP authors": ["Trevor E. Carlson", "Kim-Anh Tran", "Alexandra Jimborean", "Konstantinos Koukos", "Magnus Sj\u00e4lander", "Stefanos Kaxiras"], "year": 2017, "doi": "https://doi.org/10.1109/LCA.2017.2672559", "OA papers": [{"PaperId": "https://openalex.org/W2589144156", "PaperTitle": "Transcending Hardware Limits with Software Out-of-Order Processing", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Uppsala University": 6.0}, "Authors": ["Trevor E. Carlson", "Kim-Anh Tran", "Alexandra Jimborean", "Konstantinos Koukos", "Magnus Sj\u00e4lander", "Stefanos Kaxiras"]}]}, {"DBLP title": "Using Data Variety for Efficient Progressive Big Data Processing in Warehouse-Scale Computers.", "DBLP authors": ["Hossein Ahmadvand", "Maziar Goudarzi"], "year": 2017, "doi": "https://doi.org/10.1109/LCA.2016.2636293", "OA papers": [{"PaperId": "https://openalex.org/W2560616022", "PaperTitle": "Using Data Variety for Efficient Progressive Big Data Processing in Warehouse-Scale Computers", "Year": 2017, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Sharif University of Technology": 2.0}, "Authors": ["Hossein Ahmadvand", "Maziar Goudarzi"]}]}, {"DBLP title": "Worklist-Directed Prefetching.", "DBLP authors": ["Dan Zhang", "Xiaoyu Ma", "Derek Chiou"], "year": 2017, "doi": "https://doi.org/10.1109/LCA.2016.2627571", "OA papers": [{"PaperId": "https://openalex.org/W2555551809", "PaperTitle": "Worklist-Directed Prefetching", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"The University of Texas at Austin": 3.0}, "Authors": ["Dan Zhang", "Xiaoyu Ma", "Derek Chiou"]}]}]