Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d40da706e1ca40938152d88a18a778ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Conf_RO_sim_behav xil_defaultlib.Conf_RO_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Enable_LUT
Compiling module xil_defaultlib.Enable_Slice
Compiling module xil_defaultlib.LUT
Compiling module xil_defaultlib.Slice
Compiling module xil_defaultlib.Conf_RO
Compiling module xil_defaultlib.Conf_RO_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Conf_RO_sim_behav
