{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1552679053940 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1552679053945 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 15 20:44:13 2019 " "Processing started: Fri Mar 15 20:44:13 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1552679053945 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552679053945 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ARSG_GlueLogic -c ARSG_GlueLogic " "Command: quartus_map --read_settings_files=on --write_settings_files=off ARSG_GlueLogic -c ARSG_GlueLogic" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552679053945 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1552679054238 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1552679054238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "int_osc.vhd 4 2 " "Found 4 design units, including 2 entities, in source file int_osc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 INT_OSC_altufm_osc_7v7-RTL " "Found design unit 1: INT_OSC_altufm_osc_7v7-RTL" {  } { { "INT_OSC.vhd" "" { Text "E:/EigeneDateien/Seafile/Seafile/Elektronik/Projects/Signal-Generator/GIT-Repo/Firmware/CPLD_GlueLogic/INT_OSC.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552679062964 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 int_osc-RTL " "Found design unit 2: int_osc-RTL" {  } { { "INT_OSC.vhd" "" { Text "E:/EigeneDateien/Seafile/Seafile/Elektronik/Projects/Signal-Generator/GIT-Repo/Firmware/CPLD_GlueLogic/INT_OSC.vhd" 123 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552679062964 ""} { "Info" "ISGN_ENTITY_NAME" "1 INT_OSC_altufm_osc_7v7 " "Found entity 1: INT_OSC_altufm_osc_7v7" {  } { { "INT_OSC.vhd" "" { Text "E:/EigeneDateien/Seafile/Seafile/Elektronik/Projects/Signal-Generator/GIT-Repo/Firmware/CPLD_GlueLogic/INT_OSC.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552679062964 ""} { "Info" "ISGN_ENTITY_NAME" "2 INT_OSC " "Found entity 2: INT_OSC" {  } { { "INT_OSC.vhd" "" { Text "E:/EigeneDateien/Seafile/Seafile/Elektronik/Projects/Signal-Generator/GIT-Repo/Firmware/CPLD_GlueLogic/INT_OSC.vhd" 114 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552679062964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552679062964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arsg_gluelogic.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arsg_gluelogic.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ARSG_GlueLogic " "Found entity 1: ARSG_GlueLogic" {  } { { "ARSG_GlueLogic.bdf" "" { Schematic "E:/EigeneDateien/Seafile/Seafile/Elektronik/Projects/Signal-Generator/GIT-Repo/Firmware/CPLD_GlueLogic/ARSG_GlueLogic.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552679062965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552679062965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_gpio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file i2c_gpio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_slave_fsm-i2c_slave_fsm " "Found design unit 1: i2c_slave_fsm-i2c_slave_fsm" {  } { { "i2c_GPIO.vhd" "" { Text "E:/EigeneDateien/Seafile/Seafile/Elektronik/Projects/Signal-Generator/GIT-Repo/Firmware/CPLD_GlueLogic/i2c_GPIO.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552679062967 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_slave_fsm " "Found entity 1: i2c_slave_fsm" {  } { { "i2c_GPIO.vhd" "" { Text "E:/EigeneDateien/Seafile/Seafile/Elektronik/Projects/Signal-Generator/GIT-Repo/Firmware/CPLD_GlueLogic/i2c_GPIO.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552679062967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552679062967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adf_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adf_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adf_fifo-SYN " "Found design unit 1: adf_fifo-SYN" {  } { { "ADF_FIFO.vhd" "" { Text "E:/EigeneDateien/Seafile/Seafile/Elektronik/Projects/Signal-Generator/GIT-Repo/Firmware/CPLD_GlueLogic/ADF_FIFO.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552679062969 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADF_FIFO " "Found entity 1: ADF_FIFO" {  } { { "ADF_FIFO.vhd" "" { Text "E:/EigeneDateien/Seafile/Seafile/Elektronik/Projects/Signal-Generator/GIT-Repo/Firmware/CPLD_GlueLogic/ADF_FIFO.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552679062969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552679062969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftregisterin.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shiftregisterin.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shiftregisterin-SYN " "Found design unit 1: shiftregisterin-SYN" {  } { { "ShiftRegisterIN.vhd" "" { Text "E:/EigeneDateien/Seafile/Seafile/Elektronik/Projects/Signal-Generator/GIT-Repo/Firmware/CPLD_GlueLogic/ShiftRegisterIN.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552679062972 ""} { "Info" "ISGN_ENTITY_NAME" "1 ShiftRegisterIN " "Found entity 1: ShiftRegisterIN" {  } { { "ShiftRegisterIN.vhd" "" { Text "E:/EigeneDateien/Seafile/Seafile/Elektronik/Projects/Signal-Generator/GIT-Repo/Firmware/CPLD_GlueLogic/ShiftRegisterIN.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552679062972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552679062972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftregisterout.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shiftregisterout.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shiftregisterout-SYN " "Found design unit 1: shiftregisterout-SYN" {  } { { "ShiftRegisterOUT.vhd" "" { Text "E:/EigeneDateien/Seafile/Seafile/Elektronik/Projects/Signal-Generator/GIT-Repo/Firmware/CPLD_GlueLogic/ShiftRegisterOUT.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552679062974 ""} { "Info" "ISGN_ENTITY_NAME" "1 ShiftRegisterOUT " "Found entity 1: ShiftRegisterOUT" {  } { { "ShiftRegisterOUT.vhd" "" { Text "E:/EigeneDateien/Seafile/Seafile/Elektronik/Projects/Signal-Generator/GIT-Repo/Firmware/CPLD_GlueLogic/ShiftRegisterOUT.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552679062974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552679062974 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ARSG_GlueLogic " "Elaborating entity \"ARSG_GlueLogic\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1552679063032 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk i2c_slave_fsm inst_i2cSlave " "Port \"clk\" of type i2c_slave_fsm and instance \"inst_i2cSlave\" is missing source signal" {  } { { "ARSG_GlueLogic.bdf" "" { Schematic "E:/EigeneDateien/Seafile/Seafile/Elektronik/Projects/Signal-Generator/GIT-Repo/Firmware/CPLD_GlueLogic/ARSG_GlueLogic.bdf" { { -232 592 792 -88 "inst_i2cSlave" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1552679063037 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "INT_OUT " "Pin \"INT_OUT\" is missing source" {  } { { "ARSG_GlueLogic.bdf" "" { Schematic "E:/EigeneDateien/Seafile/Seafile/Elektronik/Projects/Signal-Generator/GIT-Repo/Firmware/CPLD_GlueLogic/ARSG_GlueLogic.bdf" { { -352 -56 120 -336 "INT_OUT" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1552679063037 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "INT_VECT\[2..0\] " "Pin \"INT_VECT\[2..0\]\" is missing source" {  } { { "ARSG_GlueLogic.bdf" "" { Schematic "E:/EigeneDateien/Seafile/Seafile/Elektronik/Projects/Signal-Generator/GIT-Repo/Firmware/CPLD_GlueLogic/ARSG_GlueLogic.bdf" { { -320 -56 120 -304 "INT_VECT\[2..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1552679063037 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "ADF4351_LD " "Pin \"ADF4351_LD\" not connected" {  } { { "ARSG_GlueLogic.bdf" "" { Schematic "E:/EigeneDateien/Seafile/Seafile/Elektronik/Projects/Signal-Generator/GIT-Repo/Firmware/CPLD_GlueLogic/ARSG_GlueLogic.bdf" { { 152 1512 1698 168 "ADF4351_LD" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1552679063037 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "ADF4351_MUX " "Pin \"ADF4351_MUX\" not connected" {  } { { "ARSG_GlueLogic.bdf" "" { Schematic "E:/EigeneDateien/Seafile/Seafile/Elektronik/Projects/Signal-Generator/GIT-Repo/Firmware/CPLD_GlueLogic/ARSG_GlueLogic.bdf" { { 176 1512 1700 192 "ADF4351_MUX" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1552679063037 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "ADF5355_LD " "Pin \"ADF5355_LD\" not connected" {  } { { "ARSG_GlueLogic.bdf" "" { Schematic "E:/EigeneDateien/Seafile/Seafile/Elektronik/Projects/Signal-Generator/GIT-Repo/Firmware/CPLD_GlueLogic/ARSG_GlueLogic.bdf" { { 320 1512 1689 336 "ADF5355_LD" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1552679063037 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "ADF5355_MUX " "Pin \"ADF5355_MUX\" not connected" {  } { { "ARSG_GlueLogic.bdf" "" { Schematic "E:/EigeneDateien/Seafile/Seafile/Elektronik/Projects/Signal-Generator/GIT-Repo/Firmware/CPLD_GlueLogic/ARSG_GlueLogic.bdf" { { 344 1512 1700 360 "ADF5355_MUX" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1552679063037 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "CPLD_CS " "Pin \"CPLD_CS\" not connected" {  } { { "ARSG_GlueLogic.bdf" "" { Schematic "E:/EigeneDateien/Seafile/Seafile/Elektronik/Projects/Signal-Generator/GIT-Repo/Firmware/CPLD_GlueLogic/ARSG_GlueLogic.bdf" { { -56 -48 120 -40 "CPLD_CS" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1552679063037 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "INT_TOUCH " "Pin \"INT_TOUCH\" not connected" {  } { { "ARSG_GlueLogic.bdf" "" { Schematic "E:/EigeneDateien/Seafile/Seafile/Elektronik/Projects/Signal-Generator/GIT-Repo/Firmware/CPLD_GlueLogic/ARSG_GlueLogic.bdf" { { -352 1000 1168 -336 "INT_TOUCH" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1552679063037 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "INT_KEYBD " "Pin \"INT_KEYBD\" not connected" {  } { { "ARSG_GlueLogic.bdf" "" { Schematic "E:/EigeneDateien/Seafile/Seafile/Elektronik/Projects/Signal-Generator/GIT-Repo/Firmware/CPLD_GlueLogic/ARSG_GlueLogic.bdf" { { -320 1000 1168 -304 "INT_KEYBD" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1552679063038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_slave_fsm i2c_slave_fsm:inst_i2cSlave " "Elaborating entity \"i2c_slave_fsm\" for hierarchy \"i2c_slave_fsm:inst_i2cSlave\"" {  } { { "ARSG_GlueLogic.bdf" "inst_i2cSlave" { Schematic "E:/EigeneDateien/Seafile/Seafile/Elektronik/Projects/Signal-Generator/GIT-Repo/Firmware/CPLD_GlueLogic/ARSG_GlueLogic.bdf" { { -232 592 792 -88 "inst_i2cSlave" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552679063049 ""}
{ "Info" "ISCL_SCL_WYSIWYG_RESYNTHESIS" "0 speed 0 " "Resynthesizing 0 WYSIWYG logic cells and I/Os using \"speed\" technology mapper which leaves 0 WYSIWYG logic cells and I/Os untouched" {  } {  } 0 17026 "Resynthesizing %1!d! WYSIWYG logic cells and I/Os using \"%2!s!\" technology mapper which leaves %3!d! WYSIWYG logic cells and I/Os untouched" 0 0 "Analysis & Synthesis" 0 -1 1552679063282 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ATTEN_1dB GND " "Pin \"ATTEN_1dB\" is stuck at GND" {  } { { "ARSG_GlueLogic.bdf" "" { Schematic "E:/EigeneDateien/Seafile/Seafile/Elektronik/Projects/Signal-Generator/GIT-Repo/Firmware/CPLD_GlueLogic/ARSG_GlueLogic.bdf" { { 552 1512 1688 568 "ATTEN_1dB" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552679063291 "|ARSG_GlueLogic|ATTEN_1dB"} { "Warning" "WMLS_MLS_STUCK_PIN" "ATTEN_2dB GND " "Pin \"ATTEN_2dB\" is stuck at GND" {  } { { "ARSG_GlueLogic.bdf" "" { Schematic "E:/EigeneDateien/Seafile/Seafile/Elektronik/Projects/Signal-Generator/GIT-Repo/Firmware/CPLD_GlueLogic/ARSG_GlueLogic.bdf" { { 568 1512 1688 584 "ATTEN_2dB" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552679063291 "|ARSG_GlueLogic|ATTEN_2dB"} { "Warning" "WMLS_MLS_STUCK_PIN" "ATTEN_4dB GND " "Pin \"ATTEN_4dB\" is stuck at GND" {  } { { "ARSG_GlueLogic.bdf" "" { Schematic "E:/EigeneDateien/Seafile/Seafile/Elektronik/Projects/Signal-Generator/GIT-Repo/Firmware/CPLD_GlueLogic/ARSG_GlueLogic.bdf" { { 584 1512 1688 600 "ATTEN_4dB" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552679063291 "|ARSG_GlueLogic|ATTEN_4dB"} { "Warning" "WMLS_MLS_STUCK_PIN" "ATTEN_8dB GND " "Pin \"ATTEN_8dB\" is stuck at GND" {  } { { "ARSG_GlueLogic.bdf" "" { Schematic "E:/EigeneDateien/Seafile/Seafile/Elektronik/Projects/Signal-Generator/GIT-Repo/Firmware/CPLD_GlueLogic/ARSG_GlueLogic.bdf" { { 600 1512 1688 616 "ATTEN_8dB" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552679063291 "|ARSG_GlueLogic|ATTEN_8dB"} { "Warning" "WMLS_MLS_STUCK_PIN" "ATTEN_16dB GND " "Pin \"ATTEN_16dB\" is stuck at GND" {  } { { "ARSG_GlueLogic.bdf" "" { Schematic "E:/EigeneDateien/Seafile/Seafile/Elektronik/Projects/Signal-Generator/GIT-Repo/Firmware/CPLD_GlueLogic/ARSG_GlueLogic.bdf" { { 616 1512 1688 632 "ATTEN_16dB" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552679063291 "|ARSG_GlueLogic|ATTEN_16dB"} { "Warning" "WMLS_MLS_STUCK_PIN" "ATTEN_32dB_1 GND " "Pin \"ATTEN_32dB_1\" is stuck at GND" {  } { { "ARSG_GlueLogic.bdf" "" { Schematic "E:/EigeneDateien/Seafile/Seafile/Elektronik/Projects/Signal-Generator/GIT-Repo/Firmware/CPLD_GlueLogic/ARSG_GlueLogic.bdf" { { 632 1512 1688 648 "ATTEN_32dB_1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552679063291 "|ARSG_GlueLogic|ATTEN_32dB_1"} { "Warning" "WMLS_MLS_STUCK_PIN" "ATTEN_32dB_2 GND " "Pin \"ATTEN_32dB_2\" is stuck at GND" {  } { { "ARSG_GlueLogic.bdf" "" { Schematic "E:/EigeneDateien/Seafile/Seafile/Elektronik/Projects/Signal-Generator/GIT-Repo/Firmware/CPLD_GlueLogic/ARSG_GlueLogic.bdf" { { 648 1512 1688 664 "ATTEN_32dB_2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552679063291 "|ARSG_GlueLogic|ATTEN_32dB_2"} { "Warning" "WMLS_MLS_STUCK_PIN" "ATTEN_LE GND " "Pin \"ATTEN_LE\" is stuck at GND" {  } { { "ARSG_GlueLogic.bdf" "" { Schematic "E:/EigeneDateien/Seafile/Seafile/Elektronik/Projects/Signal-Generator/GIT-Repo/Firmware/CPLD_GlueLogic/ARSG_GlueLogic.bdf" { { 664 1512 1688 680 "ATTEN_LE" "" } { 656 1440 1512 673 "ATTEN_LE" "" } { -136 792 864 -119 "ATTEN_LE" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552679063291 "|ARSG_GlueLogic|ATTEN_LE"} { "Warning" "WMLS_MLS_STUCK_PIN" "INT_OUT GND " "Pin \"INT_OUT\" is stuck at GND" {  } { { "ARSG_GlueLogic.bdf" "" { Schematic "E:/EigeneDateien/Seafile/Seafile/Elektronik/Projects/Signal-Generator/GIT-Repo/Firmware/CPLD_GlueLogic/ARSG_GlueLogic.bdf" { { -352 -56 120 -336 "INT_OUT" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552679063291 "|ARSG_GlueLogic|INT_OUT"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2c_InProgress GND " "Pin \"i2c_InProgress\" is stuck at GND" {  } { { "ARSG_GlueLogic.bdf" "" { Schematic "E:/EigeneDateien/Seafile/Seafile/Elektronik/Projects/Signal-Generator/GIT-Repo/Firmware/CPLD_GlueLogic/ARSG_GlueLogic.bdf" { { -176 896 1072 -160 "i2c_InProgress" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552679063291 "|ARSG_GlueLogic|i2c_InProgress"} { "Warning" "WMLS_MLS_STUCK_PIN" "tx_done GND " "Pin \"tx_done\" is stuck at GND" {  } { { "ARSG_GlueLogic.bdf" "" { Schematic "E:/EigeneDateien/Seafile/Seafile/Elektronik/Projects/Signal-Generator/GIT-Repo/Firmware/CPLD_GlueLogic/ARSG_GlueLogic.bdf" { { -160 896 1072 -144 "tx_done" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552679063291 "|ARSG_GlueLogic|tx_done"} { "Warning" "WMLS_MLS_STUCK_PIN" "INT_VECT\[2\] GND " "Pin \"INT_VECT\[2\]\" is stuck at GND" {  } { { "ARSG_GlueLogic.bdf" "" { Schematic "E:/EigeneDateien/Seafile/Seafile/Elektronik/Projects/Signal-Generator/GIT-Repo/Firmware/CPLD_GlueLogic/ARSG_GlueLogic.bdf" { { -320 -56 120 -304 "INT_VECT\[2..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552679063291 "|ARSG_GlueLogic|INT_VECT[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "INT_VECT\[1\] GND " "Pin \"INT_VECT\[1\]\" is stuck at GND" {  } { { "ARSG_GlueLogic.bdf" "" { Schematic "E:/EigeneDateien/Seafile/Seafile/Elektronik/Projects/Signal-Generator/GIT-Repo/Firmware/CPLD_GlueLogic/ARSG_GlueLogic.bdf" { { -320 -56 120 -304 "INT_VECT\[2..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552679063291 "|ARSG_GlueLogic|INT_VECT[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "INT_VECT\[0\] GND " "Pin \"INT_VECT\[0\]\" is stuck at GND" {  } { { "ARSG_GlueLogic.bdf" "" { Schematic "E:/EigeneDateien/Seafile/Seafile/Elektronik/Projects/Signal-Generator/GIT-Repo/Firmware/CPLD_GlueLogic/ARSG_GlueLogic.bdf" { { -320 -56 120 -304 "INT_VECT\[2..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552679063291 "|ARSG_GlueLogic|INT_VECT[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1552679063291 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SCL " "No output dependent on input pin \"SCL\"" {  } { { "ARSG_GlueLogic.bdf" "" { Schematic "E:/EigeneDateien/Seafile/Seafile/Elektronik/Projects/Signal-Generator/GIT-Repo/Firmware/CPLD_GlueLogic/ARSG_GlueLogic.bdf" { { -136 -56 112 -120 "SCL" "" } { -144 112 184 -127 "SCL" "" } { -216 792 848 -199 "SCL" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1552679063303 "|ARSG_GlueLogic|SCL"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADF4351_LD " "No output dependent on input pin \"ADF4351_LD\"" {  } { { "ARSG_GlueLogic.bdf" "" { Schematic "E:/EigeneDateien/Seafile/Seafile/Elektronik/Projects/Signal-Generator/GIT-Repo/Firmware/CPLD_GlueLogic/ARSG_GlueLogic.bdf" { { 152 1512 1698 168 "ADF4351_LD" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1552679063303 "|ARSG_GlueLogic|ADF4351_LD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADF4351_MUX " "No output dependent on input pin \"ADF4351_MUX\"" {  } { { "ARSG_GlueLogic.bdf" "" { Schematic "E:/EigeneDateien/Seafile/Seafile/Elektronik/Projects/Signal-Generator/GIT-Repo/Firmware/CPLD_GlueLogic/ARSG_GlueLogic.bdf" { { 176 1512 1700 192 "ADF4351_MUX" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1552679063303 "|ARSG_GlueLogic|ADF4351_MUX"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADF5355_LD " "No output dependent on input pin \"ADF5355_LD\"" {  } { { "ARSG_GlueLogic.bdf" "" { Schematic "E:/EigeneDateien/Seafile/Seafile/Elektronik/Projects/Signal-Generator/GIT-Repo/Firmware/CPLD_GlueLogic/ARSG_GlueLogic.bdf" { { 320 1512 1689 336 "ADF5355_LD" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1552679063303 "|ARSG_GlueLogic|ADF5355_LD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADF5355_MUX " "No output dependent on input pin \"ADF5355_MUX\"" {  } { { "ARSG_GlueLogic.bdf" "" { Schematic "E:/EigeneDateien/Seafile/Seafile/Elektronik/Projects/Signal-Generator/GIT-Repo/Firmware/CPLD_GlueLogic/ARSG_GlueLogic.bdf" { { 344 1512 1700 360 "ADF5355_MUX" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1552679063303 "|ARSG_GlueLogic|ADF5355_MUX"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CPLD_CS " "No output dependent on input pin \"CPLD_CS\"" {  } { { "ARSG_GlueLogic.bdf" "" { Schematic "E:/EigeneDateien/Seafile/Seafile/Elektronik/Projects/Signal-Generator/GIT-Repo/Firmware/CPLD_GlueLogic/ARSG_GlueLogic.bdf" { { -56 -48 120 -40 "CPLD_CS" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1552679063303 "|ARSG_GlueLogic|CPLD_CS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INT_TOUCH " "No output dependent on input pin \"INT_TOUCH\"" {  } { { "ARSG_GlueLogic.bdf" "" { Schematic "E:/EigeneDateien/Seafile/Seafile/Elektronik/Projects/Signal-Generator/GIT-Repo/Firmware/CPLD_GlueLogic/ARSG_GlueLogic.bdf" { { -352 1000 1168 -336 "INT_TOUCH" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1552679063303 "|ARSG_GlueLogic|INT_TOUCH"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INT_KEYBD " "No output dependent on input pin \"INT_KEYBD\"" {  } { { "ARSG_GlueLogic.bdf" "" { Schematic "E:/EigeneDateien/Seafile/Seafile/Elektronik/Projects/Signal-Generator/GIT-Repo/Firmware/CPLD_GlueLogic/ARSG_GlueLogic.bdf" { { -320 1000 1168 -304 "INT_KEYBD" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1552679063303 "|ARSG_GlueLogic|INT_KEYBD"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1552679063303 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "59 " "Implemented 59 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1552679063304 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1552679063304 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1552679063304 ""} { "Info" "ICUT_CUT_TM_LCELLS" "13 " "Implemented 13 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1552679063304 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1552679063304 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 35 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4787 " "Peak virtual memory: 4787 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1552679063394 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 15 20:44:23 2019 " "Processing ended: Fri Mar 15 20:44:23 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1552679063394 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1552679063394 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1552679063394 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1552679063394 ""}
