Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Nov  3 00:43:56 2024
| Host         : Roderick running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 1192 register/latch pins with no clock driven by root clock pin: clk1m_mod/flex_clk_reg/Q (HIGH)

 There are 115 register/latch pins with no clock driven by root clock pin: clk6p25m_mod/flex_clk_reg/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: master_mod/clk1k_mod/flex_clk_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: master_mod/clk1p0_mod/flex_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2377 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.159        0.000                      0                  268        0.099        0.000                      0                  268        4.500        0.000                       0                   145  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.159        0.000                      0                  268        0.099        0.000                      0                  268        4.500        0.000                       0                   145  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.159ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.099ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.159ns  (required time - arrival time)
  Source:                 master_mod/clk1k_mod/COUNT_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            master_mod/clk1k_mod/COUNT_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.068ns  (logic 1.420ns (34.906%)  route 2.648ns (65.094%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.621     5.142    master_mod/clk1k_mod/clk_IBUF_BUFG
    SLICE_X64Y22         FDRE                                         r  master_mod/clk1k_mod/COUNT_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.518     5.660 r  master_mod/clk1k_mod/COUNT_reg[15]/Q
                         net (fo=3, routed)           1.086     6.746    master_mod/clk1k_mod/COUNT_reg[15]
    SLICE_X65Y22         LUT3 (Prop_lut3_I2_O)        0.124     6.870 r  master_mod/clk1k_mod/COUNT[0]_i_11__0/O
                         net (fo=1, routed)           0.000     6.870    master_mod/clk1k_mod/COUNT[0]_i_11__0_n_0
    SLICE_X65Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.420 r  master_mod/clk1k_mod/COUNT_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     7.420    master_mod/clk1k_mod/COUNT_reg[0]_i_3__0_n_0
    SLICE_X65Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.648 r  master_mod/clk1k_mod/COUNT_reg[0]_i_1__0/CO[2]
                         net (fo=32, routed)          1.562     9.210    master_mod/clk1k_mod/clear
    SLICE_X64Y24         FDRE                                         r  master_mod/clk1k_mod/COUNT_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.502    14.843    master_mod/clk1k_mod/clk_IBUF_BUFG
    SLICE_X64Y24         FDRE                                         r  master_mod/clk1k_mod/COUNT_reg[20]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X64Y24         FDRE (Setup_fdre_C_R)       -0.713    14.369    master_mod/clk1k_mod/COUNT_reg[20]
  -------------------------------------------------------------------
                         required time                         14.369    
                         arrival time                          -9.210    
  -------------------------------------------------------------------
                         slack                                  5.159    

Slack (MET) :             5.159ns  (required time - arrival time)
  Source:                 master_mod/clk1k_mod/COUNT_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            master_mod/clk1k_mod/COUNT_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.068ns  (logic 1.420ns (34.906%)  route 2.648ns (65.094%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.621     5.142    master_mod/clk1k_mod/clk_IBUF_BUFG
    SLICE_X64Y22         FDRE                                         r  master_mod/clk1k_mod/COUNT_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.518     5.660 r  master_mod/clk1k_mod/COUNT_reg[15]/Q
                         net (fo=3, routed)           1.086     6.746    master_mod/clk1k_mod/COUNT_reg[15]
    SLICE_X65Y22         LUT3 (Prop_lut3_I2_O)        0.124     6.870 r  master_mod/clk1k_mod/COUNT[0]_i_11__0/O
                         net (fo=1, routed)           0.000     6.870    master_mod/clk1k_mod/COUNT[0]_i_11__0_n_0
    SLICE_X65Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.420 r  master_mod/clk1k_mod/COUNT_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     7.420    master_mod/clk1k_mod/COUNT_reg[0]_i_3__0_n_0
    SLICE_X65Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.648 r  master_mod/clk1k_mod/COUNT_reg[0]_i_1__0/CO[2]
                         net (fo=32, routed)          1.562     9.210    master_mod/clk1k_mod/clear
    SLICE_X64Y24         FDRE                                         r  master_mod/clk1k_mod/COUNT_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.502    14.843    master_mod/clk1k_mod/clk_IBUF_BUFG
    SLICE_X64Y24         FDRE                                         r  master_mod/clk1k_mod/COUNT_reg[21]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X64Y24         FDRE (Setup_fdre_C_R)       -0.713    14.369    master_mod/clk1k_mod/COUNT_reg[21]
  -------------------------------------------------------------------
                         required time                         14.369    
                         arrival time                          -9.210    
  -------------------------------------------------------------------
                         slack                                  5.159    

Slack (MET) :             5.159ns  (required time - arrival time)
  Source:                 master_mod/clk1k_mod/COUNT_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            master_mod/clk1k_mod/COUNT_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.068ns  (logic 1.420ns (34.906%)  route 2.648ns (65.094%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.621     5.142    master_mod/clk1k_mod/clk_IBUF_BUFG
    SLICE_X64Y22         FDRE                                         r  master_mod/clk1k_mod/COUNT_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.518     5.660 r  master_mod/clk1k_mod/COUNT_reg[15]/Q
                         net (fo=3, routed)           1.086     6.746    master_mod/clk1k_mod/COUNT_reg[15]
    SLICE_X65Y22         LUT3 (Prop_lut3_I2_O)        0.124     6.870 r  master_mod/clk1k_mod/COUNT[0]_i_11__0/O
                         net (fo=1, routed)           0.000     6.870    master_mod/clk1k_mod/COUNT[0]_i_11__0_n_0
    SLICE_X65Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.420 r  master_mod/clk1k_mod/COUNT_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     7.420    master_mod/clk1k_mod/COUNT_reg[0]_i_3__0_n_0
    SLICE_X65Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.648 r  master_mod/clk1k_mod/COUNT_reg[0]_i_1__0/CO[2]
                         net (fo=32, routed)          1.562     9.210    master_mod/clk1k_mod/clear
    SLICE_X64Y24         FDRE                                         r  master_mod/clk1k_mod/COUNT_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.502    14.843    master_mod/clk1k_mod/clk_IBUF_BUFG
    SLICE_X64Y24         FDRE                                         r  master_mod/clk1k_mod/COUNT_reg[22]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X64Y24         FDRE (Setup_fdre_C_R)       -0.713    14.369    master_mod/clk1k_mod/COUNT_reg[22]
  -------------------------------------------------------------------
                         required time                         14.369    
                         arrival time                          -9.210    
  -------------------------------------------------------------------
                         slack                                  5.159    

Slack (MET) :             5.159ns  (required time - arrival time)
  Source:                 master_mod/clk1k_mod/COUNT_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            master_mod/clk1k_mod/COUNT_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.068ns  (logic 1.420ns (34.906%)  route 2.648ns (65.094%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.621     5.142    master_mod/clk1k_mod/clk_IBUF_BUFG
    SLICE_X64Y22         FDRE                                         r  master_mod/clk1k_mod/COUNT_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.518     5.660 r  master_mod/clk1k_mod/COUNT_reg[15]/Q
                         net (fo=3, routed)           1.086     6.746    master_mod/clk1k_mod/COUNT_reg[15]
    SLICE_X65Y22         LUT3 (Prop_lut3_I2_O)        0.124     6.870 r  master_mod/clk1k_mod/COUNT[0]_i_11__0/O
                         net (fo=1, routed)           0.000     6.870    master_mod/clk1k_mod/COUNT[0]_i_11__0_n_0
    SLICE_X65Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.420 r  master_mod/clk1k_mod/COUNT_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     7.420    master_mod/clk1k_mod/COUNT_reg[0]_i_3__0_n_0
    SLICE_X65Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.648 r  master_mod/clk1k_mod/COUNT_reg[0]_i_1__0/CO[2]
                         net (fo=32, routed)          1.562     9.210    master_mod/clk1k_mod/clear
    SLICE_X64Y24         FDRE                                         r  master_mod/clk1k_mod/COUNT_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.502    14.843    master_mod/clk1k_mod/clk_IBUF_BUFG
    SLICE_X64Y24         FDRE                                         r  master_mod/clk1k_mod/COUNT_reg[23]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X64Y24         FDRE (Setup_fdre_C_R)       -0.713    14.369    master_mod/clk1k_mod/COUNT_reg[23]
  -------------------------------------------------------------------
                         required time                         14.369    
                         arrival time                          -9.210    
  -------------------------------------------------------------------
                         slack                                  5.159    

Slack (MET) :             5.194ns  (required time - arrival time)
  Source:                 master_mod/clk1k_mod/COUNT_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            master_mod/clk1k_mod/COUNT_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.021ns  (logic 1.420ns (35.314%)  route 2.601ns (64.686%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.621     5.142    master_mod/clk1k_mod/clk_IBUF_BUFG
    SLICE_X64Y22         FDRE                                         r  master_mod/clk1k_mod/COUNT_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.518     5.660 r  master_mod/clk1k_mod/COUNT_reg[15]/Q
                         net (fo=3, routed)           1.086     6.746    master_mod/clk1k_mod/COUNT_reg[15]
    SLICE_X65Y22         LUT3 (Prop_lut3_I2_O)        0.124     6.870 r  master_mod/clk1k_mod/COUNT[0]_i_11__0/O
                         net (fo=1, routed)           0.000     6.870    master_mod/clk1k_mod/COUNT[0]_i_11__0_n_0
    SLICE_X65Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.420 r  master_mod/clk1k_mod/COUNT_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     7.420    master_mod/clk1k_mod/COUNT_reg[0]_i_3__0_n_0
    SLICE_X65Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.648 r  master_mod/clk1k_mod/COUNT_reg[0]_i_1__0/CO[2]
                         net (fo=32, routed)          1.515     9.163    master_mod/clk1k_mod/clear
    SLICE_X64Y26         FDRE                                         r  master_mod/clk1k_mod/COUNT_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.504    14.845    master_mod/clk1k_mod/clk_IBUF_BUFG
    SLICE_X64Y26         FDRE                                         r  master_mod/clk1k_mod/COUNT_reg[28]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X64Y26         FDRE (Setup_fdre_C_R)       -0.713    14.357    master_mod/clk1k_mod/COUNT_reg[28]
  -------------------------------------------------------------------
                         required time                         14.357    
                         arrival time                          -9.163    
  -------------------------------------------------------------------
                         slack                                  5.194    

Slack (MET) :             5.194ns  (required time - arrival time)
  Source:                 master_mod/clk1k_mod/COUNT_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            master_mod/clk1k_mod/COUNT_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.021ns  (logic 1.420ns (35.314%)  route 2.601ns (64.686%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.621     5.142    master_mod/clk1k_mod/clk_IBUF_BUFG
    SLICE_X64Y22         FDRE                                         r  master_mod/clk1k_mod/COUNT_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.518     5.660 r  master_mod/clk1k_mod/COUNT_reg[15]/Q
                         net (fo=3, routed)           1.086     6.746    master_mod/clk1k_mod/COUNT_reg[15]
    SLICE_X65Y22         LUT3 (Prop_lut3_I2_O)        0.124     6.870 r  master_mod/clk1k_mod/COUNT[0]_i_11__0/O
                         net (fo=1, routed)           0.000     6.870    master_mod/clk1k_mod/COUNT[0]_i_11__0_n_0
    SLICE_X65Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.420 r  master_mod/clk1k_mod/COUNT_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     7.420    master_mod/clk1k_mod/COUNT_reg[0]_i_3__0_n_0
    SLICE_X65Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.648 r  master_mod/clk1k_mod/COUNT_reg[0]_i_1__0/CO[2]
                         net (fo=32, routed)          1.515     9.163    master_mod/clk1k_mod/clear
    SLICE_X64Y26         FDRE                                         r  master_mod/clk1k_mod/COUNT_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.504    14.845    master_mod/clk1k_mod/clk_IBUF_BUFG
    SLICE_X64Y26         FDRE                                         r  master_mod/clk1k_mod/COUNT_reg[29]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X64Y26         FDRE (Setup_fdre_C_R)       -0.713    14.357    master_mod/clk1k_mod/COUNT_reg[29]
  -------------------------------------------------------------------
                         required time                         14.357    
                         arrival time                          -9.163    
  -------------------------------------------------------------------
                         slack                                  5.194    

Slack (MET) :             5.194ns  (required time - arrival time)
  Source:                 master_mod/clk1k_mod/COUNT_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            master_mod/clk1k_mod/COUNT_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.021ns  (logic 1.420ns (35.314%)  route 2.601ns (64.686%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.621     5.142    master_mod/clk1k_mod/clk_IBUF_BUFG
    SLICE_X64Y22         FDRE                                         r  master_mod/clk1k_mod/COUNT_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.518     5.660 r  master_mod/clk1k_mod/COUNT_reg[15]/Q
                         net (fo=3, routed)           1.086     6.746    master_mod/clk1k_mod/COUNT_reg[15]
    SLICE_X65Y22         LUT3 (Prop_lut3_I2_O)        0.124     6.870 r  master_mod/clk1k_mod/COUNT[0]_i_11__0/O
                         net (fo=1, routed)           0.000     6.870    master_mod/clk1k_mod/COUNT[0]_i_11__0_n_0
    SLICE_X65Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.420 r  master_mod/clk1k_mod/COUNT_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     7.420    master_mod/clk1k_mod/COUNT_reg[0]_i_3__0_n_0
    SLICE_X65Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.648 r  master_mod/clk1k_mod/COUNT_reg[0]_i_1__0/CO[2]
                         net (fo=32, routed)          1.515     9.163    master_mod/clk1k_mod/clear
    SLICE_X64Y26         FDRE                                         r  master_mod/clk1k_mod/COUNT_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.504    14.845    master_mod/clk1k_mod/clk_IBUF_BUFG
    SLICE_X64Y26         FDRE                                         r  master_mod/clk1k_mod/COUNT_reg[30]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X64Y26         FDRE (Setup_fdre_C_R)       -0.713    14.357    master_mod/clk1k_mod/COUNT_reg[30]
  -------------------------------------------------------------------
                         required time                         14.357    
                         arrival time                          -9.163    
  -------------------------------------------------------------------
                         slack                                  5.194    

Slack (MET) :             5.194ns  (required time - arrival time)
  Source:                 master_mod/clk1k_mod/COUNT_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            master_mod/clk1k_mod/COUNT_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.021ns  (logic 1.420ns (35.314%)  route 2.601ns (64.686%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.621     5.142    master_mod/clk1k_mod/clk_IBUF_BUFG
    SLICE_X64Y22         FDRE                                         r  master_mod/clk1k_mod/COUNT_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.518     5.660 r  master_mod/clk1k_mod/COUNT_reg[15]/Q
                         net (fo=3, routed)           1.086     6.746    master_mod/clk1k_mod/COUNT_reg[15]
    SLICE_X65Y22         LUT3 (Prop_lut3_I2_O)        0.124     6.870 r  master_mod/clk1k_mod/COUNT[0]_i_11__0/O
                         net (fo=1, routed)           0.000     6.870    master_mod/clk1k_mod/COUNT[0]_i_11__0_n_0
    SLICE_X65Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.420 r  master_mod/clk1k_mod/COUNT_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     7.420    master_mod/clk1k_mod/COUNT_reg[0]_i_3__0_n_0
    SLICE_X65Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.648 r  master_mod/clk1k_mod/COUNT_reg[0]_i_1__0/CO[2]
                         net (fo=32, routed)          1.515     9.163    master_mod/clk1k_mod/clear
    SLICE_X64Y26         FDRE                                         r  master_mod/clk1k_mod/COUNT_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.504    14.845    master_mod/clk1k_mod/clk_IBUF_BUFG
    SLICE_X64Y26         FDRE                                         r  master_mod/clk1k_mod/COUNT_reg[31]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X64Y26         FDRE (Setup_fdre_C_R)       -0.713    14.357    master_mod/clk1k_mod/COUNT_reg[31]
  -------------------------------------------------------------------
                         required time                         14.357    
                         arrival time                          -9.163    
  -------------------------------------------------------------------
                         slack                                  5.194    

Slack (MET) :             5.319ns  (required time - arrival time)
  Source:                 master_mod/clk1k_mod/COUNT_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            master_mod/clk1k_mod/COUNT_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.893ns  (logic 1.420ns (36.472%)  route 2.473ns (63.528%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.621     5.142    master_mod/clk1k_mod/clk_IBUF_BUFG
    SLICE_X64Y22         FDRE                                         r  master_mod/clk1k_mod/COUNT_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.518     5.660 r  master_mod/clk1k_mod/COUNT_reg[15]/Q
                         net (fo=3, routed)           1.086     6.746    master_mod/clk1k_mod/COUNT_reg[15]
    SLICE_X65Y22         LUT3 (Prop_lut3_I2_O)        0.124     6.870 r  master_mod/clk1k_mod/COUNT[0]_i_11__0/O
                         net (fo=1, routed)           0.000     6.870    master_mod/clk1k_mod/COUNT[0]_i_11__0_n_0
    SLICE_X65Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.420 r  master_mod/clk1k_mod/COUNT_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     7.420    master_mod/clk1k_mod/COUNT_reg[0]_i_3__0_n_0
    SLICE_X65Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.648 r  master_mod/clk1k_mod/COUNT_reg[0]_i_1__0/CO[2]
                         net (fo=32, routed)          1.387     9.036    master_mod/clk1k_mod/clear
    SLICE_X64Y25         FDRE                                         r  master_mod/clk1k_mod/COUNT_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.502    14.843    master_mod/clk1k_mod/clk_IBUF_BUFG
    SLICE_X64Y25         FDRE                                         r  master_mod/clk1k_mod/COUNT_reg[24]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X64Y25         FDRE (Setup_fdre_C_R)       -0.713    14.355    master_mod/clk1k_mod/COUNT_reg[24]
  -------------------------------------------------------------------
                         required time                         14.355    
                         arrival time                          -9.036    
  -------------------------------------------------------------------
                         slack                                  5.319    

Slack (MET) :             5.319ns  (required time - arrival time)
  Source:                 master_mod/clk1k_mod/COUNT_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            master_mod/clk1k_mod/COUNT_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.893ns  (logic 1.420ns (36.472%)  route 2.473ns (63.528%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.621     5.142    master_mod/clk1k_mod/clk_IBUF_BUFG
    SLICE_X64Y22         FDRE                                         r  master_mod/clk1k_mod/COUNT_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.518     5.660 r  master_mod/clk1k_mod/COUNT_reg[15]/Q
                         net (fo=3, routed)           1.086     6.746    master_mod/clk1k_mod/COUNT_reg[15]
    SLICE_X65Y22         LUT3 (Prop_lut3_I2_O)        0.124     6.870 r  master_mod/clk1k_mod/COUNT[0]_i_11__0/O
                         net (fo=1, routed)           0.000     6.870    master_mod/clk1k_mod/COUNT[0]_i_11__0_n_0
    SLICE_X65Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.420 r  master_mod/clk1k_mod/COUNT_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     7.420    master_mod/clk1k_mod/COUNT_reg[0]_i_3__0_n_0
    SLICE_X65Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.648 r  master_mod/clk1k_mod/COUNT_reg[0]_i_1__0/CO[2]
                         net (fo=32, routed)          1.387     9.036    master_mod/clk1k_mod/clear
    SLICE_X64Y25         FDRE                                         r  master_mod/clk1k_mod/COUNT_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.502    14.843    master_mod/clk1k_mod/clk_IBUF_BUFG
    SLICE_X64Y25         FDRE                                         r  master_mod/clk1k_mod/COUNT_reg[25]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X64Y25         FDRE (Setup_fdre_C_R)       -0.713    14.355    master_mod/clk1k_mod/COUNT_reg[25]
  -------------------------------------------------------------------
                         required time                         14.355    
                         arrival time                          -9.036    
  -------------------------------------------------------------------
                         slack                                  5.319    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 clk6p25m_mod/COUNT_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk6p25m_mod/COUNT_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.560%)  route 0.127ns (25.440%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.563     1.446    clk6p25m_mod/clk_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  clk6p25m_mod/COUNT_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  clk6p25m_mod/COUNT_reg[14]/Q
                         net (fo=2, routed)           0.127     1.737    clk6p25m_mod/COUNT_reg[14]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.893 r  clk6p25m_mod/COUNT_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.893    clk6p25m_mod/COUNT_reg[12]_i_1__1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.946 r  clk6p25m_mod/COUNT_reg[16]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     1.946    clk6p25m_mod/COUNT_reg[16]_i_1__1_n_7
    SLICE_X34Y50         FDRE                                         r  clk6p25m_mod/COUNT_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.829     1.957    clk6p25m_mod/clk_IBUF_BUFG
    SLICE_X34Y50         FDRE                                         r  clk6p25m_mod/COUNT_reg[16]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134     1.847    clk6p25m_mod/COUNT_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 clk1m_mod/COUNT_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1m_mod/COUNT_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.355ns (74.742%)  route 0.120ns (25.258%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.564     1.447    clk1m_mod/clk_IBUF_BUFG
    SLICE_X39Y49         FDRE                                         r  clk1m_mod/COUNT_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk1m_mod/COUNT_reg[19]/Q
                         net (fo=2, routed)           0.119     1.707    clk1m_mod/COUNT_reg[19]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  clk1m_mod/COUNT_reg[16]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.868    clk1m_mod/COUNT_reg[16]_i_1__2_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.922 r  clk1m_mod/COUNT_reg[20]_i_1__2/O[0]
                         net (fo=1, routed)           0.000     1.922    clk1m_mod/COUNT_reg[20]_i_1__2_n_7
    SLICE_X39Y50         FDRE                                         r  clk1m_mod/COUNT_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.830     1.958    clk1m_mod/clk_IBUF_BUFG
    SLICE_X39Y50         FDRE                                         r  clk1m_mod/COUNT_reg[20]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X39Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    clk1m_mod/COUNT_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 clk6p25m_mod/COUNT_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk6p25m_mod/COUNT_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.386ns (75.204%)  route 0.127ns (24.796%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.563     1.446    clk6p25m_mod/clk_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  clk6p25m_mod/COUNT_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  clk6p25m_mod/COUNT_reg[14]/Q
                         net (fo=2, routed)           0.127     1.737    clk6p25m_mod/COUNT_reg[14]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.893 r  clk6p25m_mod/COUNT_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.893    clk6p25m_mod/COUNT_reg[12]_i_1__1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.959 r  clk6p25m_mod/COUNT_reg[16]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.959    clk6p25m_mod/COUNT_reg[16]_i_1__1_n_5
    SLICE_X34Y50         FDRE                                         r  clk6p25m_mod/COUNT_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.829     1.957    clk6p25m_mod/clk_IBUF_BUFG
    SLICE_X34Y50         FDRE                                         r  clk6p25m_mod/COUNT_reg[18]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134     1.847    clk6p25m_mod/COUNT_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 clk1m_mod/COUNT_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1m_mod/COUNT_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.366ns (75.313%)  route 0.120ns (24.687%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.564     1.447    clk1m_mod/clk_IBUF_BUFG
    SLICE_X39Y49         FDRE                                         r  clk1m_mod/COUNT_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk1m_mod/COUNT_reg[19]/Q
                         net (fo=2, routed)           0.119     1.707    clk1m_mod/COUNT_reg[19]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  clk1m_mod/COUNT_reg[16]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.868    clk1m_mod/COUNT_reg[16]_i_1__2_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.933 r  clk1m_mod/COUNT_reg[20]_i_1__2/O[2]
                         net (fo=1, routed)           0.000     1.933    clk1m_mod/COUNT_reg[20]_i_1__2_n_5
    SLICE_X39Y50         FDRE                                         r  clk1m_mod/COUNT_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.830     1.958    clk1m_mod/clk_IBUF_BUFG
    SLICE_X39Y50         FDRE                                         r  clk1m_mod/COUNT_reg[22]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X39Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    clk1m_mod/COUNT_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 clk6p25m_mod/COUNT_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk6p25m_mod/COUNT_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.409ns (76.267%)  route 0.127ns (23.733%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.563     1.446    clk6p25m_mod/clk_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  clk6p25m_mod/COUNT_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  clk6p25m_mod/COUNT_reg[14]/Q
                         net (fo=2, routed)           0.127     1.737    clk6p25m_mod/COUNT_reg[14]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.893 r  clk6p25m_mod/COUNT_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.893    clk6p25m_mod/COUNT_reg[12]_i_1__1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     1.982 r  clk6p25m_mod/COUNT_reg[16]_i_1__1/O[1]
                         net (fo=1, routed)           0.000     1.982    clk6p25m_mod/COUNT_reg[16]_i_1__1_n_6
    SLICE_X34Y50         FDRE                                         r  clk6p25m_mod/COUNT_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.829     1.957    clk6p25m_mod/clk_IBUF_BUFG
    SLICE_X34Y50         FDRE                                         r  clk6p25m_mod/COUNT_reg[17]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134     1.847    clk6p25m_mod/COUNT_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 clk6p25m_mod/COUNT_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk6p25m_mod/COUNT_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.411ns (76.356%)  route 0.127ns (23.644%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.563     1.446    clk6p25m_mod/clk_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  clk6p25m_mod/COUNT_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  clk6p25m_mod/COUNT_reg[14]/Q
                         net (fo=2, routed)           0.127     1.737    clk6p25m_mod/COUNT_reg[14]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.893 r  clk6p25m_mod/COUNT_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.893    clk6p25m_mod/COUNT_reg[12]_i_1__1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     1.984 r  clk6p25m_mod/COUNT_reg[16]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.984    clk6p25m_mod/COUNT_reg[16]_i_1__1_n_4
    SLICE_X34Y50         FDRE                                         r  clk6p25m_mod/COUNT_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.829     1.957    clk6p25m_mod/clk_IBUF_BUFG
    SLICE_X34Y50         FDRE                                         r  clk6p25m_mod/COUNT_reg[19]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134     1.847    clk6p25m_mod/COUNT_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 clk1m_mod/COUNT_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1m_mod/COUNT_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.521%)  route 0.120ns (23.479%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.564     1.447    clk1m_mod/clk_IBUF_BUFG
    SLICE_X39Y49         FDRE                                         r  clk1m_mod/COUNT_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk1m_mod/COUNT_reg[19]/Q
                         net (fo=2, routed)           0.119     1.707    clk1m_mod/COUNT_reg[19]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  clk1m_mod/COUNT_reg[16]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.868    clk1m_mod/COUNT_reg[16]_i_1__2_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.958 r  clk1m_mod/COUNT_reg[20]_i_1__2/O[1]
                         net (fo=1, routed)           0.000     1.958    clk1m_mod/COUNT_reg[20]_i_1__2_n_6
    SLICE_X39Y50         FDRE                                         r  clk1m_mod/COUNT_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.830     1.958    clk1m_mod/clk_IBUF_BUFG
    SLICE_X39Y50         FDRE                                         r  clk1m_mod/COUNT_reg[21]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X39Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    clk1m_mod/COUNT_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 clk1m_mod/COUNT_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1m_mod/COUNT_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.521%)  route 0.120ns (23.479%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.564     1.447    clk1m_mod/clk_IBUF_BUFG
    SLICE_X39Y49         FDRE                                         r  clk1m_mod/COUNT_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk1m_mod/COUNT_reg[19]/Q
                         net (fo=2, routed)           0.119     1.707    clk1m_mod/COUNT_reg[19]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  clk1m_mod/COUNT_reg[16]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.868    clk1m_mod/COUNT_reg[16]_i_1__2_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.958 r  clk1m_mod/COUNT_reg[20]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.958    clk1m_mod/COUNT_reg[20]_i_1__2_n_4
    SLICE_X39Y50         FDRE                                         r  clk1m_mod/COUNT_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.830     1.958    clk1m_mod/clk_IBUF_BUFG
    SLICE_X39Y50         FDRE                                         r  clk1m_mod/COUNT_reg[23]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X39Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    clk1m_mod/COUNT_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 clk6p25m_mod/COUNT_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk6p25m_mod/COUNT_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.413ns (76.443%)  route 0.127ns (23.557%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.563     1.446    clk6p25m_mod/clk_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  clk6p25m_mod/COUNT_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  clk6p25m_mod/COUNT_reg[14]/Q
                         net (fo=2, routed)           0.127     1.737    clk6p25m_mod/COUNT_reg[14]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.893 r  clk6p25m_mod/COUNT_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.893    clk6p25m_mod/COUNT_reg[12]_i_1__1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.933 r  clk6p25m_mod/COUNT_reg[16]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     1.933    clk6p25m_mod/COUNT_reg[16]_i_1__1_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.986 r  clk6p25m_mod/COUNT_reg[20]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     1.986    clk6p25m_mod/COUNT_reg[20]_i_1__1_n_7
    SLICE_X34Y51         FDRE                                         r  clk6p25m_mod/COUNT_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.829     1.957    clk6p25m_mod/clk_IBUF_BUFG
    SLICE_X34Y51         FDRE                                         r  clk6p25m_mod/COUNT_reg[20]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y51         FDRE (Hold_fdre_C_D)         0.134     1.847    clk6p25m_mod/COUNT_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 clk1m_mod/COUNT_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1m_mod/COUNT_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.394ns (76.658%)  route 0.120ns (23.342%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.564     1.447    clk1m_mod/clk_IBUF_BUFG
    SLICE_X39Y49         FDRE                                         r  clk1m_mod/COUNT_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk1m_mod/COUNT_reg[19]/Q
                         net (fo=2, routed)           0.119     1.707    clk1m_mod/COUNT_reg[19]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  clk1m_mod/COUNT_reg[16]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.868    clk1m_mod/COUNT_reg[16]_i_1__2_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.907 r  clk1m_mod/COUNT_reg[20]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     1.907    clk1m_mod/COUNT_reg[20]_i_1__2_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.961 r  clk1m_mod/COUNT_reg[24]_i_1__2/O[0]
                         net (fo=1, routed)           0.000     1.961    clk1m_mod/COUNT_reg[24]_i_1__2_n_7
    SLICE_X39Y51         FDRE                                         r  clk1m_mod/COUNT_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.830     1.958    clk1m_mod/clk_IBUF_BUFG
    SLICE_X39Y51         FDRE                                         r  clk1m_mod/COUNT_reg[24]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X39Y51         FDRE (Hold_fdre_C_D)         0.105     1.819    clk1m_mod/COUNT_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.142    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y47   clk1m_mod/COUNT_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y47   clk1m_mod/COUNT_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y48   clk1m_mod/COUNT_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y48   clk1m_mod/COUNT_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y48   clk1m_mod/COUNT_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y48   clk1m_mod/COUNT_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y49   clk1m_mod/COUNT_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y49   clk1m_mod/COUNT_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y49   clk1m_mod/COUNT_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y47   clk1m_mod/COUNT_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y47   clk1m_mod/COUNT_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y48   clk1m_mod/COUNT_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y48   clk1m_mod/COUNT_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y48   clk1m_mod/COUNT_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y48   clk1m_mod/COUNT_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y49   clk1m_mod/COUNT_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y49   clk1m_mod/COUNT_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y49   clk1m_mod/COUNT_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y49   clk1m_mod/COUNT_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y26   master_mod/clk1k_mod/COUNT_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y26   master_mod/clk1k_mod/COUNT_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y26   master_mod/clk1k_mod/COUNT_reg[30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y26   master_mod/clk1k_mod/COUNT_reg[31]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y50   clk1m_mod/COUNT_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y50   clk1m_mod/COUNT_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y50   clk1m_mod/COUNT_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y50   clk1m_mod/COUNT_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y51   clk1m_mod/COUNT_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y51   clk1m_mod/COUNT_reg[25]/C



