module mux_1x4 (
    input wire [1:0] sel,   
    input wire i0,          
    input wire i1,          
    input wire i2,          
    input wire i3,         
    output reg y            
);
  
    always @(*) begin
        case (sel)
            2'b00: y = i0;  
            2'b01: y = i1;  
            2'b10: y = i2;  
            2'b11: y = i3;  
            default: y = 1'b0; 
        endcase
    end
endmodule
