#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Mar 19 17:08:24 2024
# Process ID: 9568
# Current directory: D:/ES_2024/sw_sstw/ES_DCMotor_BaseProj/ES_DCMotor_BaseProj.runs/synth_1
# Command line: vivado.exe -log ES_DCMotor_Main.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ES_DCMotor_Main.tcl
# Log file: D:/ES_2024/sw_sstw/ES_DCMotor_BaseProj/ES_DCMotor_BaseProj.runs/synth_1/ES_DCMotor_Main.vds
# Journal file: D:/ES_2024/sw_sstw/ES_DCMotor_BaseProj/ES_DCMotor_BaseProj.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source ES_DCMotor_Main.tcl -notrace
Command: synth_design -top ES_DCMotor_Main -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 12052
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1000.855 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ES_DCMotor_Main' [D:/ES_2024/sw_sstw/ES_DCMotor_BaseProj/ES_DCMotor_BaseProj.srcs/sources_1/new/ES_DCMotor_Main.vhd:50]
INFO: [Synth 8-3491] module 'clockdriver' declared at 'D:/ES_2024/sw_sstw/ES_DCMotor_BaseProj/ES_DCMotor_BaseProj.srcs/sources_1/new/clockdriver.vhd:36' bound to instance 'clock_0' of component 'clockdriver' [D:/ES_2024/sw_sstw/ES_DCMotor_BaseProj/ES_DCMotor_BaseProj.srcs/sources_1/new/ES_DCMotor_Main.vhd:89]
INFO: [Synth 8-638] synthesizing module 'clockdriver' [D:/ES_2024/sw_sstw/ES_DCMotor_BaseProj/ES_DCMotor_BaseProj.srcs/sources_1/new/clockdriver.vhd:42]
WARNING: [Synth 8-614] signal 'counter' is read in the process but is not in the sensitivity list [D:/ES_2024/sw_sstw/ES_DCMotor_BaseProj/ES_DCMotor_BaseProj.srcs/sources_1/new/clockdriver.vhd:48]
WARNING: [Synth 8-614] signal 'speed' is read in the process but is not in the sensitivity list [D:/ES_2024/sw_sstw/ES_DCMotor_BaseProj/ES_DCMotor_BaseProj.srcs/sources_1/new/clockdriver.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'clockdriver' (1#1) [D:/ES_2024/sw_sstw/ES_DCMotor_BaseProj/ES_DCMotor_BaseProj.srcs/sources_1/new/clockdriver.vhd:42]
INFO: [Synth 8-3491] module 'pwm_module' declared at 'D:/ES_2024/sw_sstw/ES_DCMotor_BaseProj/ES_DCMotor_BaseProj.srcs/sources_1/new/pwm.vhd:36' bound to instance 'pwm_0' of component 'pwm_module' [D:/ES_2024/sw_sstw/ES_DCMotor_BaseProj/ES_DCMotor_BaseProj.srcs/sources_1/new/ES_DCMotor_Main.vhd:93]
INFO: [Synth 8-638] synthesizing module 'pwm_module' [D:/ES_2024/sw_sstw/ES_DCMotor_BaseProj/ES_DCMotor_BaseProj.srcs/sources_1/new/pwm.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'pwm_module' (2#1) [D:/ES_2024/sw_sstw/ES_DCMotor_BaseProj/ES_DCMotor_BaseProj.srcs/sources_1/new/pwm.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'ES_DCMotor_Main' (3#1) [D:/ES_2024/sw_sstw/ES_DCMotor_BaseProj/ES_DCMotor_BaseProj.srcs/sources_1/new/ES_DCMotor_Main.vhd:50]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1000.855 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1000.855 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1000.855 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1000.855 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/ES_2024/sw_sstw/ES_DCMotor_BaseProj/ES_DCMotor_BaseProj.srcs/constrs_1/new/ES_Nexys4_Constrains.xdc]
Finished Parsing XDC File [D:/ES_2024/sw_sstw/ES_DCMotor_BaseProj/ES_DCMotor_BaseProj.srcs/constrs_1/new/ES_Nexys4_Constrains.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/ES_2024/sw_sstw/ES_DCMotor_BaseProj/ES_DCMotor_BaseProj.srcs/constrs_1/new/ES_Nexys4_Constrains.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ES_DCMotor_Main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ES_DCMotor_Main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1000.855 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1000.855 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1000.855 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1000.855 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1000.855 ; gain = 0.000
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'tmp_reg' [D:/ES_2024/sw_sstw/ES_DCMotor_BaseProj/ES_DCMotor_BaseProj.srcs/sources_1/new/clockdriver.vhd:54]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1000.855 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1000.855 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1000.855 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1000.855 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1000.855 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1000.855 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1000.855 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1000.855 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1000.855 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1000.855 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1000.855 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |FDRE |    19|
|3     |IBUF |    20|
|4     |OBUF |    19|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1000.855 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 1000.855 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1000.855 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1000.855 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1000.855 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1000.855 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/ES_2024/sw_sstw/ES_DCMotor_BaseProj/ES_DCMotor_BaseProj.runs/synth_1/ES_DCMotor_Main.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ES_DCMotor_Main_utilization_synth.rpt -pb ES_DCMotor_Main_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Mar 19 17:09:00 2024...
