{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "27200@pesqueira.cin.ufpe.br " "Can't contact license server \"27200@pesqueira.cin.ufpe.br\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Design Software" 0 -1 1691003150693 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1691003150696 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1691003150696 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 02 16:05:50 2023 " "Processing started: Wed Aug 02 16:05:50 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1691003150696 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691003150696 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ProjetoALU2 -c ProjetoALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off ProjetoALU2 -c ProjetoALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691003150696 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1691003151081 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1691003151081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/adder-subtractor.bdf 1 1 " "Found 1 design units, including 1 entities, in source file components/adder-subtractor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Adder-Subtractor " "Found entity 1: Adder-Subtractor" {  } { { "Components/Adder-Subtractor.bdf" "" { Schematic "D:/Users/vsmn/Documents/ProjetoALU2/Components/Adder-Subtractor.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691003158722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691003158722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/xor5.bdf 1 1 " "Found 1 design units, including 1 entities, in source file components/xor5.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 XOR5 " "Found entity 1: XOR5" {  } { { "Components/XOR5.bdf" "" { Schematic "D:/Users/vsmn/Documents/ProjetoALU2/Components/XOR5.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691003158723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691003158723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/seletor_completo.bdf 1 1 " "Found 1 design units, including 1 entities, in source file components/seletor_completo.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Seletor_completo " "Found entity 1: Seletor_completo" {  } { { "Components/Seletor_completo.bdf" "" { Schematic "D:/Users/vsmn/Documents/ProjetoALU2/Components/Seletor_completo.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691003158724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691003158724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/projetao.bdf 1 1 " "Found 1 design units, including 1 entities, in source file components/projetao.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Projetao " "Found entity 1: Projetao" {  } { { "Components/Projetao.bdf" "" { Schematic "D:/Users/vsmn/Documents/ProjetoALU2/Components/Projetao.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691003158725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691003158725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/halfadder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file components/halfadder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 HalfAdder " "Found entity 1: HalfAdder" {  } { { "Components/HalfAdder.bdf" "" { Schematic "D:/Users/vsmn/Documents/ProjetoALU2/Components/HalfAdder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691003158726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691003158726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/fulladder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file components/fulladder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "Components/FullAdder.bdf" "" { Schematic "D:/Users/vsmn/Documents/ProjetoALU2/Components/FullAdder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691003158727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691003158727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/comparator5bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file components/comparator5bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Comparator5bits " "Found entity 1: Comparator5bits" {  } { { "Components/Comparator5bits.bdf" "" { Schematic "D:/Users/vsmn/Documents/ProjetoALU2/Components/Comparator5bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691003158728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691003158728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/comparator4bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file components/comparator4bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Comparator4bits " "Found entity 1: Comparator4bits" {  } { { "Components/Comparator4bits.bdf" "" { Schematic "D:/Users/vsmn/Documents/ProjetoALU2/Components/Comparator4bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691003158729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691003158729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/andcompleto.bdf 1 1 " "Found 1 design units, including 1 entities, in source file components/andcompleto.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 andcompleto " "Found entity 1: andcompleto" {  } { { "Components/andcompleto.bdf" "" { Schematic "D:/Users/vsmn/Documents/ProjetoALU2/Components/andcompleto.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691003158730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691003158730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/adder-subtractor5bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file components/adder-subtractor5bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Adder-Subtractor5bit " "Found entity 1: Adder-Subtractor5bit" {  } { { "Components/Adder-Subtractor5bit.bdf" "" { Schematic "D:/Users/vsmn/Documents/ProjetoALU2/Components/Adder-Subtractor5bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691003158732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691003158732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/addersubtractor4bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file components/addersubtractor4bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 AdderSubtractor4bit " "Found entity 1: AdderSubtractor4bit" {  } { { "Components/AdderSubtractor4bit.bdf" "" { Schematic "D:/Users/vsmn/Documents/ProjetoALU2/Components/AdderSubtractor4bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691003158733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691003158733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/adder5bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file components/adder5bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Adder5bit " "Found entity 1: Adder5bit" {  } { { "Components/Adder5bit.bdf" "" { Schematic "D:/Users/vsmn/Documents/ProjetoALU2/Components/Adder5bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691003158734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691003158734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/adder-subtractor_twoscompliment.bdf 1 1 " "Found 1 design units, including 1 entities, in source file components/adder-subtractor_twoscompliment.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Adder-Subtractor_TwosCompliment " "Found entity 1: Adder-Subtractor_TwosCompliment" {  } { { "Components/Adder-Subtractor_TwosCompliment.bdf" "" { Schematic "D:/Users/vsmn/Documents/ProjetoALU2/Components/Adder-Subtractor_TwosCompliment.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691003158735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691003158735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/zerabit4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file components/zerabit4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 zerabit4 " "Found entity 1: zerabit4" {  } { { "Components/zerabit4.bdf" "" { Schematic "D:/Users/vsmn/Documents/ProjetoALU2/Components/zerabit4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691003158736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691003158736 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Adder-Subtractor " "Elaborating entity \"Adder-Subtractor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1691003158758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder-Subtractor_TwosCompliment Adder-Subtractor_TwosCompliment:inst7 " "Elaborating entity \"Adder-Subtractor_TwosCompliment\" for hierarchy \"Adder-Subtractor_TwosCompliment:inst7\"" {  } { { "Components/Adder-Subtractor.bdf" "inst7" { Schematic "D:/Users/vsmn/Documents/ProjetoALU2/Components/Adder-Subtractor.bdf" { { 96 928 1112 192 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691003158762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder Adder-Subtractor_TwosCompliment:inst7\|FullAdder:inst7 " "Elaborating entity \"FullAdder\" for hierarchy \"Adder-Subtractor_TwosCompliment:inst7\|FullAdder:inst7\"" {  } { { "Components/Adder-Subtractor_TwosCompliment.bdf" "inst7" { Schematic "D:/Users/vsmn/Documents/ProjetoALU2/Components/Adder-Subtractor_TwosCompliment.bdf" { { 320 1336 1464 416 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691003158763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HalfAdder Adder-Subtractor_TwosCompliment:inst7\|FullAdder:inst7\|HalfAdder:inst3 " "Elaborating entity \"HalfAdder\" for hierarchy \"Adder-Subtractor_TwosCompliment:inst7\|FullAdder:inst7\|HalfAdder:inst3\"" {  } { { "Components/FullAdder.bdf" "inst3" { Schematic "D:/Users/vsmn/Documents/ProjetoALU2/Components/FullAdder.bdf" { { 136 680 800 232 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691003158764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zerabit4 zerabit4:inst " "Elaborating entity \"zerabit4\" for hierarchy \"zerabit4:inst\"" {  } { { "Components/Adder-Subtractor.bdf" "inst" { Schematic "D:/Users/vsmn/Documents/ProjetoALU2/Components/Adder-Subtractor.bdf" { { 40 88 216 136 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691003158775 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "F\[4..0\] " "Pin \"F\[4..0\]\" is missing source" {  } { { "Components/zerabit4.bdf" "" { Schematic "D:/Users/vsmn/Documents/ProjetoALU2/Components/zerabit4.bdf" { { 336 872 1048 352 "F\[4..0\]" "" } { 328 792 872 345 "F\[4..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1691003158776 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "A " "Pin \"A\" not connected" {  } { { "Components/zerabit4.bdf" "" { Schematic "D:/Users/vsmn/Documents/ProjetoALU2/Components/zerabit4.bdf" { { 248 392 560 264 "A\[3..0\]" "" } { 256 615 632 344 "A\[0\]" "" } { 256 648 665 344 "A\[1\]" "" } { 256 680 697 344 "A\[2\]" "" } { 256 712 729 344 "A\[3\]" "" } { 240 560 632 257 "A\[3..0\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1691003158776 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst " "Primitive \"GND\" of instance \"inst\" not used" {  } { { "Components/zerabit4.bdf" "" { Schematic "D:/Users/vsmn/Documents/ProjetoALU2/Components/zerabit4.bdf" { { 248 776 808 280 "inst" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1691003158776 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "F\[4\] GND " "Pin \"F\[4\]\" is stuck at GND" {  } { { "Components/Adder-Subtractor.bdf" "" { Schematic "D:/Users/vsmn/Documents/ProjetoALU2/Components/Adder-Subtractor.bdf" { { 136 1208 1384 152 "F\[4..0\]" "" } { 128 1112 1208 145 "F\[4..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1691003159014 "|Adder-Subtractor|F[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "F\[3\] GND " "Pin \"F\[3\]\" is stuck at GND" {  } { { "Components/Adder-Subtractor.bdf" "" { Schematic "D:/Users/vsmn/Documents/ProjetoALU2/Components/Adder-Subtractor.bdf" { { 136 1208 1384 152 "F\[4..0\]" "" } { 128 1112 1208 145 "F\[4..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1691003159014 "|Adder-Subtractor|F[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "F\[2\] GND " "Pin \"F\[2\]\" is stuck at GND" {  } { { "Components/Adder-Subtractor.bdf" "" { Schematic "D:/Users/vsmn/Documents/ProjetoALU2/Components/Adder-Subtractor.bdf" { { 136 1208 1384 152 "F\[4..0\]" "" } { 128 1112 1208 145 "F\[4..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1691003159014 "|Adder-Subtractor|F[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "F\[1\] GND " "Pin \"F\[1\]\" is stuck at GND" {  } { { "Components/Adder-Subtractor.bdf" "" { Schematic "D:/Users/vsmn/Documents/ProjetoALU2/Components/Adder-Subtractor.bdf" { { 136 1208 1384 152 "F\[4..0\]" "" } { 128 1112 1208 145 "F\[4..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1691003159014 "|Adder-Subtractor|F[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "F\[0\] GND " "Pin \"F\[0\]\" is stuck at GND" {  } { { "Components/Adder-Subtractor.bdf" "" { Schematic "D:/Users/vsmn/Documents/ProjetoALU2/Components/Adder-Subtractor.bdf" { { 136 1208 1384 152 "F\[4..0\]" "" } { 128 1112 1208 145 "F\[4..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1691003159014 "|Adder-Subtractor|F[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1691003159014 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1691003159091 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691003159091 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "11 " "Design contains 11 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SIGN " "No output dependent on input pin \"SIGN\"" {  } { { "Components/Adder-Subtractor.bdf" "" { Schematic "D:/Users/vsmn/Documents/ProjetoALU2/Components/Adder-Subtractor.bdf" { { -216 504 520 -40 "SIGN" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1691003159110 "|Adder-Subtractor|SIGN"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[4\] " "No output dependent on input pin \"A\[4\]\"" {  } { { "Components/Adder-Subtractor.bdf" "" { Schematic "D:/Users/vsmn/Documents/ProjetoALU2/Components/Adder-Subtractor.bdf" { { 280 -72 -56 456 "A" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1691003159110 "|Adder-Subtractor|A[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[3\] " "No output dependent on input pin \"A\[3\]\"" {  } { { "Components/Adder-Subtractor.bdf" "" { Schematic "D:/Users/vsmn/Documents/ProjetoALU2/Components/Adder-Subtractor.bdf" { { 280 -72 -56 456 "A" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1691003159110 "|Adder-Subtractor|A[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[2\] " "No output dependent on input pin \"A\[2\]\"" {  } { { "Components/Adder-Subtractor.bdf" "" { Schematic "D:/Users/vsmn/Documents/ProjetoALU2/Components/Adder-Subtractor.bdf" { { 280 -72 -56 456 "A" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1691003159110 "|Adder-Subtractor|A[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[1\] " "No output dependent on input pin \"A\[1\]\"" {  } { { "Components/Adder-Subtractor.bdf" "" { Schematic "D:/Users/vsmn/Documents/ProjetoALU2/Components/Adder-Subtractor.bdf" { { 280 -72 -56 456 "A" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1691003159110 "|Adder-Subtractor|A[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[0\] " "No output dependent on input pin \"A\[0\]\"" {  } { { "Components/Adder-Subtractor.bdf" "" { Schematic "D:/Users/vsmn/Documents/ProjetoALU2/Components/Adder-Subtractor.bdf" { { 280 -72 -56 456 "A" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1691003159110 "|Adder-Subtractor|A[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[4\] " "No output dependent on input pin \"B\[4\]\"" {  } { { "Components/Adder-Subtractor.bdf" "" { Schematic "D:/Users/vsmn/Documents/ProjetoALU2/Components/Adder-Subtractor.bdf" { { 280 -16 0 456 "B" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1691003159110 "|Adder-Subtractor|B[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[3\] " "No output dependent on input pin \"B\[3\]\"" {  } { { "Components/Adder-Subtractor.bdf" "" { Schematic "D:/Users/vsmn/Documents/ProjetoALU2/Components/Adder-Subtractor.bdf" { { 280 -16 0 456 "B" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1691003159110 "|Adder-Subtractor|B[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[2\] " "No output dependent on input pin \"B\[2\]\"" {  } { { "Components/Adder-Subtractor.bdf" "" { Schematic "D:/Users/vsmn/Documents/ProjetoALU2/Components/Adder-Subtractor.bdf" { { 280 -16 0 456 "B" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1691003159110 "|Adder-Subtractor|B[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[1\] " "No output dependent on input pin \"B\[1\]\"" {  } { { "Components/Adder-Subtractor.bdf" "" { Schematic "D:/Users/vsmn/Documents/ProjetoALU2/Components/Adder-Subtractor.bdf" { { 280 -16 0 456 "B" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1691003159110 "|Adder-Subtractor|B[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[0\] " "No output dependent on input pin \"B\[0\]\"" {  } { { "Components/Adder-Subtractor.bdf" "" { Schematic "D:/Users/vsmn/Documents/ProjetoALU2/Components/Adder-Subtractor.bdf" { { 280 -16 0 456 "B" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1691003159110 "|Adder-Subtractor|B[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1691003159110 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "16 " "Implemented 16 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1691003159111 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1691003159111 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1691003159111 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4738 " "Peak virtual memory: 4738 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1691003159121 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 02 16:05:59 2023 " "Processing ended: Wed Aug 02 16:05:59 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1691003159121 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1691003159121 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1691003159121 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1691003159121 ""}
