# MIPS_single_cycle_CPU

Verilog code for behavioral MIPS assembly based 32-bit single cyle CPU. 

This does not have support for all mips instructions but the fundamental R-type instructions are included, as well as support for some I-type like branch BNE, BEQ, and ADDI, as well as Jump. 
