<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<section xmlns="http://docbook.org/ns/docbook" version="5.0" xmlns:xlink="http://www.w3.org/1999/xlink" xml:id="_group___c_m_s_i_s___f_p_u" xml:lang="en-US">
<title>Floating Point Unit (FPU)</title>
<indexterm><primary>Floating Point Unit (FPU)</primary></indexterm>
<para>

<para>Type definitions for the Floating Point Unit (FPU) </para>
 
</para>
Collaboration diagram for Floating Point Unit (FPU):<para>
    <informalfigure>
        <mediaobject>
            <imageobject>
                <imagedata width="50%" align="center" valign="middle" scalefit="0" fileref="group___c_m_s_i_s___f_p_u.png"></imagedata>
            </imageobject>
        </mediaobject>
    </informalfigure>
</para>
<simplesect>
    <title>Topics    </title>
        <itemizedlist>
            <listitem><para><link linkend="_group___c_m_s_i_s___core_debug">Core Debug Registers (CoreDebug)</link></para>

<para>Type definitions for the Core Debug Registers. </para>
</listitem>
        </itemizedlist>
</simplesect>
<simplesect>
    <title>Data Structures    </title>
        <itemizedlist>
            <listitem><para>struct <link linkend="_struct_f_p_u___type">FPU_Type</link></para>

<para>Structure type to access the Floating Point Unit (FPU). </para>
</listitem>
        </itemizedlist>
</simplesect>
<simplesect>
    <title>Macros    </title>
        <itemizedlist>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1ga3aa6648e1c3c09fbab1f543b9dcffc3a">EXC_RETURN_HANDLER_FPU</link>&#160;&#160;&#160;(0xFFFFFFE1UL)     /* return to Handler mode, uses MSP after return, restore floating-point state */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1gaad4cb3b34fd4264ccfae1fbbc75a3431">EXC_RETURN_THREAD_MSP_FPU</link>&#160;&#160;&#160;(0xFFFFFFE9UL)     /* return to Thread mode, uses MSP after return, restore floating-point state  */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1gadd2299e1d3a79c90b610c6b6f4cadb95">EXC_RETURN_THREAD_PSP_FPU</link>&#160;&#160;&#160;(0xFFFFFFEDUL)     /* return to Thread mode, uses PSP after return, restore floating-point state  */</para>
</listitem>
        </itemizedlist>
</simplesect>
        <itemizedlist>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4228a923ddf665f868e56b4b9e9bff7b">FPU_FPCCR_ASPEN_Pos</link>&#160;&#160;&#160;31U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga309886ff6bbd25cb13c061c6683c6c0c">FPU_FPCCR_ASPEN_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4228a923ddf665f868e56b4b9e9bff7b">FPU_FPCCR_ASPEN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac7d70e051fe759ad8fed83bf5b5aebc1">FPU_FPCCR_LSPEN_Pos</link>&#160;&#160;&#160;30U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf4ab19de45df6522dd882bc116f938e9">FPU_FPCCR_LSPEN_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac7d70e051fe759ad8fed83bf5b5aebc1">FPU_FPCCR_LSPEN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga705368bf3c52b5bb4edfbcb3e2631e1c">FPU_FPCCR_LSPENS_Pos</link>&#160;&#160;&#160;29U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga73afcf0fe09c69e9625e11035cabb1c0">FPU_FPCCR_LSPENS_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga705368bf3c52b5bb4edfbcb3e2631e1c">FPU_FPCCR_LSPENS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga0b97b2fdac794f4fddab1e4342e0c104">FPU_FPCCR_CLRONRET_Pos</link>&#160;&#160;&#160;28U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gadedc12ec237657721a613c6f47abed6f">FPU_FPCCR_CLRONRET_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga0b97b2fdac794f4fddab1e4342e0c104">FPU_FPCCR_CLRONRET_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gabb18ccf9d1b0a4bef3b0823f18eb96ba">FPU_FPCCR_CLRONRETS_Pos</link>&#160;&#160;&#160;27U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga103d932807c15250d96711952878eeb2">FPU_FPCCR_CLRONRETS_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gabb18ccf9d1b0a4bef3b0823f18eb96ba">FPU_FPCCR_CLRONRETS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga624474f408fde177df519460775a74a1">FPU_FPCCR_TS_Pos</link>&#160;&#160;&#160;26U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1377a5dfb4b9c6b18e379ac15e0dc23e">FPU_FPCCR_TS_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga624474f408fde177df519460775a74a1">FPU_FPCCR_TS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac48b42e143b93411977dcb9086a5e4e4">FPU_FPCCR_UFRDY_Pos</link>&#160;&#160;&#160;10U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga97c610927aab580cac3fb166f080b6a6">FPU_FPCCR_UFRDY_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac48b42e143b93411977dcb9086a5e4e4">FPU_FPCCR_UFRDY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac90e551e3cfda27c089bf381acba5aa0">FPU_FPCCR_SPLIMVIOL_Pos</link>&#160;&#160;&#160;9U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa5e511cae62f922a9a91af0972f7a5e6">FPU_FPCCR_SPLIMVIOL_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac90e551e3cfda27c089bf381acba5aa0">FPU_FPCCR_SPLIMVIOL_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae0a4effc79209d821ded517c2be326ba">FPU_FPCCR_MONRDY_Pos</link>&#160;&#160;&#160;8U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga42067729a887081cf56b8fe1029be7a1">FPU_FPCCR_MONRDY_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae0a4effc79209d821ded517c2be326ba">FPU_FPCCR_MONRDY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga571354f040a9372c0ad0cb87e296ea7d">FPU_FPCCR_SFRDY_Pos</link>&#160;&#160;&#160;7U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga419a1e5609bbedf94f518c72214bddbc">FPU_FPCCR_SFRDY_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga571354f040a9372c0ad0cb87e296ea7d">FPU_FPCCR_SFRDY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6d633920f92c3ce4133d769701619b17">FPU_FPCCR_BFRDY_Pos</link>&#160;&#160;&#160;6U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad349eb1323d8399d54a04c0bfd520cb2">FPU_FPCCR_BFRDY_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6d633920f92c3ce4133d769701619b17">FPU_FPCCR_BFRDY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaccdb481211629f9440431439231187f1">FPU_FPCCR_MMRDY_Pos</link>&#160;&#160;&#160;5U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gadedfaec9fdd07261573e823a4dcfb5c4">FPU_FPCCR_MMRDY_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaccdb481211629f9440431439231187f1">FPU_FPCCR_MMRDY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab12733991487acc2da41ca300fe36fb6">FPU_FPCCR_HFRDY_Pos</link>&#160;&#160;&#160;4U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf4beaa279abff34828344bd594fff8a1">FPU_FPCCR_HFRDY_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab12733991487acc2da41ca300fe36fb6">FPU_FPCCR_HFRDY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga0937d64c42374200af44b22e5b49fd26">FPU_FPCCR_THREAD_Pos</link>&#160;&#160;&#160;3U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8d18cd88336d63d4b1810383aa8da700">FPU_FPCCR_THREAD_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga0937d64c42374200af44b22e5b49fd26">FPU_FPCCR_THREAD_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4123d3881e5342251f559cec19e23b4e">FPU_FPCCR_S_Pos</link>&#160;&#160;&#160;2U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga47d3d3b29514c7d7581cfcc304368cea">FPU_FPCCR_S_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4123d3881e5342251f559cec19e23b4e">FPU_FPCCR_S_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaea663104375ce6be15470e3db294c92d">FPU_FPCCR_USER_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2eb70427eeaa7344196219cf5a8620a4">FPU_FPCCR_USER_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaea663104375ce6be15470e3db294c92d">FPU_FPCCR_USER_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga803bf3f6d15b04deaad0801bee5b35ed">FPU_FPCCR_LSPACT_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga86e7c2fa52ba65c3b535dfa33f2586eb">FPU_FPCCR_LSPACT_Msk</link>&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga803bf3f6d15b04deaad0801bee5b35ed">FPU_FPCCR_LSPACT_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf45377b7e45be8517ddbcf2028b80ae7">FPU_FPCAR_ADDRESS_Pos</link>&#160;&#160;&#160;3U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga517d89370c81325c5387b9c3085ac554">FPU_FPCAR_ADDRESS_Msk</link>&#160;&#160;&#160;(0x1FFFFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf45377b7e45be8517ddbcf2028b80ae7">FPU_FPCAR_ADDRESS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga138f54bc002629ab3e4de814c58abb29">FPU_FPDSCR_AHP_Pos</link>&#160;&#160;&#160;26U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab2789cebebda5fda8c4e9d87e24f32be">FPU_FPDSCR_AHP_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga138f54bc002629ab3e4de814c58abb29">FPU_FPDSCR_AHP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga41776b80fa450ef2ea6d3fee89aa35f2">FPU_FPDSCR_DN_Pos</link>&#160;&#160;&#160;25U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga40c2d4a297ca2ceffe174703a4ad17f6">FPU_FPDSCR_DN_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga41776b80fa450ef2ea6d3fee89aa35f2">FPU_FPDSCR_DN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab3c2fc96e312ba47b902d5f80d9b8575">FPU_FPDSCR_FZ_Pos</link>&#160;&#160;&#160;24U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaae7d901442d4af97c6d22939cffc8ad9">FPU_FPDSCR_FZ_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab3c2fc96e312ba47b902d5f80d9b8575">FPU_FPDSCR_FZ_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7aeedf36be8f170dd3e276028e8e29ed">FPU_FPDSCR_RMode_Pos</link>&#160;&#160;&#160;22U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga449beb50211f8e97df6b2640c82c4741">FPU_FPDSCR_RMode_Msk</link>&#160;&#160;&#160;(3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7aeedf36be8f170dd3e276028e8e29ed">FPU_FPDSCR_RMode_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab4637d3ad5f0110b806f0de22471f8e3">FPU_MVFR2_FPMisc_Pos</link>&#160;&#160;&#160;4U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga896448d6f41eab9971050e8a1820839b">FPU_MVFR2_FPMisc_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab4637d3ad5f0110b806f0de22471f8e3">FPU_MVFR2_FPMisc_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4228a923ddf665f868e56b4b9e9bff7b">FPU_FPCCR_ASPEN_Pos</link>&#160;&#160;&#160;31U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga309886ff6bbd25cb13c061c6683c6c0c">FPU_FPCCR_ASPEN_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4228a923ddf665f868e56b4b9e9bff7b">FPU_FPCCR_ASPEN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac7d70e051fe759ad8fed83bf5b5aebc1">FPU_FPCCR_LSPEN_Pos</link>&#160;&#160;&#160;30U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf4ab19de45df6522dd882bc116f938e9">FPU_FPCCR_LSPEN_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac7d70e051fe759ad8fed83bf5b5aebc1">FPU_FPCCR_LSPEN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga705368bf3c52b5bb4edfbcb3e2631e1c">FPU_FPCCR_LSPENS_Pos</link>&#160;&#160;&#160;29U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga73afcf0fe09c69e9625e11035cabb1c0">FPU_FPCCR_LSPENS_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga705368bf3c52b5bb4edfbcb3e2631e1c">FPU_FPCCR_LSPENS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga0b97b2fdac794f4fddab1e4342e0c104">FPU_FPCCR_CLRONRET_Pos</link>&#160;&#160;&#160;28U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gadedc12ec237657721a613c6f47abed6f">FPU_FPCCR_CLRONRET_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga0b97b2fdac794f4fddab1e4342e0c104">FPU_FPCCR_CLRONRET_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gabb18ccf9d1b0a4bef3b0823f18eb96ba">FPU_FPCCR_CLRONRETS_Pos</link>&#160;&#160;&#160;27U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga103d932807c15250d96711952878eeb2">FPU_FPCCR_CLRONRETS_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gabb18ccf9d1b0a4bef3b0823f18eb96ba">FPU_FPCCR_CLRONRETS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga624474f408fde177df519460775a74a1">FPU_FPCCR_TS_Pos</link>&#160;&#160;&#160;26U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1377a5dfb4b9c6b18e379ac15e0dc23e">FPU_FPCCR_TS_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga624474f408fde177df519460775a74a1">FPU_FPCCR_TS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac48b42e143b93411977dcb9086a5e4e4">FPU_FPCCR_UFRDY_Pos</link>&#160;&#160;&#160;10U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga97c610927aab580cac3fb166f080b6a6">FPU_FPCCR_UFRDY_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac48b42e143b93411977dcb9086a5e4e4">FPU_FPCCR_UFRDY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac90e551e3cfda27c089bf381acba5aa0">FPU_FPCCR_SPLIMVIOL_Pos</link>&#160;&#160;&#160;9U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa5e511cae62f922a9a91af0972f7a5e6">FPU_FPCCR_SPLIMVIOL_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac90e551e3cfda27c089bf381acba5aa0">FPU_FPCCR_SPLIMVIOL_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae0a4effc79209d821ded517c2be326ba">FPU_FPCCR_MONRDY_Pos</link>&#160;&#160;&#160;8U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga42067729a887081cf56b8fe1029be7a1">FPU_FPCCR_MONRDY_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae0a4effc79209d821ded517c2be326ba">FPU_FPCCR_MONRDY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga571354f040a9372c0ad0cb87e296ea7d">FPU_FPCCR_SFRDY_Pos</link>&#160;&#160;&#160;7U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga419a1e5609bbedf94f518c72214bddbc">FPU_FPCCR_SFRDY_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga571354f040a9372c0ad0cb87e296ea7d">FPU_FPCCR_SFRDY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6d633920f92c3ce4133d769701619b17">FPU_FPCCR_BFRDY_Pos</link>&#160;&#160;&#160;6U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad349eb1323d8399d54a04c0bfd520cb2">FPU_FPCCR_BFRDY_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6d633920f92c3ce4133d769701619b17">FPU_FPCCR_BFRDY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaccdb481211629f9440431439231187f1">FPU_FPCCR_MMRDY_Pos</link>&#160;&#160;&#160;5U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gadedfaec9fdd07261573e823a4dcfb5c4">FPU_FPCCR_MMRDY_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaccdb481211629f9440431439231187f1">FPU_FPCCR_MMRDY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab12733991487acc2da41ca300fe36fb6">FPU_FPCCR_HFRDY_Pos</link>&#160;&#160;&#160;4U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf4beaa279abff34828344bd594fff8a1">FPU_FPCCR_HFRDY_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab12733991487acc2da41ca300fe36fb6">FPU_FPCCR_HFRDY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga0937d64c42374200af44b22e5b49fd26">FPU_FPCCR_THREAD_Pos</link>&#160;&#160;&#160;3U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8d18cd88336d63d4b1810383aa8da700">FPU_FPCCR_THREAD_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga0937d64c42374200af44b22e5b49fd26">FPU_FPCCR_THREAD_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4123d3881e5342251f559cec19e23b4e">FPU_FPCCR_S_Pos</link>&#160;&#160;&#160;2U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga47d3d3b29514c7d7581cfcc304368cea">FPU_FPCCR_S_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4123d3881e5342251f559cec19e23b4e">FPU_FPCCR_S_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaea663104375ce6be15470e3db294c92d">FPU_FPCCR_USER_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2eb70427eeaa7344196219cf5a8620a4">FPU_FPCCR_USER_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaea663104375ce6be15470e3db294c92d">FPU_FPCCR_USER_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga803bf3f6d15b04deaad0801bee5b35ed">FPU_FPCCR_LSPACT_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga86e7c2fa52ba65c3b535dfa33f2586eb">FPU_FPCCR_LSPACT_Msk</link>&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga803bf3f6d15b04deaad0801bee5b35ed">FPU_FPCCR_LSPACT_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf45377b7e45be8517ddbcf2028b80ae7">FPU_FPCAR_ADDRESS_Pos</link>&#160;&#160;&#160;3U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga517d89370c81325c5387b9c3085ac554">FPU_FPCAR_ADDRESS_Msk</link>&#160;&#160;&#160;(0x1FFFFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf45377b7e45be8517ddbcf2028b80ae7">FPU_FPCAR_ADDRESS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga138f54bc002629ab3e4de814c58abb29">FPU_FPDSCR_AHP_Pos</link>&#160;&#160;&#160;26U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab2789cebebda5fda8c4e9d87e24f32be">FPU_FPDSCR_AHP_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga138f54bc002629ab3e4de814c58abb29">FPU_FPDSCR_AHP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga41776b80fa450ef2ea6d3fee89aa35f2">FPU_FPDSCR_DN_Pos</link>&#160;&#160;&#160;25U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga40c2d4a297ca2ceffe174703a4ad17f6">FPU_FPDSCR_DN_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga41776b80fa450ef2ea6d3fee89aa35f2">FPU_FPDSCR_DN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab3c2fc96e312ba47b902d5f80d9b8575">FPU_FPDSCR_FZ_Pos</link>&#160;&#160;&#160;24U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaae7d901442d4af97c6d22939cffc8ad9">FPU_FPDSCR_FZ_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab3c2fc96e312ba47b902d5f80d9b8575">FPU_FPDSCR_FZ_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7aeedf36be8f170dd3e276028e8e29ed">FPU_FPDSCR_RMode_Pos</link>&#160;&#160;&#160;22U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga449beb50211f8e97df6b2640c82c4741">FPU_FPDSCR_RMode_Msk</link>&#160;&#160;&#160;(3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7aeedf36be8f170dd3e276028e8e29ed">FPU_FPDSCR_RMode_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1ebcc9076f08013f0ea814540df03e82">FPU_MVFR0_FP_rounding_modes_Pos</link>&#160;&#160;&#160;28U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae6dc9339ac72227d5d54360bb9fbef1b">FPU_MVFR0_FP_rounding_modes_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1ebcc9076f08013f0ea814540df03e82">FPU_MVFR0_FP_rounding_modes_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gabbf83a918536ebf10889cee71a0404c7">FPU_MVFR0_Short_vectors_Pos</link>&#160;&#160;&#160;24U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gabf261a72023fdfc64f32c6b21d55c5b9">FPU_MVFR0_Short_vectors_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gabbf83a918536ebf10889cee71a0404c7">FPU_MVFR0_Short_vectors_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga176c85453ba03257bf263adec05f7344">FPU_MVFR0_Square_root_Pos</link>&#160;&#160;&#160;20U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3ec0bfec1640bdaf9dff027f275b446d">FPU_MVFR0_Square_root_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga176c85453ba03257bf263adec05f7344">FPU_MVFR0_Square_root_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga167be203091e6cc7d00ad40ca48c4396">FPU_MVFR0_Divide_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaeb7370768c6cdf06f8a15c86c6102ed2">FPU_MVFR0_Divide_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga167be203091e6cc7d00ad40ca48c4396">FPU_MVFR0_Divide_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga5c0715c41c4470f8bb0b6dcd34707f1c">FPU_MVFR0_FP_excep_trapping_Pos</link>&#160;&#160;&#160;12U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga29bbddd679e821e050699fda23e6c85e">FPU_MVFR0_FP_excep_trapping_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga5c0715c41c4470f8bb0b6dcd34707f1c">FPU_MVFR0_FP_excep_trapping_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga461e26147be0c39402a78cb6249e8f84">FPU_MVFR0_Double_precision_Pos</link>&#160;&#160;&#160;8U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3f2c8c6c759ffe70f548a165602ea901">FPU_MVFR0_Double_precision_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga461e26147be0c39402a78cb6249e8f84">FPU_MVFR0_Double_precision_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1b4e9fe31992b1495c7a158747d42571">FPU_MVFR0_Single_precision_Pos</link>&#160;&#160;&#160;4U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga95008f205c9d25e4ffebdbdc50d5ae44">FPU_MVFR0_Single_precision_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1b4e9fe31992b1495c7a158747d42571">FPU_MVFR0_Single_precision_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa1de44af3e3162c8c176a57564611618">FPU_MVFR0_A_SIMD_registers_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga118f13f9562805356e92b5ad52573021">FPU_MVFR0_A_SIMD_registers_Msk</link>&#160;&#160;&#160;(0xFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa1de44af3e3162c8c176a57564611618">FPU_MVFR0_A_SIMD_registers_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga68c53771f02f4c73122a7b40796549cc">FPU_MVFR1_FP_fused_MAC_Pos</link>&#160;&#160;&#160;28U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf5129ab18948ff573a1ab29f0be47bc2">FPU_MVFR1_FP_fused_MAC_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga68c53771f02f4c73122a7b40796549cc">FPU_MVFR1_FP_fused_MAC_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga02ceac0abcbdc8670633056bec005bfd">FPU_MVFR1_FP_HPFP_Pos</link>&#160;&#160;&#160;24U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gafe29dd327ed3b723b3f01759568e116d">FPU_MVFR1_FP_HPFP_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga02ceac0abcbdc8670633056bec005bfd">FPU_MVFR1_FP_HPFP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae34d7ce42e50e2f1ea3e654fd3ba690a">FPU_MVFR1_D_NaN_mode_Pos</link>&#160;&#160;&#160;4U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad6af7c4632dba5a417307d456fe9b8a7">FPU_MVFR1_D_NaN_mode_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae34d7ce42e50e2f1ea3e654fd3ba690a">FPU_MVFR1_D_NaN_mode_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7faa5bfa85036f8511793234cbbc2409">FPU_MVFR1_FtZ_mode_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac566bde39a7afcceffbb21d830c269c1">FPU_MVFR1_FtZ_mode_Msk</link>&#160;&#160;&#160;(0xFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7faa5bfa85036f8511793234cbbc2409">FPU_MVFR1_FtZ_mode_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab4637d3ad5f0110b806f0de22471f8e3">FPU_MVFR2_FPMisc_Pos</link>&#160;&#160;&#160;4U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga896448d6f41eab9971050e8a1820839b">FPU_MVFR2_FPMisc_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab4637d3ad5f0110b806f0de22471f8e3">FPU_MVFR2_FPMisc_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4228a923ddf665f868e56b4b9e9bff7b">FPU_FPCCR_ASPEN_Pos</link>&#160;&#160;&#160;31U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga309886ff6bbd25cb13c061c6683c6c0c">FPU_FPCCR_ASPEN_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4228a923ddf665f868e56b4b9e9bff7b">FPU_FPCCR_ASPEN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac7d70e051fe759ad8fed83bf5b5aebc1">FPU_FPCCR_LSPEN_Pos</link>&#160;&#160;&#160;30U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf4ab19de45df6522dd882bc116f938e9">FPU_FPCCR_LSPEN_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac7d70e051fe759ad8fed83bf5b5aebc1">FPU_FPCCR_LSPEN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga705368bf3c52b5bb4edfbcb3e2631e1c">FPU_FPCCR_LSPENS_Pos</link>&#160;&#160;&#160;29U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga73afcf0fe09c69e9625e11035cabb1c0">FPU_FPCCR_LSPENS_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga705368bf3c52b5bb4edfbcb3e2631e1c">FPU_FPCCR_LSPENS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga0b97b2fdac794f4fddab1e4342e0c104">FPU_FPCCR_CLRONRET_Pos</link>&#160;&#160;&#160;28U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gadedc12ec237657721a613c6f47abed6f">FPU_FPCCR_CLRONRET_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga0b97b2fdac794f4fddab1e4342e0c104">FPU_FPCCR_CLRONRET_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gabb18ccf9d1b0a4bef3b0823f18eb96ba">FPU_FPCCR_CLRONRETS_Pos</link>&#160;&#160;&#160;27U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga103d932807c15250d96711952878eeb2">FPU_FPCCR_CLRONRETS_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gabb18ccf9d1b0a4bef3b0823f18eb96ba">FPU_FPCCR_CLRONRETS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga624474f408fde177df519460775a74a1">FPU_FPCCR_TS_Pos</link>&#160;&#160;&#160;26U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1377a5dfb4b9c6b18e379ac15e0dc23e">FPU_FPCCR_TS_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga624474f408fde177df519460775a74a1">FPU_FPCCR_TS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac48b42e143b93411977dcb9086a5e4e4">FPU_FPCCR_UFRDY_Pos</link>&#160;&#160;&#160;10U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga97c610927aab580cac3fb166f080b6a6">FPU_FPCCR_UFRDY_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac48b42e143b93411977dcb9086a5e4e4">FPU_FPCCR_UFRDY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac90e551e3cfda27c089bf381acba5aa0">FPU_FPCCR_SPLIMVIOL_Pos</link>&#160;&#160;&#160;9U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa5e511cae62f922a9a91af0972f7a5e6">FPU_FPCCR_SPLIMVIOL_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac90e551e3cfda27c089bf381acba5aa0">FPU_FPCCR_SPLIMVIOL_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae0a4effc79209d821ded517c2be326ba">FPU_FPCCR_MONRDY_Pos</link>&#160;&#160;&#160;8U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga42067729a887081cf56b8fe1029be7a1">FPU_FPCCR_MONRDY_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae0a4effc79209d821ded517c2be326ba">FPU_FPCCR_MONRDY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga571354f040a9372c0ad0cb87e296ea7d">FPU_FPCCR_SFRDY_Pos</link>&#160;&#160;&#160;7U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga419a1e5609bbedf94f518c72214bddbc">FPU_FPCCR_SFRDY_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga571354f040a9372c0ad0cb87e296ea7d">FPU_FPCCR_SFRDY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6d633920f92c3ce4133d769701619b17">FPU_FPCCR_BFRDY_Pos</link>&#160;&#160;&#160;6U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad349eb1323d8399d54a04c0bfd520cb2">FPU_FPCCR_BFRDY_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6d633920f92c3ce4133d769701619b17">FPU_FPCCR_BFRDY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaccdb481211629f9440431439231187f1">FPU_FPCCR_MMRDY_Pos</link>&#160;&#160;&#160;5U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gadedfaec9fdd07261573e823a4dcfb5c4">FPU_FPCCR_MMRDY_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaccdb481211629f9440431439231187f1">FPU_FPCCR_MMRDY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab12733991487acc2da41ca300fe36fb6">FPU_FPCCR_HFRDY_Pos</link>&#160;&#160;&#160;4U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf4beaa279abff34828344bd594fff8a1">FPU_FPCCR_HFRDY_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab12733991487acc2da41ca300fe36fb6">FPU_FPCCR_HFRDY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga0937d64c42374200af44b22e5b49fd26">FPU_FPCCR_THREAD_Pos</link>&#160;&#160;&#160;3U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8d18cd88336d63d4b1810383aa8da700">FPU_FPCCR_THREAD_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga0937d64c42374200af44b22e5b49fd26">FPU_FPCCR_THREAD_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4123d3881e5342251f559cec19e23b4e">FPU_FPCCR_S_Pos</link>&#160;&#160;&#160;2U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga47d3d3b29514c7d7581cfcc304368cea">FPU_FPCCR_S_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4123d3881e5342251f559cec19e23b4e">FPU_FPCCR_S_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaea663104375ce6be15470e3db294c92d">FPU_FPCCR_USER_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2eb70427eeaa7344196219cf5a8620a4">FPU_FPCCR_USER_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaea663104375ce6be15470e3db294c92d">FPU_FPCCR_USER_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga803bf3f6d15b04deaad0801bee5b35ed">FPU_FPCCR_LSPACT_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga86e7c2fa52ba65c3b535dfa33f2586eb">FPU_FPCCR_LSPACT_Msk</link>&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga803bf3f6d15b04deaad0801bee5b35ed">FPU_FPCCR_LSPACT_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf45377b7e45be8517ddbcf2028b80ae7">FPU_FPCAR_ADDRESS_Pos</link>&#160;&#160;&#160;3U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga517d89370c81325c5387b9c3085ac554">FPU_FPCAR_ADDRESS_Msk</link>&#160;&#160;&#160;(0x1FFFFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf45377b7e45be8517ddbcf2028b80ae7">FPU_FPCAR_ADDRESS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga138f54bc002629ab3e4de814c58abb29">FPU_FPDSCR_AHP_Pos</link>&#160;&#160;&#160;26U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab2789cebebda5fda8c4e9d87e24f32be">FPU_FPDSCR_AHP_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga138f54bc002629ab3e4de814c58abb29">FPU_FPDSCR_AHP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga41776b80fa450ef2ea6d3fee89aa35f2">FPU_FPDSCR_DN_Pos</link>&#160;&#160;&#160;25U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga40c2d4a297ca2ceffe174703a4ad17f6">FPU_FPDSCR_DN_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga41776b80fa450ef2ea6d3fee89aa35f2">FPU_FPDSCR_DN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab3c2fc96e312ba47b902d5f80d9b8575">FPU_FPDSCR_FZ_Pos</link>&#160;&#160;&#160;24U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaae7d901442d4af97c6d22939cffc8ad9">FPU_FPDSCR_FZ_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab3c2fc96e312ba47b902d5f80d9b8575">FPU_FPDSCR_FZ_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7aeedf36be8f170dd3e276028e8e29ed">FPU_FPDSCR_RMode_Pos</link>&#160;&#160;&#160;22U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga449beb50211f8e97df6b2640c82c4741">FPU_FPDSCR_RMode_Msk</link>&#160;&#160;&#160;(3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7aeedf36be8f170dd3e276028e8e29ed">FPU_FPDSCR_RMode_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1ebcc9076f08013f0ea814540df03e82">FPU_MVFR0_FP_rounding_modes_Pos</link>&#160;&#160;&#160;28U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae6dc9339ac72227d5d54360bb9fbef1b">FPU_MVFR0_FP_rounding_modes_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1ebcc9076f08013f0ea814540df03e82">FPU_MVFR0_FP_rounding_modes_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gabbf83a918536ebf10889cee71a0404c7">FPU_MVFR0_Short_vectors_Pos</link>&#160;&#160;&#160;24U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gabf261a72023fdfc64f32c6b21d55c5b9">FPU_MVFR0_Short_vectors_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gabbf83a918536ebf10889cee71a0404c7">FPU_MVFR0_Short_vectors_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga176c85453ba03257bf263adec05f7344">FPU_MVFR0_Square_root_Pos</link>&#160;&#160;&#160;20U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3ec0bfec1640bdaf9dff027f275b446d">FPU_MVFR0_Square_root_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga176c85453ba03257bf263adec05f7344">FPU_MVFR0_Square_root_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga167be203091e6cc7d00ad40ca48c4396">FPU_MVFR0_Divide_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaeb7370768c6cdf06f8a15c86c6102ed2">FPU_MVFR0_Divide_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga167be203091e6cc7d00ad40ca48c4396">FPU_MVFR0_Divide_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga5c0715c41c4470f8bb0b6dcd34707f1c">FPU_MVFR0_FP_excep_trapping_Pos</link>&#160;&#160;&#160;12U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga29bbddd679e821e050699fda23e6c85e">FPU_MVFR0_FP_excep_trapping_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga5c0715c41c4470f8bb0b6dcd34707f1c">FPU_MVFR0_FP_excep_trapping_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga461e26147be0c39402a78cb6249e8f84">FPU_MVFR0_Double_precision_Pos</link>&#160;&#160;&#160;8U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3f2c8c6c759ffe70f548a165602ea901">FPU_MVFR0_Double_precision_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga461e26147be0c39402a78cb6249e8f84">FPU_MVFR0_Double_precision_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1b4e9fe31992b1495c7a158747d42571">FPU_MVFR0_Single_precision_Pos</link>&#160;&#160;&#160;4U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga95008f205c9d25e4ffebdbdc50d5ae44">FPU_MVFR0_Single_precision_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1b4e9fe31992b1495c7a158747d42571">FPU_MVFR0_Single_precision_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa1de44af3e3162c8c176a57564611618">FPU_MVFR0_A_SIMD_registers_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga118f13f9562805356e92b5ad52573021">FPU_MVFR0_A_SIMD_registers_Msk</link>&#160;&#160;&#160;(0xFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa1de44af3e3162c8c176a57564611618">FPU_MVFR0_A_SIMD_registers_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga68c53771f02f4c73122a7b40796549cc">FPU_MVFR1_FP_fused_MAC_Pos</link>&#160;&#160;&#160;28U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf5129ab18948ff573a1ab29f0be47bc2">FPU_MVFR1_FP_fused_MAC_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga68c53771f02f4c73122a7b40796549cc">FPU_MVFR1_FP_fused_MAC_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga02ceac0abcbdc8670633056bec005bfd">FPU_MVFR1_FP_HPFP_Pos</link>&#160;&#160;&#160;24U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gafe29dd327ed3b723b3f01759568e116d">FPU_MVFR1_FP_HPFP_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga02ceac0abcbdc8670633056bec005bfd">FPU_MVFR1_FP_HPFP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae34d7ce42e50e2f1ea3e654fd3ba690a">FPU_MVFR1_D_NaN_mode_Pos</link>&#160;&#160;&#160;4U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad6af7c4632dba5a417307d456fe9b8a7">FPU_MVFR1_D_NaN_mode_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae34d7ce42e50e2f1ea3e654fd3ba690a">FPU_MVFR1_D_NaN_mode_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7faa5bfa85036f8511793234cbbc2409">FPU_MVFR1_FtZ_mode_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac566bde39a7afcceffbb21d830c269c1">FPU_MVFR1_FtZ_mode_Msk</link>&#160;&#160;&#160;(0xFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7faa5bfa85036f8511793234cbbc2409">FPU_MVFR1_FtZ_mode_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab4637d3ad5f0110b806f0de22471f8e3">FPU_MVFR2_FPMisc_Pos</link>&#160;&#160;&#160;4U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga896448d6f41eab9971050e8a1820839b">FPU_MVFR2_FPMisc_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab4637d3ad5f0110b806f0de22471f8e3">FPU_MVFR2_FPMisc_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4228a923ddf665f868e56b4b9e9bff7b">FPU_FPCCR_ASPEN_Pos</link>&#160;&#160;&#160;31U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga309886ff6bbd25cb13c061c6683c6c0c">FPU_FPCCR_ASPEN_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4228a923ddf665f868e56b4b9e9bff7b">FPU_FPCCR_ASPEN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac7d70e051fe759ad8fed83bf5b5aebc1">FPU_FPCCR_LSPEN_Pos</link>&#160;&#160;&#160;30U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf4ab19de45df6522dd882bc116f938e9">FPU_FPCCR_LSPEN_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac7d70e051fe759ad8fed83bf5b5aebc1">FPU_FPCCR_LSPEN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga705368bf3c52b5bb4edfbcb3e2631e1c">FPU_FPCCR_LSPENS_Pos</link>&#160;&#160;&#160;29U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga73afcf0fe09c69e9625e11035cabb1c0">FPU_FPCCR_LSPENS_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga705368bf3c52b5bb4edfbcb3e2631e1c">FPU_FPCCR_LSPENS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga0b97b2fdac794f4fddab1e4342e0c104">FPU_FPCCR_CLRONRET_Pos</link>&#160;&#160;&#160;28U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gadedc12ec237657721a613c6f47abed6f">FPU_FPCCR_CLRONRET_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga0b97b2fdac794f4fddab1e4342e0c104">FPU_FPCCR_CLRONRET_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gabb18ccf9d1b0a4bef3b0823f18eb96ba">FPU_FPCCR_CLRONRETS_Pos</link>&#160;&#160;&#160;27U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga103d932807c15250d96711952878eeb2">FPU_FPCCR_CLRONRETS_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gabb18ccf9d1b0a4bef3b0823f18eb96ba">FPU_FPCCR_CLRONRETS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga624474f408fde177df519460775a74a1">FPU_FPCCR_TS_Pos</link>&#160;&#160;&#160;26U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1377a5dfb4b9c6b18e379ac15e0dc23e">FPU_FPCCR_TS_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga624474f408fde177df519460775a74a1">FPU_FPCCR_TS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac48b42e143b93411977dcb9086a5e4e4">FPU_FPCCR_UFRDY_Pos</link>&#160;&#160;&#160;10U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga97c610927aab580cac3fb166f080b6a6">FPU_FPCCR_UFRDY_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac48b42e143b93411977dcb9086a5e4e4">FPU_FPCCR_UFRDY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac90e551e3cfda27c089bf381acba5aa0">FPU_FPCCR_SPLIMVIOL_Pos</link>&#160;&#160;&#160;9U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa5e511cae62f922a9a91af0972f7a5e6">FPU_FPCCR_SPLIMVIOL_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac90e551e3cfda27c089bf381acba5aa0">FPU_FPCCR_SPLIMVIOL_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae0a4effc79209d821ded517c2be326ba">FPU_FPCCR_MONRDY_Pos</link>&#160;&#160;&#160;8U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga42067729a887081cf56b8fe1029be7a1">FPU_FPCCR_MONRDY_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae0a4effc79209d821ded517c2be326ba">FPU_FPCCR_MONRDY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga571354f040a9372c0ad0cb87e296ea7d">FPU_FPCCR_SFRDY_Pos</link>&#160;&#160;&#160;7U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga419a1e5609bbedf94f518c72214bddbc">FPU_FPCCR_SFRDY_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga571354f040a9372c0ad0cb87e296ea7d">FPU_FPCCR_SFRDY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6d633920f92c3ce4133d769701619b17">FPU_FPCCR_BFRDY_Pos</link>&#160;&#160;&#160;6U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad349eb1323d8399d54a04c0bfd520cb2">FPU_FPCCR_BFRDY_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6d633920f92c3ce4133d769701619b17">FPU_FPCCR_BFRDY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaccdb481211629f9440431439231187f1">FPU_FPCCR_MMRDY_Pos</link>&#160;&#160;&#160;5U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gadedfaec9fdd07261573e823a4dcfb5c4">FPU_FPCCR_MMRDY_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaccdb481211629f9440431439231187f1">FPU_FPCCR_MMRDY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab12733991487acc2da41ca300fe36fb6">FPU_FPCCR_HFRDY_Pos</link>&#160;&#160;&#160;4U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf4beaa279abff34828344bd594fff8a1">FPU_FPCCR_HFRDY_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab12733991487acc2da41ca300fe36fb6">FPU_FPCCR_HFRDY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga0937d64c42374200af44b22e5b49fd26">FPU_FPCCR_THREAD_Pos</link>&#160;&#160;&#160;3U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8d18cd88336d63d4b1810383aa8da700">FPU_FPCCR_THREAD_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga0937d64c42374200af44b22e5b49fd26">FPU_FPCCR_THREAD_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4123d3881e5342251f559cec19e23b4e">FPU_FPCCR_S_Pos</link>&#160;&#160;&#160;2U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga47d3d3b29514c7d7581cfcc304368cea">FPU_FPCCR_S_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4123d3881e5342251f559cec19e23b4e">FPU_FPCCR_S_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaea663104375ce6be15470e3db294c92d">FPU_FPCCR_USER_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2eb70427eeaa7344196219cf5a8620a4">FPU_FPCCR_USER_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaea663104375ce6be15470e3db294c92d">FPU_FPCCR_USER_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga803bf3f6d15b04deaad0801bee5b35ed">FPU_FPCCR_LSPACT_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga86e7c2fa52ba65c3b535dfa33f2586eb">FPU_FPCCR_LSPACT_Msk</link>&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga803bf3f6d15b04deaad0801bee5b35ed">FPU_FPCCR_LSPACT_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf45377b7e45be8517ddbcf2028b80ae7">FPU_FPCAR_ADDRESS_Pos</link>&#160;&#160;&#160;3U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga517d89370c81325c5387b9c3085ac554">FPU_FPCAR_ADDRESS_Msk</link>&#160;&#160;&#160;(0x1FFFFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf45377b7e45be8517ddbcf2028b80ae7">FPU_FPCAR_ADDRESS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga138f54bc002629ab3e4de814c58abb29">FPU_FPDSCR_AHP_Pos</link>&#160;&#160;&#160;26U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab2789cebebda5fda8c4e9d87e24f32be">FPU_FPDSCR_AHP_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga138f54bc002629ab3e4de814c58abb29">FPU_FPDSCR_AHP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga41776b80fa450ef2ea6d3fee89aa35f2">FPU_FPDSCR_DN_Pos</link>&#160;&#160;&#160;25U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga40c2d4a297ca2ceffe174703a4ad17f6">FPU_FPDSCR_DN_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga41776b80fa450ef2ea6d3fee89aa35f2">FPU_FPDSCR_DN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab3c2fc96e312ba47b902d5f80d9b8575">FPU_FPDSCR_FZ_Pos</link>&#160;&#160;&#160;24U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaae7d901442d4af97c6d22939cffc8ad9">FPU_FPDSCR_FZ_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab3c2fc96e312ba47b902d5f80d9b8575">FPU_FPDSCR_FZ_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7aeedf36be8f170dd3e276028e8e29ed">FPU_FPDSCR_RMode_Pos</link>&#160;&#160;&#160;22U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga449beb50211f8e97df6b2640c82c4741">FPU_FPDSCR_RMode_Msk</link>&#160;&#160;&#160;(3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7aeedf36be8f170dd3e276028e8e29ed">FPU_FPDSCR_RMode_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1ebcc9076f08013f0ea814540df03e82">FPU_MVFR0_FP_rounding_modes_Pos</link>&#160;&#160;&#160;28U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae6dc9339ac72227d5d54360bb9fbef1b">FPU_MVFR0_FP_rounding_modes_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1ebcc9076f08013f0ea814540df03e82">FPU_MVFR0_FP_rounding_modes_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gabbf83a918536ebf10889cee71a0404c7">FPU_MVFR0_Short_vectors_Pos</link>&#160;&#160;&#160;24U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gabf261a72023fdfc64f32c6b21d55c5b9">FPU_MVFR0_Short_vectors_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gabbf83a918536ebf10889cee71a0404c7">FPU_MVFR0_Short_vectors_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga176c85453ba03257bf263adec05f7344">FPU_MVFR0_Square_root_Pos</link>&#160;&#160;&#160;20U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3ec0bfec1640bdaf9dff027f275b446d">FPU_MVFR0_Square_root_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga176c85453ba03257bf263adec05f7344">FPU_MVFR0_Square_root_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga167be203091e6cc7d00ad40ca48c4396">FPU_MVFR0_Divide_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaeb7370768c6cdf06f8a15c86c6102ed2">FPU_MVFR0_Divide_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga167be203091e6cc7d00ad40ca48c4396">FPU_MVFR0_Divide_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga5c0715c41c4470f8bb0b6dcd34707f1c">FPU_MVFR0_FP_excep_trapping_Pos</link>&#160;&#160;&#160;12U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga29bbddd679e821e050699fda23e6c85e">FPU_MVFR0_FP_excep_trapping_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga5c0715c41c4470f8bb0b6dcd34707f1c">FPU_MVFR0_FP_excep_trapping_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga461e26147be0c39402a78cb6249e8f84">FPU_MVFR0_Double_precision_Pos</link>&#160;&#160;&#160;8U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3f2c8c6c759ffe70f548a165602ea901">FPU_MVFR0_Double_precision_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga461e26147be0c39402a78cb6249e8f84">FPU_MVFR0_Double_precision_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1b4e9fe31992b1495c7a158747d42571">FPU_MVFR0_Single_precision_Pos</link>&#160;&#160;&#160;4U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga95008f205c9d25e4ffebdbdc50d5ae44">FPU_MVFR0_Single_precision_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1b4e9fe31992b1495c7a158747d42571">FPU_MVFR0_Single_precision_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa1de44af3e3162c8c176a57564611618">FPU_MVFR0_A_SIMD_registers_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga118f13f9562805356e92b5ad52573021">FPU_MVFR0_A_SIMD_registers_Msk</link>&#160;&#160;&#160;(0xFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa1de44af3e3162c8c176a57564611618">FPU_MVFR0_A_SIMD_registers_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga68c53771f02f4c73122a7b40796549cc">FPU_MVFR1_FP_fused_MAC_Pos</link>&#160;&#160;&#160;28U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf5129ab18948ff573a1ab29f0be47bc2">FPU_MVFR1_FP_fused_MAC_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga68c53771f02f4c73122a7b40796549cc">FPU_MVFR1_FP_fused_MAC_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga02ceac0abcbdc8670633056bec005bfd">FPU_MVFR1_FP_HPFP_Pos</link>&#160;&#160;&#160;24U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gafe29dd327ed3b723b3f01759568e116d">FPU_MVFR1_FP_HPFP_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga02ceac0abcbdc8670633056bec005bfd">FPU_MVFR1_FP_HPFP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae34d7ce42e50e2f1ea3e654fd3ba690a">FPU_MVFR1_D_NaN_mode_Pos</link>&#160;&#160;&#160;4U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad6af7c4632dba5a417307d456fe9b8a7">FPU_MVFR1_D_NaN_mode_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae34d7ce42e50e2f1ea3e654fd3ba690a">FPU_MVFR1_D_NaN_mode_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7faa5bfa85036f8511793234cbbc2409">FPU_MVFR1_FtZ_mode_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac566bde39a7afcceffbb21d830c269c1">FPU_MVFR1_FtZ_mode_Msk</link>&#160;&#160;&#160;(0xFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7faa5bfa85036f8511793234cbbc2409">FPU_MVFR1_FtZ_mode_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab4637d3ad5f0110b806f0de22471f8e3">FPU_MVFR2_FPMisc_Pos</link>&#160;&#160;&#160;4U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga896448d6f41eab9971050e8a1820839b">FPU_MVFR2_FPMisc_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab4637d3ad5f0110b806f0de22471f8e3">FPU_MVFR2_FPMisc_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4228a923ddf665f868e56b4b9e9bff7b">FPU_FPCCR_ASPEN_Pos</link>&#160;&#160;&#160;31U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga309886ff6bbd25cb13c061c6683c6c0c">FPU_FPCCR_ASPEN_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4228a923ddf665f868e56b4b9e9bff7b">FPU_FPCCR_ASPEN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac7d70e051fe759ad8fed83bf5b5aebc1">FPU_FPCCR_LSPEN_Pos</link>&#160;&#160;&#160;30U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf4ab19de45df6522dd882bc116f938e9">FPU_FPCCR_LSPEN_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac7d70e051fe759ad8fed83bf5b5aebc1">FPU_FPCCR_LSPEN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae0a4effc79209d821ded517c2be326ba">FPU_FPCCR_MONRDY_Pos</link>&#160;&#160;&#160;8U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga42067729a887081cf56b8fe1029be7a1">FPU_FPCCR_MONRDY_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae0a4effc79209d821ded517c2be326ba">FPU_FPCCR_MONRDY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6d633920f92c3ce4133d769701619b17">FPU_FPCCR_BFRDY_Pos</link>&#160;&#160;&#160;6U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad349eb1323d8399d54a04c0bfd520cb2">FPU_FPCCR_BFRDY_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6d633920f92c3ce4133d769701619b17">FPU_FPCCR_BFRDY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaccdb481211629f9440431439231187f1">FPU_FPCCR_MMRDY_Pos</link>&#160;&#160;&#160;5U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gadedfaec9fdd07261573e823a4dcfb5c4">FPU_FPCCR_MMRDY_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaccdb481211629f9440431439231187f1">FPU_FPCCR_MMRDY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab12733991487acc2da41ca300fe36fb6">FPU_FPCCR_HFRDY_Pos</link>&#160;&#160;&#160;4U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf4beaa279abff34828344bd594fff8a1">FPU_FPCCR_HFRDY_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab12733991487acc2da41ca300fe36fb6">FPU_FPCCR_HFRDY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga0937d64c42374200af44b22e5b49fd26">FPU_FPCCR_THREAD_Pos</link>&#160;&#160;&#160;3U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8d18cd88336d63d4b1810383aa8da700">FPU_FPCCR_THREAD_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga0937d64c42374200af44b22e5b49fd26">FPU_FPCCR_THREAD_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaea663104375ce6be15470e3db294c92d">FPU_FPCCR_USER_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2eb70427eeaa7344196219cf5a8620a4">FPU_FPCCR_USER_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaea663104375ce6be15470e3db294c92d">FPU_FPCCR_USER_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga803bf3f6d15b04deaad0801bee5b35ed">FPU_FPCCR_LSPACT_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga86e7c2fa52ba65c3b535dfa33f2586eb">FPU_FPCCR_LSPACT_Msk</link>&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga803bf3f6d15b04deaad0801bee5b35ed">FPU_FPCCR_LSPACT_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf45377b7e45be8517ddbcf2028b80ae7">FPU_FPCAR_ADDRESS_Pos</link>&#160;&#160;&#160;3U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga517d89370c81325c5387b9c3085ac554">FPU_FPCAR_ADDRESS_Msk</link>&#160;&#160;&#160;(0x1FFFFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf45377b7e45be8517ddbcf2028b80ae7">FPU_FPCAR_ADDRESS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga138f54bc002629ab3e4de814c58abb29">FPU_FPDSCR_AHP_Pos</link>&#160;&#160;&#160;26U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab2789cebebda5fda8c4e9d87e24f32be">FPU_FPDSCR_AHP_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga138f54bc002629ab3e4de814c58abb29">FPU_FPDSCR_AHP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga41776b80fa450ef2ea6d3fee89aa35f2">FPU_FPDSCR_DN_Pos</link>&#160;&#160;&#160;25U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga40c2d4a297ca2ceffe174703a4ad17f6">FPU_FPDSCR_DN_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga41776b80fa450ef2ea6d3fee89aa35f2">FPU_FPDSCR_DN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab3c2fc96e312ba47b902d5f80d9b8575">FPU_FPDSCR_FZ_Pos</link>&#160;&#160;&#160;24U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaae7d901442d4af97c6d22939cffc8ad9">FPU_FPDSCR_FZ_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab3c2fc96e312ba47b902d5f80d9b8575">FPU_FPDSCR_FZ_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7aeedf36be8f170dd3e276028e8e29ed">FPU_FPDSCR_RMode_Pos</link>&#160;&#160;&#160;22U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga449beb50211f8e97df6b2640c82c4741">FPU_FPDSCR_RMode_Msk</link>&#160;&#160;&#160;(3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7aeedf36be8f170dd3e276028e8e29ed">FPU_FPDSCR_RMode_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1ebcc9076f08013f0ea814540df03e82">FPU_MVFR0_FP_rounding_modes_Pos</link>&#160;&#160;&#160;28U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae6dc9339ac72227d5d54360bb9fbef1b">FPU_MVFR0_FP_rounding_modes_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1ebcc9076f08013f0ea814540df03e82">FPU_MVFR0_FP_rounding_modes_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gabbf83a918536ebf10889cee71a0404c7">FPU_MVFR0_Short_vectors_Pos</link>&#160;&#160;&#160;24U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gabf261a72023fdfc64f32c6b21d55c5b9">FPU_MVFR0_Short_vectors_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gabbf83a918536ebf10889cee71a0404c7">FPU_MVFR0_Short_vectors_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga176c85453ba03257bf263adec05f7344">FPU_MVFR0_Square_root_Pos</link>&#160;&#160;&#160;20U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3ec0bfec1640bdaf9dff027f275b446d">FPU_MVFR0_Square_root_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga176c85453ba03257bf263adec05f7344">FPU_MVFR0_Square_root_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga167be203091e6cc7d00ad40ca48c4396">FPU_MVFR0_Divide_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaeb7370768c6cdf06f8a15c86c6102ed2">FPU_MVFR0_Divide_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga167be203091e6cc7d00ad40ca48c4396">FPU_MVFR0_Divide_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga5c0715c41c4470f8bb0b6dcd34707f1c">FPU_MVFR0_FP_excep_trapping_Pos</link>&#160;&#160;&#160;12U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga29bbddd679e821e050699fda23e6c85e">FPU_MVFR0_FP_excep_trapping_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga5c0715c41c4470f8bb0b6dcd34707f1c">FPU_MVFR0_FP_excep_trapping_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga461e26147be0c39402a78cb6249e8f84">FPU_MVFR0_Double_precision_Pos</link>&#160;&#160;&#160;8U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3f2c8c6c759ffe70f548a165602ea901">FPU_MVFR0_Double_precision_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga461e26147be0c39402a78cb6249e8f84">FPU_MVFR0_Double_precision_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1b4e9fe31992b1495c7a158747d42571">FPU_MVFR0_Single_precision_Pos</link>&#160;&#160;&#160;4U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga95008f205c9d25e4ffebdbdc50d5ae44">FPU_MVFR0_Single_precision_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1b4e9fe31992b1495c7a158747d42571">FPU_MVFR0_Single_precision_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa1de44af3e3162c8c176a57564611618">FPU_MVFR0_A_SIMD_registers_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga118f13f9562805356e92b5ad52573021">FPU_MVFR0_A_SIMD_registers_Msk</link>&#160;&#160;&#160;(0xFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa1de44af3e3162c8c176a57564611618">FPU_MVFR0_A_SIMD_registers_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga68c53771f02f4c73122a7b40796549cc">FPU_MVFR1_FP_fused_MAC_Pos</link>&#160;&#160;&#160;28U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf5129ab18948ff573a1ab29f0be47bc2">FPU_MVFR1_FP_fused_MAC_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga68c53771f02f4c73122a7b40796549cc">FPU_MVFR1_FP_fused_MAC_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga02ceac0abcbdc8670633056bec005bfd">FPU_MVFR1_FP_HPFP_Pos</link>&#160;&#160;&#160;24U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gafe29dd327ed3b723b3f01759568e116d">FPU_MVFR1_FP_HPFP_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga02ceac0abcbdc8670633056bec005bfd">FPU_MVFR1_FP_HPFP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae34d7ce42e50e2f1ea3e654fd3ba690a">FPU_MVFR1_D_NaN_mode_Pos</link>&#160;&#160;&#160;4U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad6af7c4632dba5a417307d456fe9b8a7">FPU_MVFR1_D_NaN_mode_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae34d7ce42e50e2f1ea3e654fd3ba690a">FPU_MVFR1_D_NaN_mode_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7faa5bfa85036f8511793234cbbc2409">FPU_MVFR1_FtZ_mode_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac566bde39a7afcceffbb21d830c269c1">FPU_MVFR1_FtZ_mode_Msk</link>&#160;&#160;&#160;(0xFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7faa5bfa85036f8511793234cbbc2409">FPU_MVFR1_FtZ_mode_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4228a923ddf665f868e56b4b9e9bff7b">FPU_FPCCR_ASPEN_Pos</link>&#160;&#160;&#160;31U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga309886ff6bbd25cb13c061c6683c6c0c">FPU_FPCCR_ASPEN_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4228a923ddf665f868e56b4b9e9bff7b">FPU_FPCCR_ASPEN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac7d70e051fe759ad8fed83bf5b5aebc1">FPU_FPCCR_LSPEN_Pos</link>&#160;&#160;&#160;30U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf4ab19de45df6522dd882bc116f938e9">FPU_FPCCR_LSPEN_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac7d70e051fe759ad8fed83bf5b5aebc1">FPU_FPCCR_LSPEN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga705368bf3c52b5bb4edfbcb3e2631e1c">FPU_FPCCR_LSPENS_Pos</link>&#160;&#160;&#160;29U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga73afcf0fe09c69e9625e11035cabb1c0">FPU_FPCCR_LSPENS_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga705368bf3c52b5bb4edfbcb3e2631e1c">FPU_FPCCR_LSPENS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga0b97b2fdac794f4fddab1e4342e0c104">FPU_FPCCR_CLRONRET_Pos</link>&#160;&#160;&#160;28U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gadedc12ec237657721a613c6f47abed6f">FPU_FPCCR_CLRONRET_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga0b97b2fdac794f4fddab1e4342e0c104">FPU_FPCCR_CLRONRET_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gabb18ccf9d1b0a4bef3b0823f18eb96ba">FPU_FPCCR_CLRONRETS_Pos</link>&#160;&#160;&#160;27U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga103d932807c15250d96711952878eeb2">FPU_FPCCR_CLRONRETS_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gabb18ccf9d1b0a4bef3b0823f18eb96ba">FPU_FPCCR_CLRONRETS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga624474f408fde177df519460775a74a1">FPU_FPCCR_TS_Pos</link>&#160;&#160;&#160;26U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1377a5dfb4b9c6b18e379ac15e0dc23e">FPU_FPCCR_TS_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga624474f408fde177df519460775a74a1">FPU_FPCCR_TS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac48b42e143b93411977dcb9086a5e4e4">FPU_FPCCR_UFRDY_Pos</link>&#160;&#160;&#160;10U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga97c610927aab580cac3fb166f080b6a6">FPU_FPCCR_UFRDY_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac48b42e143b93411977dcb9086a5e4e4">FPU_FPCCR_UFRDY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac90e551e3cfda27c089bf381acba5aa0">FPU_FPCCR_SPLIMVIOL_Pos</link>&#160;&#160;&#160;9U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa5e511cae62f922a9a91af0972f7a5e6">FPU_FPCCR_SPLIMVIOL_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac90e551e3cfda27c089bf381acba5aa0">FPU_FPCCR_SPLIMVIOL_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae0a4effc79209d821ded517c2be326ba">FPU_FPCCR_MONRDY_Pos</link>&#160;&#160;&#160;8U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga42067729a887081cf56b8fe1029be7a1">FPU_FPCCR_MONRDY_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae0a4effc79209d821ded517c2be326ba">FPU_FPCCR_MONRDY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga571354f040a9372c0ad0cb87e296ea7d">FPU_FPCCR_SFRDY_Pos</link>&#160;&#160;&#160;7U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga419a1e5609bbedf94f518c72214bddbc">FPU_FPCCR_SFRDY_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga571354f040a9372c0ad0cb87e296ea7d">FPU_FPCCR_SFRDY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6d633920f92c3ce4133d769701619b17">FPU_FPCCR_BFRDY_Pos</link>&#160;&#160;&#160;6U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad349eb1323d8399d54a04c0bfd520cb2">FPU_FPCCR_BFRDY_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6d633920f92c3ce4133d769701619b17">FPU_FPCCR_BFRDY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaccdb481211629f9440431439231187f1">FPU_FPCCR_MMRDY_Pos</link>&#160;&#160;&#160;5U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gadedfaec9fdd07261573e823a4dcfb5c4">FPU_FPCCR_MMRDY_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaccdb481211629f9440431439231187f1">FPU_FPCCR_MMRDY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab12733991487acc2da41ca300fe36fb6">FPU_FPCCR_HFRDY_Pos</link>&#160;&#160;&#160;4U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf4beaa279abff34828344bd594fff8a1">FPU_FPCCR_HFRDY_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab12733991487acc2da41ca300fe36fb6">FPU_FPCCR_HFRDY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga0937d64c42374200af44b22e5b49fd26">FPU_FPCCR_THREAD_Pos</link>&#160;&#160;&#160;3U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8d18cd88336d63d4b1810383aa8da700">FPU_FPCCR_THREAD_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga0937d64c42374200af44b22e5b49fd26">FPU_FPCCR_THREAD_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4123d3881e5342251f559cec19e23b4e">FPU_FPCCR_S_Pos</link>&#160;&#160;&#160;2U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga47d3d3b29514c7d7581cfcc304368cea">FPU_FPCCR_S_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4123d3881e5342251f559cec19e23b4e">FPU_FPCCR_S_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaea663104375ce6be15470e3db294c92d">FPU_FPCCR_USER_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2eb70427eeaa7344196219cf5a8620a4">FPU_FPCCR_USER_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaea663104375ce6be15470e3db294c92d">FPU_FPCCR_USER_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga803bf3f6d15b04deaad0801bee5b35ed">FPU_FPCCR_LSPACT_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga86e7c2fa52ba65c3b535dfa33f2586eb">FPU_FPCCR_LSPACT_Msk</link>&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga803bf3f6d15b04deaad0801bee5b35ed">FPU_FPCCR_LSPACT_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf45377b7e45be8517ddbcf2028b80ae7">FPU_FPCAR_ADDRESS_Pos</link>&#160;&#160;&#160;3U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga517d89370c81325c5387b9c3085ac554">FPU_FPCAR_ADDRESS_Msk</link>&#160;&#160;&#160;(0x1FFFFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf45377b7e45be8517ddbcf2028b80ae7">FPU_FPCAR_ADDRESS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga138f54bc002629ab3e4de814c58abb29">FPU_FPDSCR_AHP_Pos</link>&#160;&#160;&#160;26U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab2789cebebda5fda8c4e9d87e24f32be">FPU_FPDSCR_AHP_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga138f54bc002629ab3e4de814c58abb29">FPU_FPDSCR_AHP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga41776b80fa450ef2ea6d3fee89aa35f2">FPU_FPDSCR_DN_Pos</link>&#160;&#160;&#160;25U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga40c2d4a297ca2ceffe174703a4ad17f6">FPU_FPDSCR_DN_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga41776b80fa450ef2ea6d3fee89aa35f2">FPU_FPDSCR_DN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab3c2fc96e312ba47b902d5f80d9b8575">FPU_FPDSCR_FZ_Pos</link>&#160;&#160;&#160;24U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaae7d901442d4af97c6d22939cffc8ad9">FPU_FPDSCR_FZ_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab3c2fc96e312ba47b902d5f80d9b8575">FPU_FPDSCR_FZ_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7aeedf36be8f170dd3e276028e8e29ed">FPU_FPDSCR_RMode_Pos</link>&#160;&#160;&#160;22U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga449beb50211f8e97df6b2640c82c4741">FPU_FPDSCR_RMode_Msk</link>&#160;&#160;&#160;(3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7aeedf36be8f170dd3e276028e8e29ed">FPU_FPDSCR_RMode_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab4637d3ad5f0110b806f0de22471f8e3">FPU_MVFR2_FPMisc_Pos</link>&#160;&#160;&#160;4U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga896448d6f41eab9971050e8a1820839b">FPU_MVFR2_FPMisc_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab4637d3ad5f0110b806f0de22471f8e3">FPU_MVFR2_FPMisc_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4228a923ddf665f868e56b4b9e9bff7b">FPU_FPCCR_ASPEN_Pos</link>&#160;&#160;&#160;31U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga309886ff6bbd25cb13c061c6683c6c0c">FPU_FPCCR_ASPEN_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4228a923ddf665f868e56b4b9e9bff7b">FPU_FPCCR_ASPEN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac7d70e051fe759ad8fed83bf5b5aebc1">FPU_FPCCR_LSPEN_Pos</link>&#160;&#160;&#160;30U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf4ab19de45df6522dd882bc116f938e9">FPU_FPCCR_LSPEN_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac7d70e051fe759ad8fed83bf5b5aebc1">FPU_FPCCR_LSPEN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae0a4effc79209d821ded517c2be326ba">FPU_FPCCR_MONRDY_Pos</link>&#160;&#160;&#160;8U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga42067729a887081cf56b8fe1029be7a1">FPU_FPCCR_MONRDY_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae0a4effc79209d821ded517c2be326ba">FPU_FPCCR_MONRDY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6d633920f92c3ce4133d769701619b17">FPU_FPCCR_BFRDY_Pos</link>&#160;&#160;&#160;6U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad349eb1323d8399d54a04c0bfd520cb2">FPU_FPCCR_BFRDY_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6d633920f92c3ce4133d769701619b17">FPU_FPCCR_BFRDY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaccdb481211629f9440431439231187f1">FPU_FPCCR_MMRDY_Pos</link>&#160;&#160;&#160;5U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gadedfaec9fdd07261573e823a4dcfb5c4">FPU_FPCCR_MMRDY_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaccdb481211629f9440431439231187f1">FPU_FPCCR_MMRDY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab12733991487acc2da41ca300fe36fb6">FPU_FPCCR_HFRDY_Pos</link>&#160;&#160;&#160;4U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf4beaa279abff34828344bd594fff8a1">FPU_FPCCR_HFRDY_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab12733991487acc2da41ca300fe36fb6">FPU_FPCCR_HFRDY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga0937d64c42374200af44b22e5b49fd26">FPU_FPCCR_THREAD_Pos</link>&#160;&#160;&#160;3U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8d18cd88336d63d4b1810383aa8da700">FPU_FPCCR_THREAD_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga0937d64c42374200af44b22e5b49fd26">FPU_FPCCR_THREAD_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaea663104375ce6be15470e3db294c92d">FPU_FPCCR_USER_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2eb70427eeaa7344196219cf5a8620a4">FPU_FPCCR_USER_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaea663104375ce6be15470e3db294c92d">FPU_FPCCR_USER_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga803bf3f6d15b04deaad0801bee5b35ed">FPU_FPCCR_LSPACT_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga86e7c2fa52ba65c3b535dfa33f2586eb">FPU_FPCCR_LSPACT_Msk</link>&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga803bf3f6d15b04deaad0801bee5b35ed">FPU_FPCCR_LSPACT_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf45377b7e45be8517ddbcf2028b80ae7">FPU_FPCAR_ADDRESS_Pos</link>&#160;&#160;&#160;3U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga517d89370c81325c5387b9c3085ac554">FPU_FPCAR_ADDRESS_Msk</link>&#160;&#160;&#160;(0x1FFFFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf45377b7e45be8517ddbcf2028b80ae7">FPU_FPCAR_ADDRESS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga138f54bc002629ab3e4de814c58abb29">FPU_FPDSCR_AHP_Pos</link>&#160;&#160;&#160;26U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab2789cebebda5fda8c4e9d87e24f32be">FPU_FPDSCR_AHP_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga138f54bc002629ab3e4de814c58abb29">FPU_FPDSCR_AHP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga41776b80fa450ef2ea6d3fee89aa35f2">FPU_FPDSCR_DN_Pos</link>&#160;&#160;&#160;25U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga40c2d4a297ca2ceffe174703a4ad17f6">FPU_FPDSCR_DN_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga41776b80fa450ef2ea6d3fee89aa35f2">FPU_FPDSCR_DN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab3c2fc96e312ba47b902d5f80d9b8575">FPU_FPDSCR_FZ_Pos</link>&#160;&#160;&#160;24U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaae7d901442d4af97c6d22939cffc8ad9">FPU_FPDSCR_FZ_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab3c2fc96e312ba47b902d5f80d9b8575">FPU_FPDSCR_FZ_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7aeedf36be8f170dd3e276028e8e29ed">FPU_FPDSCR_RMode_Pos</link>&#160;&#160;&#160;22U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga449beb50211f8e97df6b2640c82c4741">FPU_FPDSCR_RMode_Msk</link>&#160;&#160;&#160;(3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7aeedf36be8f170dd3e276028e8e29ed">FPU_FPDSCR_RMode_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1ebcc9076f08013f0ea814540df03e82">FPU_MVFR0_FP_rounding_modes_Pos</link>&#160;&#160;&#160;28U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae6dc9339ac72227d5d54360bb9fbef1b">FPU_MVFR0_FP_rounding_modes_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1ebcc9076f08013f0ea814540df03e82">FPU_MVFR0_FP_rounding_modes_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gabbf83a918536ebf10889cee71a0404c7">FPU_MVFR0_Short_vectors_Pos</link>&#160;&#160;&#160;24U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gabf261a72023fdfc64f32c6b21d55c5b9">FPU_MVFR0_Short_vectors_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gabbf83a918536ebf10889cee71a0404c7">FPU_MVFR0_Short_vectors_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga176c85453ba03257bf263adec05f7344">FPU_MVFR0_Square_root_Pos</link>&#160;&#160;&#160;20U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3ec0bfec1640bdaf9dff027f275b446d">FPU_MVFR0_Square_root_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga176c85453ba03257bf263adec05f7344">FPU_MVFR0_Square_root_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga167be203091e6cc7d00ad40ca48c4396">FPU_MVFR0_Divide_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaeb7370768c6cdf06f8a15c86c6102ed2">FPU_MVFR0_Divide_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga167be203091e6cc7d00ad40ca48c4396">FPU_MVFR0_Divide_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga5c0715c41c4470f8bb0b6dcd34707f1c">FPU_MVFR0_FP_excep_trapping_Pos</link>&#160;&#160;&#160;12U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga29bbddd679e821e050699fda23e6c85e">FPU_MVFR0_FP_excep_trapping_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga5c0715c41c4470f8bb0b6dcd34707f1c">FPU_MVFR0_FP_excep_trapping_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga461e26147be0c39402a78cb6249e8f84">FPU_MVFR0_Double_precision_Pos</link>&#160;&#160;&#160;8U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3f2c8c6c759ffe70f548a165602ea901">FPU_MVFR0_Double_precision_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga461e26147be0c39402a78cb6249e8f84">FPU_MVFR0_Double_precision_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1b4e9fe31992b1495c7a158747d42571">FPU_MVFR0_Single_precision_Pos</link>&#160;&#160;&#160;4U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga95008f205c9d25e4ffebdbdc50d5ae44">FPU_MVFR0_Single_precision_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1b4e9fe31992b1495c7a158747d42571">FPU_MVFR0_Single_precision_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa1de44af3e3162c8c176a57564611618">FPU_MVFR0_A_SIMD_registers_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga118f13f9562805356e92b5ad52573021">FPU_MVFR0_A_SIMD_registers_Msk</link>&#160;&#160;&#160;(0xFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa1de44af3e3162c8c176a57564611618">FPU_MVFR0_A_SIMD_registers_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga68c53771f02f4c73122a7b40796549cc">FPU_MVFR1_FP_fused_MAC_Pos</link>&#160;&#160;&#160;28U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf5129ab18948ff573a1ab29f0be47bc2">FPU_MVFR1_FP_fused_MAC_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga68c53771f02f4c73122a7b40796549cc">FPU_MVFR1_FP_fused_MAC_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga02ceac0abcbdc8670633056bec005bfd">FPU_MVFR1_FP_HPFP_Pos</link>&#160;&#160;&#160;24U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gafe29dd327ed3b723b3f01759568e116d">FPU_MVFR1_FP_HPFP_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga02ceac0abcbdc8670633056bec005bfd">FPU_MVFR1_FP_HPFP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae34d7ce42e50e2f1ea3e654fd3ba690a">FPU_MVFR1_D_NaN_mode_Pos</link>&#160;&#160;&#160;4U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad6af7c4632dba5a417307d456fe9b8a7">FPU_MVFR1_D_NaN_mode_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae34d7ce42e50e2f1ea3e654fd3ba690a">FPU_MVFR1_D_NaN_mode_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7faa5bfa85036f8511793234cbbc2409">FPU_MVFR1_FtZ_mode_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac566bde39a7afcceffbb21d830c269c1">FPU_MVFR1_FtZ_mode_Msk</link>&#160;&#160;&#160;(0xFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7faa5bfa85036f8511793234cbbc2409">FPU_MVFR1_FtZ_mode_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4228a923ddf665f868e56b4b9e9bff7b">FPU_FPCCR_ASPEN_Pos</link>&#160;&#160;&#160;31U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga309886ff6bbd25cb13c061c6683c6c0c">FPU_FPCCR_ASPEN_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4228a923ddf665f868e56b4b9e9bff7b">FPU_FPCCR_ASPEN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac7d70e051fe759ad8fed83bf5b5aebc1">FPU_FPCCR_LSPEN_Pos</link>&#160;&#160;&#160;30U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf4ab19de45df6522dd882bc116f938e9">FPU_FPCCR_LSPEN_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac7d70e051fe759ad8fed83bf5b5aebc1">FPU_FPCCR_LSPEN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga705368bf3c52b5bb4edfbcb3e2631e1c">FPU_FPCCR_LSPENS_Pos</link>&#160;&#160;&#160;29U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga73afcf0fe09c69e9625e11035cabb1c0">FPU_FPCCR_LSPENS_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga705368bf3c52b5bb4edfbcb3e2631e1c">FPU_FPCCR_LSPENS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga0b97b2fdac794f4fddab1e4342e0c104">FPU_FPCCR_CLRONRET_Pos</link>&#160;&#160;&#160;28U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gadedc12ec237657721a613c6f47abed6f">FPU_FPCCR_CLRONRET_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga0b97b2fdac794f4fddab1e4342e0c104">FPU_FPCCR_CLRONRET_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gabb18ccf9d1b0a4bef3b0823f18eb96ba">FPU_FPCCR_CLRONRETS_Pos</link>&#160;&#160;&#160;27U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga103d932807c15250d96711952878eeb2">FPU_FPCCR_CLRONRETS_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gabb18ccf9d1b0a4bef3b0823f18eb96ba">FPU_FPCCR_CLRONRETS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga624474f408fde177df519460775a74a1">FPU_FPCCR_TS_Pos</link>&#160;&#160;&#160;26U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1377a5dfb4b9c6b18e379ac15e0dc23e">FPU_FPCCR_TS_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga624474f408fde177df519460775a74a1">FPU_FPCCR_TS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac48b42e143b93411977dcb9086a5e4e4">FPU_FPCCR_UFRDY_Pos</link>&#160;&#160;&#160;10U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga97c610927aab580cac3fb166f080b6a6">FPU_FPCCR_UFRDY_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac48b42e143b93411977dcb9086a5e4e4">FPU_FPCCR_UFRDY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac90e551e3cfda27c089bf381acba5aa0">FPU_FPCCR_SPLIMVIOL_Pos</link>&#160;&#160;&#160;9U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa5e511cae62f922a9a91af0972f7a5e6">FPU_FPCCR_SPLIMVIOL_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac90e551e3cfda27c089bf381acba5aa0">FPU_FPCCR_SPLIMVIOL_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae0a4effc79209d821ded517c2be326ba">FPU_FPCCR_MONRDY_Pos</link>&#160;&#160;&#160;8U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga42067729a887081cf56b8fe1029be7a1">FPU_FPCCR_MONRDY_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae0a4effc79209d821ded517c2be326ba">FPU_FPCCR_MONRDY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga571354f040a9372c0ad0cb87e296ea7d">FPU_FPCCR_SFRDY_Pos</link>&#160;&#160;&#160;7U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga419a1e5609bbedf94f518c72214bddbc">FPU_FPCCR_SFRDY_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga571354f040a9372c0ad0cb87e296ea7d">FPU_FPCCR_SFRDY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6d633920f92c3ce4133d769701619b17">FPU_FPCCR_BFRDY_Pos</link>&#160;&#160;&#160;6U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad349eb1323d8399d54a04c0bfd520cb2">FPU_FPCCR_BFRDY_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6d633920f92c3ce4133d769701619b17">FPU_FPCCR_BFRDY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaccdb481211629f9440431439231187f1">FPU_FPCCR_MMRDY_Pos</link>&#160;&#160;&#160;5U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gadedfaec9fdd07261573e823a4dcfb5c4">FPU_FPCCR_MMRDY_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaccdb481211629f9440431439231187f1">FPU_FPCCR_MMRDY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab12733991487acc2da41ca300fe36fb6">FPU_FPCCR_HFRDY_Pos</link>&#160;&#160;&#160;4U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf4beaa279abff34828344bd594fff8a1">FPU_FPCCR_HFRDY_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab12733991487acc2da41ca300fe36fb6">FPU_FPCCR_HFRDY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga0937d64c42374200af44b22e5b49fd26">FPU_FPCCR_THREAD_Pos</link>&#160;&#160;&#160;3U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8d18cd88336d63d4b1810383aa8da700">FPU_FPCCR_THREAD_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga0937d64c42374200af44b22e5b49fd26">FPU_FPCCR_THREAD_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4123d3881e5342251f559cec19e23b4e">FPU_FPCCR_S_Pos</link>&#160;&#160;&#160;2U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga47d3d3b29514c7d7581cfcc304368cea">FPU_FPCCR_S_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4123d3881e5342251f559cec19e23b4e">FPU_FPCCR_S_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaea663104375ce6be15470e3db294c92d">FPU_FPCCR_USER_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2eb70427eeaa7344196219cf5a8620a4">FPU_FPCCR_USER_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaea663104375ce6be15470e3db294c92d">FPU_FPCCR_USER_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga803bf3f6d15b04deaad0801bee5b35ed">FPU_FPCCR_LSPACT_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga86e7c2fa52ba65c3b535dfa33f2586eb">FPU_FPCCR_LSPACT_Msk</link>&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga803bf3f6d15b04deaad0801bee5b35ed">FPU_FPCCR_LSPACT_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf45377b7e45be8517ddbcf2028b80ae7">FPU_FPCAR_ADDRESS_Pos</link>&#160;&#160;&#160;3U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga517d89370c81325c5387b9c3085ac554">FPU_FPCAR_ADDRESS_Msk</link>&#160;&#160;&#160;(0x1FFFFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf45377b7e45be8517ddbcf2028b80ae7">FPU_FPCAR_ADDRESS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga138f54bc002629ab3e4de814c58abb29">FPU_FPDSCR_AHP_Pos</link>&#160;&#160;&#160;26U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab2789cebebda5fda8c4e9d87e24f32be">FPU_FPDSCR_AHP_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga138f54bc002629ab3e4de814c58abb29">FPU_FPDSCR_AHP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga41776b80fa450ef2ea6d3fee89aa35f2">FPU_FPDSCR_DN_Pos</link>&#160;&#160;&#160;25U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga40c2d4a297ca2ceffe174703a4ad17f6">FPU_FPDSCR_DN_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga41776b80fa450ef2ea6d3fee89aa35f2">FPU_FPDSCR_DN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab3c2fc96e312ba47b902d5f80d9b8575">FPU_FPDSCR_FZ_Pos</link>&#160;&#160;&#160;24U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaae7d901442d4af97c6d22939cffc8ad9">FPU_FPDSCR_FZ_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab3c2fc96e312ba47b902d5f80d9b8575">FPU_FPDSCR_FZ_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7aeedf36be8f170dd3e276028e8e29ed">FPU_FPDSCR_RMode_Pos</link>&#160;&#160;&#160;22U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga449beb50211f8e97df6b2640c82c4741">FPU_FPDSCR_RMode_Msk</link>&#160;&#160;&#160;(3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7aeedf36be8f170dd3e276028e8e29ed">FPU_FPDSCR_RMode_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab4637d3ad5f0110b806f0de22471f8e3">FPU_MVFR2_FPMisc_Pos</link>&#160;&#160;&#160;4U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga896448d6f41eab9971050e8a1820839b">FPU_MVFR2_FPMisc_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab4637d3ad5f0110b806f0de22471f8e3">FPU_MVFR2_FPMisc_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4228a923ddf665f868e56b4b9e9bff7b">FPU_FPCCR_ASPEN_Pos</link>&#160;&#160;&#160;31U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga309886ff6bbd25cb13c061c6683c6c0c">FPU_FPCCR_ASPEN_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4228a923ddf665f868e56b4b9e9bff7b">FPU_FPCCR_ASPEN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac7d70e051fe759ad8fed83bf5b5aebc1">FPU_FPCCR_LSPEN_Pos</link>&#160;&#160;&#160;30U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf4ab19de45df6522dd882bc116f938e9">FPU_FPCCR_LSPEN_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac7d70e051fe759ad8fed83bf5b5aebc1">FPU_FPCCR_LSPEN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga705368bf3c52b5bb4edfbcb3e2631e1c">FPU_FPCCR_LSPENS_Pos</link>&#160;&#160;&#160;29U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga73afcf0fe09c69e9625e11035cabb1c0">FPU_FPCCR_LSPENS_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga705368bf3c52b5bb4edfbcb3e2631e1c">FPU_FPCCR_LSPENS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga0b97b2fdac794f4fddab1e4342e0c104">FPU_FPCCR_CLRONRET_Pos</link>&#160;&#160;&#160;28U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gadedc12ec237657721a613c6f47abed6f">FPU_FPCCR_CLRONRET_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga0b97b2fdac794f4fddab1e4342e0c104">FPU_FPCCR_CLRONRET_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gabb18ccf9d1b0a4bef3b0823f18eb96ba">FPU_FPCCR_CLRONRETS_Pos</link>&#160;&#160;&#160;27U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga103d932807c15250d96711952878eeb2">FPU_FPCCR_CLRONRETS_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gabb18ccf9d1b0a4bef3b0823f18eb96ba">FPU_FPCCR_CLRONRETS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga624474f408fde177df519460775a74a1">FPU_FPCCR_TS_Pos</link>&#160;&#160;&#160;26U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1377a5dfb4b9c6b18e379ac15e0dc23e">FPU_FPCCR_TS_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga624474f408fde177df519460775a74a1">FPU_FPCCR_TS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac48b42e143b93411977dcb9086a5e4e4">FPU_FPCCR_UFRDY_Pos</link>&#160;&#160;&#160;10U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga97c610927aab580cac3fb166f080b6a6">FPU_FPCCR_UFRDY_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac48b42e143b93411977dcb9086a5e4e4">FPU_FPCCR_UFRDY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac90e551e3cfda27c089bf381acba5aa0">FPU_FPCCR_SPLIMVIOL_Pos</link>&#160;&#160;&#160;9U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa5e511cae62f922a9a91af0972f7a5e6">FPU_FPCCR_SPLIMVIOL_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac90e551e3cfda27c089bf381acba5aa0">FPU_FPCCR_SPLIMVIOL_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae0a4effc79209d821ded517c2be326ba">FPU_FPCCR_MONRDY_Pos</link>&#160;&#160;&#160;8U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga42067729a887081cf56b8fe1029be7a1">FPU_FPCCR_MONRDY_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae0a4effc79209d821ded517c2be326ba">FPU_FPCCR_MONRDY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga571354f040a9372c0ad0cb87e296ea7d">FPU_FPCCR_SFRDY_Pos</link>&#160;&#160;&#160;7U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga419a1e5609bbedf94f518c72214bddbc">FPU_FPCCR_SFRDY_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga571354f040a9372c0ad0cb87e296ea7d">FPU_FPCCR_SFRDY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6d633920f92c3ce4133d769701619b17">FPU_FPCCR_BFRDY_Pos</link>&#160;&#160;&#160;6U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad349eb1323d8399d54a04c0bfd520cb2">FPU_FPCCR_BFRDY_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6d633920f92c3ce4133d769701619b17">FPU_FPCCR_BFRDY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaccdb481211629f9440431439231187f1">FPU_FPCCR_MMRDY_Pos</link>&#160;&#160;&#160;5U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gadedfaec9fdd07261573e823a4dcfb5c4">FPU_FPCCR_MMRDY_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaccdb481211629f9440431439231187f1">FPU_FPCCR_MMRDY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab12733991487acc2da41ca300fe36fb6">FPU_FPCCR_HFRDY_Pos</link>&#160;&#160;&#160;4U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf4beaa279abff34828344bd594fff8a1">FPU_FPCCR_HFRDY_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab12733991487acc2da41ca300fe36fb6">FPU_FPCCR_HFRDY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga0937d64c42374200af44b22e5b49fd26">FPU_FPCCR_THREAD_Pos</link>&#160;&#160;&#160;3U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8d18cd88336d63d4b1810383aa8da700">FPU_FPCCR_THREAD_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga0937d64c42374200af44b22e5b49fd26">FPU_FPCCR_THREAD_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4123d3881e5342251f559cec19e23b4e">FPU_FPCCR_S_Pos</link>&#160;&#160;&#160;2U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga47d3d3b29514c7d7581cfcc304368cea">FPU_FPCCR_S_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4123d3881e5342251f559cec19e23b4e">FPU_FPCCR_S_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaea663104375ce6be15470e3db294c92d">FPU_FPCCR_USER_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2eb70427eeaa7344196219cf5a8620a4">FPU_FPCCR_USER_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaea663104375ce6be15470e3db294c92d">FPU_FPCCR_USER_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga803bf3f6d15b04deaad0801bee5b35ed">FPU_FPCCR_LSPACT_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga86e7c2fa52ba65c3b535dfa33f2586eb">FPU_FPCCR_LSPACT_Msk</link>&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga803bf3f6d15b04deaad0801bee5b35ed">FPU_FPCCR_LSPACT_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf45377b7e45be8517ddbcf2028b80ae7">FPU_FPCAR_ADDRESS_Pos</link>&#160;&#160;&#160;3U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga517d89370c81325c5387b9c3085ac554">FPU_FPCAR_ADDRESS_Msk</link>&#160;&#160;&#160;(0x1FFFFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf45377b7e45be8517ddbcf2028b80ae7">FPU_FPCAR_ADDRESS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga138f54bc002629ab3e4de814c58abb29">FPU_FPDSCR_AHP_Pos</link>&#160;&#160;&#160;26U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab2789cebebda5fda8c4e9d87e24f32be">FPU_FPDSCR_AHP_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga138f54bc002629ab3e4de814c58abb29">FPU_FPDSCR_AHP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga41776b80fa450ef2ea6d3fee89aa35f2">FPU_FPDSCR_DN_Pos</link>&#160;&#160;&#160;25U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga40c2d4a297ca2ceffe174703a4ad17f6">FPU_FPDSCR_DN_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga41776b80fa450ef2ea6d3fee89aa35f2">FPU_FPDSCR_DN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab3c2fc96e312ba47b902d5f80d9b8575">FPU_FPDSCR_FZ_Pos</link>&#160;&#160;&#160;24U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaae7d901442d4af97c6d22939cffc8ad9">FPU_FPDSCR_FZ_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab3c2fc96e312ba47b902d5f80d9b8575">FPU_FPDSCR_FZ_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7aeedf36be8f170dd3e276028e8e29ed">FPU_FPDSCR_RMode_Pos</link>&#160;&#160;&#160;22U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga449beb50211f8e97df6b2640c82c4741">FPU_FPDSCR_RMode_Msk</link>&#160;&#160;&#160;(3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7aeedf36be8f170dd3e276028e8e29ed">FPU_FPDSCR_RMode_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1ebcc9076f08013f0ea814540df03e82">FPU_MVFR0_FP_rounding_modes_Pos</link>&#160;&#160;&#160;28U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae6dc9339ac72227d5d54360bb9fbef1b">FPU_MVFR0_FP_rounding_modes_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1ebcc9076f08013f0ea814540df03e82">FPU_MVFR0_FP_rounding_modes_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gabbf83a918536ebf10889cee71a0404c7">FPU_MVFR0_Short_vectors_Pos</link>&#160;&#160;&#160;24U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gabf261a72023fdfc64f32c6b21d55c5b9">FPU_MVFR0_Short_vectors_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gabbf83a918536ebf10889cee71a0404c7">FPU_MVFR0_Short_vectors_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga176c85453ba03257bf263adec05f7344">FPU_MVFR0_Square_root_Pos</link>&#160;&#160;&#160;20U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3ec0bfec1640bdaf9dff027f275b446d">FPU_MVFR0_Square_root_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga176c85453ba03257bf263adec05f7344">FPU_MVFR0_Square_root_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga167be203091e6cc7d00ad40ca48c4396">FPU_MVFR0_Divide_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaeb7370768c6cdf06f8a15c86c6102ed2">FPU_MVFR0_Divide_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga167be203091e6cc7d00ad40ca48c4396">FPU_MVFR0_Divide_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga5c0715c41c4470f8bb0b6dcd34707f1c">FPU_MVFR0_FP_excep_trapping_Pos</link>&#160;&#160;&#160;12U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga29bbddd679e821e050699fda23e6c85e">FPU_MVFR0_FP_excep_trapping_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga5c0715c41c4470f8bb0b6dcd34707f1c">FPU_MVFR0_FP_excep_trapping_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga461e26147be0c39402a78cb6249e8f84">FPU_MVFR0_Double_precision_Pos</link>&#160;&#160;&#160;8U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3f2c8c6c759ffe70f548a165602ea901">FPU_MVFR0_Double_precision_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga461e26147be0c39402a78cb6249e8f84">FPU_MVFR0_Double_precision_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1b4e9fe31992b1495c7a158747d42571">FPU_MVFR0_Single_precision_Pos</link>&#160;&#160;&#160;4U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga95008f205c9d25e4ffebdbdc50d5ae44">FPU_MVFR0_Single_precision_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1b4e9fe31992b1495c7a158747d42571">FPU_MVFR0_Single_precision_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa1de44af3e3162c8c176a57564611618">FPU_MVFR0_A_SIMD_registers_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga118f13f9562805356e92b5ad52573021">FPU_MVFR0_A_SIMD_registers_Msk</link>&#160;&#160;&#160;(0xFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa1de44af3e3162c8c176a57564611618">FPU_MVFR0_A_SIMD_registers_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga68c53771f02f4c73122a7b40796549cc">FPU_MVFR1_FP_fused_MAC_Pos</link>&#160;&#160;&#160;28U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf5129ab18948ff573a1ab29f0be47bc2">FPU_MVFR1_FP_fused_MAC_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga68c53771f02f4c73122a7b40796549cc">FPU_MVFR1_FP_fused_MAC_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga02ceac0abcbdc8670633056bec005bfd">FPU_MVFR1_FP_HPFP_Pos</link>&#160;&#160;&#160;24U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gafe29dd327ed3b723b3f01759568e116d">FPU_MVFR1_FP_HPFP_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga02ceac0abcbdc8670633056bec005bfd">FPU_MVFR1_FP_HPFP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae34d7ce42e50e2f1ea3e654fd3ba690a">FPU_MVFR1_D_NaN_mode_Pos</link>&#160;&#160;&#160;4U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad6af7c4632dba5a417307d456fe9b8a7">FPU_MVFR1_D_NaN_mode_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae34d7ce42e50e2f1ea3e654fd3ba690a">FPU_MVFR1_D_NaN_mode_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7faa5bfa85036f8511793234cbbc2409">FPU_MVFR1_FtZ_mode_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac566bde39a7afcceffbb21d830c269c1">FPU_MVFR1_FtZ_mode_Msk</link>&#160;&#160;&#160;(0xFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7faa5bfa85036f8511793234cbbc2409">FPU_MVFR1_FtZ_mode_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab4637d3ad5f0110b806f0de22471f8e3">FPU_MVFR2_FPMisc_Pos</link>&#160;&#160;&#160;4U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga896448d6f41eab9971050e8a1820839b">FPU_MVFR2_FPMisc_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab4637d3ad5f0110b806f0de22471f8e3">FPU_MVFR2_FPMisc_Pos</link>)</para>
</listitem>
        </itemizedlist>
        <itemizedlist>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga9282c187bb7c7e3f955636c5a0639c47">FPU_FPDSCR_FZ16_Pos</link>&#160;&#160;&#160;19U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga56de6e4ef0849a6206610d31febb1a93">FPU_FPDSCR_FZ16_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga9282c187bb7c7e3f955636c5a0639c47">FPU_FPDSCR_FZ16_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga842e484fa49ab1a99d8f3ff9bf4a4677">FPU_FPDSCR_LTPSIZE_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga2b560e1f86d753f90b78e2794dae7650">FPU_FPDSCR_LTPSIZE_Msk</link>&#160;&#160;&#160;(7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga842e484fa49ab1a99d8f3ff9bf4a4677">FPU_FPDSCR_LTPSIZE_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga247360c4a57e24aed05414d82b61680c">FPU_MVFR0_FPRound_Pos</link>&#160;&#160;&#160;28U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga722289c6fa4a28dbcd5b3abb29cc280c">FPU_MVFR0_FPRound_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga247360c4a57e24aed05414d82b61680c">FPU_MVFR0_FPRound_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga7bc5461b9b64a3e825b15a3ae15b078d">FPU_MVFR0_FPSqrt_Pos</link>&#160;&#160;&#160;20U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga157024ef09ecc735285b63ce49e51115">FPU_MVFR0_FPSqrt_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga7bc5461b9b64a3e825b15a3ae15b078d">FPU_MVFR0_FPSqrt_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gac438ab10e9bd59d808dc53d731bd63cf">FPU_MVFR0_FPDivide_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaa242bea2b0f8fa1bb6af3d73e2486feb">FPU_MVFR0_FPDivide_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gac438ab10e9bd59d808dc53d731bd63cf">FPU_MVFR0_FPDivide_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga4d2d47712d133345a8209425c7565b85">FPU_MVFR0_FPDP_Pos</link>&#160;&#160;&#160;8U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga252e67777339a86a87e401f5faf4931f">FPU_MVFR0_FPDP_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga4d2d47712d133345a8209425c7565b85">FPU_MVFR0_FPDP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gae0f4839c1064f2a368c30e197e2fabd7">FPU_MVFR0_FPSP_Pos</link>&#160;&#160;&#160;4U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gafa21854cf4bc343f8be949c353ac87f2">FPU_MVFR0_FPSP_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gae0f4839c1064f2a368c30e197e2fabd7">FPU_MVFR0_FPSP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga843737b56734d14bbf6cadbfe9497199">FPU_MVFR0_SIMDReg_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaaf4dcbad1945d48a399f28f75d1f1933">FPU_MVFR0_SIMDReg_Msk</link>&#160;&#160;&#160;(0xFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga843737b56734d14bbf6cadbfe9497199">FPU_MVFR0_SIMDReg_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga61ea5a229566b868aff940160b35bd30">FPU_MVFR1_FMAC_Pos</link>&#160;&#160;&#160;28U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga89bb6ea5ef65195e4f6481f729dae424">FPU_MVFR1_FMAC_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga61ea5a229566b868aff940160b35bd30">FPU_MVFR1_FMAC_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaf02fb0af7d3b3ccac4e06443c0c4ec21">FPU_MVFR1_FPHP_Pos</link>&#160;&#160;&#160;24U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga1155cd1522413aee221b80ab2b762da5">FPU_MVFR1_FPHP_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaf02fb0af7d3b3ccac4e06443c0c4ec21">FPU_MVFR1_FPHP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga356d6777cf4bc068aa1a9f79cb67e66f">FPU_MVFR1_FP16_Pos</link>&#160;&#160;&#160;20U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gab033e935c4923030c541b2188050b338">FPU_MVFR1_FP16_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga356d6777cf4bc068aa1a9f79cb67e66f">FPU_MVFR1_FP16_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gab9f1486ce024c699adc33fb1e764bc3b">FPU_MVFR1_MVE_Pos</link>&#160;&#160;&#160;8U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga4b970cd91c425ab7d790ca299ab4b969">FPU_MVFR1_MVE_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gab9f1486ce024c699adc33fb1e764bc3b">FPU_MVFR1_MVE_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga01000f706f4624a56eaa4a92b94a70f3">FPU_MVFR1_FPDNaN_Pos</link>&#160;&#160;&#160;4U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga14f8084eeb7d805bb6215d6ca2f086a7">FPU_MVFR1_FPDNaN_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga01000f706f4624a56eaa4a92b94a70f3">FPU_MVFR1_FPDNaN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga04ee8591dc12d01ef3b2bf831341e0c8">FPU_MVFR1_FPFtZ_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga40240598e0a2dc7714d652ce495c9dab">FPU_MVFR1_FPFtZ_Msk</link>&#160;&#160;&#160;(0xFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga04ee8591dc12d01ef3b2bf831341e0c8">FPU_MVFR1_FPFtZ_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga9282c187bb7c7e3f955636c5a0639c47">FPU_FPDSCR_FZ16_Pos</link>&#160;&#160;&#160;19U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga56de6e4ef0849a6206610d31febb1a93">FPU_FPDSCR_FZ16_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga9282c187bb7c7e3f955636c5a0639c47">FPU_FPDSCR_FZ16_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga842e484fa49ab1a99d8f3ff9bf4a4677">FPU_FPDSCR_LTPSIZE_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga2b560e1f86d753f90b78e2794dae7650">FPU_FPDSCR_LTPSIZE_Msk</link>&#160;&#160;&#160;(7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga842e484fa49ab1a99d8f3ff9bf4a4677">FPU_FPDSCR_LTPSIZE_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga247360c4a57e24aed05414d82b61680c">FPU_MVFR0_FPRound_Pos</link>&#160;&#160;&#160;28U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga722289c6fa4a28dbcd5b3abb29cc280c">FPU_MVFR0_FPRound_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga247360c4a57e24aed05414d82b61680c">FPU_MVFR0_FPRound_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga7bc5461b9b64a3e825b15a3ae15b078d">FPU_MVFR0_FPSqrt_Pos</link>&#160;&#160;&#160;20U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga157024ef09ecc735285b63ce49e51115">FPU_MVFR0_FPSqrt_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga7bc5461b9b64a3e825b15a3ae15b078d">FPU_MVFR0_FPSqrt_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gac438ab10e9bd59d808dc53d731bd63cf">FPU_MVFR0_FPDivide_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaa242bea2b0f8fa1bb6af3d73e2486feb">FPU_MVFR0_FPDivide_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gac438ab10e9bd59d808dc53d731bd63cf">FPU_MVFR0_FPDivide_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga4d2d47712d133345a8209425c7565b85">FPU_MVFR0_FPDP_Pos</link>&#160;&#160;&#160;8U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga252e67777339a86a87e401f5faf4931f">FPU_MVFR0_FPDP_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga4d2d47712d133345a8209425c7565b85">FPU_MVFR0_FPDP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gae0f4839c1064f2a368c30e197e2fabd7">FPU_MVFR0_FPSP_Pos</link>&#160;&#160;&#160;4U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gafa21854cf4bc343f8be949c353ac87f2">FPU_MVFR0_FPSP_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gae0f4839c1064f2a368c30e197e2fabd7">FPU_MVFR0_FPSP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga843737b56734d14bbf6cadbfe9497199">FPU_MVFR0_SIMDReg_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaaf4dcbad1945d48a399f28f75d1f1933">FPU_MVFR0_SIMDReg_Msk</link>&#160;&#160;&#160;(0xFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga843737b56734d14bbf6cadbfe9497199">FPU_MVFR0_SIMDReg_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga61ea5a229566b868aff940160b35bd30">FPU_MVFR1_FMAC_Pos</link>&#160;&#160;&#160;28U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga89bb6ea5ef65195e4f6481f729dae424">FPU_MVFR1_FMAC_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga61ea5a229566b868aff940160b35bd30">FPU_MVFR1_FMAC_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaf02fb0af7d3b3ccac4e06443c0c4ec21">FPU_MVFR1_FPHP_Pos</link>&#160;&#160;&#160;24U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga1155cd1522413aee221b80ab2b762da5">FPU_MVFR1_FPHP_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaf02fb0af7d3b3ccac4e06443c0c4ec21">FPU_MVFR1_FPHP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga356d6777cf4bc068aa1a9f79cb67e66f">FPU_MVFR1_FP16_Pos</link>&#160;&#160;&#160;20U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gab033e935c4923030c541b2188050b338">FPU_MVFR1_FP16_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga356d6777cf4bc068aa1a9f79cb67e66f">FPU_MVFR1_FP16_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gab9f1486ce024c699adc33fb1e764bc3b">FPU_MVFR1_MVE_Pos</link>&#160;&#160;&#160;8U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga4b970cd91c425ab7d790ca299ab4b969">FPU_MVFR1_MVE_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gab9f1486ce024c699adc33fb1e764bc3b">FPU_MVFR1_MVE_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga01000f706f4624a56eaa4a92b94a70f3">FPU_MVFR1_FPDNaN_Pos</link>&#160;&#160;&#160;4U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga14f8084eeb7d805bb6215d6ca2f086a7">FPU_MVFR1_FPDNaN_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga01000f706f4624a56eaa4a92b94a70f3">FPU_MVFR1_FPDNaN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga04ee8591dc12d01ef3b2bf831341e0c8">FPU_MVFR1_FPFtZ_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga40240598e0a2dc7714d652ce495c9dab">FPU_MVFR1_FPFtZ_Msk</link>&#160;&#160;&#160;(0xFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga04ee8591dc12d01ef3b2bf831341e0c8">FPU_MVFR1_FPFtZ_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga9282c187bb7c7e3f955636c5a0639c47">FPU_FPDSCR_FZ16_Pos</link>&#160;&#160;&#160;19U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga56de6e4ef0849a6206610d31febb1a93">FPU_FPDSCR_FZ16_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga9282c187bb7c7e3f955636c5a0639c47">FPU_FPDSCR_FZ16_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga842e484fa49ab1a99d8f3ff9bf4a4677">FPU_FPDSCR_LTPSIZE_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga2b560e1f86d753f90b78e2794dae7650">FPU_FPDSCR_LTPSIZE_Msk</link>&#160;&#160;&#160;(7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga842e484fa49ab1a99d8f3ff9bf4a4677">FPU_FPDSCR_LTPSIZE_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga247360c4a57e24aed05414d82b61680c">FPU_MVFR0_FPRound_Pos</link>&#160;&#160;&#160;28U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga722289c6fa4a28dbcd5b3abb29cc280c">FPU_MVFR0_FPRound_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga247360c4a57e24aed05414d82b61680c">FPU_MVFR0_FPRound_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga7bc5461b9b64a3e825b15a3ae15b078d">FPU_MVFR0_FPSqrt_Pos</link>&#160;&#160;&#160;20U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga157024ef09ecc735285b63ce49e51115">FPU_MVFR0_FPSqrt_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga7bc5461b9b64a3e825b15a3ae15b078d">FPU_MVFR0_FPSqrt_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gac438ab10e9bd59d808dc53d731bd63cf">FPU_MVFR0_FPDivide_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaa242bea2b0f8fa1bb6af3d73e2486feb">FPU_MVFR0_FPDivide_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gac438ab10e9bd59d808dc53d731bd63cf">FPU_MVFR0_FPDivide_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga4d2d47712d133345a8209425c7565b85">FPU_MVFR0_FPDP_Pos</link>&#160;&#160;&#160;8U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga252e67777339a86a87e401f5faf4931f">FPU_MVFR0_FPDP_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga4d2d47712d133345a8209425c7565b85">FPU_MVFR0_FPDP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gae0f4839c1064f2a368c30e197e2fabd7">FPU_MVFR0_FPSP_Pos</link>&#160;&#160;&#160;4U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gafa21854cf4bc343f8be949c353ac87f2">FPU_MVFR0_FPSP_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gae0f4839c1064f2a368c30e197e2fabd7">FPU_MVFR0_FPSP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga843737b56734d14bbf6cadbfe9497199">FPU_MVFR0_SIMDReg_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaaf4dcbad1945d48a399f28f75d1f1933">FPU_MVFR0_SIMDReg_Msk</link>&#160;&#160;&#160;(0xFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga843737b56734d14bbf6cadbfe9497199">FPU_MVFR0_SIMDReg_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga61ea5a229566b868aff940160b35bd30">FPU_MVFR1_FMAC_Pos</link>&#160;&#160;&#160;28U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga89bb6ea5ef65195e4f6481f729dae424">FPU_MVFR1_FMAC_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga61ea5a229566b868aff940160b35bd30">FPU_MVFR1_FMAC_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaf02fb0af7d3b3ccac4e06443c0c4ec21">FPU_MVFR1_FPHP_Pos</link>&#160;&#160;&#160;24U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga1155cd1522413aee221b80ab2b762da5">FPU_MVFR1_FPHP_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaf02fb0af7d3b3ccac4e06443c0c4ec21">FPU_MVFR1_FPHP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga356d6777cf4bc068aa1a9f79cb67e66f">FPU_MVFR1_FP16_Pos</link>&#160;&#160;&#160;20U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gab033e935c4923030c541b2188050b338">FPU_MVFR1_FP16_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga356d6777cf4bc068aa1a9f79cb67e66f">FPU_MVFR1_FP16_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gab9f1486ce024c699adc33fb1e764bc3b">FPU_MVFR1_MVE_Pos</link>&#160;&#160;&#160;8U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga4b970cd91c425ab7d790ca299ab4b969">FPU_MVFR1_MVE_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gab9f1486ce024c699adc33fb1e764bc3b">FPU_MVFR1_MVE_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga01000f706f4624a56eaa4a92b94a70f3">FPU_MVFR1_FPDNaN_Pos</link>&#160;&#160;&#160;4U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga14f8084eeb7d805bb6215d6ca2f086a7">FPU_MVFR1_FPDNaN_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga01000f706f4624a56eaa4a92b94a70f3">FPU_MVFR1_FPDNaN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga04ee8591dc12d01ef3b2bf831341e0c8">FPU_MVFR1_FPFtZ_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga40240598e0a2dc7714d652ce495c9dab">FPU_MVFR1_FPFtZ_Msk</link>&#160;&#160;&#160;(0xFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga04ee8591dc12d01ef3b2bf831341e0c8">FPU_MVFR1_FPFtZ_Pos</link>*/)</para>
</listitem>
        </itemizedlist>
        <itemizedlist>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1ga98723f6017d05f2ca5d8351829a43d7c">FPU_MVFR2_VFP_Misc_Pos</link>&#160;&#160;&#160;4U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1gaf3f9795202dc9a2cfd0c51d7214db5d1">FPU_MVFR2_VFP_Misc_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1ga98723f6017d05f2ca5d8351829a43d7c">FPU_MVFR2_VFP_Misc_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1ga98723f6017d05f2ca5d8351829a43d7c">FPU_MVFR2_VFP_Misc_Pos</link>&#160;&#160;&#160;4U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1gaf3f9795202dc9a2cfd0c51d7214db5d1">FPU_MVFR2_VFP_Misc_Msk</link>&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1ga98723f6017d05f2ca5d8351829a43d7c">FPU_MVFR2_VFP_Misc_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1ga3aa6648e1c3c09fbab1f543b9dcffc3a">EXC_RETURN_HANDLER_FPU</link>&#160;&#160;&#160;(0xFFFFFFE1UL)     /* return to Handler mode, uses MSP after return, restore floating-point state */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1gaad4cb3b34fd4264ccfae1fbbc75a3431">EXC_RETURN_THREAD_MSP_FPU</link>&#160;&#160;&#160;(0xFFFFFFE9UL)     /* return to Thread mode, uses MSP after return, restore floating-point state  */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___f_p_u_1gadd2299e1d3a79c90b610c6b6f4cadb95">EXC_RETURN_THREAD_PSP_FPU</link>&#160;&#160;&#160;(0xFFFFFFEDUL)     /* return to Thread mode, uses PSP after return, restore floating-point state  */</para>
</listitem>
        </itemizedlist>
<section>
<title>Detailed Description</title>

<para>Type definitions for the Floating Point Unit (FPU) </para>
</section>
<section>
<title>Macro Definition Documentation</title>
<anchor xml:id="_group___c_m_s_i_s___f_p_u_1ga3aa6648e1c3c09fbab1f543b9dcffc3a"/><section>
    <title>EXC_RETURN_HANDLER_FPU<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>EXC_RETURN_HANDLER_FPU</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>EXC_RETURN_HANDLER_FPU</secondary></indexterm>
<para><computeroutput>#define EXC_RETURN_HANDLER_FPU&#160;&#160;&#160;(0xFFFFFFE1UL)     /* return to Handler mode, uses MSP after return, restore floating-point state */</computeroutput></para><para>
Definition at line <link linkend="_core__cm4_8h_source_1l01639">1639</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___f_p_u_1ga3aa6648e1c3c09fbab1f543b9dcffc3a"/><section>
    <title>EXC_RETURN_HANDLER_FPU<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>EXC_RETURN_HANDLER_FPU</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>EXC_RETURN_HANDLER_FPU</secondary></indexterm>
<para><computeroutput>#define EXC_RETURN_HANDLER_FPU&#160;&#160;&#160;(0xFFFFFFE1UL)     /* return to Handler mode, uses MSP after return, restore floating-point state */</computeroutput></para><para>
Definition at line <link linkend="_core__cm7_8h_source_1l01866">1866</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___f_p_u_1gaad4cb3b34fd4264ccfae1fbbc75a3431"/><section>
    <title>EXC_RETURN_THREAD_MSP_FPU<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>EXC_RETURN_THREAD_MSP_FPU</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>EXC_RETURN_THREAD_MSP_FPU</secondary></indexterm>
<para><computeroutput>#define EXC_RETURN_THREAD_MSP_FPU&#160;&#160;&#160;(0xFFFFFFE9UL)     /* return to Thread mode, uses MSP after return, restore floating-point state  */</computeroutput></para><para>
Definition at line <link linkend="_core__cm4_8h_source_1l01640">1640</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___f_p_u_1gaad4cb3b34fd4264ccfae1fbbc75a3431"/><section>
    <title>EXC_RETURN_THREAD_MSP_FPU<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>EXC_RETURN_THREAD_MSP_FPU</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>EXC_RETURN_THREAD_MSP_FPU</secondary></indexterm>
<para><computeroutput>#define EXC_RETURN_THREAD_MSP_FPU&#160;&#160;&#160;(0xFFFFFFE9UL)     /* return to Thread mode, uses MSP after return, restore floating-point state  */</computeroutput></para><para>
Definition at line <link linkend="_core__cm7_8h_source_1l01867">1867</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___f_p_u_1gadd2299e1d3a79c90b610c6b6f4cadb95"/><section>
    <title>EXC_RETURN_THREAD_PSP_FPU<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>EXC_RETURN_THREAD_PSP_FPU</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>EXC_RETURN_THREAD_PSP_FPU</secondary></indexterm>
<para><computeroutput>#define EXC_RETURN_THREAD_PSP_FPU&#160;&#160;&#160;(0xFFFFFFEDUL)     /* return to Thread mode, uses PSP after return, restore floating-point state  */</computeroutput></para><para>
Definition at line <link linkend="_core__cm4_8h_source_1l01641">1641</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___f_p_u_1gadd2299e1d3a79c90b610c6b6f4cadb95"/><section>
    <title>EXC_RETURN_THREAD_PSP_FPU<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>EXC_RETURN_THREAD_PSP_FPU</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>EXC_RETURN_THREAD_PSP_FPU</secondary></indexterm>
<para><computeroutput>#define EXC_RETURN_THREAD_PSP_FPU&#160;&#160;&#160;(0xFFFFFFEDUL)     /* return to Thread mode, uses PSP after return, restore floating-point state  */</computeroutput></para><para>
Definition at line <link linkend="_core__cm7_8h_source_1l01868">1868</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga517d89370c81325c5387b9c3085ac554"/><section>
    <title>FPU_FPCAR_ADDRESS_Msk<computeroutput>[1/9]</computeroutput></title>
<indexterm><primary>FPU_FPCAR_ADDRESS_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCAR_ADDRESS_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCAR_ADDRESS_Msk&#160;&#160;&#160;(0x1FFFFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf45377b7e45be8517ddbcf2028b80ae7">FPU_FPCAR_ADDRESS_Pos</link>)</computeroutput></para>
<para>FPCAR: ADDRESS bit Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02547">2547</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga517d89370c81325c5387b9c3085ac554"/><section>
    <title>FPU_FPCAR_ADDRESS_Msk<computeroutput>[2/9]</computeroutput></title>
<indexterm><primary>FPU_FPCAR_ADDRESS_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCAR_ADDRESS_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCAR_ADDRESS_Msk&#160;&#160;&#160;(0x1FFFFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf45377b7e45be8517ddbcf2028b80ae7">FPU_FPCAR_ADDRESS_Pos</link>)</computeroutput></para>
<para>FPCAR: ADDRESS bit Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01666">1666</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga517d89370c81325c5387b9c3085ac554"/><section>
    <title>FPU_FPCAR_ADDRESS_Msk<computeroutput>[3/9]</computeroutput></title>
<indexterm><primary>FPU_FPCAR_ADDRESS_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCAR_ADDRESS_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCAR_ADDRESS_Msk&#160;&#160;&#160;(0x1FFFFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf45377b7e45be8517ddbcf2028b80ae7">FPU_FPCAR_ADDRESS_Pos</link>)</computeroutput></para>
<para>FPCAR: ADDRESS bit Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l01741">1741</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga517d89370c81325c5387b9c3085ac554"/><section>
    <title>FPU_FPCAR_ADDRESS_Msk<computeroutput>[4/9]</computeroutput></title>
<indexterm><primary>FPU_FPCAR_ADDRESS_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCAR_ADDRESS_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCAR_ADDRESS_Msk&#160;&#160;&#160;(0x1FFFFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf45377b7e45be8517ddbcf2028b80ae7">FPU_FPCAR_ADDRESS_Pos</link>)</computeroutput></para>
<para>FPCAR: ADDRESS bit Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l01741">1741</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga517d89370c81325c5387b9c3085ac554"/><section>
    <title>FPU_FPCAR_ADDRESS_Msk<computeroutput>[5/9]</computeroutput></title>
<indexterm><primary>FPU_FPCAR_ADDRESS_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCAR_ADDRESS_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCAR_ADDRESS_Msk&#160;&#160;&#160;(0x1FFFFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf45377b7e45be8517ddbcf2028b80ae7">FPU_FPCAR_ADDRESS_Pos</link>)</computeroutput></para>
<para>FPCAR: ADDRESS bit Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l01350">1350</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga517d89370c81325c5387b9c3085ac554"/><section>
    <title>FPU_FPCAR_ADDRESS_Msk<computeroutput>[6/9]</computeroutput></title>
<indexterm><primary>FPU_FPCAR_ADDRESS_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCAR_ADDRESS_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCAR_ADDRESS_Msk&#160;&#160;&#160;(0x1FFFFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf45377b7e45be8517ddbcf2028b80ae7">FPU_FPCAR_ADDRESS_Pos</link>)</computeroutput></para>
<para>FPCAR: ADDRESS bit Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03043">3043</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga517d89370c81325c5387b9c3085ac554"/><section>
    <title>FPU_FPCAR_ADDRESS_Msk<computeroutput>[7/9]</computeroutput></title>
<indexterm><primary>FPU_FPCAR_ADDRESS_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCAR_ADDRESS_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCAR_ADDRESS_Msk&#160;&#160;&#160;(0x1FFFFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf45377b7e45be8517ddbcf2028b80ae7">FPU_FPCAR_ADDRESS_Pos</link>)</computeroutput></para>
<para>FPCAR: ADDRESS bit Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l01577">1577</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga517d89370c81325c5387b9c3085ac554"/><section>
    <title>FPU_FPCAR_ADDRESS_Msk<computeroutput>[8/9]</computeroutput></title>
<indexterm><primary>FPU_FPCAR_ADDRESS_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCAR_ADDRESS_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCAR_ADDRESS_Msk&#160;&#160;&#160;(0x1FFFFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf45377b7e45be8517ddbcf2028b80ae7">FPU_FPCAR_ADDRESS_Pos</link>)</computeroutput></para>
<para>FPCAR: ADDRESS bit Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l02948">2948</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga517d89370c81325c5387b9c3085ac554"/><section>
    <title>FPU_FPCAR_ADDRESS_Msk<computeroutput>[9/9]</computeroutput></title>
<indexterm><primary>FPU_FPCAR_ADDRESS_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCAR_ADDRESS_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCAR_ADDRESS_Msk&#160;&#160;&#160;(0x1FFFFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf45377b7e45be8517ddbcf2028b80ae7">FPU_FPCAR_ADDRESS_Pos</link>)</computeroutput></para>
<para>FPCAR: ADDRESS bit Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01799">1799</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf45377b7e45be8517ddbcf2028b80ae7"/><section>
    <title>FPU_FPCAR_ADDRESS_Pos<computeroutput>[1/9]</computeroutput></title>
<indexterm><primary>FPU_FPCAR_ADDRESS_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCAR_ADDRESS_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCAR_ADDRESS_Pos&#160;&#160;&#160;3U</computeroutput></para>
<para>FPCAR: ADDRESS bit Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02546">2546</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf45377b7e45be8517ddbcf2028b80ae7"/><section>
    <title>FPU_FPCAR_ADDRESS_Pos<computeroutput>[2/9]</computeroutput></title>
<indexterm><primary>FPU_FPCAR_ADDRESS_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCAR_ADDRESS_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCAR_ADDRESS_Pos&#160;&#160;&#160;3U</computeroutput></para>
<para>FPCAR: ADDRESS bit Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01665">1665</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf45377b7e45be8517ddbcf2028b80ae7"/><section>
    <title>FPU_FPCAR_ADDRESS_Pos<computeroutput>[3/9]</computeroutput></title>
<indexterm><primary>FPU_FPCAR_ADDRESS_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCAR_ADDRESS_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCAR_ADDRESS_Pos&#160;&#160;&#160;3U</computeroutput></para>
<para>FPCAR: ADDRESS bit Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l01740">1740</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf45377b7e45be8517ddbcf2028b80ae7"/><section>
    <title>FPU_FPCAR_ADDRESS_Pos<computeroutput>[4/9]</computeroutput></title>
<indexterm><primary>FPU_FPCAR_ADDRESS_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCAR_ADDRESS_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCAR_ADDRESS_Pos&#160;&#160;&#160;3U</computeroutput></para>
<para>FPCAR: ADDRESS bit Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l01740">1740</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf45377b7e45be8517ddbcf2028b80ae7"/><section>
    <title>FPU_FPCAR_ADDRESS_Pos<computeroutput>[5/9]</computeroutput></title>
<indexterm><primary>FPU_FPCAR_ADDRESS_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCAR_ADDRESS_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCAR_ADDRESS_Pos&#160;&#160;&#160;3U</computeroutput></para>
<para>FPCAR: ADDRESS bit Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l01349">1349</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf45377b7e45be8517ddbcf2028b80ae7"/><section>
    <title>FPU_FPCAR_ADDRESS_Pos<computeroutput>[6/9]</computeroutput></title>
<indexterm><primary>FPU_FPCAR_ADDRESS_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCAR_ADDRESS_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCAR_ADDRESS_Pos&#160;&#160;&#160;3U</computeroutput></para>
<para>FPCAR: ADDRESS bit Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03042">3042</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf45377b7e45be8517ddbcf2028b80ae7"/><section>
    <title>FPU_FPCAR_ADDRESS_Pos<computeroutput>[7/9]</computeroutput></title>
<indexterm><primary>FPU_FPCAR_ADDRESS_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCAR_ADDRESS_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCAR_ADDRESS_Pos&#160;&#160;&#160;3U</computeroutput></para>
<para>FPCAR: ADDRESS bit Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l01576">1576</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf45377b7e45be8517ddbcf2028b80ae7"/><section>
    <title>FPU_FPCAR_ADDRESS_Pos<computeroutput>[8/9]</computeroutput></title>
<indexterm><primary>FPU_FPCAR_ADDRESS_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCAR_ADDRESS_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCAR_ADDRESS_Pos&#160;&#160;&#160;3U</computeroutput></para>
<para>FPCAR: ADDRESS bit Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l02947">2947</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf45377b7e45be8517ddbcf2028b80ae7"/><section>
    <title>FPU_FPCAR_ADDRESS_Pos<computeroutput>[9/9]</computeroutput></title>
<indexterm><primary>FPU_FPCAR_ADDRESS_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCAR_ADDRESS_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCAR_ADDRESS_Pos&#160;&#160;&#160;3U</computeroutput></para>
<para>FPCAR: ADDRESS bit Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01798">1798</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga309886ff6bbd25cb13c061c6683c6c0c"/><section>
    <title>FPU_FPCCR_ASPEN_Msk<computeroutput>[1/9]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_ASPEN_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_ASPEN_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_ASPEN_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4228a923ddf665f868e56b4b9e9bff7b">FPU_FPCCR_ASPEN_Pos</link>)</computeroutput></para>
<para>FPCCR: ASPEN bit Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02495">2495</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga309886ff6bbd25cb13c061c6683c6c0c"/><section>
    <title>FPU_FPCCR_ASPEN_Msk<computeroutput>[2/9]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_ASPEN_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_ASPEN_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_ASPEN_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4228a923ddf665f868e56b4b9e9bff7b">FPU_FPCCR_ASPEN_Pos</link>)</computeroutput></para>
<para>FPCCR: ASPEN bit Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01614">1614</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga309886ff6bbd25cb13c061c6683c6c0c"/><section>
    <title>FPU_FPCCR_ASPEN_Msk<computeroutput>[3/9]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_ASPEN_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_ASPEN_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_ASPEN_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4228a923ddf665f868e56b4b9e9bff7b">FPU_FPCCR_ASPEN_Pos</link>)</computeroutput></para>
<para>FPCCR: ASPEN bit Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l01689">1689</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga309886ff6bbd25cb13c061c6683c6c0c"/><section>
    <title>FPU_FPCCR_ASPEN_Msk<computeroutput>[4/9]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_ASPEN_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_ASPEN_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_ASPEN_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4228a923ddf665f868e56b4b9e9bff7b">FPU_FPCCR_ASPEN_Pos</link>)</computeroutput></para>
<para>FPCCR: ASPEN bit Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l01689">1689</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga309886ff6bbd25cb13c061c6683c6c0c"/><section>
    <title>FPU_FPCCR_ASPEN_Msk<computeroutput>[5/9]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_ASPEN_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_ASPEN_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_ASPEN_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4228a923ddf665f868e56b4b9e9bff7b">FPU_FPCCR_ASPEN_Pos</link>)</computeroutput></para>
<para>FPCCR: ASPEN bit Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l01322">1322</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga309886ff6bbd25cb13c061c6683c6c0c"/><section>
    <title>FPU_FPCCR_ASPEN_Msk<computeroutput>[6/9]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_ASPEN_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_ASPEN_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_ASPEN_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4228a923ddf665f868e56b4b9e9bff7b">FPU_FPCCR_ASPEN_Pos</link>)</computeroutput></para>
<para>FPCCR: ASPEN bit Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l02991">2991</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga309886ff6bbd25cb13c061c6683c6c0c"/><section>
    <title>FPU_FPCCR_ASPEN_Msk<computeroutput>[7/9]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_ASPEN_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_ASPEN_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_ASPEN_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4228a923ddf665f868e56b4b9e9bff7b">FPU_FPCCR_ASPEN_Pos</link>)</computeroutput></para>
<para>FPCCR: ASPEN bit Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l01549">1549</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga309886ff6bbd25cb13c061c6683c6c0c"/><section>
    <title>FPU_FPCCR_ASPEN_Msk<computeroutput>[8/9]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_ASPEN_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_ASPEN_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_ASPEN_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4228a923ddf665f868e56b4b9e9bff7b">FPU_FPCCR_ASPEN_Pos</link>)</computeroutput></para>
<para>FPCCR: ASPEN bit Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l02896">2896</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga309886ff6bbd25cb13c061c6683c6c0c"/><section>
    <title>FPU_FPCCR_ASPEN_Msk<computeroutput>[9/9]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_ASPEN_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_ASPEN_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_ASPEN_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4228a923ddf665f868e56b4b9e9bff7b">FPU_FPCCR_ASPEN_Pos</link>)</computeroutput></para>
<para>FPCCR: ASPEN bit Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01747">1747</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga4228a923ddf665f868e56b4b9e9bff7b"/><section>
    <title>FPU_FPCCR_ASPEN_Pos<computeroutput>[1/9]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_ASPEN_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_ASPEN_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_ASPEN_Pos&#160;&#160;&#160;31U</computeroutput></para>
<para>FPCCR: ASPEN bit Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02494">2494</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga4228a923ddf665f868e56b4b9e9bff7b"/><section>
    <title>FPU_FPCCR_ASPEN_Pos<computeroutput>[2/9]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_ASPEN_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_ASPEN_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_ASPEN_Pos&#160;&#160;&#160;31U</computeroutput></para>
<para>FPCCR: ASPEN bit Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01613">1613</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga4228a923ddf665f868e56b4b9e9bff7b"/><section>
    <title>FPU_FPCCR_ASPEN_Pos<computeroutput>[3/9]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_ASPEN_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_ASPEN_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_ASPEN_Pos&#160;&#160;&#160;31U</computeroutput></para>
<para>FPCCR: ASPEN bit Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l01688">1688</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga4228a923ddf665f868e56b4b9e9bff7b"/><section>
    <title>FPU_FPCCR_ASPEN_Pos<computeroutput>[4/9]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_ASPEN_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_ASPEN_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_ASPEN_Pos&#160;&#160;&#160;31U</computeroutput></para>
<para>FPCCR: ASPEN bit Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l01688">1688</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga4228a923ddf665f868e56b4b9e9bff7b"/><section>
    <title>FPU_FPCCR_ASPEN_Pos<computeroutput>[5/9]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_ASPEN_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_ASPEN_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_ASPEN_Pos&#160;&#160;&#160;31U</computeroutput></para>
<para>FPCCR: ASPEN bit Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l01321">1321</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga4228a923ddf665f868e56b4b9e9bff7b"/><section>
    <title>FPU_FPCCR_ASPEN_Pos<computeroutput>[6/9]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_ASPEN_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_ASPEN_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_ASPEN_Pos&#160;&#160;&#160;31U</computeroutput></para>
<para>FPCCR: ASPEN bit Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l02990">2990</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga4228a923ddf665f868e56b4b9e9bff7b"/><section>
    <title>FPU_FPCCR_ASPEN_Pos<computeroutput>[7/9]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_ASPEN_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_ASPEN_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_ASPEN_Pos&#160;&#160;&#160;31U</computeroutput></para>
<para>FPCCR: ASPEN bit Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l01548">1548</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga4228a923ddf665f868e56b4b9e9bff7b"/><section>
    <title>FPU_FPCCR_ASPEN_Pos<computeroutput>[8/9]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_ASPEN_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_ASPEN_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_ASPEN_Pos&#160;&#160;&#160;31U</computeroutput></para>
<para>FPCCR: ASPEN bit Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l02895">2895</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga4228a923ddf665f868e56b4b9e9bff7b"/><section>
    <title>FPU_FPCCR_ASPEN_Pos<computeroutput>[9/9]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_ASPEN_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_ASPEN_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_ASPEN_Pos&#160;&#160;&#160;31U</computeroutput></para>
<para>FPCCR: ASPEN bit Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01746">1746</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad349eb1323d8399d54a04c0bfd520cb2"/><section>
    <title>FPU_FPCCR_BFRDY_Msk<computeroutput>[1/9]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_BFRDY_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_BFRDY_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_BFRDY_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6d633920f92c3ce4133d769701619b17">FPU_FPCCR_BFRDY_Pos</link>)</computeroutput></para>
<para>FPCCR: BFRDY bit Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02525">2525</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad349eb1323d8399d54a04c0bfd520cb2"/><section>
    <title>FPU_FPCCR_BFRDY_Msk<computeroutput>[2/9]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_BFRDY_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_BFRDY_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_BFRDY_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6d633920f92c3ce4133d769701619b17">FPU_FPCCR_BFRDY_Pos</link>)</computeroutput></para>
<para>FPCCR: BFRDY bit Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01644">1644</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad349eb1323d8399d54a04c0bfd520cb2"/><section>
    <title>FPU_FPCCR_BFRDY_Msk<computeroutput>[3/9]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_BFRDY_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_BFRDY_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_BFRDY_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6d633920f92c3ce4133d769701619b17">FPU_FPCCR_BFRDY_Pos</link>)</computeroutput></para>
<para>FPCCR: BFRDY bit Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l01719">1719</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad349eb1323d8399d54a04c0bfd520cb2"/><section>
    <title>FPU_FPCCR_BFRDY_Msk<computeroutput>[4/9]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_BFRDY_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_BFRDY_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_BFRDY_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6d633920f92c3ce4133d769701619b17">FPU_FPCCR_BFRDY_Pos</link>)</computeroutput></para>
<para>FPCCR: BFRDY bit Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l01719">1719</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad349eb1323d8399d54a04c0bfd520cb2"/><section>
    <title>FPU_FPCCR_BFRDY_Msk<computeroutput>[5/9]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_BFRDY_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_BFRDY_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_BFRDY_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6d633920f92c3ce4133d769701619b17">FPU_FPCCR_BFRDY_Pos</link>)</computeroutput></para>
<para>FPCCR: BFRDY bit Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l01331">1331</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad349eb1323d8399d54a04c0bfd520cb2"/><section>
    <title>FPU_FPCCR_BFRDY_Msk<computeroutput>[6/9]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_BFRDY_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_BFRDY_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_BFRDY_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6d633920f92c3ce4133d769701619b17">FPU_FPCCR_BFRDY_Pos</link>)</computeroutput></para>
<para>FPCCR: BFRDY bit Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03021">3021</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad349eb1323d8399d54a04c0bfd520cb2"/><section>
    <title>FPU_FPCCR_BFRDY_Msk<computeroutput>[7/9]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_BFRDY_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_BFRDY_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_BFRDY_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6d633920f92c3ce4133d769701619b17">FPU_FPCCR_BFRDY_Pos</link>)</computeroutput></para>
<para>FPCCR: BFRDY bit Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l01558">1558</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad349eb1323d8399d54a04c0bfd520cb2"/><section>
    <title>FPU_FPCCR_BFRDY_Msk<computeroutput>[8/9]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_BFRDY_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_BFRDY_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_BFRDY_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6d633920f92c3ce4133d769701619b17">FPU_FPCCR_BFRDY_Pos</link>)</computeroutput></para>
<para>FPCCR: BFRDY bit Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l02926">2926</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad349eb1323d8399d54a04c0bfd520cb2"/><section>
    <title>FPU_FPCCR_BFRDY_Msk<computeroutput>[9/9]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_BFRDY_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_BFRDY_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_BFRDY_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6d633920f92c3ce4133d769701619b17">FPU_FPCCR_BFRDY_Pos</link>)</computeroutput></para>
<para>FPCCR: BFRDY bit Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01777">1777</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga6d633920f92c3ce4133d769701619b17"/><section>
    <title>FPU_FPCCR_BFRDY_Pos<computeroutput>[1/9]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_BFRDY_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_BFRDY_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_BFRDY_Pos&#160;&#160;&#160;6U</computeroutput></para>
<para>FPCCR: BFRDY Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02524">2524</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga6d633920f92c3ce4133d769701619b17"/><section>
    <title>FPU_FPCCR_BFRDY_Pos<computeroutput>[2/9]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_BFRDY_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_BFRDY_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_BFRDY_Pos&#160;&#160;&#160;6U</computeroutput></para>
<para>FPCCR: BFRDY Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01643">1643</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga6d633920f92c3ce4133d769701619b17"/><section>
    <title>FPU_FPCCR_BFRDY_Pos<computeroutput>[3/9]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_BFRDY_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_BFRDY_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_BFRDY_Pos&#160;&#160;&#160;6U</computeroutput></para>
<para>FPCCR: BFRDY Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l01718">1718</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga6d633920f92c3ce4133d769701619b17"/><section>
    <title>FPU_FPCCR_BFRDY_Pos<computeroutput>[4/9]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_BFRDY_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_BFRDY_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_BFRDY_Pos&#160;&#160;&#160;6U</computeroutput></para>
<para>FPCCR: BFRDY Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l01718">1718</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga6d633920f92c3ce4133d769701619b17"/><section>
    <title>FPU_FPCCR_BFRDY_Pos<computeroutput>[5/9]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_BFRDY_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_BFRDY_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_BFRDY_Pos&#160;&#160;&#160;6U</computeroutput></para>
<para>FPCCR: BFRDY Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l01330">1330</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga6d633920f92c3ce4133d769701619b17"/><section>
    <title>FPU_FPCCR_BFRDY_Pos<computeroutput>[6/9]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_BFRDY_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_BFRDY_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_BFRDY_Pos&#160;&#160;&#160;6U</computeroutput></para>
<para>FPCCR: BFRDY Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03020">3020</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga6d633920f92c3ce4133d769701619b17"/><section>
    <title>FPU_FPCCR_BFRDY_Pos<computeroutput>[7/9]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_BFRDY_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_BFRDY_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_BFRDY_Pos&#160;&#160;&#160;6U</computeroutput></para>
<para>FPCCR: BFRDY Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l01557">1557</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga6d633920f92c3ce4133d769701619b17"/><section>
    <title>FPU_FPCCR_BFRDY_Pos<computeroutput>[8/9]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_BFRDY_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_BFRDY_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_BFRDY_Pos&#160;&#160;&#160;6U</computeroutput></para>
<para>FPCCR: BFRDY Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l02925">2925</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga6d633920f92c3ce4133d769701619b17"/><section>
    <title>FPU_FPCCR_BFRDY_Pos<computeroutput>[9/9]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_BFRDY_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_BFRDY_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_BFRDY_Pos&#160;&#160;&#160;6U</computeroutput></para>
<para>FPCCR: BFRDY Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01776">1776</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gadedc12ec237657721a613c6f47abed6f"/><section>
    <title>FPU_FPCCR_CLRONRET_Msk<computeroutput>[1/7]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_CLRONRET_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_CLRONRET_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_CLRONRET_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga0b97b2fdac794f4fddab1e4342e0c104">FPU_FPCCR_CLRONRET_Pos</link>)</computeroutput></para>
<para>FPCCR: CLRONRET bit Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02504">2504</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gadedc12ec237657721a613c6f47abed6f"/><section>
    <title>FPU_FPCCR_CLRONRET_Msk<computeroutput>[2/7]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_CLRONRET_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_CLRONRET_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_CLRONRET_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga0b97b2fdac794f4fddab1e4342e0c104">FPU_FPCCR_CLRONRET_Pos</link>)</computeroutput></para>
<para>FPCCR: CLRONRET bit Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01623">1623</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gadedc12ec237657721a613c6f47abed6f"/><section>
    <title>FPU_FPCCR_CLRONRET_Msk<computeroutput>[3/7]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_CLRONRET_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_CLRONRET_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_CLRONRET_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga0b97b2fdac794f4fddab1e4342e0c104">FPU_FPCCR_CLRONRET_Pos</link>)</computeroutput></para>
<para>FPCCR: CLRONRET bit Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l01698">1698</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gadedc12ec237657721a613c6f47abed6f"/><section>
    <title>FPU_FPCCR_CLRONRET_Msk<computeroutput>[4/7]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_CLRONRET_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_CLRONRET_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_CLRONRET_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga0b97b2fdac794f4fddab1e4342e0c104">FPU_FPCCR_CLRONRET_Pos</link>)</computeroutput></para>
<para>FPCCR: CLRONRET bit Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l01698">1698</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gadedc12ec237657721a613c6f47abed6f"/><section>
    <title>FPU_FPCCR_CLRONRET_Msk<computeroutput>[5/7]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_CLRONRET_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_CLRONRET_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_CLRONRET_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga0b97b2fdac794f4fddab1e4342e0c104">FPU_FPCCR_CLRONRET_Pos</link>)</computeroutput></para>
<para>FPCCR: CLRONRET bit Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03000">3000</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gadedc12ec237657721a613c6f47abed6f"/><section>
    <title>FPU_FPCCR_CLRONRET_Msk<computeroutput>[6/7]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_CLRONRET_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_CLRONRET_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_CLRONRET_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga0b97b2fdac794f4fddab1e4342e0c104">FPU_FPCCR_CLRONRET_Pos</link>)</computeroutput></para>
<para>FPCCR: CLRONRET bit Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l02905">2905</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gadedc12ec237657721a613c6f47abed6f"/><section>
    <title>FPU_FPCCR_CLRONRET_Msk<computeroutput>[7/7]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_CLRONRET_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_CLRONRET_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_CLRONRET_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga0b97b2fdac794f4fddab1e4342e0c104">FPU_FPCCR_CLRONRET_Pos</link>)</computeroutput></para>
<para>FPCCR: CLRONRET bit Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01756">1756</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga0b97b2fdac794f4fddab1e4342e0c104"/><section>
    <title>FPU_FPCCR_CLRONRET_Pos<computeroutput>[1/7]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_CLRONRET_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_CLRONRET_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_CLRONRET_Pos&#160;&#160;&#160;28U</computeroutput></para>
<para>FPCCR: CLRONRET Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02503">2503</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga0b97b2fdac794f4fddab1e4342e0c104"/><section>
    <title>FPU_FPCCR_CLRONRET_Pos<computeroutput>[2/7]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_CLRONRET_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_CLRONRET_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_CLRONRET_Pos&#160;&#160;&#160;28U</computeroutput></para>
<para>FPCCR: CLRONRET Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01622">1622</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga0b97b2fdac794f4fddab1e4342e0c104"/><section>
    <title>FPU_FPCCR_CLRONRET_Pos<computeroutput>[3/7]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_CLRONRET_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_CLRONRET_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_CLRONRET_Pos&#160;&#160;&#160;28U</computeroutput></para>
<para>FPCCR: CLRONRET Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l01697">1697</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga0b97b2fdac794f4fddab1e4342e0c104"/><section>
    <title>FPU_FPCCR_CLRONRET_Pos<computeroutput>[4/7]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_CLRONRET_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_CLRONRET_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_CLRONRET_Pos&#160;&#160;&#160;28U</computeroutput></para>
<para>FPCCR: CLRONRET Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l01697">1697</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga0b97b2fdac794f4fddab1e4342e0c104"/><section>
    <title>FPU_FPCCR_CLRONRET_Pos<computeroutput>[5/7]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_CLRONRET_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_CLRONRET_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_CLRONRET_Pos&#160;&#160;&#160;28U</computeroutput></para>
<para>FPCCR: CLRONRET Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l02999">2999</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga0b97b2fdac794f4fddab1e4342e0c104"/><section>
    <title>FPU_FPCCR_CLRONRET_Pos<computeroutput>[6/7]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_CLRONRET_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_CLRONRET_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_CLRONRET_Pos&#160;&#160;&#160;28U</computeroutput></para>
<para>FPCCR: CLRONRET Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l02904">2904</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga0b97b2fdac794f4fddab1e4342e0c104"/><section>
    <title>FPU_FPCCR_CLRONRET_Pos<computeroutput>[7/7]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_CLRONRET_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_CLRONRET_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_CLRONRET_Pos&#160;&#160;&#160;28U</computeroutput></para>
<para>FPCCR: CLRONRET Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01755">1755</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga103d932807c15250d96711952878eeb2"/><section>
    <title>FPU_FPCCR_CLRONRETS_Msk<computeroutput>[1/7]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_CLRONRETS_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_CLRONRETS_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_CLRONRETS_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gabb18ccf9d1b0a4bef3b0823f18eb96ba">FPU_FPCCR_CLRONRETS_Pos</link>)</computeroutput></para>
<para>FPCCR: CLRONRETS bit Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02507">2507</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga103d932807c15250d96711952878eeb2"/><section>
    <title>FPU_FPCCR_CLRONRETS_Msk<computeroutput>[2/7]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_CLRONRETS_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_CLRONRETS_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_CLRONRETS_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gabb18ccf9d1b0a4bef3b0823f18eb96ba">FPU_FPCCR_CLRONRETS_Pos</link>)</computeroutput></para>
<para>FPCCR: CLRONRETS bit Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01626">1626</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga103d932807c15250d96711952878eeb2"/><section>
    <title>FPU_FPCCR_CLRONRETS_Msk<computeroutput>[3/7]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_CLRONRETS_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_CLRONRETS_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_CLRONRETS_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gabb18ccf9d1b0a4bef3b0823f18eb96ba">FPU_FPCCR_CLRONRETS_Pos</link>)</computeroutput></para>
<para>FPCCR: CLRONRETS bit Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l01701">1701</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga103d932807c15250d96711952878eeb2"/><section>
    <title>FPU_FPCCR_CLRONRETS_Msk<computeroutput>[4/7]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_CLRONRETS_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_CLRONRETS_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_CLRONRETS_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gabb18ccf9d1b0a4bef3b0823f18eb96ba">FPU_FPCCR_CLRONRETS_Pos</link>)</computeroutput></para>
<para>FPCCR: CLRONRETS bit Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l01701">1701</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga103d932807c15250d96711952878eeb2"/><section>
    <title>FPU_FPCCR_CLRONRETS_Msk<computeroutput>[5/7]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_CLRONRETS_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_CLRONRETS_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_CLRONRETS_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gabb18ccf9d1b0a4bef3b0823f18eb96ba">FPU_FPCCR_CLRONRETS_Pos</link>)</computeroutput></para>
<para>FPCCR: CLRONRETS bit Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03003">3003</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga103d932807c15250d96711952878eeb2"/><section>
    <title>FPU_FPCCR_CLRONRETS_Msk<computeroutput>[6/7]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_CLRONRETS_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_CLRONRETS_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_CLRONRETS_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gabb18ccf9d1b0a4bef3b0823f18eb96ba">FPU_FPCCR_CLRONRETS_Pos</link>)</computeroutput></para>
<para>FPCCR: CLRONRETS bit Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l02908">2908</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga103d932807c15250d96711952878eeb2"/><section>
    <title>FPU_FPCCR_CLRONRETS_Msk<computeroutput>[7/7]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_CLRONRETS_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_CLRONRETS_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_CLRONRETS_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gabb18ccf9d1b0a4bef3b0823f18eb96ba">FPU_FPCCR_CLRONRETS_Pos</link>)</computeroutput></para>
<para>FPCCR: CLRONRETS bit Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01759">1759</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gabb18ccf9d1b0a4bef3b0823f18eb96ba"/><section>
    <title>FPU_FPCCR_CLRONRETS_Pos<computeroutput>[1/7]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_CLRONRETS_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_CLRONRETS_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_CLRONRETS_Pos&#160;&#160;&#160;27U</computeroutput></para>
<para>FPCCR: CLRONRETS Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02506">2506</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gabb18ccf9d1b0a4bef3b0823f18eb96ba"/><section>
    <title>FPU_FPCCR_CLRONRETS_Pos<computeroutput>[2/7]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_CLRONRETS_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_CLRONRETS_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_CLRONRETS_Pos&#160;&#160;&#160;27U</computeroutput></para>
<para>FPCCR: CLRONRETS Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01625">1625</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gabb18ccf9d1b0a4bef3b0823f18eb96ba"/><section>
    <title>FPU_FPCCR_CLRONRETS_Pos<computeroutput>[3/7]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_CLRONRETS_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_CLRONRETS_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_CLRONRETS_Pos&#160;&#160;&#160;27U</computeroutput></para>
<para>FPCCR: CLRONRETS Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l01700">1700</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gabb18ccf9d1b0a4bef3b0823f18eb96ba"/><section>
    <title>FPU_FPCCR_CLRONRETS_Pos<computeroutput>[4/7]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_CLRONRETS_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_CLRONRETS_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_CLRONRETS_Pos&#160;&#160;&#160;27U</computeroutput></para>
<para>FPCCR: CLRONRETS Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l01700">1700</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gabb18ccf9d1b0a4bef3b0823f18eb96ba"/><section>
    <title>FPU_FPCCR_CLRONRETS_Pos<computeroutput>[5/7]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_CLRONRETS_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_CLRONRETS_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_CLRONRETS_Pos&#160;&#160;&#160;27U</computeroutput></para>
<para>FPCCR: CLRONRETS Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03002">3002</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gabb18ccf9d1b0a4bef3b0823f18eb96ba"/><section>
    <title>FPU_FPCCR_CLRONRETS_Pos<computeroutput>[6/7]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_CLRONRETS_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_CLRONRETS_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_CLRONRETS_Pos&#160;&#160;&#160;27U</computeroutput></para>
<para>FPCCR: CLRONRETS Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l02907">2907</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gabb18ccf9d1b0a4bef3b0823f18eb96ba"/><section>
    <title>FPU_FPCCR_CLRONRETS_Pos<computeroutput>[7/7]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_CLRONRETS_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_CLRONRETS_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_CLRONRETS_Pos&#160;&#160;&#160;27U</computeroutput></para>
<para>FPCCR: CLRONRETS Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01758">1758</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf4beaa279abff34828344bd594fff8a1"/><section>
    <title>FPU_FPCCR_HFRDY_Msk<computeroutput>[1/9]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_HFRDY_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_HFRDY_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_HFRDY_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab12733991487acc2da41ca300fe36fb6">FPU_FPCCR_HFRDY_Pos</link>)</computeroutput></para>
<para>FPCCR: HFRDY bit Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02531">2531</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf4beaa279abff34828344bd594fff8a1"/><section>
    <title>FPU_FPCCR_HFRDY_Msk<computeroutput>[2/9]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_HFRDY_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_HFRDY_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_HFRDY_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab12733991487acc2da41ca300fe36fb6">FPU_FPCCR_HFRDY_Pos</link>)</computeroutput></para>
<para>FPCCR: HFRDY bit Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01650">1650</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf4beaa279abff34828344bd594fff8a1"/><section>
    <title>FPU_FPCCR_HFRDY_Msk<computeroutput>[3/9]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_HFRDY_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_HFRDY_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_HFRDY_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab12733991487acc2da41ca300fe36fb6">FPU_FPCCR_HFRDY_Pos</link>)</computeroutput></para>
<para>FPCCR: HFRDY bit Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l01725">1725</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf4beaa279abff34828344bd594fff8a1"/><section>
    <title>FPU_FPCCR_HFRDY_Msk<computeroutput>[4/9]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_HFRDY_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_HFRDY_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_HFRDY_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab12733991487acc2da41ca300fe36fb6">FPU_FPCCR_HFRDY_Pos</link>)</computeroutput></para>
<para>FPCCR: HFRDY bit Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l01725">1725</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf4beaa279abff34828344bd594fff8a1"/><section>
    <title>FPU_FPCCR_HFRDY_Msk<computeroutput>[5/9]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_HFRDY_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_HFRDY_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_HFRDY_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab12733991487acc2da41ca300fe36fb6">FPU_FPCCR_HFRDY_Pos</link>)</computeroutput></para>
<para>FPCCR: HFRDY bit Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l01337">1337</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf4beaa279abff34828344bd594fff8a1"/><section>
    <title>FPU_FPCCR_HFRDY_Msk<computeroutput>[6/9]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_HFRDY_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_HFRDY_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_HFRDY_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab12733991487acc2da41ca300fe36fb6">FPU_FPCCR_HFRDY_Pos</link>)</computeroutput></para>
<para>FPCCR: HFRDY bit Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03027">3027</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf4beaa279abff34828344bd594fff8a1"/><section>
    <title>FPU_FPCCR_HFRDY_Msk<computeroutput>[7/9]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_HFRDY_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_HFRDY_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_HFRDY_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab12733991487acc2da41ca300fe36fb6">FPU_FPCCR_HFRDY_Pos</link>)</computeroutput></para>
<para>FPCCR: HFRDY bit Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l01564">1564</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf4beaa279abff34828344bd594fff8a1"/><section>
    <title>FPU_FPCCR_HFRDY_Msk<computeroutput>[8/9]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_HFRDY_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_HFRDY_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_HFRDY_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab12733991487acc2da41ca300fe36fb6">FPU_FPCCR_HFRDY_Pos</link>)</computeroutput></para>
<para>FPCCR: HFRDY bit Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l02932">2932</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf4beaa279abff34828344bd594fff8a1"/><section>
    <title>FPU_FPCCR_HFRDY_Msk<computeroutput>[9/9]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_HFRDY_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_HFRDY_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_HFRDY_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab12733991487acc2da41ca300fe36fb6">FPU_FPCCR_HFRDY_Pos</link>)</computeroutput></para>
<para>FPCCR: HFRDY bit Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01783">1783</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab12733991487acc2da41ca300fe36fb6"/><section>
    <title>FPU_FPCCR_HFRDY_Pos<computeroutput>[1/9]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_HFRDY_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_HFRDY_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_HFRDY_Pos&#160;&#160;&#160;4U</computeroutput></para>
<para>FPCCR: HFRDY Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02530">2530</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab12733991487acc2da41ca300fe36fb6"/><section>
    <title>FPU_FPCCR_HFRDY_Pos<computeroutput>[2/9]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_HFRDY_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_HFRDY_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_HFRDY_Pos&#160;&#160;&#160;4U</computeroutput></para>
<para>FPCCR: HFRDY Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01649">1649</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab12733991487acc2da41ca300fe36fb6"/><section>
    <title>FPU_FPCCR_HFRDY_Pos<computeroutput>[3/9]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_HFRDY_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_HFRDY_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_HFRDY_Pos&#160;&#160;&#160;4U</computeroutput></para>
<para>FPCCR: HFRDY Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l01724">1724</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab12733991487acc2da41ca300fe36fb6"/><section>
    <title>FPU_FPCCR_HFRDY_Pos<computeroutput>[4/9]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_HFRDY_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_HFRDY_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_HFRDY_Pos&#160;&#160;&#160;4U</computeroutput></para>
<para>FPCCR: HFRDY Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l01724">1724</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab12733991487acc2da41ca300fe36fb6"/><section>
    <title>FPU_FPCCR_HFRDY_Pos<computeroutput>[5/9]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_HFRDY_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_HFRDY_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_HFRDY_Pos&#160;&#160;&#160;4U</computeroutput></para>
<para>FPCCR: HFRDY Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l01336">1336</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab12733991487acc2da41ca300fe36fb6"/><section>
    <title>FPU_FPCCR_HFRDY_Pos<computeroutput>[6/9]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_HFRDY_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_HFRDY_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_HFRDY_Pos&#160;&#160;&#160;4U</computeroutput></para>
<para>FPCCR: HFRDY Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03026">3026</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab12733991487acc2da41ca300fe36fb6"/><section>
    <title>FPU_FPCCR_HFRDY_Pos<computeroutput>[7/9]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_HFRDY_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_HFRDY_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_HFRDY_Pos&#160;&#160;&#160;4U</computeroutput></para>
<para>FPCCR: HFRDY Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l01563">1563</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab12733991487acc2da41ca300fe36fb6"/><section>
    <title>FPU_FPCCR_HFRDY_Pos<computeroutput>[8/9]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_HFRDY_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_HFRDY_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_HFRDY_Pos&#160;&#160;&#160;4U</computeroutput></para>
<para>FPCCR: HFRDY Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l02931">2931</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab12733991487acc2da41ca300fe36fb6"/><section>
    <title>FPU_FPCCR_HFRDY_Pos<computeroutput>[9/9]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_HFRDY_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_HFRDY_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_HFRDY_Pos&#160;&#160;&#160;4U</computeroutput></para>
<para>FPCCR: HFRDY Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01782">1782</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga86e7c2fa52ba65c3b535dfa33f2586eb"/><section>
    <title>FPU_FPCCR_LSPACT_Msk<computeroutput>[1/9]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_LSPACT_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_LSPACT_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_LSPACT_Msk&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga803bf3f6d15b04deaad0801bee5b35ed">FPU_FPCCR_LSPACT_Pos</link>*/)</computeroutput></para>
<para>FPCCR: Lazy state preservation active bit Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02543">2543</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga86e7c2fa52ba65c3b535dfa33f2586eb"/><section>
    <title>FPU_FPCCR_LSPACT_Msk<computeroutput>[2/9]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_LSPACT_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_LSPACT_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_LSPACT_Msk&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga803bf3f6d15b04deaad0801bee5b35ed">FPU_FPCCR_LSPACT_Pos</link>*/)</computeroutput></para>
<para>FPCCR: Lazy state preservation active bit Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01662">1662</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga86e7c2fa52ba65c3b535dfa33f2586eb"/><section>
    <title>FPU_FPCCR_LSPACT_Msk<computeroutput>[3/9]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_LSPACT_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_LSPACT_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_LSPACT_Msk&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga803bf3f6d15b04deaad0801bee5b35ed">FPU_FPCCR_LSPACT_Pos</link>*/)</computeroutput></para>
<para>FPCCR: Lazy state preservation active bit Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l01737">1737</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga86e7c2fa52ba65c3b535dfa33f2586eb"/><section>
    <title>FPU_FPCCR_LSPACT_Msk<computeroutput>[4/9]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_LSPACT_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_LSPACT_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_LSPACT_Msk&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga803bf3f6d15b04deaad0801bee5b35ed">FPU_FPCCR_LSPACT_Pos</link>*/)</computeroutput></para>
<para>FPCCR: Lazy state preservation active bit Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l01737">1737</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga86e7c2fa52ba65c3b535dfa33f2586eb"/><section>
    <title>FPU_FPCCR_LSPACT_Msk<computeroutput>[5/9]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_LSPACT_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_LSPACT_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_LSPACT_Msk&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga803bf3f6d15b04deaad0801bee5b35ed">FPU_FPCCR_LSPACT_Pos</link>*/)</computeroutput></para>
<para>FPCCR: Lazy state preservation active bit Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l01346">1346</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga86e7c2fa52ba65c3b535dfa33f2586eb"/><section>
    <title>FPU_FPCCR_LSPACT_Msk<computeroutput>[6/9]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_LSPACT_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_LSPACT_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_LSPACT_Msk&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga803bf3f6d15b04deaad0801bee5b35ed">FPU_FPCCR_LSPACT_Pos</link>*/)</computeroutput></para>
<para>FPCCR: Lazy state preservation active bit Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03039">3039</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga86e7c2fa52ba65c3b535dfa33f2586eb"/><section>
    <title>FPU_FPCCR_LSPACT_Msk<computeroutput>[7/9]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_LSPACT_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_LSPACT_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_LSPACT_Msk&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga803bf3f6d15b04deaad0801bee5b35ed">FPU_FPCCR_LSPACT_Pos</link>*/)</computeroutput></para>
<para>FPCCR: Lazy state preservation active bit Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l01573">1573</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga86e7c2fa52ba65c3b535dfa33f2586eb"/><section>
    <title>FPU_FPCCR_LSPACT_Msk<computeroutput>[8/9]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_LSPACT_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_LSPACT_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_LSPACT_Msk&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga803bf3f6d15b04deaad0801bee5b35ed">FPU_FPCCR_LSPACT_Pos</link>*/)</computeroutput></para>
<para>FPCCR: Lazy state preservation active bit Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l02944">2944</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga86e7c2fa52ba65c3b535dfa33f2586eb"/><section>
    <title>FPU_FPCCR_LSPACT_Msk<computeroutput>[9/9]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_LSPACT_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_LSPACT_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_LSPACT_Msk&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga803bf3f6d15b04deaad0801bee5b35ed">FPU_FPCCR_LSPACT_Pos</link>*/)</computeroutput></para>
<para>FPCCR: Lazy state preservation active bit Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01795">1795</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga803bf3f6d15b04deaad0801bee5b35ed"/><section>
    <title>FPU_FPCCR_LSPACT_Pos<computeroutput>[1/9]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_LSPACT_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_LSPACT_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_LSPACT_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>FPCCR: Lazy state preservation active bit Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02542">2542</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga803bf3f6d15b04deaad0801bee5b35ed"/><section>
    <title>FPU_FPCCR_LSPACT_Pos<computeroutput>[2/9]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_LSPACT_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_LSPACT_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_LSPACT_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>FPCCR: Lazy state preservation active bit Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01661">1661</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga803bf3f6d15b04deaad0801bee5b35ed"/><section>
    <title>FPU_FPCCR_LSPACT_Pos<computeroutput>[3/9]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_LSPACT_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_LSPACT_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_LSPACT_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>FPCCR: Lazy state preservation active bit Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l01736">1736</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga803bf3f6d15b04deaad0801bee5b35ed"/><section>
    <title>FPU_FPCCR_LSPACT_Pos<computeroutput>[4/9]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_LSPACT_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_LSPACT_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_LSPACT_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>FPCCR: Lazy state preservation active bit Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l01736">1736</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga803bf3f6d15b04deaad0801bee5b35ed"/><section>
    <title>FPU_FPCCR_LSPACT_Pos<computeroutput>[5/9]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_LSPACT_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_LSPACT_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_LSPACT_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>FPCCR: Lazy state preservation active bit Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l01345">1345</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga803bf3f6d15b04deaad0801bee5b35ed"/><section>
    <title>FPU_FPCCR_LSPACT_Pos<computeroutput>[6/9]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_LSPACT_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_LSPACT_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_LSPACT_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>FPCCR: Lazy state preservation active bit Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03038">3038</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga803bf3f6d15b04deaad0801bee5b35ed"/><section>
    <title>FPU_FPCCR_LSPACT_Pos<computeroutput>[7/9]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_LSPACT_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_LSPACT_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_LSPACT_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>FPCCR: Lazy state preservation active bit Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l01572">1572</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga803bf3f6d15b04deaad0801bee5b35ed"/><section>
    <title>FPU_FPCCR_LSPACT_Pos<computeroutput>[8/9]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_LSPACT_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_LSPACT_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_LSPACT_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>FPCCR: Lazy state preservation active bit Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l02943">2943</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga803bf3f6d15b04deaad0801bee5b35ed"/><section>
    <title>FPU_FPCCR_LSPACT_Pos<computeroutput>[9/9]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_LSPACT_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_LSPACT_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_LSPACT_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>FPCCR: Lazy state preservation active bit Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01794">1794</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf4ab19de45df6522dd882bc116f938e9"/><section>
    <title>FPU_FPCCR_LSPEN_Msk<computeroutput>[1/9]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_LSPEN_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_LSPEN_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_LSPEN_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac7d70e051fe759ad8fed83bf5b5aebc1">FPU_FPCCR_LSPEN_Pos</link>)</computeroutput></para>
<para>FPCCR: LSPEN bit Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02498">2498</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf4ab19de45df6522dd882bc116f938e9"/><section>
    <title>FPU_FPCCR_LSPEN_Msk<computeroutput>[2/9]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_LSPEN_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_LSPEN_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_LSPEN_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac7d70e051fe759ad8fed83bf5b5aebc1">FPU_FPCCR_LSPEN_Pos</link>)</computeroutput></para>
<para>FPCCR: LSPEN bit Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01617">1617</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf4ab19de45df6522dd882bc116f938e9"/><section>
    <title>FPU_FPCCR_LSPEN_Msk<computeroutput>[3/9]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_LSPEN_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_LSPEN_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_LSPEN_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac7d70e051fe759ad8fed83bf5b5aebc1">FPU_FPCCR_LSPEN_Pos</link>)</computeroutput></para>
<para>FPCCR: LSPEN bit Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l01692">1692</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf4ab19de45df6522dd882bc116f938e9"/><section>
    <title>FPU_FPCCR_LSPEN_Msk<computeroutput>[4/9]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_LSPEN_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_LSPEN_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_LSPEN_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac7d70e051fe759ad8fed83bf5b5aebc1">FPU_FPCCR_LSPEN_Pos</link>)</computeroutput></para>
<para>FPCCR: LSPEN bit Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l01692">1692</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf4ab19de45df6522dd882bc116f938e9"/><section>
    <title>FPU_FPCCR_LSPEN_Msk<computeroutput>[5/9]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_LSPEN_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_LSPEN_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_LSPEN_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac7d70e051fe759ad8fed83bf5b5aebc1">FPU_FPCCR_LSPEN_Pos</link>)</computeroutput></para>
<para>FPCCR: LSPEN bit Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l01325">1325</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf4ab19de45df6522dd882bc116f938e9"/><section>
    <title>FPU_FPCCR_LSPEN_Msk<computeroutput>[6/9]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_LSPEN_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_LSPEN_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_LSPEN_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac7d70e051fe759ad8fed83bf5b5aebc1">FPU_FPCCR_LSPEN_Pos</link>)</computeroutput></para>
<para>FPCCR: LSPEN bit Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l02994">2994</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf4ab19de45df6522dd882bc116f938e9"/><section>
    <title>FPU_FPCCR_LSPEN_Msk<computeroutput>[7/9]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_LSPEN_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_LSPEN_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_LSPEN_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac7d70e051fe759ad8fed83bf5b5aebc1">FPU_FPCCR_LSPEN_Pos</link>)</computeroutput></para>
<para>FPCCR: LSPEN bit Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l01552">1552</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf4ab19de45df6522dd882bc116f938e9"/><section>
    <title>FPU_FPCCR_LSPEN_Msk<computeroutput>[8/9]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_LSPEN_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_LSPEN_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_LSPEN_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac7d70e051fe759ad8fed83bf5b5aebc1">FPU_FPCCR_LSPEN_Pos</link>)</computeroutput></para>
<para>FPCCR: LSPEN bit Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l02899">2899</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf4ab19de45df6522dd882bc116f938e9"/><section>
    <title>FPU_FPCCR_LSPEN_Msk<computeroutput>[9/9]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_LSPEN_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_LSPEN_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_LSPEN_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac7d70e051fe759ad8fed83bf5b5aebc1">FPU_FPCCR_LSPEN_Pos</link>)</computeroutput></para>
<para>FPCCR: LSPEN bit Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01750">1750</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gac7d70e051fe759ad8fed83bf5b5aebc1"/><section>
    <title>FPU_FPCCR_LSPEN_Pos<computeroutput>[1/9]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_LSPEN_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_LSPEN_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_LSPEN_Pos&#160;&#160;&#160;30U</computeroutput></para>
<para>FPCCR: LSPEN Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02497">2497</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gac7d70e051fe759ad8fed83bf5b5aebc1"/><section>
    <title>FPU_FPCCR_LSPEN_Pos<computeroutput>[2/9]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_LSPEN_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_LSPEN_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_LSPEN_Pos&#160;&#160;&#160;30U</computeroutput></para>
<para>FPCCR: LSPEN Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01616">1616</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gac7d70e051fe759ad8fed83bf5b5aebc1"/><section>
    <title>FPU_FPCCR_LSPEN_Pos<computeroutput>[3/9]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_LSPEN_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_LSPEN_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_LSPEN_Pos&#160;&#160;&#160;30U</computeroutput></para>
<para>FPCCR: LSPEN Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l01691">1691</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gac7d70e051fe759ad8fed83bf5b5aebc1"/><section>
    <title>FPU_FPCCR_LSPEN_Pos<computeroutput>[4/9]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_LSPEN_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_LSPEN_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_LSPEN_Pos&#160;&#160;&#160;30U</computeroutput></para>
<para>FPCCR: LSPEN Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l01691">1691</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gac7d70e051fe759ad8fed83bf5b5aebc1"/><section>
    <title>FPU_FPCCR_LSPEN_Pos<computeroutput>[5/9]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_LSPEN_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_LSPEN_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_LSPEN_Pos&#160;&#160;&#160;30U</computeroutput></para>
<para>FPCCR: LSPEN Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l01324">1324</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gac7d70e051fe759ad8fed83bf5b5aebc1"/><section>
    <title>FPU_FPCCR_LSPEN_Pos<computeroutput>[6/9]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_LSPEN_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_LSPEN_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_LSPEN_Pos&#160;&#160;&#160;30U</computeroutput></para>
<para>FPCCR: LSPEN Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l02993">2993</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gac7d70e051fe759ad8fed83bf5b5aebc1"/><section>
    <title>FPU_FPCCR_LSPEN_Pos<computeroutput>[7/9]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_LSPEN_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_LSPEN_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_LSPEN_Pos&#160;&#160;&#160;30U</computeroutput></para>
<para>FPCCR: LSPEN Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l01551">1551</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gac7d70e051fe759ad8fed83bf5b5aebc1"/><section>
    <title>FPU_FPCCR_LSPEN_Pos<computeroutput>[8/9]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_LSPEN_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_LSPEN_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_LSPEN_Pos&#160;&#160;&#160;30U</computeroutput></para>
<para>FPCCR: LSPEN Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l02898">2898</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gac7d70e051fe759ad8fed83bf5b5aebc1"/><section>
    <title>FPU_FPCCR_LSPEN_Pos<computeroutput>[9/9]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_LSPEN_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_LSPEN_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_LSPEN_Pos&#160;&#160;&#160;30U</computeroutput></para>
<para>FPCCR: LSPEN Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01749">1749</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga73afcf0fe09c69e9625e11035cabb1c0"/><section>
    <title>FPU_FPCCR_LSPENS_Msk<computeroutput>[1/7]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_LSPENS_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_LSPENS_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_LSPENS_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga705368bf3c52b5bb4edfbcb3e2631e1c">FPU_FPCCR_LSPENS_Pos</link>)</computeroutput></para>
<para>FPCCR: LSPENS bit Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02501">2501</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga73afcf0fe09c69e9625e11035cabb1c0"/><section>
    <title>FPU_FPCCR_LSPENS_Msk<computeroutput>[2/7]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_LSPENS_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_LSPENS_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_LSPENS_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga705368bf3c52b5bb4edfbcb3e2631e1c">FPU_FPCCR_LSPENS_Pos</link>)</computeroutput></para>
<para>FPCCR: LSPENS bit Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01620">1620</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga73afcf0fe09c69e9625e11035cabb1c0"/><section>
    <title>FPU_FPCCR_LSPENS_Msk<computeroutput>[3/7]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_LSPENS_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_LSPENS_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_LSPENS_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga705368bf3c52b5bb4edfbcb3e2631e1c">FPU_FPCCR_LSPENS_Pos</link>)</computeroutput></para>
<para>FPCCR: LSPENS bit Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l01695">1695</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga73afcf0fe09c69e9625e11035cabb1c0"/><section>
    <title>FPU_FPCCR_LSPENS_Msk<computeroutput>[4/7]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_LSPENS_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_LSPENS_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_LSPENS_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga705368bf3c52b5bb4edfbcb3e2631e1c">FPU_FPCCR_LSPENS_Pos</link>)</computeroutput></para>
<para>FPCCR: LSPENS bit Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l01695">1695</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga73afcf0fe09c69e9625e11035cabb1c0"/><section>
    <title>FPU_FPCCR_LSPENS_Msk<computeroutput>[5/7]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_LSPENS_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_LSPENS_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_LSPENS_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga705368bf3c52b5bb4edfbcb3e2631e1c">FPU_FPCCR_LSPENS_Pos</link>)</computeroutput></para>
<para>FPCCR: LSPENS bit Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l02997">2997</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga73afcf0fe09c69e9625e11035cabb1c0"/><section>
    <title>FPU_FPCCR_LSPENS_Msk<computeroutput>[6/7]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_LSPENS_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_LSPENS_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_LSPENS_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga705368bf3c52b5bb4edfbcb3e2631e1c">FPU_FPCCR_LSPENS_Pos</link>)</computeroutput></para>
<para>FPCCR: LSPENS bit Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l02902">2902</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga73afcf0fe09c69e9625e11035cabb1c0"/><section>
    <title>FPU_FPCCR_LSPENS_Msk<computeroutput>[7/7]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_LSPENS_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_LSPENS_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_LSPENS_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga705368bf3c52b5bb4edfbcb3e2631e1c">FPU_FPCCR_LSPENS_Pos</link>)</computeroutput></para>
<para>FPCCR: LSPENS bit Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01753">1753</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga705368bf3c52b5bb4edfbcb3e2631e1c"/><section>
    <title>FPU_FPCCR_LSPENS_Pos<computeroutput>[1/7]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_LSPENS_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_LSPENS_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_LSPENS_Pos&#160;&#160;&#160;29U</computeroutput></para>
<para>FPCCR: LSPENS Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02500">2500</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga705368bf3c52b5bb4edfbcb3e2631e1c"/><section>
    <title>FPU_FPCCR_LSPENS_Pos<computeroutput>[2/7]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_LSPENS_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_LSPENS_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_LSPENS_Pos&#160;&#160;&#160;29U</computeroutput></para>
<para>FPCCR: LSPENS Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01619">1619</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga705368bf3c52b5bb4edfbcb3e2631e1c"/><section>
    <title>FPU_FPCCR_LSPENS_Pos<computeroutput>[3/7]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_LSPENS_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_LSPENS_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_LSPENS_Pos&#160;&#160;&#160;29U</computeroutput></para>
<para>FPCCR: LSPENS Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l01694">1694</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga705368bf3c52b5bb4edfbcb3e2631e1c"/><section>
    <title>FPU_FPCCR_LSPENS_Pos<computeroutput>[4/7]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_LSPENS_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_LSPENS_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_LSPENS_Pos&#160;&#160;&#160;29U</computeroutput></para>
<para>FPCCR: LSPENS Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l01694">1694</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga705368bf3c52b5bb4edfbcb3e2631e1c"/><section>
    <title>FPU_FPCCR_LSPENS_Pos<computeroutput>[5/7]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_LSPENS_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_LSPENS_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_LSPENS_Pos&#160;&#160;&#160;29U</computeroutput></para>
<para>FPCCR: LSPENS Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l02996">2996</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga705368bf3c52b5bb4edfbcb3e2631e1c"/><section>
    <title>FPU_FPCCR_LSPENS_Pos<computeroutput>[6/7]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_LSPENS_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_LSPENS_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_LSPENS_Pos&#160;&#160;&#160;29U</computeroutput></para>
<para>FPCCR: LSPENS Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l02901">2901</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga705368bf3c52b5bb4edfbcb3e2631e1c"/><section>
    <title>FPU_FPCCR_LSPENS_Pos<computeroutput>[7/7]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_LSPENS_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_LSPENS_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_LSPENS_Pos&#160;&#160;&#160;29U</computeroutput></para>
<para>FPCCR: LSPENS Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01752">1752</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gadedfaec9fdd07261573e823a4dcfb5c4"/><section>
    <title>FPU_FPCCR_MMRDY_Msk<computeroutput>[1/9]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_MMRDY_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_MMRDY_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_MMRDY_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaccdb481211629f9440431439231187f1">FPU_FPCCR_MMRDY_Pos</link>)</computeroutput></para>
<para>FPCCR: MMRDY bit Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02528">2528</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gadedfaec9fdd07261573e823a4dcfb5c4"/><section>
    <title>FPU_FPCCR_MMRDY_Msk<computeroutput>[2/9]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_MMRDY_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_MMRDY_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_MMRDY_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaccdb481211629f9440431439231187f1">FPU_FPCCR_MMRDY_Pos</link>)</computeroutput></para>
<para>FPCCR: MMRDY bit Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01647">1647</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gadedfaec9fdd07261573e823a4dcfb5c4"/><section>
    <title>FPU_FPCCR_MMRDY_Msk<computeroutput>[3/9]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_MMRDY_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_MMRDY_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_MMRDY_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaccdb481211629f9440431439231187f1">FPU_FPCCR_MMRDY_Pos</link>)</computeroutput></para>
<para>FPCCR: MMRDY bit Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l01722">1722</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gadedfaec9fdd07261573e823a4dcfb5c4"/><section>
    <title>FPU_FPCCR_MMRDY_Msk<computeroutput>[4/9]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_MMRDY_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_MMRDY_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_MMRDY_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaccdb481211629f9440431439231187f1">FPU_FPCCR_MMRDY_Pos</link>)</computeroutput></para>
<para>FPCCR: MMRDY bit Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l01722">1722</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gadedfaec9fdd07261573e823a4dcfb5c4"/><section>
    <title>FPU_FPCCR_MMRDY_Msk<computeroutput>[5/9]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_MMRDY_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_MMRDY_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_MMRDY_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaccdb481211629f9440431439231187f1">FPU_FPCCR_MMRDY_Pos</link>)</computeroutput></para>
<para>FPCCR: MMRDY bit Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l01334">1334</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gadedfaec9fdd07261573e823a4dcfb5c4"/><section>
    <title>FPU_FPCCR_MMRDY_Msk<computeroutput>[6/9]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_MMRDY_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_MMRDY_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_MMRDY_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaccdb481211629f9440431439231187f1">FPU_FPCCR_MMRDY_Pos</link>)</computeroutput></para>
<para>FPCCR: MMRDY bit Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03024">3024</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gadedfaec9fdd07261573e823a4dcfb5c4"/><section>
    <title>FPU_FPCCR_MMRDY_Msk<computeroutput>[7/9]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_MMRDY_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_MMRDY_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_MMRDY_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaccdb481211629f9440431439231187f1">FPU_FPCCR_MMRDY_Pos</link>)</computeroutput></para>
<para>FPCCR: MMRDY bit Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l01561">1561</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gadedfaec9fdd07261573e823a4dcfb5c4"/><section>
    <title>FPU_FPCCR_MMRDY_Msk<computeroutput>[8/9]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_MMRDY_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_MMRDY_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_MMRDY_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaccdb481211629f9440431439231187f1">FPU_FPCCR_MMRDY_Pos</link>)</computeroutput></para>
<para>FPCCR: MMRDY bit Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l02929">2929</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gadedfaec9fdd07261573e823a4dcfb5c4"/><section>
    <title>FPU_FPCCR_MMRDY_Msk<computeroutput>[9/9]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_MMRDY_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_MMRDY_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_MMRDY_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaccdb481211629f9440431439231187f1">FPU_FPCCR_MMRDY_Pos</link>)</computeroutput></para>
<para>FPCCR: MMRDY bit Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01780">1780</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaccdb481211629f9440431439231187f1"/><section>
    <title>FPU_FPCCR_MMRDY_Pos<computeroutput>[1/9]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_MMRDY_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_MMRDY_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_MMRDY_Pos&#160;&#160;&#160;5U</computeroutput></para>
<para>FPCCR: MMRDY Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02527">2527</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaccdb481211629f9440431439231187f1"/><section>
    <title>FPU_FPCCR_MMRDY_Pos<computeroutput>[2/9]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_MMRDY_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_MMRDY_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_MMRDY_Pos&#160;&#160;&#160;5U</computeroutput></para>
<para>FPCCR: MMRDY Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01646">1646</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaccdb481211629f9440431439231187f1"/><section>
    <title>FPU_FPCCR_MMRDY_Pos<computeroutput>[3/9]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_MMRDY_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_MMRDY_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_MMRDY_Pos&#160;&#160;&#160;5U</computeroutput></para>
<para>FPCCR: MMRDY Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l01721">1721</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaccdb481211629f9440431439231187f1"/><section>
    <title>FPU_FPCCR_MMRDY_Pos<computeroutput>[4/9]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_MMRDY_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_MMRDY_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_MMRDY_Pos&#160;&#160;&#160;5U</computeroutput></para>
<para>FPCCR: MMRDY Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l01721">1721</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaccdb481211629f9440431439231187f1"/><section>
    <title>FPU_FPCCR_MMRDY_Pos<computeroutput>[5/9]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_MMRDY_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_MMRDY_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_MMRDY_Pos&#160;&#160;&#160;5U</computeroutput></para>
<para>FPCCR: MMRDY Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l01333">1333</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaccdb481211629f9440431439231187f1"/><section>
    <title>FPU_FPCCR_MMRDY_Pos<computeroutput>[6/9]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_MMRDY_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_MMRDY_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_MMRDY_Pos&#160;&#160;&#160;5U</computeroutput></para>
<para>FPCCR: MMRDY Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03023">3023</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaccdb481211629f9440431439231187f1"/><section>
    <title>FPU_FPCCR_MMRDY_Pos<computeroutput>[7/9]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_MMRDY_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_MMRDY_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_MMRDY_Pos&#160;&#160;&#160;5U</computeroutput></para>
<para>FPCCR: MMRDY Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l01560">1560</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaccdb481211629f9440431439231187f1"/><section>
    <title>FPU_FPCCR_MMRDY_Pos<computeroutput>[8/9]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_MMRDY_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_MMRDY_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_MMRDY_Pos&#160;&#160;&#160;5U</computeroutput></para>
<para>FPCCR: MMRDY Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l02928">2928</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaccdb481211629f9440431439231187f1"/><section>
    <title>FPU_FPCCR_MMRDY_Pos<computeroutput>[9/9]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_MMRDY_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_MMRDY_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_MMRDY_Pos&#160;&#160;&#160;5U</computeroutput></para>
<para>FPCCR: MMRDY Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01779">1779</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga42067729a887081cf56b8fe1029be7a1"/><section>
    <title>FPU_FPCCR_MONRDY_Msk<computeroutput>[1/9]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_MONRDY_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_MONRDY_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_MONRDY_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae0a4effc79209d821ded517c2be326ba">FPU_FPCCR_MONRDY_Pos</link>)</computeroutput></para>
<para>FPCCR: MONRDY bit Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02519">2519</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga42067729a887081cf56b8fe1029be7a1"/><section>
    <title>FPU_FPCCR_MONRDY_Msk<computeroutput>[2/9]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_MONRDY_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_MONRDY_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_MONRDY_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae0a4effc79209d821ded517c2be326ba">FPU_FPCCR_MONRDY_Pos</link>)</computeroutput></para>
<para>FPCCR: MONRDY bit Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01638">1638</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga42067729a887081cf56b8fe1029be7a1"/><section>
    <title>FPU_FPCCR_MONRDY_Msk<computeroutput>[3/9]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_MONRDY_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_MONRDY_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_MONRDY_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae0a4effc79209d821ded517c2be326ba">FPU_FPCCR_MONRDY_Pos</link>)</computeroutput></para>
<para>FPCCR: MONRDY bit Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l01713">1713</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga42067729a887081cf56b8fe1029be7a1"/><section>
    <title>FPU_FPCCR_MONRDY_Msk<computeroutput>[4/9]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_MONRDY_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_MONRDY_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_MONRDY_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae0a4effc79209d821ded517c2be326ba">FPU_FPCCR_MONRDY_Pos</link>)</computeroutput></para>
<para>FPCCR: MONRDY bit Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l01713">1713</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga42067729a887081cf56b8fe1029be7a1"/><section>
    <title>FPU_FPCCR_MONRDY_Msk<computeroutput>[5/9]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_MONRDY_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_MONRDY_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_MONRDY_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae0a4effc79209d821ded517c2be326ba">FPU_FPCCR_MONRDY_Pos</link>)</computeroutput></para>
<para>FPCCR: MONRDY bit Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l01328">1328</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga42067729a887081cf56b8fe1029be7a1"/><section>
    <title>FPU_FPCCR_MONRDY_Msk<computeroutput>[6/9]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_MONRDY_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_MONRDY_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_MONRDY_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae0a4effc79209d821ded517c2be326ba">FPU_FPCCR_MONRDY_Pos</link>)</computeroutput></para>
<para>FPCCR: MONRDY bit Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03015">3015</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga42067729a887081cf56b8fe1029be7a1"/><section>
    <title>FPU_FPCCR_MONRDY_Msk<computeroutput>[7/9]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_MONRDY_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_MONRDY_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_MONRDY_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae0a4effc79209d821ded517c2be326ba">FPU_FPCCR_MONRDY_Pos</link>)</computeroutput></para>
<para>FPCCR: MONRDY bit Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l01555">1555</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga42067729a887081cf56b8fe1029be7a1"/><section>
    <title>FPU_FPCCR_MONRDY_Msk<computeroutput>[8/9]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_MONRDY_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_MONRDY_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_MONRDY_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae0a4effc79209d821ded517c2be326ba">FPU_FPCCR_MONRDY_Pos</link>)</computeroutput></para>
<para>FPCCR: MONRDY bit Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l02920">2920</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga42067729a887081cf56b8fe1029be7a1"/><section>
    <title>FPU_FPCCR_MONRDY_Msk<computeroutput>[9/9]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_MONRDY_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_MONRDY_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_MONRDY_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae0a4effc79209d821ded517c2be326ba">FPU_FPCCR_MONRDY_Pos</link>)</computeroutput></para>
<para>FPCCR: MONRDY bit Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01771">1771</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae0a4effc79209d821ded517c2be326ba"/><section>
    <title>FPU_FPCCR_MONRDY_Pos<computeroutput>[1/9]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_MONRDY_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_MONRDY_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_MONRDY_Pos&#160;&#160;&#160;8U</computeroutput></para>
<para>FPCCR: MONRDY Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02518">2518</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae0a4effc79209d821ded517c2be326ba"/><section>
    <title>FPU_FPCCR_MONRDY_Pos<computeroutput>[2/9]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_MONRDY_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_MONRDY_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_MONRDY_Pos&#160;&#160;&#160;8U</computeroutput></para>
<para>FPCCR: MONRDY Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01637">1637</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae0a4effc79209d821ded517c2be326ba"/><section>
    <title>FPU_FPCCR_MONRDY_Pos<computeroutput>[3/9]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_MONRDY_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_MONRDY_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_MONRDY_Pos&#160;&#160;&#160;8U</computeroutput></para>
<para>FPCCR: MONRDY Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l01712">1712</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae0a4effc79209d821ded517c2be326ba"/><section>
    <title>FPU_FPCCR_MONRDY_Pos<computeroutput>[4/9]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_MONRDY_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_MONRDY_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_MONRDY_Pos&#160;&#160;&#160;8U</computeroutput></para>
<para>FPCCR: MONRDY Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l01712">1712</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae0a4effc79209d821ded517c2be326ba"/><section>
    <title>FPU_FPCCR_MONRDY_Pos<computeroutput>[5/9]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_MONRDY_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_MONRDY_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_MONRDY_Pos&#160;&#160;&#160;8U</computeroutput></para>
<para>FPCCR: MONRDY Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l01327">1327</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae0a4effc79209d821ded517c2be326ba"/><section>
    <title>FPU_FPCCR_MONRDY_Pos<computeroutput>[6/9]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_MONRDY_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_MONRDY_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_MONRDY_Pos&#160;&#160;&#160;8U</computeroutput></para>
<para>FPCCR: MONRDY Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03014">3014</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae0a4effc79209d821ded517c2be326ba"/><section>
    <title>FPU_FPCCR_MONRDY_Pos<computeroutput>[7/9]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_MONRDY_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_MONRDY_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_MONRDY_Pos&#160;&#160;&#160;8U</computeroutput></para>
<para>FPCCR: MONRDY Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l01554">1554</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae0a4effc79209d821ded517c2be326ba"/><section>
    <title>FPU_FPCCR_MONRDY_Pos<computeroutput>[8/9]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_MONRDY_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_MONRDY_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_MONRDY_Pos&#160;&#160;&#160;8U</computeroutput></para>
<para>FPCCR: MONRDY Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l02919">2919</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae0a4effc79209d821ded517c2be326ba"/><section>
    <title>FPU_FPCCR_MONRDY_Pos<computeroutput>[9/9]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_MONRDY_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_MONRDY_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_MONRDY_Pos&#160;&#160;&#160;8U</computeroutput></para>
<para>FPCCR: MONRDY Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01770">1770</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga47d3d3b29514c7d7581cfcc304368cea"/><section>
    <title>FPU_FPCCR_S_Msk<computeroutput>[1/7]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_S_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_S_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_S_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4123d3881e5342251f559cec19e23b4e">FPU_FPCCR_S_Pos</link>)</computeroutput></para>
<para>FPCCR: Security status of the FP context bit Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02537">2537</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga47d3d3b29514c7d7581cfcc304368cea"/><section>
    <title>FPU_FPCCR_S_Msk<computeroutput>[2/7]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_S_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_S_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_S_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4123d3881e5342251f559cec19e23b4e">FPU_FPCCR_S_Pos</link>)</computeroutput></para>
<para>FPCCR: Security status of the FP context bit Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01656">1656</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga47d3d3b29514c7d7581cfcc304368cea"/><section>
    <title>FPU_FPCCR_S_Msk<computeroutput>[3/7]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_S_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_S_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_S_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4123d3881e5342251f559cec19e23b4e">FPU_FPCCR_S_Pos</link>)</computeroutput></para>
<para>FPCCR: Security status of the FP context bit Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l01731">1731</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga47d3d3b29514c7d7581cfcc304368cea"/><section>
    <title>FPU_FPCCR_S_Msk<computeroutput>[4/7]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_S_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_S_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_S_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4123d3881e5342251f559cec19e23b4e">FPU_FPCCR_S_Pos</link>)</computeroutput></para>
<para>FPCCR: Security status of the FP context bit Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l01731">1731</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga47d3d3b29514c7d7581cfcc304368cea"/><section>
    <title>FPU_FPCCR_S_Msk<computeroutput>[5/7]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_S_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_S_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_S_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4123d3881e5342251f559cec19e23b4e">FPU_FPCCR_S_Pos</link>)</computeroutput></para>
<para>FPCCR: Security status of the FP context bit Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03033">3033</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga47d3d3b29514c7d7581cfcc304368cea"/><section>
    <title>FPU_FPCCR_S_Msk<computeroutput>[6/7]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_S_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_S_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_S_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4123d3881e5342251f559cec19e23b4e">FPU_FPCCR_S_Pos</link>)</computeroutput></para>
<para>FPCCR: Security status of the FP context bit Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l02938">2938</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga47d3d3b29514c7d7581cfcc304368cea"/><section>
    <title>FPU_FPCCR_S_Msk<computeroutput>[7/7]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_S_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_S_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_S_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4123d3881e5342251f559cec19e23b4e">FPU_FPCCR_S_Pos</link>)</computeroutput></para>
<para>FPCCR: Security status of the FP context bit Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01789">1789</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga4123d3881e5342251f559cec19e23b4e"/><section>
    <title>FPU_FPCCR_S_Pos<computeroutput>[1/7]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_S_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_S_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_S_Pos&#160;&#160;&#160;2U</computeroutput></para>
<para>FPCCR: Security status of the FP context bit Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02536">2536</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga4123d3881e5342251f559cec19e23b4e"/><section>
    <title>FPU_FPCCR_S_Pos<computeroutput>[2/7]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_S_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_S_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_S_Pos&#160;&#160;&#160;2U</computeroutput></para>
<para>FPCCR: Security status of the FP context bit Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01655">1655</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga4123d3881e5342251f559cec19e23b4e"/><section>
    <title>FPU_FPCCR_S_Pos<computeroutput>[3/7]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_S_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_S_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_S_Pos&#160;&#160;&#160;2U</computeroutput></para>
<para>FPCCR: Security status of the FP context bit Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l01730">1730</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga4123d3881e5342251f559cec19e23b4e"/><section>
    <title>FPU_FPCCR_S_Pos<computeroutput>[4/7]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_S_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_S_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_S_Pos&#160;&#160;&#160;2U</computeroutput></para>
<para>FPCCR: Security status of the FP context bit Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l01730">1730</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga4123d3881e5342251f559cec19e23b4e"/><section>
    <title>FPU_FPCCR_S_Pos<computeroutput>[5/7]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_S_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_S_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_S_Pos&#160;&#160;&#160;2U</computeroutput></para>
<para>FPCCR: Security status of the FP context bit Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03032">3032</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga4123d3881e5342251f559cec19e23b4e"/><section>
    <title>FPU_FPCCR_S_Pos<computeroutput>[6/7]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_S_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_S_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_S_Pos&#160;&#160;&#160;2U</computeroutput></para>
<para>FPCCR: Security status of the FP context bit Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l02937">2937</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga4123d3881e5342251f559cec19e23b4e"/><section>
    <title>FPU_FPCCR_S_Pos<computeroutput>[7/7]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_S_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_S_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_S_Pos&#160;&#160;&#160;2U</computeroutput></para>
<para>FPCCR: Security status of the FP context bit Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01788">1788</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga419a1e5609bbedf94f518c72214bddbc"/><section>
    <title>FPU_FPCCR_SFRDY_Msk<computeroutput>[1/7]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_SFRDY_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_SFRDY_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_SFRDY_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga571354f040a9372c0ad0cb87e296ea7d">FPU_FPCCR_SFRDY_Pos</link>)</computeroutput></para>
<para>FPCCR: SFRDY bit Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02522">2522</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga419a1e5609bbedf94f518c72214bddbc"/><section>
    <title>FPU_FPCCR_SFRDY_Msk<computeroutput>[2/7]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_SFRDY_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_SFRDY_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_SFRDY_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga571354f040a9372c0ad0cb87e296ea7d">FPU_FPCCR_SFRDY_Pos</link>)</computeroutput></para>
<para>FPCCR: SFRDY bit Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01641">1641</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga419a1e5609bbedf94f518c72214bddbc"/><section>
    <title>FPU_FPCCR_SFRDY_Msk<computeroutput>[3/7]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_SFRDY_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_SFRDY_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_SFRDY_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga571354f040a9372c0ad0cb87e296ea7d">FPU_FPCCR_SFRDY_Pos</link>)</computeroutput></para>
<para>FPCCR: SFRDY bit Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l01716">1716</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga419a1e5609bbedf94f518c72214bddbc"/><section>
    <title>FPU_FPCCR_SFRDY_Msk<computeroutput>[4/7]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_SFRDY_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_SFRDY_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_SFRDY_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga571354f040a9372c0ad0cb87e296ea7d">FPU_FPCCR_SFRDY_Pos</link>)</computeroutput></para>
<para>FPCCR: SFRDY bit Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l01716">1716</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga419a1e5609bbedf94f518c72214bddbc"/><section>
    <title>FPU_FPCCR_SFRDY_Msk<computeroutput>[5/7]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_SFRDY_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_SFRDY_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_SFRDY_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga571354f040a9372c0ad0cb87e296ea7d">FPU_FPCCR_SFRDY_Pos</link>)</computeroutput></para>
<para>FPCCR: SFRDY bit Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03018">3018</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga419a1e5609bbedf94f518c72214bddbc"/><section>
    <title>FPU_FPCCR_SFRDY_Msk<computeroutput>[6/7]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_SFRDY_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_SFRDY_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_SFRDY_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga571354f040a9372c0ad0cb87e296ea7d">FPU_FPCCR_SFRDY_Pos</link>)</computeroutput></para>
<para>FPCCR: SFRDY bit Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l02923">2923</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga419a1e5609bbedf94f518c72214bddbc"/><section>
    <title>FPU_FPCCR_SFRDY_Msk<computeroutput>[7/7]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_SFRDY_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_SFRDY_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_SFRDY_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga571354f040a9372c0ad0cb87e296ea7d">FPU_FPCCR_SFRDY_Pos</link>)</computeroutput></para>
<para>FPCCR: SFRDY bit Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01774">1774</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga571354f040a9372c0ad0cb87e296ea7d"/><section>
    <title>FPU_FPCCR_SFRDY_Pos<computeroutput>[1/7]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_SFRDY_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_SFRDY_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_SFRDY_Pos&#160;&#160;&#160;7U</computeroutput></para>
<para>FPCCR: SFRDY Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02521">2521</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga571354f040a9372c0ad0cb87e296ea7d"/><section>
    <title>FPU_FPCCR_SFRDY_Pos<computeroutput>[2/7]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_SFRDY_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_SFRDY_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_SFRDY_Pos&#160;&#160;&#160;7U</computeroutput></para>
<para>FPCCR: SFRDY Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01640">1640</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga571354f040a9372c0ad0cb87e296ea7d"/><section>
    <title>FPU_FPCCR_SFRDY_Pos<computeroutput>[3/7]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_SFRDY_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_SFRDY_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_SFRDY_Pos&#160;&#160;&#160;7U</computeroutput></para>
<para>FPCCR: SFRDY Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l01715">1715</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga571354f040a9372c0ad0cb87e296ea7d"/><section>
    <title>FPU_FPCCR_SFRDY_Pos<computeroutput>[4/7]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_SFRDY_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_SFRDY_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_SFRDY_Pos&#160;&#160;&#160;7U</computeroutput></para>
<para>FPCCR: SFRDY Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l01715">1715</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga571354f040a9372c0ad0cb87e296ea7d"/><section>
    <title>FPU_FPCCR_SFRDY_Pos<computeroutput>[5/7]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_SFRDY_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_SFRDY_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_SFRDY_Pos&#160;&#160;&#160;7U</computeroutput></para>
<para>FPCCR: SFRDY Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03017">3017</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga571354f040a9372c0ad0cb87e296ea7d"/><section>
    <title>FPU_FPCCR_SFRDY_Pos<computeroutput>[6/7]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_SFRDY_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_SFRDY_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_SFRDY_Pos&#160;&#160;&#160;7U</computeroutput></para>
<para>FPCCR: SFRDY Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l02922">2922</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga571354f040a9372c0ad0cb87e296ea7d"/><section>
    <title>FPU_FPCCR_SFRDY_Pos<computeroutput>[7/7]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_SFRDY_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_SFRDY_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_SFRDY_Pos&#160;&#160;&#160;7U</computeroutput></para>
<para>FPCCR: SFRDY Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01773">1773</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa5e511cae62f922a9a91af0972f7a5e6"/><section>
    <title>FPU_FPCCR_SPLIMVIOL_Msk<computeroutput>[1/7]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_SPLIMVIOL_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_SPLIMVIOL_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_SPLIMVIOL_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac90e551e3cfda27c089bf381acba5aa0">FPU_FPCCR_SPLIMVIOL_Pos</link>)</computeroutput></para>
<para>FPCCR: SPLIMVIOL bit Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02516">2516</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa5e511cae62f922a9a91af0972f7a5e6"/><section>
    <title>FPU_FPCCR_SPLIMVIOL_Msk<computeroutput>[2/7]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_SPLIMVIOL_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_SPLIMVIOL_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_SPLIMVIOL_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac90e551e3cfda27c089bf381acba5aa0">FPU_FPCCR_SPLIMVIOL_Pos</link>)</computeroutput></para>
<para>FPCCR: SPLIMVIOL bit Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01635">1635</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa5e511cae62f922a9a91af0972f7a5e6"/><section>
    <title>FPU_FPCCR_SPLIMVIOL_Msk<computeroutput>[3/7]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_SPLIMVIOL_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_SPLIMVIOL_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_SPLIMVIOL_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac90e551e3cfda27c089bf381acba5aa0">FPU_FPCCR_SPLIMVIOL_Pos</link>)</computeroutput></para>
<para>FPCCR: SPLIMVIOL bit Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l01710">1710</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa5e511cae62f922a9a91af0972f7a5e6"/><section>
    <title>FPU_FPCCR_SPLIMVIOL_Msk<computeroutput>[4/7]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_SPLIMVIOL_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_SPLIMVIOL_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_SPLIMVIOL_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac90e551e3cfda27c089bf381acba5aa0">FPU_FPCCR_SPLIMVIOL_Pos</link>)</computeroutput></para>
<para>FPCCR: SPLIMVIOL bit Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l01710">1710</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa5e511cae62f922a9a91af0972f7a5e6"/><section>
    <title>FPU_FPCCR_SPLIMVIOL_Msk<computeroutput>[5/7]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_SPLIMVIOL_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_SPLIMVIOL_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_SPLIMVIOL_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac90e551e3cfda27c089bf381acba5aa0">FPU_FPCCR_SPLIMVIOL_Pos</link>)</computeroutput></para>
<para>FPCCR: SPLIMVIOL bit Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03012">3012</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa5e511cae62f922a9a91af0972f7a5e6"/><section>
    <title>FPU_FPCCR_SPLIMVIOL_Msk<computeroutput>[6/7]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_SPLIMVIOL_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_SPLIMVIOL_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_SPLIMVIOL_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac90e551e3cfda27c089bf381acba5aa0">FPU_FPCCR_SPLIMVIOL_Pos</link>)</computeroutput></para>
<para>FPCCR: SPLIMVIOL bit Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l02917">2917</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa5e511cae62f922a9a91af0972f7a5e6"/><section>
    <title>FPU_FPCCR_SPLIMVIOL_Msk<computeroutput>[7/7]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_SPLIMVIOL_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_SPLIMVIOL_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_SPLIMVIOL_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac90e551e3cfda27c089bf381acba5aa0">FPU_FPCCR_SPLIMVIOL_Pos</link>)</computeroutput></para>
<para>FPCCR: SPLIMVIOL bit Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01768">1768</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gac90e551e3cfda27c089bf381acba5aa0"/><section>
    <title>FPU_FPCCR_SPLIMVIOL_Pos<computeroutput>[1/7]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_SPLIMVIOL_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_SPLIMVIOL_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_SPLIMVIOL_Pos&#160;&#160;&#160;9U</computeroutput></para>
<para>FPCCR: SPLIMVIOL Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02515">2515</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gac90e551e3cfda27c089bf381acba5aa0"/><section>
    <title>FPU_FPCCR_SPLIMVIOL_Pos<computeroutput>[2/7]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_SPLIMVIOL_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_SPLIMVIOL_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_SPLIMVIOL_Pos&#160;&#160;&#160;9U</computeroutput></para>
<para>FPCCR: SPLIMVIOL Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01634">1634</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gac90e551e3cfda27c089bf381acba5aa0"/><section>
    <title>FPU_FPCCR_SPLIMVIOL_Pos<computeroutput>[3/7]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_SPLIMVIOL_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_SPLIMVIOL_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_SPLIMVIOL_Pos&#160;&#160;&#160;9U</computeroutput></para>
<para>FPCCR: SPLIMVIOL Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l01709">1709</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gac90e551e3cfda27c089bf381acba5aa0"/><section>
    <title>FPU_FPCCR_SPLIMVIOL_Pos<computeroutput>[4/7]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_SPLIMVIOL_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_SPLIMVIOL_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_SPLIMVIOL_Pos&#160;&#160;&#160;9U</computeroutput></para>
<para>FPCCR: SPLIMVIOL Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l01709">1709</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gac90e551e3cfda27c089bf381acba5aa0"/><section>
    <title>FPU_FPCCR_SPLIMVIOL_Pos<computeroutput>[5/7]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_SPLIMVIOL_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_SPLIMVIOL_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_SPLIMVIOL_Pos&#160;&#160;&#160;9U</computeroutput></para>
<para>FPCCR: SPLIMVIOL Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03011">3011</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gac90e551e3cfda27c089bf381acba5aa0"/><section>
    <title>FPU_FPCCR_SPLIMVIOL_Pos<computeroutput>[6/7]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_SPLIMVIOL_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_SPLIMVIOL_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_SPLIMVIOL_Pos&#160;&#160;&#160;9U</computeroutput></para>
<para>FPCCR: SPLIMVIOL Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l02916">2916</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gac90e551e3cfda27c089bf381acba5aa0"/><section>
    <title>FPU_FPCCR_SPLIMVIOL_Pos<computeroutput>[7/7]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_SPLIMVIOL_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_SPLIMVIOL_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_SPLIMVIOL_Pos&#160;&#160;&#160;9U</computeroutput></para>
<para>FPCCR: SPLIMVIOL Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01767">1767</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga8d18cd88336d63d4b1810383aa8da700"/><section>
    <title>FPU_FPCCR_THREAD_Msk<computeroutput>[1/9]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_THREAD_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_THREAD_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_THREAD_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga0937d64c42374200af44b22e5b49fd26">FPU_FPCCR_THREAD_Pos</link>)</computeroutput></para>
<para>FPCCR: processor mode active bit Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02534">2534</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga8d18cd88336d63d4b1810383aa8da700"/><section>
    <title>FPU_FPCCR_THREAD_Msk<computeroutput>[2/9]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_THREAD_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_THREAD_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_THREAD_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga0937d64c42374200af44b22e5b49fd26">FPU_FPCCR_THREAD_Pos</link>)</computeroutput></para>
<para>FPCCR: processor mode active bit Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01653">1653</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga8d18cd88336d63d4b1810383aa8da700"/><section>
    <title>FPU_FPCCR_THREAD_Msk<computeroutput>[3/9]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_THREAD_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_THREAD_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_THREAD_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga0937d64c42374200af44b22e5b49fd26">FPU_FPCCR_THREAD_Pos</link>)</computeroutput></para>
<para>FPCCR: processor mode active bit Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l01728">1728</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga8d18cd88336d63d4b1810383aa8da700"/><section>
    <title>FPU_FPCCR_THREAD_Msk<computeroutput>[4/9]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_THREAD_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_THREAD_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_THREAD_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga0937d64c42374200af44b22e5b49fd26">FPU_FPCCR_THREAD_Pos</link>)</computeroutput></para>
<para>FPCCR: processor mode active bit Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l01728">1728</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga8d18cd88336d63d4b1810383aa8da700"/><section>
    <title>FPU_FPCCR_THREAD_Msk<computeroutput>[5/9]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_THREAD_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_THREAD_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_THREAD_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga0937d64c42374200af44b22e5b49fd26">FPU_FPCCR_THREAD_Pos</link>)</computeroutput></para>
<para>FPCCR: processor mode active bit Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l01340">1340</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga8d18cd88336d63d4b1810383aa8da700"/><section>
    <title>FPU_FPCCR_THREAD_Msk<computeroutput>[6/9]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_THREAD_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_THREAD_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_THREAD_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga0937d64c42374200af44b22e5b49fd26">FPU_FPCCR_THREAD_Pos</link>)</computeroutput></para>
<para>FPCCR: processor mode active bit Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03030">3030</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga8d18cd88336d63d4b1810383aa8da700"/><section>
    <title>FPU_FPCCR_THREAD_Msk<computeroutput>[7/9]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_THREAD_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_THREAD_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_THREAD_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga0937d64c42374200af44b22e5b49fd26">FPU_FPCCR_THREAD_Pos</link>)</computeroutput></para>
<para>FPCCR: processor mode active bit Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l01567">1567</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga8d18cd88336d63d4b1810383aa8da700"/><section>
    <title>FPU_FPCCR_THREAD_Msk<computeroutput>[8/9]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_THREAD_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_THREAD_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_THREAD_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga0937d64c42374200af44b22e5b49fd26">FPU_FPCCR_THREAD_Pos</link>)</computeroutput></para>
<para>FPCCR: processor mode active bit Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l02935">2935</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga8d18cd88336d63d4b1810383aa8da700"/><section>
    <title>FPU_FPCCR_THREAD_Msk<computeroutput>[9/9]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_THREAD_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_THREAD_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_THREAD_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga0937d64c42374200af44b22e5b49fd26">FPU_FPCCR_THREAD_Pos</link>)</computeroutput></para>
<para>FPCCR: processor mode active bit Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01786">1786</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga0937d64c42374200af44b22e5b49fd26"/><section>
    <title>FPU_FPCCR_THREAD_Pos<computeroutput>[1/9]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_THREAD_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_THREAD_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_THREAD_Pos&#160;&#160;&#160;3U</computeroutput></para>
<para>FPCCR: processor mode bit Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02533">2533</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga0937d64c42374200af44b22e5b49fd26"/><section>
    <title>FPU_FPCCR_THREAD_Pos<computeroutput>[2/9]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_THREAD_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_THREAD_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_THREAD_Pos&#160;&#160;&#160;3U</computeroutput></para>
<para>FPCCR: processor mode bit Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01652">1652</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga0937d64c42374200af44b22e5b49fd26"/><section>
    <title>FPU_FPCCR_THREAD_Pos<computeroutput>[3/9]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_THREAD_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_THREAD_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_THREAD_Pos&#160;&#160;&#160;3U</computeroutput></para>
<para>FPCCR: processor mode bit Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l01727">1727</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga0937d64c42374200af44b22e5b49fd26"/><section>
    <title>FPU_FPCCR_THREAD_Pos<computeroutput>[4/9]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_THREAD_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_THREAD_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_THREAD_Pos&#160;&#160;&#160;3U</computeroutput></para>
<para>FPCCR: processor mode bit Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l01727">1727</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga0937d64c42374200af44b22e5b49fd26"/><section>
    <title>FPU_FPCCR_THREAD_Pos<computeroutput>[5/9]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_THREAD_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_THREAD_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_THREAD_Pos&#160;&#160;&#160;3U</computeroutput></para>
<para>FPCCR: processor mode bit Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l01339">1339</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga0937d64c42374200af44b22e5b49fd26"/><section>
    <title>FPU_FPCCR_THREAD_Pos<computeroutput>[6/9]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_THREAD_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_THREAD_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_THREAD_Pos&#160;&#160;&#160;3U</computeroutput></para>
<para>FPCCR: processor mode bit Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03029">3029</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga0937d64c42374200af44b22e5b49fd26"/><section>
    <title>FPU_FPCCR_THREAD_Pos<computeroutput>[7/9]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_THREAD_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_THREAD_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_THREAD_Pos&#160;&#160;&#160;3U</computeroutput></para>
<para>FPCCR: processor mode bit Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l01566">1566</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga0937d64c42374200af44b22e5b49fd26"/><section>
    <title>FPU_FPCCR_THREAD_Pos<computeroutput>[8/9]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_THREAD_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_THREAD_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_THREAD_Pos&#160;&#160;&#160;3U</computeroutput></para>
<para>FPCCR: processor mode bit Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l02934">2934</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga0937d64c42374200af44b22e5b49fd26"/><section>
    <title>FPU_FPCCR_THREAD_Pos<computeroutput>[9/9]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_THREAD_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_THREAD_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_THREAD_Pos&#160;&#160;&#160;3U</computeroutput></para>
<para>FPCCR: processor mode bit Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01785">1785</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga1377a5dfb4b9c6b18e379ac15e0dc23e"/><section>
    <title>FPU_FPCCR_TS_Msk<computeroutput>[1/7]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_TS_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_TS_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_TS_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga624474f408fde177df519460775a74a1">FPU_FPCCR_TS_Pos</link>)</computeroutput></para>
<para>FPCCR: TS bit Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02510">2510</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga1377a5dfb4b9c6b18e379ac15e0dc23e"/><section>
    <title>FPU_FPCCR_TS_Msk<computeroutput>[2/7]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_TS_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_TS_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_TS_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga624474f408fde177df519460775a74a1">FPU_FPCCR_TS_Pos</link>)</computeroutput></para>
<para>FPCCR: TS bit Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01629">1629</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga1377a5dfb4b9c6b18e379ac15e0dc23e"/><section>
    <title>FPU_FPCCR_TS_Msk<computeroutput>[3/7]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_TS_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_TS_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_TS_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga624474f408fde177df519460775a74a1">FPU_FPCCR_TS_Pos</link>)</computeroutput></para>
<para>FPCCR: TS bit Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l01704">1704</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga1377a5dfb4b9c6b18e379ac15e0dc23e"/><section>
    <title>FPU_FPCCR_TS_Msk<computeroutput>[4/7]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_TS_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_TS_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_TS_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga624474f408fde177df519460775a74a1">FPU_FPCCR_TS_Pos</link>)</computeroutput></para>
<para>FPCCR: TS bit Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l01704">1704</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga1377a5dfb4b9c6b18e379ac15e0dc23e"/><section>
    <title>FPU_FPCCR_TS_Msk<computeroutput>[5/7]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_TS_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_TS_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_TS_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga624474f408fde177df519460775a74a1">FPU_FPCCR_TS_Pos</link>)</computeroutput></para>
<para>FPCCR: TS bit Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03006">3006</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga1377a5dfb4b9c6b18e379ac15e0dc23e"/><section>
    <title>FPU_FPCCR_TS_Msk<computeroutput>[6/7]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_TS_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_TS_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_TS_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga624474f408fde177df519460775a74a1">FPU_FPCCR_TS_Pos</link>)</computeroutput></para>
<para>FPCCR: TS bit Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l02911">2911</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga1377a5dfb4b9c6b18e379ac15e0dc23e"/><section>
    <title>FPU_FPCCR_TS_Msk<computeroutput>[7/7]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_TS_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_TS_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_TS_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga624474f408fde177df519460775a74a1">FPU_FPCCR_TS_Pos</link>)</computeroutput></para>
<para>FPCCR: TS bit Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01762">1762</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga624474f408fde177df519460775a74a1"/><section>
    <title>FPU_FPCCR_TS_Pos<computeroutput>[1/7]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_TS_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_TS_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_TS_Pos&#160;&#160;&#160;26U</computeroutput></para>
<para>FPCCR: TS Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02509">2509</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga624474f408fde177df519460775a74a1"/><section>
    <title>FPU_FPCCR_TS_Pos<computeroutput>[2/7]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_TS_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_TS_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_TS_Pos&#160;&#160;&#160;26U</computeroutput></para>
<para>FPCCR: TS Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01628">1628</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga624474f408fde177df519460775a74a1"/><section>
    <title>FPU_FPCCR_TS_Pos<computeroutput>[3/7]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_TS_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_TS_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_TS_Pos&#160;&#160;&#160;26U</computeroutput></para>
<para>FPCCR: TS Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l01703">1703</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga624474f408fde177df519460775a74a1"/><section>
    <title>FPU_FPCCR_TS_Pos<computeroutput>[4/7]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_TS_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_TS_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_TS_Pos&#160;&#160;&#160;26U</computeroutput></para>
<para>FPCCR: TS Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l01703">1703</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga624474f408fde177df519460775a74a1"/><section>
    <title>FPU_FPCCR_TS_Pos<computeroutput>[5/7]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_TS_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_TS_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_TS_Pos&#160;&#160;&#160;26U</computeroutput></para>
<para>FPCCR: TS Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03005">3005</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga624474f408fde177df519460775a74a1"/><section>
    <title>FPU_FPCCR_TS_Pos<computeroutput>[6/7]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_TS_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_TS_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_TS_Pos&#160;&#160;&#160;26U</computeroutput></para>
<para>FPCCR: TS Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l02910">2910</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga624474f408fde177df519460775a74a1"/><section>
    <title>FPU_FPCCR_TS_Pos<computeroutput>[7/7]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_TS_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_TS_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_TS_Pos&#160;&#160;&#160;26U</computeroutput></para>
<para>FPCCR: TS Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01761">1761</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga97c610927aab580cac3fb166f080b6a6"/><section>
    <title>FPU_FPCCR_UFRDY_Msk<computeroutput>[1/7]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_UFRDY_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_UFRDY_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_UFRDY_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac48b42e143b93411977dcb9086a5e4e4">FPU_FPCCR_UFRDY_Pos</link>)</computeroutput></para>
<para>FPCCR: UFRDY bit Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02513">2513</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga97c610927aab580cac3fb166f080b6a6"/><section>
    <title>FPU_FPCCR_UFRDY_Msk<computeroutput>[2/7]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_UFRDY_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_UFRDY_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_UFRDY_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac48b42e143b93411977dcb9086a5e4e4">FPU_FPCCR_UFRDY_Pos</link>)</computeroutput></para>
<para>FPCCR: UFRDY bit Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01632">1632</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga97c610927aab580cac3fb166f080b6a6"/><section>
    <title>FPU_FPCCR_UFRDY_Msk<computeroutput>[3/7]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_UFRDY_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_UFRDY_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_UFRDY_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac48b42e143b93411977dcb9086a5e4e4">FPU_FPCCR_UFRDY_Pos</link>)</computeroutput></para>
<para>FPCCR: UFRDY bit Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l01707">1707</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga97c610927aab580cac3fb166f080b6a6"/><section>
    <title>FPU_FPCCR_UFRDY_Msk<computeroutput>[4/7]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_UFRDY_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_UFRDY_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_UFRDY_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac48b42e143b93411977dcb9086a5e4e4">FPU_FPCCR_UFRDY_Pos</link>)</computeroutput></para>
<para>FPCCR: UFRDY bit Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l01707">1707</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga97c610927aab580cac3fb166f080b6a6"/><section>
    <title>FPU_FPCCR_UFRDY_Msk<computeroutput>[5/7]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_UFRDY_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_UFRDY_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_UFRDY_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac48b42e143b93411977dcb9086a5e4e4">FPU_FPCCR_UFRDY_Pos</link>)</computeroutput></para>
<para>FPCCR: UFRDY bit Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03009">3009</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga97c610927aab580cac3fb166f080b6a6"/><section>
    <title>FPU_FPCCR_UFRDY_Msk<computeroutput>[6/7]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_UFRDY_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_UFRDY_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_UFRDY_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac48b42e143b93411977dcb9086a5e4e4">FPU_FPCCR_UFRDY_Pos</link>)</computeroutput></para>
<para>FPCCR: UFRDY bit Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l02914">2914</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga97c610927aab580cac3fb166f080b6a6"/><section>
    <title>FPU_FPCCR_UFRDY_Msk<computeroutput>[7/7]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_UFRDY_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_UFRDY_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_UFRDY_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac48b42e143b93411977dcb9086a5e4e4">FPU_FPCCR_UFRDY_Pos</link>)</computeroutput></para>
<para>FPCCR: UFRDY bit Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01765">1765</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gac48b42e143b93411977dcb9086a5e4e4"/><section>
    <title>FPU_FPCCR_UFRDY_Pos<computeroutput>[1/7]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_UFRDY_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_UFRDY_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_UFRDY_Pos&#160;&#160;&#160;10U</computeroutput></para>
<para>FPCCR: UFRDY Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02512">2512</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gac48b42e143b93411977dcb9086a5e4e4"/><section>
    <title>FPU_FPCCR_UFRDY_Pos<computeroutput>[2/7]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_UFRDY_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_UFRDY_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_UFRDY_Pos&#160;&#160;&#160;10U</computeroutput></para>
<para>FPCCR: UFRDY Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01631">1631</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gac48b42e143b93411977dcb9086a5e4e4"/><section>
    <title>FPU_FPCCR_UFRDY_Pos<computeroutput>[3/7]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_UFRDY_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_UFRDY_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_UFRDY_Pos&#160;&#160;&#160;10U</computeroutput></para>
<para>FPCCR: UFRDY Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l01706">1706</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gac48b42e143b93411977dcb9086a5e4e4"/><section>
    <title>FPU_FPCCR_UFRDY_Pos<computeroutput>[4/7]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_UFRDY_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_UFRDY_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_UFRDY_Pos&#160;&#160;&#160;10U</computeroutput></para>
<para>FPCCR: UFRDY Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l01706">1706</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gac48b42e143b93411977dcb9086a5e4e4"/><section>
    <title>FPU_FPCCR_UFRDY_Pos<computeroutput>[5/7]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_UFRDY_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_UFRDY_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_UFRDY_Pos&#160;&#160;&#160;10U</computeroutput></para>
<para>FPCCR: UFRDY Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03008">3008</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gac48b42e143b93411977dcb9086a5e4e4"/><section>
    <title>FPU_FPCCR_UFRDY_Pos<computeroutput>[6/7]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_UFRDY_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_UFRDY_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_UFRDY_Pos&#160;&#160;&#160;10U</computeroutput></para>
<para>FPCCR: UFRDY Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l02913">2913</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gac48b42e143b93411977dcb9086a5e4e4"/><section>
    <title>FPU_FPCCR_UFRDY_Pos<computeroutput>[7/7]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_UFRDY_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_UFRDY_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_UFRDY_Pos&#160;&#160;&#160;10U</computeroutput></para>
<para>FPCCR: UFRDY Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01764">1764</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2eb70427eeaa7344196219cf5a8620a4"/><section>
    <title>FPU_FPCCR_USER_Msk<computeroutput>[1/9]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_USER_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_USER_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_USER_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaea663104375ce6be15470e3db294c92d">FPU_FPCCR_USER_Pos</link>)</computeroutput></para>
<para>FPCCR: privilege level bit Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02540">2540</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2eb70427eeaa7344196219cf5a8620a4"/><section>
    <title>FPU_FPCCR_USER_Msk<computeroutput>[2/9]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_USER_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_USER_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_USER_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaea663104375ce6be15470e3db294c92d">FPU_FPCCR_USER_Pos</link>)</computeroutput></para>
<para>FPCCR: privilege level bit Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01659">1659</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2eb70427eeaa7344196219cf5a8620a4"/><section>
    <title>FPU_FPCCR_USER_Msk<computeroutput>[3/9]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_USER_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_USER_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_USER_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaea663104375ce6be15470e3db294c92d">FPU_FPCCR_USER_Pos</link>)</computeroutput></para>
<para>FPCCR: privilege level bit Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l01734">1734</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2eb70427eeaa7344196219cf5a8620a4"/><section>
    <title>FPU_FPCCR_USER_Msk<computeroutput>[4/9]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_USER_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_USER_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_USER_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaea663104375ce6be15470e3db294c92d">FPU_FPCCR_USER_Pos</link>)</computeroutput></para>
<para>FPCCR: privilege level bit Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l01734">1734</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2eb70427eeaa7344196219cf5a8620a4"/><section>
    <title>FPU_FPCCR_USER_Msk<computeroutput>[5/9]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_USER_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_USER_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_USER_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaea663104375ce6be15470e3db294c92d">FPU_FPCCR_USER_Pos</link>)</computeroutput></para>
<para>FPCCR: privilege level bit Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l01343">1343</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2eb70427eeaa7344196219cf5a8620a4"/><section>
    <title>FPU_FPCCR_USER_Msk<computeroutput>[6/9]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_USER_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_USER_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_USER_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaea663104375ce6be15470e3db294c92d">FPU_FPCCR_USER_Pos</link>)</computeroutput></para>
<para>FPCCR: privilege level bit Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03036">3036</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2eb70427eeaa7344196219cf5a8620a4"/><section>
    <title>FPU_FPCCR_USER_Msk<computeroutput>[7/9]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_USER_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_USER_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_USER_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaea663104375ce6be15470e3db294c92d">FPU_FPCCR_USER_Pos</link>)</computeroutput></para>
<para>FPCCR: privilege level bit Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l01570">1570</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2eb70427eeaa7344196219cf5a8620a4"/><section>
    <title>FPU_FPCCR_USER_Msk<computeroutput>[8/9]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_USER_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_USER_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_USER_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaea663104375ce6be15470e3db294c92d">FPU_FPCCR_USER_Pos</link>)</computeroutput></para>
<para>FPCCR: privilege level bit Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l02941">2941</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2eb70427eeaa7344196219cf5a8620a4"/><section>
    <title>FPU_FPCCR_USER_Msk<computeroutput>[9/9]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_USER_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_USER_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_USER_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaea663104375ce6be15470e3db294c92d">FPU_FPCCR_USER_Pos</link>)</computeroutput></para>
<para>FPCCR: privilege level bit Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01792">1792</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaea663104375ce6be15470e3db294c92d"/><section>
    <title>FPU_FPCCR_USER_Pos<computeroutput>[1/9]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_USER_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_USER_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_USER_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>FPCCR: privilege level bit Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02539">2539</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaea663104375ce6be15470e3db294c92d"/><section>
    <title>FPU_FPCCR_USER_Pos<computeroutput>[2/9]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_USER_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_USER_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_USER_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>FPCCR: privilege level bit Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01658">1658</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaea663104375ce6be15470e3db294c92d"/><section>
    <title>FPU_FPCCR_USER_Pos<computeroutput>[3/9]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_USER_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_USER_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_USER_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>FPCCR: privilege level bit Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l01733">1733</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaea663104375ce6be15470e3db294c92d"/><section>
    <title>FPU_FPCCR_USER_Pos<computeroutput>[4/9]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_USER_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_USER_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_USER_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>FPCCR: privilege level bit Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l01733">1733</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaea663104375ce6be15470e3db294c92d"/><section>
    <title>FPU_FPCCR_USER_Pos<computeroutput>[5/9]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_USER_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_USER_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_USER_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>FPCCR: privilege level bit Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l01342">1342</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaea663104375ce6be15470e3db294c92d"/><section>
    <title>FPU_FPCCR_USER_Pos<computeroutput>[6/9]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_USER_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_USER_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_USER_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>FPCCR: privilege level bit Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03035">3035</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaea663104375ce6be15470e3db294c92d"/><section>
    <title>FPU_FPCCR_USER_Pos<computeroutput>[7/9]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_USER_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_USER_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_USER_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>FPCCR: privilege level bit Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l01569">1569</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaea663104375ce6be15470e3db294c92d"/><section>
    <title>FPU_FPCCR_USER_Pos<computeroutput>[8/9]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_USER_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_USER_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_USER_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>FPCCR: privilege level bit Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l02940">2940</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaea663104375ce6be15470e3db294c92d"/><section>
    <title>FPU_FPCCR_USER_Pos<computeroutput>[9/9]</computeroutput></title>
<indexterm><primary>FPU_FPCCR_USER_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPCCR_USER_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPCCR_USER_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>FPCCR: privilege level bit Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01791">1791</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab2789cebebda5fda8c4e9d87e24f32be"/><section>
    <title>FPU_FPDSCR_AHP_Msk<computeroutput>[1/9]</computeroutput></title>
<indexterm><primary>FPU_FPDSCR_AHP_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPDSCR_AHP_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPDSCR_AHP_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga138f54bc002629ab3e4de814c58abb29">FPU_FPDSCR_AHP_Pos</link>)</computeroutput></para>
<para>FPDSCR: AHP bit Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02551">2551</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab2789cebebda5fda8c4e9d87e24f32be"/><section>
    <title>FPU_FPDSCR_AHP_Msk<computeroutput>[2/9]</computeroutput></title>
<indexterm><primary>FPU_FPDSCR_AHP_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPDSCR_AHP_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPDSCR_AHP_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga138f54bc002629ab3e4de814c58abb29">FPU_FPDSCR_AHP_Pos</link>)</computeroutput></para>
<para>FPDSCR: AHP bit Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01670">1670</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab2789cebebda5fda8c4e9d87e24f32be"/><section>
    <title>FPU_FPDSCR_AHP_Msk<computeroutput>[3/9]</computeroutput></title>
<indexterm><primary>FPU_FPDSCR_AHP_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPDSCR_AHP_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPDSCR_AHP_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga138f54bc002629ab3e4de814c58abb29">FPU_FPDSCR_AHP_Pos</link>)</computeroutput></para>
<para>FPDSCR: AHP bit Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l01745">1745</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab2789cebebda5fda8c4e9d87e24f32be"/><section>
    <title>FPU_FPDSCR_AHP_Msk<computeroutput>[4/9]</computeroutput></title>
<indexterm><primary>FPU_FPDSCR_AHP_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPDSCR_AHP_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPDSCR_AHP_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga138f54bc002629ab3e4de814c58abb29">FPU_FPDSCR_AHP_Pos</link>)</computeroutput></para>
<para>FPDSCR: AHP bit Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l01745">1745</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab2789cebebda5fda8c4e9d87e24f32be"/><section>
    <title>FPU_FPDSCR_AHP_Msk<computeroutput>[5/9]</computeroutput></title>
<indexterm><primary>FPU_FPDSCR_AHP_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPDSCR_AHP_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPDSCR_AHP_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga138f54bc002629ab3e4de814c58abb29">FPU_FPDSCR_AHP_Pos</link>)</computeroutput></para>
<para>FPDSCR: AHP bit Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l01354">1354</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab2789cebebda5fda8c4e9d87e24f32be"/><section>
    <title>FPU_FPDSCR_AHP_Msk<computeroutput>[6/9]</computeroutput></title>
<indexterm><primary>FPU_FPDSCR_AHP_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPDSCR_AHP_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPDSCR_AHP_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga138f54bc002629ab3e4de814c58abb29">FPU_FPDSCR_AHP_Pos</link>)</computeroutput></para>
<para>FPDSCR: AHP bit Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03047">3047</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab2789cebebda5fda8c4e9d87e24f32be"/><section>
    <title>FPU_FPDSCR_AHP_Msk<computeroutput>[7/9]</computeroutput></title>
<indexterm><primary>FPU_FPDSCR_AHP_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPDSCR_AHP_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPDSCR_AHP_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga138f54bc002629ab3e4de814c58abb29">FPU_FPDSCR_AHP_Pos</link>)</computeroutput></para>
<para>FPDSCR: AHP bit Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l01581">1581</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab2789cebebda5fda8c4e9d87e24f32be"/><section>
    <title>FPU_FPDSCR_AHP_Msk<computeroutput>[8/9]</computeroutput></title>
<indexterm><primary>FPU_FPDSCR_AHP_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPDSCR_AHP_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPDSCR_AHP_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga138f54bc002629ab3e4de814c58abb29">FPU_FPDSCR_AHP_Pos</link>)</computeroutput></para>
<para>FPDSCR: AHP bit Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l02952">2952</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab2789cebebda5fda8c4e9d87e24f32be"/><section>
    <title>FPU_FPDSCR_AHP_Msk<computeroutput>[9/9]</computeroutput></title>
<indexterm><primary>FPU_FPDSCR_AHP_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPDSCR_AHP_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPDSCR_AHP_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga138f54bc002629ab3e4de814c58abb29">FPU_FPDSCR_AHP_Pos</link>)</computeroutput></para>
<para>FPDSCR: AHP bit Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01803">1803</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga138f54bc002629ab3e4de814c58abb29"/><section>
    <title>FPU_FPDSCR_AHP_Pos<computeroutput>[1/9]</computeroutput></title>
<indexterm><primary>FPU_FPDSCR_AHP_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPDSCR_AHP_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPDSCR_AHP_Pos&#160;&#160;&#160;26U</computeroutput></para>
<para>FPDSCR: AHP bit Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02550">2550</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga138f54bc002629ab3e4de814c58abb29"/><section>
    <title>FPU_FPDSCR_AHP_Pos<computeroutput>[2/9]</computeroutput></title>
<indexterm><primary>FPU_FPDSCR_AHP_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPDSCR_AHP_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPDSCR_AHP_Pos&#160;&#160;&#160;26U</computeroutput></para>
<para>FPDSCR: AHP bit Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01669">1669</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga138f54bc002629ab3e4de814c58abb29"/><section>
    <title>FPU_FPDSCR_AHP_Pos<computeroutput>[3/9]</computeroutput></title>
<indexterm><primary>FPU_FPDSCR_AHP_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPDSCR_AHP_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPDSCR_AHP_Pos&#160;&#160;&#160;26U</computeroutput></para>
<para>FPDSCR: AHP bit Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l01744">1744</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga138f54bc002629ab3e4de814c58abb29"/><section>
    <title>FPU_FPDSCR_AHP_Pos<computeroutput>[4/9]</computeroutput></title>
<indexterm><primary>FPU_FPDSCR_AHP_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPDSCR_AHP_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPDSCR_AHP_Pos&#160;&#160;&#160;26U</computeroutput></para>
<para>FPDSCR: AHP bit Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l01744">1744</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga138f54bc002629ab3e4de814c58abb29"/><section>
    <title>FPU_FPDSCR_AHP_Pos<computeroutput>[5/9]</computeroutput></title>
<indexterm><primary>FPU_FPDSCR_AHP_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPDSCR_AHP_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPDSCR_AHP_Pos&#160;&#160;&#160;26U</computeroutput></para>
<para>FPDSCR: AHP bit Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l01353">1353</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga138f54bc002629ab3e4de814c58abb29"/><section>
    <title>FPU_FPDSCR_AHP_Pos<computeroutput>[6/9]</computeroutput></title>
<indexterm><primary>FPU_FPDSCR_AHP_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPDSCR_AHP_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPDSCR_AHP_Pos&#160;&#160;&#160;26U</computeroutput></para>
<para>FPDSCR: AHP bit Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03046">3046</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga138f54bc002629ab3e4de814c58abb29"/><section>
    <title>FPU_FPDSCR_AHP_Pos<computeroutput>[7/9]</computeroutput></title>
<indexterm><primary>FPU_FPDSCR_AHP_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPDSCR_AHP_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPDSCR_AHP_Pos&#160;&#160;&#160;26U</computeroutput></para>
<para>FPDSCR: AHP bit Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l01580">1580</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga138f54bc002629ab3e4de814c58abb29"/><section>
    <title>FPU_FPDSCR_AHP_Pos<computeroutput>[8/9]</computeroutput></title>
<indexterm><primary>FPU_FPDSCR_AHP_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPDSCR_AHP_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPDSCR_AHP_Pos&#160;&#160;&#160;26U</computeroutput></para>
<para>FPDSCR: AHP bit Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l02951">2951</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga138f54bc002629ab3e4de814c58abb29"/><section>
    <title>FPU_FPDSCR_AHP_Pos<computeroutput>[9/9]</computeroutput></title>
<indexterm><primary>FPU_FPDSCR_AHP_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPDSCR_AHP_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPDSCR_AHP_Pos&#160;&#160;&#160;26U</computeroutput></para>
<para>FPDSCR: AHP bit Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01802">1802</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga40c2d4a297ca2ceffe174703a4ad17f6"/><section>
    <title>FPU_FPDSCR_DN_Msk<computeroutput>[1/9]</computeroutput></title>
<indexterm><primary>FPU_FPDSCR_DN_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPDSCR_DN_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPDSCR_DN_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga41776b80fa450ef2ea6d3fee89aa35f2">FPU_FPDSCR_DN_Pos</link>)</computeroutput></para>
<para>FPDSCR: DN bit Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02554">2554</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga40c2d4a297ca2ceffe174703a4ad17f6"/><section>
    <title>FPU_FPDSCR_DN_Msk<computeroutput>[2/9]</computeroutput></title>
<indexterm><primary>FPU_FPDSCR_DN_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPDSCR_DN_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPDSCR_DN_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga41776b80fa450ef2ea6d3fee89aa35f2">FPU_FPDSCR_DN_Pos</link>)</computeroutput></para>
<para>FPDSCR: DN bit Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01673">1673</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga40c2d4a297ca2ceffe174703a4ad17f6"/><section>
    <title>FPU_FPDSCR_DN_Msk<computeroutput>[3/9]</computeroutput></title>
<indexterm><primary>FPU_FPDSCR_DN_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPDSCR_DN_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPDSCR_DN_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga41776b80fa450ef2ea6d3fee89aa35f2">FPU_FPDSCR_DN_Pos</link>)</computeroutput></para>
<para>FPDSCR: DN bit Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l01748">1748</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga40c2d4a297ca2ceffe174703a4ad17f6"/><section>
    <title>FPU_FPDSCR_DN_Msk<computeroutput>[4/9]</computeroutput></title>
<indexterm><primary>FPU_FPDSCR_DN_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPDSCR_DN_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPDSCR_DN_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga41776b80fa450ef2ea6d3fee89aa35f2">FPU_FPDSCR_DN_Pos</link>)</computeroutput></para>
<para>FPDSCR: DN bit Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l01748">1748</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga40c2d4a297ca2ceffe174703a4ad17f6"/><section>
    <title>FPU_FPDSCR_DN_Msk<computeroutput>[5/9]</computeroutput></title>
<indexterm><primary>FPU_FPDSCR_DN_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPDSCR_DN_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPDSCR_DN_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga41776b80fa450ef2ea6d3fee89aa35f2">FPU_FPDSCR_DN_Pos</link>)</computeroutput></para>
<para>FPDSCR: DN bit Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l01357">1357</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga40c2d4a297ca2ceffe174703a4ad17f6"/><section>
    <title>FPU_FPDSCR_DN_Msk<computeroutput>[6/9]</computeroutput></title>
<indexterm><primary>FPU_FPDSCR_DN_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPDSCR_DN_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPDSCR_DN_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga41776b80fa450ef2ea6d3fee89aa35f2">FPU_FPDSCR_DN_Pos</link>)</computeroutput></para>
<para>FPDSCR: DN bit Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03050">3050</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga40c2d4a297ca2ceffe174703a4ad17f6"/><section>
    <title>FPU_FPDSCR_DN_Msk<computeroutput>[7/9]</computeroutput></title>
<indexterm><primary>FPU_FPDSCR_DN_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPDSCR_DN_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPDSCR_DN_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga41776b80fa450ef2ea6d3fee89aa35f2">FPU_FPDSCR_DN_Pos</link>)</computeroutput></para>
<para>FPDSCR: DN bit Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l01584">1584</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga40c2d4a297ca2ceffe174703a4ad17f6"/><section>
    <title>FPU_FPDSCR_DN_Msk<computeroutput>[8/9]</computeroutput></title>
<indexterm><primary>FPU_FPDSCR_DN_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPDSCR_DN_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPDSCR_DN_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga41776b80fa450ef2ea6d3fee89aa35f2">FPU_FPDSCR_DN_Pos</link>)</computeroutput></para>
<para>FPDSCR: DN bit Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l02955">2955</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga40c2d4a297ca2ceffe174703a4ad17f6"/><section>
    <title>FPU_FPDSCR_DN_Msk<computeroutput>[9/9]</computeroutput></title>
<indexterm><primary>FPU_FPDSCR_DN_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPDSCR_DN_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPDSCR_DN_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga41776b80fa450ef2ea6d3fee89aa35f2">FPU_FPDSCR_DN_Pos</link>)</computeroutput></para>
<para>FPDSCR: DN bit Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01806">1806</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga41776b80fa450ef2ea6d3fee89aa35f2"/><section>
    <title>FPU_FPDSCR_DN_Pos<computeroutput>[1/9]</computeroutput></title>
<indexterm><primary>FPU_FPDSCR_DN_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPDSCR_DN_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPDSCR_DN_Pos&#160;&#160;&#160;25U</computeroutput></para>
<para>FPDSCR: DN bit Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02553">2553</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga41776b80fa450ef2ea6d3fee89aa35f2"/><section>
    <title>FPU_FPDSCR_DN_Pos<computeroutput>[2/9]</computeroutput></title>
<indexterm><primary>FPU_FPDSCR_DN_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPDSCR_DN_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPDSCR_DN_Pos&#160;&#160;&#160;25U</computeroutput></para>
<para>FPDSCR: DN bit Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01672">1672</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga41776b80fa450ef2ea6d3fee89aa35f2"/><section>
    <title>FPU_FPDSCR_DN_Pos<computeroutput>[3/9]</computeroutput></title>
<indexterm><primary>FPU_FPDSCR_DN_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPDSCR_DN_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPDSCR_DN_Pos&#160;&#160;&#160;25U</computeroutput></para>
<para>FPDSCR: DN bit Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l01747">1747</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga41776b80fa450ef2ea6d3fee89aa35f2"/><section>
    <title>FPU_FPDSCR_DN_Pos<computeroutput>[4/9]</computeroutput></title>
<indexterm><primary>FPU_FPDSCR_DN_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPDSCR_DN_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPDSCR_DN_Pos&#160;&#160;&#160;25U</computeroutput></para>
<para>FPDSCR: DN bit Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l01747">1747</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga41776b80fa450ef2ea6d3fee89aa35f2"/><section>
    <title>FPU_FPDSCR_DN_Pos<computeroutput>[5/9]</computeroutput></title>
<indexterm><primary>FPU_FPDSCR_DN_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPDSCR_DN_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPDSCR_DN_Pos&#160;&#160;&#160;25U</computeroutput></para>
<para>FPDSCR: DN bit Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l01356">1356</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga41776b80fa450ef2ea6d3fee89aa35f2"/><section>
    <title>FPU_FPDSCR_DN_Pos<computeroutput>[6/9]</computeroutput></title>
<indexterm><primary>FPU_FPDSCR_DN_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPDSCR_DN_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPDSCR_DN_Pos&#160;&#160;&#160;25U</computeroutput></para>
<para>FPDSCR: DN bit Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03049">3049</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga41776b80fa450ef2ea6d3fee89aa35f2"/><section>
    <title>FPU_FPDSCR_DN_Pos<computeroutput>[7/9]</computeroutput></title>
<indexterm><primary>FPU_FPDSCR_DN_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPDSCR_DN_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPDSCR_DN_Pos&#160;&#160;&#160;25U</computeroutput></para>
<para>FPDSCR: DN bit Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l01583">1583</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga41776b80fa450ef2ea6d3fee89aa35f2"/><section>
    <title>FPU_FPDSCR_DN_Pos<computeroutput>[8/9]</computeroutput></title>
<indexterm><primary>FPU_FPDSCR_DN_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPDSCR_DN_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPDSCR_DN_Pos&#160;&#160;&#160;25U</computeroutput></para>
<para>FPDSCR: DN bit Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l02954">2954</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga41776b80fa450ef2ea6d3fee89aa35f2"/><section>
    <title>FPU_FPDSCR_DN_Pos<computeroutput>[9/9]</computeroutput></title>
<indexterm><primary>FPU_FPDSCR_DN_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPDSCR_DN_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPDSCR_DN_Pos&#160;&#160;&#160;25U</computeroutput></para>
<para>FPDSCR: DN bit Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01805">1805</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga56de6e4ef0849a6206610d31febb1a93"/><section>
    <title>FPU_FPDSCR_FZ16_Msk<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>FPU_FPDSCR_FZ16_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPDSCR_FZ16_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPDSCR_FZ16_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga9282c187bb7c7e3f955636c5a0639c47">FPU_FPDSCR_FZ16_Pos</link>)</computeroutput></para>
<para>FPDSCR: FZ16 bit Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02563">2563</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga56de6e4ef0849a6206610d31febb1a93"/><section>
    <title>FPU_FPDSCR_FZ16_Msk<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>FPU_FPDSCR_FZ16_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPDSCR_FZ16_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPDSCR_FZ16_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga9282c187bb7c7e3f955636c5a0639c47">FPU_FPDSCR_FZ16_Pos</link>)</computeroutput></para>
<para>FPDSCR: FZ16 bit Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03059">3059</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga56de6e4ef0849a6206610d31febb1a93"/><section>
    <title>FPU_FPDSCR_FZ16_Msk<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>FPU_FPDSCR_FZ16_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPDSCR_FZ16_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPDSCR_FZ16_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga9282c187bb7c7e3f955636c5a0639c47">FPU_FPDSCR_FZ16_Pos</link>)</computeroutput></para>
<para>FPDSCR: FZ16 bit Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l02964">2964</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga9282c187bb7c7e3f955636c5a0639c47"/><section>
    <title>FPU_FPDSCR_FZ16_Pos<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>FPU_FPDSCR_FZ16_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPDSCR_FZ16_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPDSCR_FZ16_Pos&#160;&#160;&#160;19U</computeroutput></para>
<para>FPDSCR: FZ16 bit Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02562">2562</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga9282c187bb7c7e3f955636c5a0639c47"/><section>
    <title>FPU_FPDSCR_FZ16_Pos<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>FPU_FPDSCR_FZ16_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPDSCR_FZ16_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPDSCR_FZ16_Pos&#160;&#160;&#160;19U</computeroutput></para>
<para>FPDSCR: FZ16 bit Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03058">3058</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga9282c187bb7c7e3f955636c5a0639c47"/><section>
    <title>FPU_FPDSCR_FZ16_Pos<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>FPU_FPDSCR_FZ16_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPDSCR_FZ16_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPDSCR_FZ16_Pos&#160;&#160;&#160;19U</computeroutput></para>
<para>FPDSCR: FZ16 bit Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l02963">2963</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaae7d901442d4af97c6d22939cffc8ad9"/><section>
    <title>FPU_FPDSCR_FZ_Msk<computeroutput>[1/9]</computeroutput></title>
<indexterm><primary>FPU_FPDSCR_FZ_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPDSCR_FZ_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPDSCR_FZ_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab3c2fc96e312ba47b902d5f80d9b8575">FPU_FPDSCR_FZ_Pos</link>)</computeroutput></para>
<para>FPDSCR: FZ bit Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02557">2557</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaae7d901442d4af97c6d22939cffc8ad9"/><section>
    <title>FPU_FPDSCR_FZ_Msk<computeroutput>[2/9]</computeroutput></title>
<indexterm><primary>FPU_FPDSCR_FZ_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPDSCR_FZ_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPDSCR_FZ_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab3c2fc96e312ba47b902d5f80d9b8575">FPU_FPDSCR_FZ_Pos</link>)</computeroutput></para>
<para>FPDSCR: FZ bit Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01676">1676</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaae7d901442d4af97c6d22939cffc8ad9"/><section>
    <title>FPU_FPDSCR_FZ_Msk<computeroutput>[3/9]</computeroutput></title>
<indexterm><primary>FPU_FPDSCR_FZ_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPDSCR_FZ_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPDSCR_FZ_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab3c2fc96e312ba47b902d5f80d9b8575">FPU_FPDSCR_FZ_Pos</link>)</computeroutput></para>
<para>FPDSCR: FZ bit Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l01751">1751</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaae7d901442d4af97c6d22939cffc8ad9"/><section>
    <title>FPU_FPDSCR_FZ_Msk<computeroutput>[4/9]</computeroutput></title>
<indexterm><primary>FPU_FPDSCR_FZ_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPDSCR_FZ_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPDSCR_FZ_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab3c2fc96e312ba47b902d5f80d9b8575">FPU_FPDSCR_FZ_Pos</link>)</computeroutput></para>
<para>FPDSCR: FZ bit Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l01751">1751</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaae7d901442d4af97c6d22939cffc8ad9"/><section>
    <title>FPU_FPDSCR_FZ_Msk<computeroutput>[5/9]</computeroutput></title>
<indexterm><primary>FPU_FPDSCR_FZ_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPDSCR_FZ_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPDSCR_FZ_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab3c2fc96e312ba47b902d5f80d9b8575">FPU_FPDSCR_FZ_Pos</link>)</computeroutput></para>
<para>FPDSCR: FZ bit Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l01360">1360</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaae7d901442d4af97c6d22939cffc8ad9"/><section>
    <title>FPU_FPDSCR_FZ_Msk<computeroutput>[6/9]</computeroutput></title>
<indexterm><primary>FPU_FPDSCR_FZ_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPDSCR_FZ_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPDSCR_FZ_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab3c2fc96e312ba47b902d5f80d9b8575">FPU_FPDSCR_FZ_Pos</link>)</computeroutput></para>
<para>FPDSCR: FZ bit Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03053">3053</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaae7d901442d4af97c6d22939cffc8ad9"/><section>
    <title>FPU_FPDSCR_FZ_Msk<computeroutput>[7/9]</computeroutput></title>
<indexterm><primary>FPU_FPDSCR_FZ_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPDSCR_FZ_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPDSCR_FZ_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab3c2fc96e312ba47b902d5f80d9b8575">FPU_FPDSCR_FZ_Pos</link>)</computeroutput></para>
<para>FPDSCR: FZ bit Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l01587">1587</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaae7d901442d4af97c6d22939cffc8ad9"/><section>
    <title>FPU_FPDSCR_FZ_Msk<computeroutput>[8/9]</computeroutput></title>
<indexterm><primary>FPU_FPDSCR_FZ_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPDSCR_FZ_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPDSCR_FZ_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab3c2fc96e312ba47b902d5f80d9b8575">FPU_FPDSCR_FZ_Pos</link>)</computeroutput></para>
<para>FPDSCR: FZ bit Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l02958">2958</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaae7d901442d4af97c6d22939cffc8ad9"/><section>
    <title>FPU_FPDSCR_FZ_Msk<computeroutput>[9/9]</computeroutput></title>
<indexterm><primary>FPU_FPDSCR_FZ_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPDSCR_FZ_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPDSCR_FZ_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab3c2fc96e312ba47b902d5f80d9b8575">FPU_FPDSCR_FZ_Pos</link>)</computeroutput></para>
<para>FPDSCR: FZ bit Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01809">1809</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab3c2fc96e312ba47b902d5f80d9b8575"/><section>
    <title>FPU_FPDSCR_FZ_Pos<computeroutput>[1/9]</computeroutput></title>
<indexterm><primary>FPU_FPDSCR_FZ_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPDSCR_FZ_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPDSCR_FZ_Pos&#160;&#160;&#160;24U</computeroutput></para>
<para>FPDSCR: FZ bit Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02556">2556</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab3c2fc96e312ba47b902d5f80d9b8575"/><section>
    <title>FPU_FPDSCR_FZ_Pos<computeroutput>[2/9]</computeroutput></title>
<indexterm><primary>FPU_FPDSCR_FZ_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPDSCR_FZ_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPDSCR_FZ_Pos&#160;&#160;&#160;24U</computeroutput></para>
<para>FPDSCR: FZ bit Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01675">1675</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab3c2fc96e312ba47b902d5f80d9b8575"/><section>
    <title>FPU_FPDSCR_FZ_Pos<computeroutput>[3/9]</computeroutput></title>
<indexterm><primary>FPU_FPDSCR_FZ_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPDSCR_FZ_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPDSCR_FZ_Pos&#160;&#160;&#160;24U</computeroutput></para>
<para>FPDSCR: FZ bit Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l01750">1750</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab3c2fc96e312ba47b902d5f80d9b8575"/><section>
    <title>FPU_FPDSCR_FZ_Pos<computeroutput>[4/9]</computeroutput></title>
<indexterm><primary>FPU_FPDSCR_FZ_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPDSCR_FZ_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPDSCR_FZ_Pos&#160;&#160;&#160;24U</computeroutput></para>
<para>FPDSCR: FZ bit Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l01750">1750</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab3c2fc96e312ba47b902d5f80d9b8575"/><section>
    <title>FPU_FPDSCR_FZ_Pos<computeroutput>[5/9]</computeroutput></title>
<indexterm><primary>FPU_FPDSCR_FZ_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPDSCR_FZ_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPDSCR_FZ_Pos&#160;&#160;&#160;24U</computeroutput></para>
<para>FPDSCR: FZ bit Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l01359">1359</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab3c2fc96e312ba47b902d5f80d9b8575"/><section>
    <title>FPU_FPDSCR_FZ_Pos<computeroutput>[6/9]</computeroutput></title>
<indexterm><primary>FPU_FPDSCR_FZ_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPDSCR_FZ_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPDSCR_FZ_Pos&#160;&#160;&#160;24U</computeroutput></para>
<para>FPDSCR: FZ bit Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03052">3052</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab3c2fc96e312ba47b902d5f80d9b8575"/><section>
    <title>FPU_FPDSCR_FZ_Pos<computeroutput>[7/9]</computeroutput></title>
<indexterm><primary>FPU_FPDSCR_FZ_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPDSCR_FZ_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPDSCR_FZ_Pos&#160;&#160;&#160;24U</computeroutput></para>
<para>FPDSCR: FZ bit Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l01586">1586</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab3c2fc96e312ba47b902d5f80d9b8575"/><section>
    <title>FPU_FPDSCR_FZ_Pos<computeroutput>[8/9]</computeroutput></title>
<indexterm><primary>FPU_FPDSCR_FZ_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPDSCR_FZ_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPDSCR_FZ_Pos&#160;&#160;&#160;24U</computeroutput></para>
<para>FPDSCR: FZ bit Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l02957">2957</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab3c2fc96e312ba47b902d5f80d9b8575"/><section>
    <title>FPU_FPDSCR_FZ_Pos<computeroutput>[9/9]</computeroutput></title>
<indexterm><primary>FPU_FPDSCR_FZ_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPDSCR_FZ_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPDSCR_FZ_Pos&#160;&#160;&#160;24U</computeroutput></para>
<para>FPDSCR: FZ bit Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01808">1808</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga2b560e1f86d753f90b78e2794dae7650"/><section>
    <title>FPU_FPDSCR_LTPSIZE_Msk<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>FPU_FPDSCR_LTPSIZE_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPDSCR_LTPSIZE_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPDSCR_LTPSIZE_Msk&#160;&#160;&#160;(7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga842e484fa49ab1a99d8f3ff9bf4a4677">FPU_FPDSCR_LTPSIZE_Pos</link>)</computeroutput></para>
<para>FPDSCR: LTPSIZE bit Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02566">2566</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga2b560e1f86d753f90b78e2794dae7650"/><section>
    <title>FPU_FPDSCR_LTPSIZE_Msk<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>FPU_FPDSCR_LTPSIZE_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPDSCR_LTPSIZE_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPDSCR_LTPSIZE_Msk&#160;&#160;&#160;(7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga842e484fa49ab1a99d8f3ff9bf4a4677">FPU_FPDSCR_LTPSIZE_Pos</link>)</computeroutput></para>
<para>FPDSCR: LTPSIZE bit Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03062">3062</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga2b560e1f86d753f90b78e2794dae7650"/><section>
    <title>FPU_FPDSCR_LTPSIZE_Msk<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>FPU_FPDSCR_LTPSIZE_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPDSCR_LTPSIZE_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPDSCR_LTPSIZE_Msk&#160;&#160;&#160;(7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga842e484fa49ab1a99d8f3ff9bf4a4677">FPU_FPDSCR_LTPSIZE_Pos</link>)</computeroutput></para>
<para>FPDSCR: LTPSIZE bit Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l02967">2967</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga842e484fa49ab1a99d8f3ff9bf4a4677"/><section>
    <title>FPU_FPDSCR_LTPSIZE_Pos<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>FPU_FPDSCR_LTPSIZE_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPDSCR_LTPSIZE_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPDSCR_LTPSIZE_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>FPDSCR: LTPSIZE bit Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02565">2565</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga842e484fa49ab1a99d8f3ff9bf4a4677"/><section>
    <title>FPU_FPDSCR_LTPSIZE_Pos<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>FPU_FPDSCR_LTPSIZE_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPDSCR_LTPSIZE_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPDSCR_LTPSIZE_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>FPDSCR: LTPSIZE bit Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03061">3061</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga842e484fa49ab1a99d8f3ff9bf4a4677"/><section>
    <title>FPU_FPDSCR_LTPSIZE_Pos<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>FPU_FPDSCR_LTPSIZE_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPDSCR_LTPSIZE_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPDSCR_LTPSIZE_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>FPDSCR: LTPSIZE bit Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l02966">2966</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga449beb50211f8e97df6b2640c82c4741"/><section>
    <title>FPU_FPDSCR_RMode_Msk<computeroutput>[1/9]</computeroutput></title>
<indexterm><primary>FPU_FPDSCR_RMode_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPDSCR_RMode_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPDSCR_RMode_Msk&#160;&#160;&#160;(3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7aeedf36be8f170dd3e276028e8e29ed">FPU_FPDSCR_RMode_Pos</link>)</computeroutput></para>
<para>FPDSCR: RMode bit Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02560">2560</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga449beb50211f8e97df6b2640c82c4741"/><section>
    <title>FPU_FPDSCR_RMode_Msk<computeroutput>[2/9]</computeroutput></title>
<indexterm><primary>FPU_FPDSCR_RMode_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPDSCR_RMode_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPDSCR_RMode_Msk&#160;&#160;&#160;(3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7aeedf36be8f170dd3e276028e8e29ed">FPU_FPDSCR_RMode_Pos</link>)</computeroutput></para>
<para>FPDSCR: RMode bit Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01679">1679</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga449beb50211f8e97df6b2640c82c4741"/><section>
    <title>FPU_FPDSCR_RMode_Msk<computeroutput>[3/9]</computeroutput></title>
<indexterm><primary>FPU_FPDSCR_RMode_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPDSCR_RMode_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPDSCR_RMode_Msk&#160;&#160;&#160;(3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7aeedf36be8f170dd3e276028e8e29ed">FPU_FPDSCR_RMode_Pos</link>)</computeroutput></para>
<para>FPDSCR: RMode bit Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l01754">1754</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga449beb50211f8e97df6b2640c82c4741"/><section>
    <title>FPU_FPDSCR_RMode_Msk<computeroutput>[4/9]</computeroutput></title>
<indexterm><primary>FPU_FPDSCR_RMode_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPDSCR_RMode_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPDSCR_RMode_Msk&#160;&#160;&#160;(3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7aeedf36be8f170dd3e276028e8e29ed">FPU_FPDSCR_RMode_Pos</link>)</computeroutput></para>
<para>FPDSCR: RMode bit Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l01754">1754</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga449beb50211f8e97df6b2640c82c4741"/><section>
    <title>FPU_FPDSCR_RMode_Msk<computeroutput>[5/9]</computeroutput></title>
<indexterm><primary>FPU_FPDSCR_RMode_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPDSCR_RMode_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPDSCR_RMode_Msk&#160;&#160;&#160;(3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7aeedf36be8f170dd3e276028e8e29ed">FPU_FPDSCR_RMode_Pos</link>)</computeroutput></para>
<para>FPDSCR: RMode bit Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l01363">1363</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga449beb50211f8e97df6b2640c82c4741"/><section>
    <title>FPU_FPDSCR_RMode_Msk<computeroutput>[6/9]</computeroutput></title>
<indexterm><primary>FPU_FPDSCR_RMode_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPDSCR_RMode_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPDSCR_RMode_Msk&#160;&#160;&#160;(3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7aeedf36be8f170dd3e276028e8e29ed">FPU_FPDSCR_RMode_Pos</link>)</computeroutput></para>
<para>FPDSCR: RMode bit Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03056">3056</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga449beb50211f8e97df6b2640c82c4741"/><section>
    <title>FPU_FPDSCR_RMode_Msk<computeroutput>[7/9]</computeroutput></title>
<indexterm><primary>FPU_FPDSCR_RMode_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPDSCR_RMode_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPDSCR_RMode_Msk&#160;&#160;&#160;(3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7aeedf36be8f170dd3e276028e8e29ed">FPU_FPDSCR_RMode_Pos</link>)</computeroutput></para>
<para>FPDSCR: RMode bit Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l01590">1590</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga449beb50211f8e97df6b2640c82c4741"/><section>
    <title>FPU_FPDSCR_RMode_Msk<computeroutput>[8/9]</computeroutput></title>
<indexterm><primary>FPU_FPDSCR_RMode_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPDSCR_RMode_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPDSCR_RMode_Msk&#160;&#160;&#160;(3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7aeedf36be8f170dd3e276028e8e29ed">FPU_FPDSCR_RMode_Pos</link>)</computeroutput></para>
<para>FPDSCR: RMode bit Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l02961">2961</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga449beb50211f8e97df6b2640c82c4741"/><section>
    <title>FPU_FPDSCR_RMode_Msk<computeroutput>[9/9]</computeroutput></title>
<indexterm><primary>FPU_FPDSCR_RMode_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPDSCR_RMode_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_FPDSCR_RMode_Msk&#160;&#160;&#160;(3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7aeedf36be8f170dd3e276028e8e29ed">FPU_FPDSCR_RMode_Pos</link>)</computeroutput></para>
<para>FPDSCR: RMode bit Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01812">1812</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga7aeedf36be8f170dd3e276028e8e29ed"/><section>
    <title>FPU_FPDSCR_RMode_Pos<computeroutput>[1/9]</computeroutput></title>
<indexterm><primary>FPU_FPDSCR_RMode_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPDSCR_RMode_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPDSCR_RMode_Pos&#160;&#160;&#160;22U</computeroutput></para>
<para>FPDSCR: RMode bit Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02559">2559</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga7aeedf36be8f170dd3e276028e8e29ed"/><section>
    <title>FPU_FPDSCR_RMode_Pos<computeroutput>[2/9]</computeroutput></title>
<indexterm><primary>FPU_FPDSCR_RMode_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPDSCR_RMode_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPDSCR_RMode_Pos&#160;&#160;&#160;22U</computeroutput></para>
<para>FPDSCR: RMode bit Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01678">1678</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga7aeedf36be8f170dd3e276028e8e29ed"/><section>
    <title>FPU_FPDSCR_RMode_Pos<computeroutput>[3/9]</computeroutput></title>
<indexterm><primary>FPU_FPDSCR_RMode_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPDSCR_RMode_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPDSCR_RMode_Pos&#160;&#160;&#160;22U</computeroutput></para>
<para>FPDSCR: RMode bit Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l01753">1753</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga7aeedf36be8f170dd3e276028e8e29ed"/><section>
    <title>FPU_FPDSCR_RMode_Pos<computeroutput>[4/9]</computeroutput></title>
<indexterm><primary>FPU_FPDSCR_RMode_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPDSCR_RMode_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPDSCR_RMode_Pos&#160;&#160;&#160;22U</computeroutput></para>
<para>FPDSCR: RMode bit Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l01753">1753</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga7aeedf36be8f170dd3e276028e8e29ed"/><section>
    <title>FPU_FPDSCR_RMode_Pos<computeroutput>[5/9]</computeroutput></title>
<indexterm><primary>FPU_FPDSCR_RMode_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPDSCR_RMode_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPDSCR_RMode_Pos&#160;&#160;&#160;22U</computeroutput></para>
<para>FPDSCR: RMode bit Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l01362">1362</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga7aeedf36be8f170dd3e276028e8e29ed"/><section>
    <title>FPU_FPDSCR_RMode_Pos<computeroutput>[6/9]</computeroutput></title>
<indexterm><primary>FPU_FPDSCR_RMode_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPDSCR_RMode_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPDSCR_RMode_Pos&#160;&#160;&#160;22U</computeroutput></para>
<para>FPDSCR: RMode bit Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03055">3055</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga7aeedf36be8f170dd3e276028e8e29ed"/><section>
    <title>FPU_FPDSCR_RMode_Pos<computeroutput>[7/9]</computeroutput></title>
<indexterm><primary>FPU_FPDSCR_RMode_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPDSCR_RMode_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPDSCR_RMode_Pos&#160;&#160;&#160;22U</computeroutput></para>
<para>FPDSCR: RMode bit Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l01589">1589</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga7aeedf36be8f170dd3e276028e8e29ed"/><section>
    <title>FPU_FPDSCR_RMode_Pos<computeroutput>[8/9]</computeroutput></title>
<indexterm><primary>FPU_FPDSCR_RMode_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPDSCR_RMode_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPDSCR_RMode_Pos&#160;&#160;&#160;22U</computeroutput></para>
<para>FPDSCR: RMode bit Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l02960">2960</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga7aeedf36be8f170dd3e276028e8e29ed"/><section>
    <title>FPU_FPDSCR_RMode_Pos<computeroutput>[9/9]</computeroutput></title>
<indexterm><primary>FPU_FPDSCR_RMode_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_FPDSCR_RMode_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_FPDSCR_RMode_Pos&#160;&#160;&#160;22U</computeroutput></para>
<para>FPDSCR: RMode bit Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01811">1811</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga118f13f9562805356e92b5ad52573021"/><section>
    <title>FPU_MVFR0_A_SIMD_registers_Msk<computeroutput>[1/6]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_A_SIMD_registers_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_A_SIMD_registers_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_A_SIMD_registers_Msk&#160;&#160;&#160;(0xFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa1de44af3e3162c8c176a57564611618">FPU_MVFR0_A_SIMD_registers_Pos</link>*/)</computeroutput></para>
<para>MVFR0: A_SIMD registers bits Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01704">1704</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga118f13f9562805356e92b5ad52573021"/><section>
    <title>FPU_MVFR0_A_SIMD_registers_Msk<computeroutput>[2/6]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_A_SIMD_registers_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_A_SIMD_registers_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_A_SIMD_registers_Msk&#160;&#160;&#160;(0xFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa1de44af3e3162c8c176a57564611618">FPU_MVFR0_A_SIMD_registers_Pos</link>*/)</computeroutput></para>
<para>MVFR0: A_SIMD registers bits Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l01779">1779</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga118f13f9562805356e92b5ad52573021"/><section>
    <title>FPU_MVFR0_A_SIMD_registers_Msk<computeroutput>[3/6]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_A_SIMD_registers_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_A_SIMD_registers_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_A_SIMD_registers_Msk&#160;&#160;&#160;(0xFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa1de44af3e3162c8c176a57564611618">FPU_MVFR0_A_SIMD_registers_Pos</link>*/)</computeroutput></para>
<para>MVFR0: A_SIMD registers bits Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l01779">1779</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga118f13f9562805356e92b5ad52573021"/><section>
    <title>FPU_MVFR0_A_SIMD_registers_Msk<computeroutput>[4/6]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_A_SIMD_registers_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_A_SIMD_registers_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_A_SIMD_registers_Msk&#160;&#160;&#160;(0xFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa1de44af3e3162c8c176a57564611618">FPU_MVFR0_A_SIMD_registers_Pos</link>*/)</computeroutput></para>
<para>MVFR0: A_SIMD registers bits Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l01388">1388</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga118f13f9562805356e92b5ad52573021"/><section>
    <title>FPU_MVFR0_A_SIMD_registers_Msk<computeroutput>[5/6]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_A_SIMD_registers_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_A_SIMD_registers_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_A_SIMD_registers_Msk&#160;&#160;&#160;(0xFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa1de44af3e3162c8c176a57564611618">FPU_MVFR0_A_SIMD_registers_Pos</link>*/)</computeroutput></para>
<para>MVFR0: A_SIMD registers bits Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l01615">1615</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga118f13f9562805356e92b5ad52573021"/><section>
    <title>FPU_MVFR0_A_SIMD_registers_Msk<computeroutput>[6/6]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_A_SIMD_registers_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_A_SIMD_registers_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_A_SIMD_registers_Msk&#160;&#160;&#160;(0xFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa1de44af3e3162c8c176a57564611618">FPU_MVFR0_A_SIMD_registers_Pos</link>*/)</computeroutput></para>
<para>MVFR0: A_SIMD registers bits Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01837">1837</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa1de44af3e3162c8c176a57564611618"/><section>
    <title>FPU_MVFR0_A_SIMD_registers_Pos<computeroutput>[1/6]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_A_SIMD_registers_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_A_SIMD_registers_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_A_SIMD_registers_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>MVFR0: A_SIMD registers bits Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01703">1703</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa1de44af3e3162c8c176a57564611618"/><section>
    <title>FPU_MVFR0_A_SIMD_registers_Pos<computeroutput>[2/6]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_A_SIMD_registers_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_A_SIMD_registers_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_A_SIMD_registers_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>MVFR0: A_SIMD registers bits Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l01778">1778</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa1de44af3e3162c8c176a57564611618"/><section>
    <title>FPU_MVFR0_A_SIMD_registers_Pos<computeroutput>[3/6]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_A_SIMD_registers_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_A_SIMD_registers_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_A_SIMD_registers_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>MVFR0: A_SIMD registers bits Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l01778">1778</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa1de44af3e3162c8c176a57564611618"/><section>
    <title>FPU_MVFR0_A_SIMD_registers_Pos<computeroutput>[4/6]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_A_SIMD_registers_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_A_SIMD_registers_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_A_SIMD_registers_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>MVFR0: A_SIMD registers bits Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l01387">1387</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa1de44af3e3162c8c176a57564611618"/><section>
    <title>FPU_MVFR0_A_SIMD_registers_Pos<computeroutput>[5/6]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_A_SIMD_registers_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_A_SIMD_registers_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_A_SIMD_registers_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>MVFR0: A_SIMD registers bits Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l01614">1614</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa1de44af3e3162c8c176a57564611618"/><section>
    <title>FPU_MVFR0_A_SIMD_registers_Pos<computeroutput>[6/6]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_A_SIMD_registers_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_A_SIMD_registers_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_A_SIMD_registers_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>MVFR0: A_SIMD registers bits Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01836">1836</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaeb7370768c6cdf06f8a15c86c6102ed2"/><section>
    <title>FPU_MVFR0_Divide_Msk<computeroutput>[1/6]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_Divide_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_Divide_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_Divide_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga167be203091e6cc7d00ad40ca48c4396">FPU_MVFR0_Divide_Pos</link>)</computeroutput></para>
<para>MVFR0: Divide bits Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01692">1692</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaeb7370768c6cdf06f8a15c86c6102ed2"/><section>
    <title>FPU_MVFR0_Divide_Msk<computeroutput>[2/6]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_Divide_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_Divide_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_Divide_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga167be203091e6cc7d00ad40ca48c4396">FPU_MVFR0_Divide_Pos</link>)</computeroutput></para>
<para>MVFR0: Divide bits Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l01767">1767</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaeb7370768c6cdf06f8a15c86c6102ed2"/><section>
    <title>FPU_MVFR0_Divide_Msk<computeroutput>[3/6]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_Divide_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_Divide_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_Divide_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga167be203091e6cc7d00ad40ca48c4396">FPU_MVFR0_Divide_Pos</link>)</computeroutput></para>
<para>MVFR0: Divide bits Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l01767">1767</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaeb7370768c6cdf06f8a15c86c6102ed2"/><section>
    <title>FPU_MVFR0_Divide_Msk<computeroutput>[4/6]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_Divide_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_Divide_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_Divide_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga167be203091e6cc7d00ad40ca48c4396">FPU_MVFR0_Divide_Pos</link>)</computeroutput></para>
<para>MVFR0: Divide bits Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l01376">1376</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaeb7370768c6cdf06f8a15c86c6102ed2"/><section>
    <title>FPU_MVFR0_Divide_Msk<computeroutput>[5/6]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_Divide_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_Divide_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_Divide_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga167be203091e6cc7d00ad40ca48c4396">FPU_MVFR0_Divide_Pos</link>)</computeroutput></para>
<para>MVFR0: Divide bits Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l01603">1603</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaeb7370768c6cdf06f8a15c86c6102ed2"/><section>
    <title>FPU_MVFR0_Divide_Msk<computeroutput>[6/6]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_Divide_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_Divide_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_Divide_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga167be203091e6cc7d00ad40ca48c4396">FPU_MVFR0_Divide_Pos</link>)</computeroutput></para>
<para>MVFR0: Divide bits Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01825">1825</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga167be203091e6cc7d00ad40ca48c4396"/><section>
    <title>FPU_MVFR0_Divide_Pos<computeroutput>[1/6]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_Divide_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_Divide_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_Divide_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>MVFR0: Divide bits Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01691">1691</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga167be203091e6cc7d00ad40ca48c4396"/><section>
    <title>FPU_MVFR0_Divide_Pos<computeroutput>[2/6]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_Divide_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_Divide_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_Divide_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>MVFR0: Divide bits Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l01766">1766</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga167be203091e6cc7d00ad40ca48c4396"/><section>
    <title>FPU_MVFR0_Divide_Pos<computeroutput>[3/6]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_Divide_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_Divide_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_Divide_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>MVFR0: Divide bits Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l01766">1766</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga167be203091e6cc7d00ad40ca48c4396"/><section>
    <title>FPU_MVFR0_Divide_Pos<computeroutput>[4/6]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_Divide_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_Divide_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_Divide_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>MVFR0: Divide bits Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l01375">1375</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga167be203091e6cc7d00ad40ca48c4396"/><section>
    <title>FPU_MVFR0_Divide_Pos<computeroutput>[5/6]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_Divide_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_Divide_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_Divide_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>MVFR0: Divide bits Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l01602">1602</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga167be203091e6cc7d00ad40ca48c4396"/><section>
    <title>FPU_MVFR0_Divide_Pos<computeroutput>[6/6]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_Divide_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_Divide_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_Divide_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>MVFR0: Divide bits Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01824">1824</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3f2c8c6c759ffe70f548a165602ea901"/><section>
    <title>FPU_MVFR0_Double_precision_Msk<computeroutput>[1/6]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_Double_precision_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_Double_precision_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_Double_precision_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga461e26147be0c39402a78cb6249e8f84">FPU_MVFR0_Double_precision_Pos</link>)</computeroutput></para>
<para>MVFR0: Double-precision bits Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01698">1698</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3f2c8c6c759ffe70f548a165602ea901"/><section>
    <title>FPU_MVFR0_Double_precision_Msk<computeroutput>[2/6]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_Double_precision_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_Double_precision_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_Double_precision_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga461e26147be0c39402a78cb6249e8f84">FPU_MVFR0_Double_precision_Pos</link>)</computeroutput></para>
<para>MVFR0: Double-precision bits Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l01773">1773</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3f2c8c6c759ffe70f548a165602ea901"/><section>
    <title>FPU_MVFR0_Double_precision_Msk<computeroutput>[3/6]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_Double_precision_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_Double_precision_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_Double_precision_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga461e26147be0c39402a78cb6249e8f84">FPU_MVFR0_Double_precision_Pos</link>)</computeroutput></para>
<para>MVFR0: Double-precision bits Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l01773">1773</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3f2c8c6c759ffe70f548a165602ea901"/><section>
    <title>FPU_MVFR0_Double_precision_Msk<computeroutput>[4/6]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_Double_precision_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_Double_precision_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_Double_precision_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga461e26147be0c39402a78cb6249e8f84">FPU_MVFR0_Double_precision_Pos</link>)</computeroutput></para>
<para>MVFR0: Double-precision bits Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l01382">1382</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3f2c8c6c759ffe70f548a165602ea901"/><section>
    <title>FPU_MVFR0_Double_precision_Msk<computeroutput>[5/6]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_Double_precision_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_Double_precision_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_Double_precision_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga461e26147be0c39402a78cb6249e8f84">FPU_MVFR0_Double_precision_Pos</link>)</computeroutput></para>
<para>MVFR0: Double-precision bits Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l01609">1609</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3f2c8c6c759ffe70f548a165602ea901"/><section>
    <title>FPU_MVFR0_Double_precision_Msk<computeroutput>[6/6]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_Double_precision_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_Double_precision_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_Double_precision_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga461e26147be0c39402a78cb6249e8f84">FPU_MVFR0_Double_precision_Pos</link>)</computeroutput></para>
<para>MVFR0: Double-precision bits Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01831">1831</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga461e26147be0c39402a78cb6249e8f84"/><section>
    <title>FPU_MVFR0_Double_precision_Pos<computeroutput>[1/6]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_Double_precision_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_Double_precision_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_Double_precision_Pos&#160;&#160;&#160;8U</computeroutput></para>
<para>MVFR0: Double-precision bits Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01697">1697</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga461e26147be0c39402a78cb6249e8f84"/><section>
    <title>FPU_MVFR0_Double_precision_Pos<computeroutput>[2/6]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_Double_precision_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_Double_precision_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_Double_precision_Pos&#160;&#160;&#160;8U</computeroutput></para>
<para>MVFR0: Double-precision bits Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l01772">1772</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga461e26147be0c39402a78cb6249e8f84"/><section>
    <title>FPU_MVFR0_Double_precision_Pos<computeroutput>[3/6]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_Double_precision_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_Double_precision_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_Double_precision_Pos&#160;&#160;&#160;8U</computeroutput></para>
<para>MVFR0: Double-precision bits Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l01772">1772</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga461e26147be0c39402a78cb6249e8f84"/><section>
    <title>FPU_MVFR0_Double_precision_Pos<computeroutput>[4/6]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_Double_precision_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_Double_precision_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_Double_precision_Pos&#160;&#160;&#160;8U</computeroutput></para>
<para>MVFR0: Double-precision bits Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l01381">1381</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga461e26147be0c39402a78cb6249e8f84"/><section>
    <title>FPU_MVFR0_Double_precision_Pos<computeroutput>[5/6]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_Double_precision_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_Double_precision_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_Double_precision_Pos&#160;&#160;&#160;8U</computeroutput></para>
<para>MVFR0: Double-precision bits Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l01608">1608</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga461e26147be0c39402a78cb6249e8f84"/><section>
    <title>FPU_MVFR0_Double_precision_Pos<computeroutput>[6/6]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_Double_precision_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_Double_precision_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_Double_precision_Pos&#160;&#160;&#160;8U</computeroutput></para>
<para>MVFR0: Double-precision bits Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01830">1830</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga29bbddd679e821e050699fda23e6c85e"/><section>
    <title>FPU_MVFR0_FP_excep_trapping_Msk<computeroutput>[1/6]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_FP_excep_trapping_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_FP_excep_trapping_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_FP_excep_trapping_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga5c0715c41c4470f8bb0b6dcd34707f1c">FPU_MVFR0_FP_excep_trapping_Pos</link>)</computeroutput></para>
<para>MVFR0: FP exception trapping bits Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01695">1695</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga29bbddd679e821e050699fda23e6c85e"/><section>
    <title>FPU_MVFR0_FP_excep_trapping_Msk<computeroutput>[2/6]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_FP_excep_trapping_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_FP_excep_trapping_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_FP_excep_trapping_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga5c0715c41c4470f8bb0b6dcd34707f1c">FPU_MVFR0_FP_excep_trapping_Pos</link>)</computeroutput></para>
<para>MVFR0: FP exception trapping bits Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l01770">1770</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga29bbddd679e821e050699fda23e6c85e"/><section>
    <title>FPU_MVFR0_FP_excep_trapping_Msk<computeroutput>[3/6]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_FP_excep_trapping_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_FP_excep_trapping_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_FP_excep_trapping_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga5c0715c41c4470f8bb0b6dcd34707f1c">FPU_MVFR0_FP_excep_trapping_Pos</link>)</computeroutput></para>
<para>MVFR0: FP exception trapping bits Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l01770">1770</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga29bbddd679e821e050699fda23e6c85e"/><section>
    <title>FPU_MVFR0_FP_excep_trapping_Msk<computeroutput>[4/6]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_FP_excep_trapping_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_FP_excep_trapping_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_FP_excep_trapping_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga5c0715c41c4470f8bb0b6dcd34707f1c">FPU_MVFR0_FP_excep_trapping_Pos</link>)</computeroutput></para>
<para>MVFR0: FP exception trapping bits Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l01379">1379</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga29bbddd679e821e050699fda23e6c85e"/><section>
    <title>FPU_MVFR0_FP_excep_trapping_Msk<computeroutput>[5/6]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_FP_excep_trapping_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_FP_excep_trapping_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_FP_excep_trapping_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga5c0715c41c4470f8bb0b6dcd34707f1c">FPU_MVFR0_FP_excep_trapping_Pos</link>)</computeroutput></para>
<para>MVFR0: FP exception trapping bits Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l01606">1606</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga29bbddd679e821e050699fda23e6c85e"/><section>
    <title>FPU_MVFR0_FP_excep_trapping_Msk<computeroutput>[6/6]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_FP_excep_trapping_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_FP_excep_trapping_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_FP_excep_trapping_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga5c0715c41c4470f8bb0b6dcd34707f1c">FPU_MVFR0_FP_excep_trapping_Pos</link>)</computeroutput></para>
<para>MVFR0: FP exception trapping bits Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01828">1828</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga5c0715c41c4470f8bb0b6dcd34707f1c"/><section>
    <title>FPU_MVFR0_FP_excep_trapping_Pos<computeroutput>[1/6]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_FP_excep_trapping_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_FP_excep_trapping_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_FP_excep_trapping_Pos&#160;&#160;&#160;12U</computeroutput></para>
<para>MVFR0: FP exception trapping bits Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01694">1694</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga5c0715c41c4470f8bb0b6dcd34707f1c"/><section>
    <title>FPU_MVFR0_FP_excep_trapping_Pos<computeroutput>[2/6]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_FP_excep_trapping_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_FP_excep_trapping_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_FP_excep_trapping_Pos&#160;&#160;&#160;12U</computeroutput></para>
<para>MVFR0: FP exception trapping bits Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l01769">1769</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga5c0715c41c4470f8bb0b6dcd34707f1c"/><section>
    <title>FPU_MVFR0_FP_excep_trapping_Pos<computeroutput>[3/6]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_FP_excep_trapping_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_FP_excep_trapping_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_FP_excep_trapping_Pos&#160;&#160;&#160;12U</computeroutput></para>
<para>MVFR0: FP exception trapping bits Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l01769">1769</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga5c0715c41c4470f8bb0b6dcd34707f1c"/><section>
    <title>FPU_MVFR0_FP_excep_trapping_Pos<computeroutput>[4/6]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_FP_excep_trapping_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_FP_excep_trapping_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_FP_excep_trapping_Pos&#160;&#160;&#160;12U</computeroutput></para>
<para>MVFR0: FP exception trapping bits Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l01378">1378</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga5c0715c41c4470f8bb0b6dcd34707f1c"/><section>
    <title>FPU_MVFR0_FP_excep_trapping_Pos<computeroutput>[5/6]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_FP_excep_trapping_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_FP_excep_trapping_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_FP_excep_trapping_Pos&#160;&#160;&#160;12U</computeroutput></para>
<para>MVFR0: FP exception trapping bits Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l01605">1605</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga5c0715c41c4470f8bb0b6dcd34707f1c"/><section>
    <title>FPU_MVFR0_FP_excep_trapping_Pos<computeroutput>[6/6]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_FP_excep_trapping_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_FP_excep_trapping_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_FP_excep_trapping_Pos&#160;&#160;&#160;12U</computeroutput></para>
<para>MVFR0: FP exception trapping bits Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01827">1827</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae6dc9339ac72227d5d54360bb9fbef1b"/><section>
    <title>FPU_MVFR0_FP_rounding_modes_Msk<computeroutput>[1/6]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_FP_rounding_modes_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_FP_rounding_modes_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_FP_rounding_modes_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1ebcc9076f08013f0ea814540df03e82">FPU_MVFR0_FP_rounding_modes_Pos</link>)</computeroutput></para>
<para>MVFR0: FP rounding modes bits Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01683">1683</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae6dc9339ac72227d5d54360bb9fbef1b"/><section>
    <title>FPU_MVFR0_FP_rounding_modes_Msk<computeroutput>[2/6]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_FP_rounding_modes_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_FP_rounding_modes_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_FP_rounding_modes_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1ebcc9076f08013f0ea814540df03e82">FPU_MVFR0_FP_rounding_modes_Pos</link>)</computeroutput></para>
<para>MVFR0: FP rounding modes bits Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l01758">1758</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae6dc9339ac72227d5d54360bb9fbef1b"/><section>
    <title>FPU_MVFR0_FP_rounding_modes_Msk<computeroutput>[3/6]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_FP_rounding_modes_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_FP_rounding_modes_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_FP_rounding_modes_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1ebcc9076f08013f0ea814540df03e82">FPU_MVFR0_FP_rounding_modes_Pos</link>)</computeroutput></para>
<para>MVFR0: FP rounding modes bits Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l01758">1758</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae6dc9339ac72227d5d54360bb9fbef1b"/><section>
    <title>FPU_MVFR0_FP_rounding_modes_Msk<computeroutput>[4/6]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_FP_rounding_modes_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_FP_rounding_modes_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_FP_rounding_modes_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1ebcc9076f08013f0ea814540df03e82">FPU_MVFR0_FP_rounding_modes_Pos</link>)</computeroutput></para>
<para>MVFR0: FP rounding modes bits Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l01367">1367</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae6dc9339ac72227d5d54360bb9fbef1b"/><section>
    <title>FPU_MVFR0_FP_rounding_modes_Msk<computeroutput>[5/6]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_FP_rounding_modes_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_FP_rounding_modes_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_FP_rounding_modes_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1ebcc9076f08013f0ea814540df03e82">FPU_MVFR0_FP_rounding_modes_Pos</link>)</computeroutput></para>
<para>MVFR0: FP rounding modes bits Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l01594">1594</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae6dc9339ac72227d5d54360bb9fbef1b"/><section>
    <title>FPU_MVFR0_FP_rounding_modes_Msk<computeroutput>[6/6]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_FP_rounding_modes_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_FP_rounding_modes_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_FP_rounding_modes_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1ebcc9076f08013f0ea814540df03e82">FPU_MVFR0_FP_rounding_modes_Pos</link>)</computeroutput></para>
<para>MVFR0: FP rounding modes bits Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01816">1816</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga1ebcc9076f08013f0ea814540df03e82"/><section>
    <title>FPU_MVFR0_FP_rounding_modes_Pos<computeroutput>[1/6]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_FP_rounding_modes_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_FP_rounding_modes_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_FP_rounding_modes_Pos&#160;&#160;&#160;28U</computeroutput></para>
<para>MVFR0: FP rounding modes bits Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01682">1682</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga1ebcc9076f08013f0ea814540df03e82"/><section>
    <title>FPU_MVFR0_FP_rounding_modes_Pos<computeroutput>[2/6]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_FP_rounding_modes_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_FP_rounding_modes_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_FP_rounding_modes_Pos&#160;&#160;&#160;28U</computeroutput></para>
<para>MVFR0: FP rounding modes bits Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l01757">1757</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga1ebcc9076f08013f0ea814540df03e82"/><section>
    <title>FPU_MVFR0_FP_rounding_modes_Pos<computeroutput>[3/6]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_FP_rounding_modes_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_FP_rounding_modes_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_FP_rounding_modes_Pos&#160;&#160;&#160;28U</computeroutput></para>
<para>MVFR0: FP rounding modes bits Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l01757">1757</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga1ebcc9076f08013f0ea814540df03e82"/><section>
    <title>FPU_MVFR0_FP_rounding_modes_Pos<computeroutput>[4/6]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_FP_rounding_modes_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_FP_rounding_modes_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_FP_rounding_modes_Pos&#160;&#160;&#160;28U</computeroutput></para>
<para>MVFR0: FP rounding modes bits Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l01366">1366</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga1ebcc9076f08013f0ea814540df03e82"/><section>
    <title>FPU_MVFR0_FP_rounding_modes_Pos<computeroutput>[5/6]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_FP_rounding_modes_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_FP_rounding_modes_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_FP_rounding_modes_Pos&#160;&#160;&#160;28U</computeroutput></para>
<para>MVFR0: FP rounding modes bits Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l01593">1593</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga1ebcc9076f08013f0ea814540df03e82"/><section>
    <title>FPU_MVFR0_FP_rounding_modes_Pos<computeroutput>[6/6]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_FP_rounding_modes_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_FP_rounding_modes_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_FP_rounding_modes_Pos&#160;&#160;&#160;28U</computeroutput></para>
<para>MVFR0: FP rounding modes bits Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01815">1815</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaa242bea2b0f8fa1bb6af3d73e2486feb"/><section>
    <title>FPU_MVFR0_FPDivide_Msk<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_FPDivide_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_FPDivide_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_FPDivide_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gac438ab10e9bd59d808dc53d731bd63cf">FPU_MVFR0_FPDivide_Pos</link>)</computeroutput></para>
<para>MVFR0: Divide bits Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02576">2576</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaa242bea2b0f8fa1bb6af3d73e2486feb"/><section>
    <title>FPU_MVFR0_FPDivide_Msk<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_FPDivide_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_FPDivide_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_FPDivide_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gac438ab10e9bd59d808dc53d731bd63cf">FPU_MVFR0_FPDivide_Pos</link>)</computeroutput></para>
<para>MVFR0: Divide bits Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03072">3072</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaa242bea2b0f8fa1bb6af3d73e2486feb"/><section>
    <title>FPU_MVFR0_FPDivide_Msk<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_FPDivide_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_FPDivide_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_FPDivide_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gac438ab10e9bd59d808dc53d731bd63cf">FPU_MVFR0_FPDivide_Pos</link>)</computeroutput></para>
<para>MVFR0: Divide bits Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l02977">2977</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gac438ab10e9bd59d808dc53d731bd63cf"/><section>
    <title>FPU_MVFR0_FPDivide_Pos<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_FPDivide_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_FPDivide_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_FPDivide_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>MVFR0: FPDivide bits Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02575">2575</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gac438ab10e9bd59d808dc53d731bd63cf"/><section>
    <title>FPU_MVFR0_FPDivide_Pos<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_FPDivide_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_FPDivide_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_FPDivide_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>MVFR0: FPDivide bits Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03071">3071</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gac438ab10e9bd59d808dc53d731bd63cf"/><section>
    <title>FPU_MVFR0_FPDivide_Pos<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_FPDivide_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_FPDivide_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_FPDivide_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>MVFR0: FPDivide bits Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l02976">2976</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga252e67777339a86a87e401f5faf4931f"/><section>
    <title>FPU_MVFR0_FPDP_Msk<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_FPDP_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_FPDP_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_FPDP_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga4d2d47712d133345a8209425c7565b85">FPU_MVFR0_FPDP_Pos</link>)</computeroutput></para>
<para>MVFR0: FPDP bits Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02579">2579</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga252e67777339a86a87e401f5faf4931f"/><section>
    <title>FPU_MVFR0_FPDP_Msk<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_FPDP_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_FPDP_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_FPDP_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga4d2d47712d133345a8209425c7565b85">FPU_MVFR0_FPDP_Pos</link>)</computeroutput></para>
<para>MVFR0: FPDP bits Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03075">3075</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga252e67777339a86a87e401f5faf4931f"/><section>
    <title>FPU_MVFR0_FPDP_Msk<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_FPDP_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_FPDP_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_FPDP_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga4d2d47712d133345a8209425c7565b85">FPU_MVFR0_FPDP_Pos</link>)</computeroutput></para>
<para>MVFR0: FPDP bits Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l02980">2980</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga4d2d47712d133345a8209425c7565b85"/><section>
    <title>FPU_MVFR0_FPDP_Pos<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_FPDP_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_FPDP_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_FPDP_Pos&#160;&#160;&#160;8U</computeroutput></para>
<para>MVFR0: FPDP bits Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02578">2578</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga4d2d47712d133345a8209425c7565b85"/><section>
    <title>FPU_MVFR0_FPDP_Pos<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_FPDP_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_FPDP_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_FPDP_Pos&#160;&#160;&#160;8U</computeroutput></para>
<para>MVFR0: FPDP bits Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03074">3074</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga4d2d47712d133345a8209425c7565b85"/><section>
    <title>FPU_MVFR0_FPDP_Pos<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_FPDP_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_FPDP_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_FPDP_Pos&#160;&#160;&#160;8U</computeroutput></para>
<para>MVFR0: FPDP bits Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l02979">2979</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga722289c6fa4a28dbcd5b3abb29cc280c"/><section>
    <title>FPU_MVFR0_FPRound_Msk<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_FPRound_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_FPRound_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_FPRound_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga247360c4a57e24aed05414d82b61680c">FPU_MVFR0_FPRound_Pos</link>)</computeroutput></para>
<para>MVFR0: FPRound bits Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02570">2570</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga722289c6fa4a28dbcd5b3abb29cc280c"/><section>
    <title>FPU_MVFR0_FPRound_Msk<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_FPRound_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_FPRound_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_FPRound_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga247360c4a57e24aed05414d82b61680c">FPU_MVFR0_FPRound_Pos</link>)</computeroutput></para>
<para>MVFR0: FPRound bits Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03066">3066</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga722289c6fa4a28dbcd5b3abb29cc280c"/><section>
    <title>FPU_MVFR0_FPRound_Msk<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_FPRound_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_FPRound_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_FPRound_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga247360c4a57e24aed05414d82b61680c">FPU_MVFR0_FPRound_Pos</link>)</computeroutput></para>
<para>MVFR0: FPRound bits Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l02971">2971</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga247360c4a57e24aed05414d82b61680c"/><section>
    <title>FPU_MVFR0_FPRound_Pos<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_FPRound_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_FPRound_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_FPRound_Pos&#160;&#160;&#160;28U</computeroutput></para>
<para>MVFR0: FPRound bits Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02569">2569</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga247360c4a57e24aed05414d82b61680c"/><section>
    <title>FPU_MVFR0_FPRound_Pos<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_FPRound_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_FPRound_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_FPRound_Pos&#160;&#160;&#160;28U</computeroutput></para>
<para>MVFR0: FPRound bits Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03065">3065</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga247360c4a57e24aed05414d82b61680c"/><section>
    <title>FPU_MVFR0_FPRound_Pos<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_FPRound_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_FPRound_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_FPRound_Pos&#160;&#160;&#160;28U</computeroutput></para>
<para>MVFR0: FPRound bits Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l02970">2970</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gafa21854cf4bc343f8be949c353ac87f2"/><section>
    <title>FPU_MVFR0_FPSP_Msk<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_FPSP_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_FPSP_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_FPSP_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gae0f4839c1064f2a368c30e197e2fabd7">FPU_MVFR0_FPSP_Pos</link>)</computeroutput></para>
<para>MVFR0: FPSP bits Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02582">2582</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gafa21854cf4bc343f8be949c353ac87f2"/><section>
    <title>FPU_MVFR0_FPSP_Msk<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_FPSP_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_FPSP_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_FPSP_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gae0f4839c1064f2a368c30e197e2fabd7">FPU_MVFR0_FPSP_Pos</link>)</computeroutput></para>
<para>MVFR0: FPSP bits Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03078">3078</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gafa21854cf4bc343f8be949c353ac87f2"/><section>
    <title>FPU_MVFR0_FPSP_Msk<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_FPSP_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_FPSP_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_FPSP_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gae0f4839c1064f2a368c30e197e2fabd7">FPU_MVFR0_FPSP_Pos</link>)</computeroutput></para>
<para>MVFR0: FPSP bits Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l02983">2983</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gae0f4839c1064f2a368c30e197e2fabd7"/><section>
    <title>FPU_MVFR0_FPSP_Pos<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_FPSP_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_FPSP_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_FPSP_Pos&#160;&#160;&#160;4U</computeroutput></para>
<para>MVFR0: FPSP bits Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02581">2581</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gae0f4839c1064f2a368c30e197e2fabd7"/><section>
    <title>FPU_MVFR0_FPSP_Pos<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_FPSP_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_FPSP_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_FPSP_Pos&#160;&#160;&#160;4U</computeroutput></para>
<para>MVFR0: FPSP bits Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03077">3077</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gae0f4839c1064f2a368c30e197e2fabd7"/><section>
    <title>FPU_MVFR0_FPSP_Pos<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_FPSP_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_FPSP_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_FPSP_Pos&#160;&#160;&#160;4U</computeroutput></para>
<para>MVFR0: FPSP bits Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l02982">2982</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga157024ef09ecc735285b63ce49e51115"/><section>
    <title>FPU_MVFR0_FPSqrt_Msk<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_FPSqrt_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_FPSqrt_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_FPSqrt_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga7bc5461b9b64a3e825b15a3ae15b078d">FPU_MVFR0_FPSqrt_Pos</link>)</computeroutput></para>
<para>MVFR0: FPSqrt bits Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02573">2573</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga157024ef09ecc735285b63ce49e51115"/><section>
    <title>FPU_MVFR0_FPSqrt_Msk<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_FPSqrt_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_FPSqrt_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_FPSqrt_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga7bc5461b9b64a3e825b15a3ae15b078d">FPU_MVFR0_FPSqrt_Pos</link>)</computeroutput></para>
<para>MVFR0: FPSqrt bits Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03069">3069</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga157024ef09ecc735285b63ce49e51115"/><section>
    <title>FPU_MVFR0_FPSqrt_Msk<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_FPSqrt_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_FPSqrt_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_FPSqrt_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga7bc5461b9b64a3e825b15a3ae15b078d">FPU_MVFR0_FPSqrt_Pos</link>)</computeroutput></para>
<para>MVFR0: FPSqrt bits Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l02974">2974</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga7bc5461b9b64a3e825b15a3ae15b078d"/><section>
    <title>FPU_MVFR0_FPSqrt_Pos<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_FPSqrt_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_FPSqrt_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_FPSqrt_Pos&#160;&#160;&#160;20U</computeroutput></para>
<para>MVFR0: FPSqrt bits Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02572">2572</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga7bc5461b9b64a3e825b15a3ae15b078d"/><section>
    <title>FPU_MVFR0_FPSqrt_Pos<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_FPSqrt_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_FPSqrt_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_FPSqrt_Pos&#160;&#160;&#160;20U</computeroutput></para>
<para>MVFR0: FPSqrt bits Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03068">3068</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga7bc5461b9b64a3e825b15a3ae15b078d"/><section>
    <title>FPU_MVFR0_FPSqrt_Pos<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_FPSqrt_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_FPSqrt_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_FPSqrt_Pos&#160;&#160;&#160;20U</computeroutput></para>
<para>MVFR0: FPSqrt bits Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l02973">2973</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gabf261a72023fdfc64f32c6b21d55c5b9"/><section>
    <title>FPU_MVFR0_Short_vectors_Msk<computeroutput>[1/6]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_Short_vectors_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_Short_vectors_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_Short_vectors_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gabbf83a918536ebf10889cee71a0404c7">FPU_MVFR0_Short_vectors_Pos</link>)</computeroutput></para>
<para>MVFR0: Short vectors bits Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01686">1686</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gabf261a72023fdfc64f32c6b21d55c5b9"/><section>
    <title>FPU_MVFR0_Short_vectors_Msk<computeroutput>[2/6]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_Short_vectors_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_Short_vectors_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_Short_vectors_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gabbf83a918536ebf10889cee71a0404c7">FPU_MVFR0_Short_vectors_Pos</link>)</computeroutput></para>
<para>MVFR0: Short vectors bits Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l01761">1761</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gabf261a72023fdfc64f32c6b21d55c5b9"/><section>
    <title>FPU_MVFR0_Short_vectors_Msk<computeroutput>[3/6]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_Short_vectors_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_Short_vectors_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_Short_vectors_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gabbf83a918536ebf10889cee71a0404c7">FPU_MVFR0_Short_vectors_Pos</link>)</computeroutput></para>
<para>MVFR0: Short vectors bits Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l01761">1761</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gabf261a72023fdfc64f32c6b21d55c5b9"/><section>
    <title>FPU_MVFR0_Short_vectors_Msk<computeroutput>[4/6]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_Short_vectors_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_Short_vectors_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_Short_vectors_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gabbf83a918536ebf10889cee71a0404c7">FPU_MVFR0_Short_vectors_Pos</link>)</computeroutput></para>
<para>MVFR0: Short vectors bits Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l01370">1370</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gabf261a72023fdfc64f32c6b21d55c5b9"/><section>
    <title>FPU_MVFR0_Short_vectors_Msk<computeroutput>[5/6]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_Short_vectors_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_Short_vectors_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_Short_vectors_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gabbf83a918536ebf10889cee71a0404c7">FPU_MVFR0_Short_vectors_Pos</link>)</computeroutput></para>
<para>MVFR0: Short vectors bits Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l01597">1597</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gabf261a72023fdfc64f32c6b21d55c5b9"/><section>
    <title>FPU_MVFR0_Short_vectors_Msk<computeroutput>[6/6]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_Short_vectors_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_Short_vectors_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_Short_vectors_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gabbf83a918536ebf10889cee71a0404c7">FPU_MVFR0_Short_vectors_Pos</link>)</computeroutput></para>
<para>MVFR0: Short vectors bits Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01819">1819</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gabbf83a918536ebf10889cee71a0404c7"/><section>
    <title>FPU_MVFR0_Short_vectors_Pos<computeroutput>[1/6]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_Short_vectors_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_Short_vectors_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_Short_vectors_Pos&#160;&#160;&#160;24U</computeroutput></para>
<para>MVFR0: Short vectors bits Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01685">1685</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gabbf83a918536ebf10889cee71a0404c7"/><section>
    <title>FPU_MVFR0_Short_vectors_Pos<computeroutput>[2/6]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_Short_vectors_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_Short_vectors_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_Short_vectors_Pos&#160;&#160;&#160;24U</computeroutput></para>
<para>MVFR0: Short vectors bits Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l01760">1760</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gabbf83a918536ebf10889cee71a0404c7"/><section>
    <title>FPU_MVFR0_Short_vectors_Pos<computeroutput>[3/6]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_Short_vectors_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_Short_vectors_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_Short_vectors_Pos&#160;&#160;&#160;24U</computeroutput></para>
<para>MVFR0: Short vectors bits Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l01760">1760</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gabbf83a918536ebf10889cee71a0404c7"/><section>
    <title>FPU_MVFR0_Short_vectors_Pos<computeroutput>[4/6]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_Short_vectors_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_Short_vectors_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_Short_vectors_Pos&#160;&#160;&#160;24U</computeroutput></para>
<para>MVFR0: Short vectors bits Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l01369">1369</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gabbf83a918536ebf10889cee71a0404c7"/><section>
    <title>FPU_MVFR0_Short_vectors_Pos<computeroutput>[5/6]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_Short_vectors_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_Short_vectors_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_Short_vectors_Pos&#160;&#160;&#160;24U</computeroutput></para>
<para>MVFR0: Short vectors bits Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l01596">1596</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gabbf83a918536ebf10889cee71a0404c7"/><section>
    <title>FPU_MVFR0_Short_vectors_Pos<computeroutput>[6/6]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_Short_vectors_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_Short_vectors_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_Short_vectors_Pos&#160;&#160;&#160;24U</computeroutput></para>
<para>MVFR0: Short vectors bits Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01818">1818</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaaf4dcbad1945d48a399f28f75d1f1933"/><section>
    <title>FPU_MVFR0_SIMDReg_Msk<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_SIMDReg_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_SIMDReg_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_SIMDReg_Msk&#160;&#160;&#160;(0xFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga843737b56734d14bbf6cadbfe9497199">FPU_MVFR0_SIMDReg_Pos</link>*/)</computeroutput></para>
<para>MVFR0: SIMDReg bits Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02585">2585</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaaf4dcbad1945d48a399f28f75d1f1933"/><section>
    <title>FPU_MVFR0_SIMDReg_Msk<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_SIMDReg_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_SIMDReg_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_SIMDReg_Msk&#160;&#160;&#160;(0xFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga843737b56734d14bbf6cadbfe9497199">FPU_MVFR0_SIMDReg_Pos</link>*/)</computeroutput></para>
<para>MVFR0: SIMDReg bits Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03081">3081</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaaf4dcbad1945d48a399f28f75d1f1933"/><section>
    <title>FPU_MVFR0_SIMDReg_Msk<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_SIMDReg_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_SIMDReg_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_SIMDReg_Msk&#160;&#160;&#160;(0xFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga843737b56734d14bbf6cadbfe9497199">FPU_MVFR0_SIMDReg_Pos</link>*/)</computeroutput></para>
<para>MVFR0: SIMDReg bits Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l02986">2986</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga843737b56734d14bbf6cadbfe9497199"/><section>
    <title>FPU_MVFR0_SIMDReg_Pos<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_SIMDReg_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_SIMDReg_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_SIMDReg_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>MVFR0: SIMDReg bits Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02584">2584</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga843737b56734d14bbf6cadbfe9497199"/><section>
    <title>FPU_MVFR0_SIMDReg_Pos<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_SIMDReg_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_SIMDReg_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_SIMDReg_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>MVFR0: SIMDReg bits Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03080">3080</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga843737b56734d14bbf6cadbfe9497199"/><section>
    <title>FPU_MVFR0_SIMDReg_Pos<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_SIMDReg_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_SIMDReg_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_SIMDReg_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>MVFR0: SIMDReg bits Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l02985">2985</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga95008f205c9d25e4ffebdbdc50d5ae44"/><section>
    <title>FPU_MVFR0_Single_precision_Msk<computeroutput>[1/6]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_Single_precision_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_Single_precision_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_Single_precision_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1b4e9fe31992b1495c7a158747d42571">FPU_MVFR0_Single_precision_Pos</link>)</computeroutput></para>
<para>MVFR0: Single-precision bits Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01701">1701</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga95008f205c9d25e4ffebdbdc50d5ae44"/><section>
    <title>FPU_MVFR0_Single_precision_Msk<computeroutput>[2/6]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_Single_precision_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_Single_precision_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_Single_precision_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1b4e9fe31992b1495c7a158747d42571">FPU_MVFR0_Single_precision_Pos</link>)</computeroutput></para>
<para>MVFR0: Single-precision bits Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l01776">1776</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga95008f205c9d25e4ffebdbdc50d5ae44"/><section>
    <title>FPU_MVFR0_Single_precision_Msk<computeroutput>[3/6]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_Single_precision_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_Single_precision_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_Single_precision_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1b4e9fe31992b1495c7a158747d42571">FPU_MVFR0_Single_precision_Pos</link>)</computeroutput></para>
<para>MVFR0: Single-precision bits Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l01776">1776</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga95008f205c9d25e4ffebdbdc50d5ae44"/><section>
    <title>FPU_MVFR0_Single_precision_Msk<computeroutput>[4/6]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_Single_precision_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_Single_precision_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_Single_precision_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1b4e9fe31992b1495c7a158747d42571">FPU_MVFR0_Single_precision_Pos</link>)</computeroutput></para>
<para>MVFR0: Single-precision bits Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l01385">1385</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga95008f205c9d25e4ffebdbdc50d5ae44"/><section>
    <title>FPU_MVFR0_Single_precision_Msk<computeroutput>[5/6]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_Single_precision_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_Single_precision_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_Single_precision_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1b4e9fe31992b1495c7a158747d42571">FPU_MVFR0_Single_precision_Pos</link>)</computeroutput></para>
<para>MVFR0: Single-precision bits Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l01612">1612</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga95008f205c9d25e4ffebdbdc50d5ae44"/><section>
    <title>FPU_MVFR0_Single_precision_Msk<computeroutput>[6/6]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_Single_precision_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_Single_precision_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_Single_precision_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga1b4e9fe31992b1495c7a158747d42571">FPU_MVFR0_Single_precision_Pos</link>)</computeroutput></para>
<para>MVFR0: Single-precision bits Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01834">1834</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga1b4e9fe31992b1495c7a158747d42571"/><section>
    <title>FPU_MVFR0_Single_precision_Pos<computeroutput>[1/6]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_Single_precision_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_Single_precision_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_Single_precision_Pos&#160;&#160;&#160;4U</computeroutput></para>
<para>MVFR0: Single-precision bits Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01700">1700</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga1b4e9fe31992b1495c7a158747d42571"/><section>
    <title>FPU_MVFR0_Single_precision_Pos<computeroutput>[2/6]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_Single_precision_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_Single_precision_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_Single_precision_Pos&#160;&#160;&#160;4U</computeroutput></para>
<para>MVFR0: Single-precision bits Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l01775">1775</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga1b4e9fe31992b1495c7a158747d42571"/><section>
    <title>FPU_MVFR0_Single_precision_Pos<computeroutput>[3/6]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_Single_precision_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_Single_precision_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_Single_precision_Pos&#160;&#160;&#160;4U</computeroutput></para>
<para>MVFR0: Single-precision bits Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l01775">1775</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga1b4e9fe31992b1495c7a158747d42571"/><section>
    <title>FPU_MVFR0_Single_precision_Pos<computeroutput>[4/6]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_Single_precision_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_Single_precision_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_Single_precision_Pos&#160;&#160;&#160;4U</computeroutput></para>
<para>MVFR0: Single-precision bits Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l01384">1384</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga1b4e9fe31992b1495c7a158747d42571"/><section>
    <title>FPU_MVFR0_Single_precision_Pos<computeroutput>[5/6]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_Single_precision_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_Single_precision_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_Single_precision_Pos&#160;&#160;&#160;4U</computeroutput></para>
<para>MVFR0: Single-precision bits Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l01611">1611</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga1b4e9fe31992b1495c7a158747d42571"/><section>
    <title>FPU_MVFR0_Single_precision_Pos<computeroutput>[6/6]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_Single_precision_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_Single_precision_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_Single_precision_Pos&#160;&#160;&#160;4U</computeroutput></para>
<para>MVFR0: Single-precision bits Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01833">1833</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3ec0bfec1640bdaf9dff027f275b446d"/><section>
    <title>FPU_MVFR0_Square_root_Msk<computeroutput>[1/6]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_Square_root_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_Square_root_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_Square_root_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga176c85453ba03257bf263adec05f7344">FPU_MVFR0_Square_root_Pos</link>)</computeroutput></para>
<para>MVFR0: Square root bits Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01689">1689</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3ec0bfec1640bdaf9dff027f275b446d"/><section>
    <title>FPU_MVFR0_Square_root_Msk<computeroutput>[2/6]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_Square_root_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_Square_root_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_Square_root_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga176c85453ba03257bf263adec05f7344">FPU_MVFR0_Square_root_Pos</link>)</computeroutput></para>
<para>MVFR0: Square root bits Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l01764">1764</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3ec0bfec1640bdaf9dff027f275b446d"/><section>
    <title>FPU_MVFR0_Square_root_Msk<computeroutput>[3/6]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_Square_root_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_Square_root_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_Square_root_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga176c85453ba03257bf263adec05f7344">FPU_MVFR0_Square_root_Pos</link>)</computeroutput></para>
<para>MVFR0: Square root bits Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l01764">1764</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3ec0bfec1640bdaf9dff027f275b446d"/><section>
    <title>FPU_MVFR0_Square_root_Msk<computeroutput>[4/6]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_Square_root_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_Square_root_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_Square_root_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga176c85453ba03257bf263adec05f7344">FPU_MVFR0_Square_root_Pos</link>)</computeroutput></para>
<para>MVFR0: Square root bits Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l01373">1373</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3ec0bfec1640bdaf9dff027f275b446d"/><section>
    <title>FPU_MVFR0_Square_root_Msk<computeroutput>[5/6]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_Square_root_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_Square_root_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_Square_root_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga176c85453ba03257bf263adec05f7344">FPU_MVFR0_Square_root_Pos</link>)</computeroutput></para>
<para>MVFR0: Square root bits Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l01600">1600</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3ec0bfec1640bdaf9dff027f275b446d"/><section>
    <title>FPU_MVFR0_Square_root_Msk<computeroutput>[6/6]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_Square_root_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_Square_root_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_Square_root_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga176c85453ba03257bf263adec05f7344">FPU_MVFR0_Square_root_Pos</link>)</computeroutput></para>
<para>MVFR0: Square root bits Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01822">1822</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga176c85453ba03257bf263adec05f7344"/><section>
    <title>FPU_MVFR0_Square_root_Pos<computeroutput>[1/6]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_Square_root_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_Square_root_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_Square_root_Pos&#160;&#160;&#160;20U</computeroutput></para>
<para>MVFR0: Square root bits Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01688">1688</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga176c85453ba03257bf263adec05f7344"/><section>
    <title>FPU_MVFR0_Square_root_Pos<computeroutput>[2/6]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_Square_root_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_Square_root_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_Square_root_Pos&#160;&#160;&#160;20U</computeroutput></para>
<para>MVFR0: Square root bits Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l01763">1763</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga176c85453ba03257bf263adec05f7344"/><section>
    <title>FPU_MVFR0_Square_root_Pos<computeroutput>[3/6]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_Square_root_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_Square_root_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_Square_root_Pos&#160;&#160;&#160;20U</computeroutput></para>
<para>MVFR0: Square root bits Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l01763">1763</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga176c85453ba03257bf263adec05f7344"/><section>
    <title>FPU_MVFR0_Square_root_Pos<computeroutput>[4/6]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_Square_root_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_Square_root_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_Square_root_Pos&#160;&#160;&#160;20U</computeroutput></para>
<para>MVFR0: Square root bits Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l01372">1372</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga176c85453ba03257bf263adec05f7344"/><section>
    <title>FPU_MVFR0_Square_root_Pos<computeroutput>[5/6]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_Square_root_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_Square_root_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_Square_root_Pos&#160;&#160;&#160;20U</computeroutput></para>
<para>MVFR0: Square root bits Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l01599">1599</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga176c85453ba03257bf263adec05f7344"/><section>
    <title>FPU_MVFR0_Square_root_Pos<computeroutput>[6/6]</computeroutput></title>
<indexterm><primary>FPU_MVFR0_Square_root_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR0_Square_root_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR0_Square_root_Pos&#160;&#160;&#160;20U</computeroutput></para>
<para>MVFR0: Square root bits Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01821">1821</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad6af7c4632dba5a417307d456fe9b8a7"/><section>
    <title>FPU_MVFR1_D_NaN_mode_Msk<computeroutput>[1/6]</computeroutput></title>
<indexterm><primary>FPU_MVFR1_D_NaN_mode_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR1_D_NaN_mode_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR1_D_NaN_mode_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae34d7ce42e50e2f1ea3e654fd3ba690a">FPU_MVFR1_D_NaN_mode_Pos</link>)</computeroutput></para>
<para>MVFR1: D_NaN mode bits Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01714">1714</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad6af7c4632dba5a417307d456fe9b8a7"/><section>
    <title>FPU_MVFR1_D_NaN_mode_Msk<computeroutput>[2/6]</computeroutput></title>
<indexterm><primary>FPU_MVFR1_D_NaN_mode_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR1_D_NaN_mode_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR1_D_NaN_mode_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae34d7ce42e50e2f1ea3e654fd3ba690a">FPU_MVFR1_D_NaN_mode_Pos</link>)</computeroutput></para>
<para>MVFR1: D_NaN mode bits Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l01789">1789</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad6af7c4632dba5a417307d456fe9b8a7"/><section>
    <title>FPU_MVFR1_D_NaN_mode_Msk<computeroutput>[3/6]</computeroutput></title>
<indexterm><primary>FPU_MVFR1_D_NaN_mode_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR1_D_NaN_mode_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR1_D_NaN_mode_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae34d7ce42e50e2f1ea3e654fd3ba690a">FPU_MVFR1_D_NaN_mode_Pos</link>)</computeroutput></para>
<para>MVFR1: D_NaN mode bits Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l01789">1789</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad6af7c4632dba5a417307d456fe9b8a7"/><section>
    <title>FPU_MVFR1_D_NaN_mode_Msk<computeroutput>[4/6]</computeroutput></title>
<indexterm><primary>FPU_MVFR1_D_NaN_mode_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR1_D_NaN_mode_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR1_D_NaN_mode_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae34d7ce42e50e2f1ea3e654fd3ba690a">FPU_MVFR1_D_NaN_mode_Pos</link>)</computeroutput></para>
<para>MVFR1: D_NaN mode bits Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l01398">1398</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad6af7c4632dba5a417307d456fe9b8a7"/><section>
    <title>FPU_MVFR1_D_NaN_mode_Msk<computeroutput>[5/6]</computeroutput></title>
<indexterm><primary>FPU_MVFR1_D_NaN_mode_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR1_D_NaN_mode_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR1_D_NaN_mode_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae34d7ce42e50e2f1ea3e654fd3ba690a">FPU_MVFR1_D_NaN_mode_Pos</link>)</computeroutput></para>
<para>MVFR1: D_NaN mode bits Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l01625">1625</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad6af7c4632dba5a417307d456fe9b8a7"/><section>
    <title>FPU_MVFR1_D_NaN_mode_Msk<computeroutput>[6/6]</computeroutput></title>
<indexterm><primary>FPU_MVFR1_D_NaN_mode_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR1_D_NaN_mode_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR1_D_NaN_mode_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae34d7ce42e50e2f1ea3e654fd3ba690a">FPU_MVFR1_D_NaN_mode_Pos</link>)</computeroutput></para>
<para>MVFR1: D_NaN mode bits Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01847">1847</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae34d7ce42e50e2f1ea3e654fd3ba690a"/><section>
    <title>FPU_MVFR1_D_NaN_mode_Pos<computeroutput>[1/6]</computeroutput></title>
<indexterm><primary>FPU_MVFR1_D_NaN_mode_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR1_D_NaN_mode_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR1_D_NaN_mode_Pos&#160;&#160;&#160;4U</computeroutput></para>
<para>MVFR1: D_NaN mode bits Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01713">1713</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae34d7ce42e50e2f1ea3e654fd3ba690a"/><section>
    <title>FPU_MVFR1_D_NaN_mode_Pos<computeroutput>[2/6]</computeroutput></title>
<indexterm><primary>FPU_MVFR1_D_NaN_mode_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR1_D_NaN_mode_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR1_D_NaN_mode_Pos&#160;&#160;&#160;4U</computeroutput></para>
<para>MVFR1: D_NaN mode bits Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l01788">1788</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae34d7ce42e50e2f1ea3e654fd3ba690a"/><section>
    <title>FPU_MVFR1_D_NaN_mode_Pos<computeroutput>[3/6]</computeroutput></title>
<indexterm><primary>FPU_MVFR1_D_NaN_mode_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR1_D_NaN_mode_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR1_D_NaN_mode_Pos&#160;&#160;&#160;4U</computeroutput></para>
<para>MVFR1: D_NaN mode bits Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l01788">1788</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae34d7ce42e50e2f1ea3e654fd3ba690a"/><section>
    <title>FPU_MVFR1_D_NaN_mode_Pos<computeroutput>[4/6]</computeroutput></title>
<indexterm><primary>FPU_MVFR1_D_NaN_mode_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR1_D_NaN_mode_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR1_D_NaN_mode_Pos&#160;&#160;&#160;4U</computeroutput></para>
<para>MVFR1: D_NaN mode bits Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l01397">1397</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae34d7ce42e50e2f1ea3e654fd3ba690a"/><section>
    <title>FPU_MVFR1_D_NaN_mode_Pos<computeroutput>[5/6]</computeroutput></title>
<indexterm><primary>FPU_MVFR1_D_NaN_mode_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR1_D_NaN_mode_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR1_D_NaN_mode_Pos&#160;&#160;&#160;4U</computeroutput></para>
<para>MVFR1: D_NaN mode bits Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l01624">1624</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae34d7ce42e50e2f1ea3e654fd3ba690a"/><section>
    <title>FPU_MVFR1_D_NaN_mode_Pos<computeroutput>[6/6]</computeroutput></title>
<indexterm><primary>FPU_MVFR1_D_NaN_mode_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR1_D_NaN_mode_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR1_D_NaN_mode_Pos&#160;&#160;&#160;4U</computeroutput></para>
<para>MVFR1: D_NaN mode bits Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01846">1846</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga89bb6ea5ef65195e4f6481f729dae424"/><section>
    <title>FPU_MVFR1_FMAC_Msk<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>FPU_MVFR1_FMAC_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR1_FMAC_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR1_FMAC_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga61ea5a229566b868aff940160b35bd30">FPU_MVFR1_FMAC_Pos</link>)</computeroutput></para>
<para>MVFR1: FMAC bits Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02589">2589</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga89bb6ea5ef65195e4f6481f729dae424"/><section>
    <title>FPU_MVFR1_FMAC_Msk<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>FPU_MVFR1_FMAC_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR1_FMAC_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR1_FMAC_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga61ea5a229566b868aff940160b35bd30">FPU_MVFR1_FMAC_Pos</link>)</computeroutput></para>
<para>MVFR1: FMAC bits Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03085">3085</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga89bb6ea5ef65195e4f6481f729dae424"/><section>
    <title>FPU_MVFR1_FMAC_Msk<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>FPU_MVFR1_FMAC_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR1_FMAC_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR1_FMAC_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga61ea5a229566b868aff940160b35bd30">FPU_MVFR1_FMAC_Pos</link>)</computeroutput></para>
<para>MVFR1: FMAC bits Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l02990">2990</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga61ea5a229566b868aff940160b35bd30"/><section>
    <title>FPU_MVFR1_FMAC_Pos<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>FPU_MVFR1_FMAC_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR1_FMAC_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR1_FMAC_Pos&#160;&#160;&#160;28U</computeroutput></para>
<para>MVFR1: FMAC bits Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02588">2588</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga61ea5a229566b868aff940160b35bd30"/><section>
    <title>FPU_MVFR1_FMAC_Pos<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>FPU_MVFR1_FMAC_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR1_FMAC_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR1_FMAC_Pos&#160;&#160;&#160;28U</computeroutput></para>
<para>MVFR1: FMAC bits Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03084">3084</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga61ea5a229566b868aff940160b35bd30"/><section>
    <title>FPU_MVFR1_FMAC_Pos<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>FPU_MVFR1_FMAC_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR1_FMAC_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR1_FMAC_Pos&#160;&#160;&#160;28U</computeroutput></para>
<para>MVFR1: FMAC bits Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l02989">2989</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gab033e935c4923030c541b2188050b338"/><section>
    <title>FPU_MVFR1_FP16_Msk<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>FPU_MVFR1_FP16_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR1_FP16_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR1_FP16_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga356d6777cf4bc068aa1a9f79cb67e66f">FPU_MVFR1_FP16_Pos</link>)</computeroutput></para>
<para>MVFR1: FP16 bits Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02595">2595</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gab033e935c4923030c541b2188050b338"/><section>
    <title>FPU_MVFR1_FP16_Msk<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>FPU_MVFR1_FP16_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR1_FP16_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR1_FP16_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga356d6777cf4bc068aa1a9f79cb67e66f">FPU_MVFR1_FP16_Pos</link>)</computeroutput></para>
<para>MVFR1: FP16 bits Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03091">3091</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gab033e935c4923030c541b2188050b338"/><section>
    <title>FPU_MVFR1_FP16_Msk<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>FPU_MVFR1_FP16_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR1_FP16_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR1_FP16_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga356d6777cf4bc068aa1a9f79cb67e66f">FPU_MVFR1_FP16_Pos</link>)</computeroutput></para>
<para>MVFR1: FP16 bits Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l02996">2996</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga356d6777cf4bc068aa1a9f79cb67e66f"/><section>
    <title>FPU_MVFR1_FP16_Pos<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>FPU_MVFR1_FP16_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR1_FP16_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR1_FP16_Pos&#160;&#160;&#160;20U</computeroutput></para>
<para>MVFR1: FP16 bits Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02594">2594</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga356d6777cf4bc068aa1a9f79cb67e66f"/><section>
    <title>FPU_MVFR1_FP16_Pos<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>FPU_MVFR1_FP16_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR1_FP16_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR1_FP16_Pos&#160;&#160;&#160;20U</computeroutput></para>
<para>MVFR1: FP16 bits Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03090">3090</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga356d6777cf4bc068aa1a9f79cb67e66f"/><section>
    <title>FPU_MVFR1_FP16_Pos<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>FPU_MVFR1_FP16_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR1_FP16_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR1_FP16_Pos&#160;&#160;&#160;20U</computeroutput></para>
<para>MVFR1: FP16 bits Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l02995">2995</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf5129ab18948ff573a1ab29f0be47bc2"/><section>
    <title>FPU_MVFR1_FP_fused_MAC_Msk<computeroutput>[1/6]</computeroutput></title>
<indexterm><primary>FPU_MVFR1_FP_fused_MAC_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR1_FP_fused_MAC_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR1_FP_fused_MAC_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga68c53771f02f4c73122a7b40796549cc">FPU_MVFR1_FP_fused_MAC_Pos</link>)</computeroutput></para>
<para>MVFR1: FP fused MAC bits Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01708">1708</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf5129ab18948ff573a1ab29f0be47bc2"/><section>
    <title>FPU_MVFR1_FP_fused_MAC_Msk<computeroutput>[2/6]</computeroutput></title>
<indexterm><primary>FPU_MVFR1_FP_fused_MAC_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR1_FP_fused_MAC_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR1_FP_fused_MAC_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga68c53771f02f4c73122a7b40796549cc">FPU_MVFR1_FP_fused_MAC_Pos</link>)</computeroutput></para>
<para>MVFR1: FP fused MAC bits Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l01783">1783</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf5129ab18948ff573a1ab29f0be47bc2"/><section>
    <title>FPU_MVFR1_FP_fused_MAC_Msk<computeroutput>[3/6]</computeroutput></title>
<indexterm><primary>FPU_MVFR1_FP_fused_MAC_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR1_FP_fused_MAC_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR1_FP_fused_MAC_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga68c53771f02f4c73122a7b40796549cc">FPU_MVFR1_FP_fused_MAC_Pos</link>)</computeroutput></para>
<para>MVFR1: FP fused MAC bits Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l01783">1783</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf5129ab18948ff573a1ab29f0be47bc2"/><section>
    <title>FPU_MVFR1_FP_fused_MAC_Msk<computeroutput>[4/6]</computeroutput></title>
<indexterm><primary>FPU_MVFR1_FP_fused_MAC_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR1_FP_fused_MAC_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR1_FP_fused_MAC_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga68c53771f02f4c73122a7b40796549cc">FPU_MVFR1_FP_fused_MAC_Pos</link>)</computeroutput></para>
<para>MVFR1: FP fused MAC bits Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l01392">1392</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf5129ab18948ff573a1ab29f0be47bc2"/><section>
    <title>FPU_MVFR1_FP_fused_MAC_Msk<computeroutput>[5/6]</computeroutput></title>
<indexterm><primary>FPU_MVFR1_FP_fused_MAC_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR1_FP_fused_MAC_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR1_FP_fused_MAC_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga68c53771f02f4c73122a7b40796549cc">FPU_MVFR1_FP_fused_MAC_Pos</link>)</computeroutput></para>
<para>MVFR1: FP fused MAC bits Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l01619">1619</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf5129ab18948ff573a1ab29f0be47bc2"/><section>
    <title>FPU_MVFR1_FP_fused_MAC_Msk<computeroutput>[6/6]</computeroutput></title>
<indexterm><primary>FPU_MVFR1_FP_fused_MAC_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR1_FP_fused_MAC_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR1_FP_fused_MAC_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga68c53771f02f4c73122a7b40796549cc">FPU_MVFR1_FP_fused_MAC_Pos</link>)</computeroutput></para>
<para>MVFR1: FP fused MAC bits Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01841">1841</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga68c53771f02f4c73122a7b40796549cc"/><section>
    <title>FPU_MVFR1_FP_fused_MAC_Pos<computeroutput>[1/6]</computeroutput></title>
<indexterm><primary>FPU_MVFR1_FP_fused_MAC_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR1_FP_fused_MAC_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR1_FP_fused_MAC_Pos&#160;&#160;&#160;28U</computeroutput></para>
<para>MVFR1: FP fused MAC bits Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01707">1707</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga68c53771f02f4c73122a7b40796549cc"/><section>
    <title>FPU_MVFR1_FP_fused_MAC_Pos<computeroutput>[2/6]</computeroutput></title>
<indexterm><primary>FPU_MVFR1_FP_fused_MAC_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR1_FP_fused_MAC_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR1_FP_fused_MAC_Pos&#160;&#160;&#160;28U</computeroutput></para>
<para>MVFR1: FP fused MAC bits Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l01782">1782</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga68c53771f02f4c73122a7b40796549cc"/><section>
    <title>FPU_MVFR1_FP_fused_MAC_Pos<computeroutput>[3/6]</computeroutput></title>
<indexterm><primary>FPU_MVFR1_FP_fused_MAC_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR1_FP_fused_MAC_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR1_FP_fused_MAC_Pos&#160;&#160;&#160;28U</computeroutput></para>
<para>MVFR1: FP fused MAC bits Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l01782">1782</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga68c53771f02f4c73122a7b40796549cc"/><section>
    <title>FPU_MVFR1_FP_fused_MAC_Pos<computeroutput>[4/6]</computeroutput></title>
<indexterm><primary>FPU_MVFR1_FP_fused_MAC_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR1_FP_fused_MAC_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR1_FP_fused_MAC_Pos&#160;&#160;&#160;28U</computeroutput></para>
<para>MVFR1: FP fused MAC bits Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l01391">1391</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga68c53771f02f4c73122a7b40796549cc"/><section>
    <title>FPU_MVFR1_FP_fused_MAC_Pos<computeroutput>[5/6]</computeroutput></title>
<indexterm><primary>FPU_MVFR1_FP_fused_MAC_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR1_FP_fused_MAC_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR1_FP_fused_MAC_Pos&#160;&#160;&#160;28U</computeroutput></para>
<para>MVFR1: FP fused MAC bits Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l01618">1618</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga68c53771f02f4c73122a7b40796549cc"/><section>
    <title>FPU_MVFR1_FP_fused_MAC_Pos<computeroutput>[6/6]</computeroutput></title>
<indexterm><primary>FPU_MVFR1_FP_fused_MAC_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR1_FP_fused_MAC_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR1_FP_fused_MAC_Pos&#160;&#160;&#160;28U</computeroutput></para>
<para>MVFR1: FP fused MAC bits Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01840">1840</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gafe29dd327ed3b723b3f01759568e116d"/><section>
    <title>FPU_MVFR1_FP_HPFP_Msk<computeroutput>[1/6]</computeroutput></title>
<indexterm><primary>FPU_MVFR1_FP_HPFP_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR1_FP_HPFP_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR1_FP_HPFP_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga02ceac0abcbdc8670633056bec005bfd">FPU_MVFR1_FP_HPFP_Pos</link>)</computeroutput></para>
<para>MVFR1: FP HPFP bits Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01711">1711</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gafe29dd327ed3b723b3f01759568e116d"/><section>
    <title>FPU_MVFR1_FP_HPFP_Msk<computeroutput>[2/6]</computeroutput></title>
<indexterm><primary>FPU_MVFR1_FP_HPFP_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR1_FP_HPFP_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR1_FP_HPFP_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga02ceac0abcbdc8670633056bec005bfd">FPU_MVFR1_FP_HPFP_Pos</link>)</computeroutput></para>
<para>MVFR1: FP HPFP bits Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l01786">1786</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gafe29dd327ed3b723b3f01759568e116d"/><section>
    <title>FPU_MVFR1_FP_HPFP_Msk<computeroutput>[3/6]</computeroutput></title>
<indexterm><primary>FPU_MVFR1_FP_HPFP_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR1_FP_HPFP_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR1_FP_HPFP_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga02ceac0abcbdc8670633056bec005bfd">FPU_MVFR1_FP_HPFP_Pos</link>)</computeroutput></para>
<para>MVFR1: FP HPFP bits Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l01786">1786</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gafe29dd327ed3b723b3f01759568e116d"/><section>
    <title>FPU_MVFR1_FP_HPFP_Msk<computeroutput>[4/6]</computeroutput></title>
<indexterm><primary>FPU_MVFR1_FP_HPFP_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR1_FP_HPFP_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR1_FP_HPFP_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga02ceac0abcbdc8670633056bec005bfd">FPU_MVFR1_FP_HPFP_Pos</link>)</computeroutput></para>
<para>MVFR1: FP HPFP bits Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l01395">1395</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gafe29dd327ed3b723b3f01759568e116d"/><section>
    <title>FPU_MVFR1_FP_HPFP_Msk<computeroutput>[5/6]</computeroutput></title>
<indexterm><primary>FPU_MVFR1_FP_HPFP_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR1_FP_HPFP_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR1_FP_HPFP_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga02ceac0abcbdc8670633056bec005bfd">FPU_MVFR1_FP_HPFP_Pos</link>)</computeroutput></para>
<para>MVFR1: FP HPFP bits Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l01622">1622</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gafe29dd327ed3b723b3f01759568e116d"/><section>
    <title>FPU_MVFR1_FP_HPFP_Msk<computeroutput>[6/6]</computeroutput></title>
<indexterm><primary>FPU_MVFR1_FP_HPFP_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR1_FP_HPFP_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR1_FP_HPFP_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga02ceac0abcbdc8670633056bec005bfd">FPU_MVFR1_FP_HPFP_Pos</link>)</computeroutput></para>
<para>MVFR1: FP HPFP bits Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01844">1844</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga02ceac0abcbdc8670633056bec005bfd"/><section>
    <title>FPU_MVFR1_FP_HPFP_Pos<computeroutput>[1/6]</computeroutput></title>
<indexterm><primary>FPU_MVFR1_FP_HPFP_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR1_FP_HPFP_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR1_FP_HPFP_Pos&#160;&#160;&#160;24U</computeroutput></para>
<para>MVFR1: FP HPFP bits Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01710">1710</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga02ceac0abcbdc8670633056bec005bfd"/><section>
    <title>FPU_MVFR1_FP_HPFP_Pos<computeroutput>[2/6]</computeroutput></title>
<indexterm><primary>FPU_MVFR1_FP_HPFP_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR1_FP_HPFP_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR1_FP_HPFP_Pos&#160;&#160;&#160;24U</computeroutput></para>
<para>MVFR1: FP HPFP bits Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l01785">1785</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga02ceac0abcbdc8670633056bec005bfd"/><section>
    <title>FPU_MVFR1_FP_HPFP_Pos<computeroutput>[3/6]</computeroutput></title>
<indexterm><primary>FPU_MVFR1_FP_HPFP_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR1_FP_HPFP_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR1_FP_HPFP_Pos&#160;&#160;&#160;24U</computeroutput></para>
<para>MVFR1: FP HPFP bits Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l01785">1785</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga02ceac0abcbdc8670633056bec005bfd"/><section>
    <title>FPU_MVFR1_FP_HPFP_Pos<computeroutput>[4/6]</computeroutput></title>
<indexterm><primary>FPU_MVFR1_FP_HPFP_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR1_FP_HPFP_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR1_FP_HPFP_Pos&#160;&#160;&#160;24U</computeroutput></para>
<para>MVFR1: FP HPFP bits Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l01394">1394</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga02ceac0abcbdc8670633056bec005bfd"/><section>
    <title>FPU_MVFR1_FP_HPFP_Pos<computeroutput>[5/6]</computeroutput></title>
<indexterm><primary>FPU_MVFR1_FP_HPFP_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR1_FP_HPFP_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR1_FP_HPFP_Pos&#160;&#160;&#160;24U</computeroutput></para>
<para>MVFR1: FP HPFP bits Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l01621">1621</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga02ceac0abcbdc8670633056bec005bfd"/><section>
    <title>FPU_MVFR1_FP_HPFP_Pos<computeroutput>[6/6]</computeroutput></title>
<indexterm><primary>FPU_MVFR1_FP_HPFP_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR1_FP_HPFP_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR1_FP_HPFP_Pos&#160;&#160;&#160;24U</computeroutput></para>
<para>MVFR1: FP HPFP bits Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01843">1843</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga14f8084eeb7d805bb6215d6ca2f086a7"/><section>
    <title>FPU_MVFR1_FPDNaN_Msk<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>FPU_MVFR1_FPDNaN_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR1_FPDNaN_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR1_FPDNaN_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga01000f706f4624a56eaa4a92b94a70f3">FPU_MVFR1_FPDNaN_Pos</link>)</computeroutput></para>
<para>MVFR1: FPDNaN bits Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02601">2601</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga14f8084eeb7d805bb6215d6ca2f086a7"/><section>
    <title>FPU_MVFR1_FPDNaN_Msk<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>FPU_MVFR1_FPDNaN_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR1_FPDNaN_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR1_FPDNaN_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga01000f706f4624a56eaa4a92b94a70f3">FPU_MVFR1_FPDNaN_Pos</link>)</computeroutput></para>
<para>MVFR1: FPDNaN bits Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03097">3097</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga14f8084eeb7d805bb6215d6ca2f086a7"/><section>
    <title>FPU_MVFR1_FPDNaN_Msk<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>FPU_MVFR1_FPDNaN_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR1_FPDNaN_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR1_FPDNaN_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga01000f706f4624a56eaa4a92b94a70f3">FPU_MVFR1_FPDNaN_Pos</link>)</computeroutput></para>
<para>MVFR1: FPDNaN bits Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03002">3002</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga01000f706f4624a56eaa4a92b94a70f3"/><section>
    <title>FPU_MVFR1_FPDNaN_Pos<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>FPU_MVFR1_FPDNaN_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR1_FPDNaN_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR1_FPDNaN_Pos&#160;&#160;&#160;4U</computeroutput></para>
<para>MVFR1: FPDNaN bits Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02600">2600</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga01000f706f4624a56eaa4a92b94a70f3"/><section>
    <title>FPU_MVFR1_FPDNaN_Pos<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>FPU_MVFR1_FPDNaN_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR1_FPDNaN_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR1_FPDNaN_Pos&#160;&#160;&#160;4U</computeroutput></para>
<para>MVFR1: FPDNaN bits Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03096">3096</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga01000f706f4624a56eaa4a92b94a70f3"/><section>
    <title>FPU_MVFR1_FPDNaN_Pos<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>FPU_MVFR1_FPDNaN_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR1_FPDNaN_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR1_FPDNaN_Pos&#160;&#160;&#160;4U</computeroutput></para>
<para>MVFR1: FPDNaN bits Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03001">3001</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga40240598e0a2dc7714d652ce495c9dab"/><section>
    <title>FPU_MVFR1_FPFtZ_Msk<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>FPU_MVFR1_FPFtZ_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR1_FPFtZ_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR1_FPFtZ_Msk&#160;&#160;&#160;(0xFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga04ee8591dc12d01ef3b2bf831341e0c8">FPU_MVFR1_FPFtZ_Pos</link>*/)</computeroutput></para>
<para>MVFR1: FPFtZ bits Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02604">2604</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga40240598e0a2dc7714d652ce495c9dab"/><section>
    <title>FPU_MVFR1_FPFtZ_Msk<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>FPU_MVFR1_FPFtZ_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR1_FPFtZ_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR1_FPFtZ_Msk&#160;&#160;&#160;(0xFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga04ee8591dc12d01ef3b2bf831341e0c8">FPU_MVFR1_FPFtZ_Pos</link>*/)</computeroutput></para>
<para>MVFR1: FPFtZ bits Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03100">3100</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga40240598e0a2dc7714d652ce495c9dab"/><section>
    <title>FPU_MVFR1_FPFtZ_Msk<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>FPU_MVFR1_FPFtZ_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR1_FPFtZ_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR1_FPFtZ_Msk&#160;&#160;&#160;(0xFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga04ee8591dc12d01ef3b2bf831341e0c8">FPU_MVFR1_FPFtZ_Pos</link>*/)</computeroutput></para>
<para>MVFR1: FPFtZ bits Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03005">3005</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga04ee8591dc12d01ef3b2bf831341e0c8"/><section>
    <title>FPU_MVFR1_FPFtZ_Pos<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>FPU_MVFR1_FPFtZ_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR1_FPFtZ_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR1_FPFtZ_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>MVFR1: FPFtZ bits Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02603">2603</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga04ee8591dc12d01ef3b2bf831341e0c8"/><section>
    <title>FPU_MVFR1_FPFtZ_Pos<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>FPU_MVFR1_FPFtZ_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR1_FPFtZ_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR1_FPFtZ_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>MVFR1: FPFtZ bits Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03099">3099</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga04ee8591dc12d01ef3b2bf831341e0c8"/><section>
    <title>FPU_MVFR1_FPFtZ_Pos<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>FPU_MVFR1_FPFtZ_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR1_FPFtZ_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR1_FPFtZ_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>MVFR1: FPFtZ bits Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03004">3004</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga1155cd1522413aee221b80ab2b762da5"/><section>
    <title>FPU_MVFR1_FPHP_Msk<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>FPU_MVFR1_FPHP_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR1_FPHP_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR1_FPHP_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaf02fb0af7d3b3ccac4e06443c0c4ec21">FPU_MVFR1_FPHP_Pos</link>)</computeroutput></para>
<para>MVFR1: FPHP bits Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02592">2592</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga1155cd1522413aee221b80ab2b762da5"/><section>
    <title>FPU_MVFR1_FPHP_Msk<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>FPU_MVFR1_FPHP_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR1_FPHP_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR1_FPHP_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaf02fb0af7d3b3ccac4e06443c0c4ec21">FPU_MVFR1_FPHP_Pos</link>)</computeroutput></para>
<para>MVFR1: FPHP bits Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03088">3088</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga1155cd1522413aee221b80ab2b762da5"/><section>
    <title>FPU_MVFR1_FPHP_Msk<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>FPU_MVFR1_FPHP_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR1_FPHP_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR1_FPHP_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaf02fb0af7d3b3ccac4e06443c0c4ec21">FPU_MVFR1_FPHP_Pos</link>)</computeroutput></para>
<para>MVFR1: FPHP bits Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l02993">2993</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaf02fb0af7d3b3ccac4e06443c0c4ec21"/><section>
    <title>FPU_MVFR1_FPHP_Pos<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>FPU_MVFR1_FPHP_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR1_FPHP_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR1_FPHP_Pos&#160;&#160;&#160;24U</computeroutput></para>
<para>MVFR1: FPHP bits Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02591">2591</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaf02fb0af7d3b3ccac4e06443c0c4ec21"/><section>
    <title>FPU_MVFR1_FPHP_Pos<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>FPU_MVFR1_FPHP_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR1_FPHP_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR1_FPHP_Pos&#160;&#160;&#160;24U</computeroutput></para>
<para>MVFR1: FPHP bits Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03087">3087</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaf02fb0af7d3b3ccac4e06443c0c4ec21"/><section>
    <title>FPU_MVFR1_FPHP_Pos<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>FPU_MVFR1_FPHP_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR1_FPHP_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR1_FPHP_Pos&#160;&#160;&#160;24U</computeroutput></para>
<para>MVFR1: FPHP bits Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l02992">2992</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gac566bde39a7afcceffbb21d830c269c1"/><section>
    <title>FPU_MVFR1_FtZ_mode_Msk<computeroutput>[1/6]</computeroutput></title>
<indexterm><primary>FPU_MVFR1_FtZ_mode_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR1_FtZ_mode_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR1_FtZ_mode_Msk&#160;&#160;&#160;(0xFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7faa5bfa85036f8511793234cbbc2409">FPU_MVFR1_FtZ_mode_Pos</link>*/)</computeroutput></para>
<para>MVFR1: FtZ mode bits Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01717">1717</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gac566bde39a7afcceffbb21d830c269c1"/><section>
    <title>FPU_MVFR1_FtZ_mode_Msk<computeroutput>[2/6]</computeroutput></title>
<indexterm><primary>FPU_MVFR1_FtZ_mode_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR1_FtZ_mode_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR1_FtZ_mode_Msk&#160;&#160;&#160;(0xFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7faa5bfa85036f8511793234cbbc2409">FPU_MVFR1_FtZ_mode_Pos</link>*/)</computeroutput></para>
<para>MVFR1: FtZ mode bits Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l01792">1792</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gac566bde39a7afcceffbb21d830c269c1"/><section>
    <title>FPU_MVFR1_FtZ_mode_Msk<computeroutput>[3/6]</computeroutput></title>
<indexterm><primary>FPU_MVFR1_FtZ_mode_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR1_FtZ_mode_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR1_FtZ_mode_Msk&#160;&#160;&#160;(0xFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7faa5bfa85036f8511793234cbbc2409">FPU_MVFR1_FtZ_mode_Pos</link>*/)</computeroutput></para>
<para>MVFR1: FtZ mode bits Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l01792">1792</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gac566bde39a7afcceffbb21d830c269c1"/><section>
    <title>FPU_MVFR1_FtZ_mode_Msk<computeroutput>[4/6]</computeroutput></title>
<indexterm><primary>FPU_MVFR1_FtZ_mode_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR1_FtZ_mode_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR1_FtZ_mode_Msk&#160;&#160;&#160;(0xFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7faa5bfa85036f8511793234cbbc2409">FPU_MVFR1_FtZ_mode_Pos</link>*/)</computeroutput></para>
<para>MVFR1: FtZ mode bits Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l01401">1401</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gac566bde39a7afcceffbb21d830c269c1"/><section>
    <title>FPU_MVFR1_FtZ_mode_Msk<computeroutput>[5/6]</computeroutput></title>
<indexterm><primary>FPU_MVFR1_FtZ_mode_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR1_FtZ_mode_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR1_FtZ_mode_Msk&#160;&#160;&#160;(0xFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7faa5bfa85036f8511793234cbbc2409">FPU_MVFR1_FtZ_mode_Pos</link>*/)</computeroutput></para>
<para>MVFR1: FtZ mode bits Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l01628">1628</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gac566bde39a7afcceffbb21d830c269c1"/><section>
    <title>FPU_MVFR1_FtZ_mode_Msk<computeroutput>[6/6]</computeroutput></title>
<indexterm><primary>FPU_MVFR1_FtZ_mode_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR1_FtZ_mode_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR1_FtZ_mode_Msk&#160;&#160;&#160;(0xFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7faa5bfa85036f8511793234cbbc2409">FPU_MVFR1_FtZ_mode_Pos</link>*/)</computeroutput></para>
<para>MVFR1: FtZ mode bits Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01850">1850</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga7faa5bfa85036f8511793234cbbc2409"/><section>
    <title>FPU_MVFR1_FtZ_mode_Pos<computeroutput>[1/6]</computeroutput></title>
<indexterm><primary>FPU_MVFR1_FtZ_mode_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR1_FtZ_mode_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR1_FtZ_mode_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>MVFR1: FtZ mode bits Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01716">1716</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga7faa5bfa85036f8511793234cbbc2409"/><section>
    <title>FPU_MVFR1_FtZ_mode_Pos<computeroutput>[2/6]</computeroutput></title>
<indexterm><primary>FPU_MVFR1_FtZ_mode_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR1_FtZ_mode_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR1_FtZ_mode_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>MVFR1: FtZ mode bits Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l01791">1791</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga7faa5bfa85036f8511793234cbbc2409"/><section>
    <title>FPU_MVFR1_FtZ_mode_Pos<computeroutput>[3/6]</computeroutput></title>
<indexterm><primary>FPU_MVFR1_FtZ_mode_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR1_FtZ_mode_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR1_FtZ_mode_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>MVFR1: FtZ mode bits Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l01791">1791</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga7faa5bfa85036f8511793234cbbc2409"/><section>
    <title>FPU_MVFR1_FtZ_mode_Pos<computeroutput>[4/6]</computeroutput></title>
<indexterm><primary>FPU_MVFR1_FtZ_mode_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR1_FtZ_mode_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR1_FtZ_mode_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>MVFR1: FtZ mode bits Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l01400">1400</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga7faa5bfa85036f8511793234cbbc2409"/><section>
    <title>FPU_MVFR1_FtZ_mode_Pos<computeroutput>[5/6]</computeroutput></title>
<indexterm><primary>FPU_MVFR1_FtZ_mode_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR1_FtZ_mode_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR1_FtZ_mode_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>MVFR1: FtZ mode bits Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l01627">1627</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga7faa5bfa85036f8511793234cbbc2409"/><section>
    <title>FPU_MVFR1_FtZ_mode_Pos<computeroutput>[6/6]</computeroutput></title>
<indexterm><primary>FPU_MVFR1_FtZ_mode_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR1_FtZ_mode_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR1_FtZ_mode_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>MVFR1: FtZ mode bits Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01849">1849</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga4b970cd91c425ab7d790ca299ab4b969"/><section>
    <title>FPU_MVFR1_MVE_Msk<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>FPU_MVFR1_MVE_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR1_MVE_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR1_MVE_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gab9f1486ce024c699adc33fb1e764bc3b">FPU_MVFR1_MVE_Pos</link>)</computeroutput></para>
<para>MVFR1: MVE bits Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02598">2598</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga4b970cd91c425ab7d790ca299ab4b969"/><section>
    <title>FPU_MVFR1_MVE_Msk<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>FPU_MVFR1_MVE_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR1_MVE_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR1_MVE_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gab9f1486ce024c699adc33fb1e764bc3b">FPU_MVFR1_MVE_Pos</link>)</computeroutput></para>
<para>MVFR1: MVE bits Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03094">3094</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga4b970cd91c425ab7d790ca299ab4b969"/><section>
    <title>FPU_MVFR1_MVE_Msk<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>FPU_MVFR1_MVE_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR1_MVE_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR1_MVE_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gab9f1486ce024c699adc33fb1e764bc3b">FPU_MVFR1_MVE_Pos</link>)</computeroutput></para>
<para>MVFR1: MVE bits Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l02999">2999</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gab9f1486ce024c699adc33fb1e764bc3b"/><section>
    <title>FPU_MVFR1_MVE_Pos<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>FPU_MVFR1_MVE_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR1_MVE_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR1_MVE_Pos&#160;&#160;&#160;8U</computeroutput></para>
<para>MVFR1: MVE bits Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02597">2597</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gab9f1486ce024c699adc33fb1e764bc3b"/><section>
    <title>FPU_MVFR1_MVE_Pos<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>FPU_MVFR1_MVE_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR1_MVE_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR1_MVE_Pos&#160;&#160;&#160;8U</computeroutput></para>
<para>MVFR1: MVE bits Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03093">3093</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gab9f1486ce024c699adc33fb1e764bc3b"/><section>
    <title>FPU_MVFR1_MVE_Pos<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>FPU_MVFR1_MVE_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR1_MVE_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR1_MVE_Pos&#160;&#160;&#160;8U</computeroutput></para>
<para>MVFR1: MVE bits Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l02998">2998</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga896448d6f41eab9971050e8a1820839b"/><section>
    <title>FPU_MVFR2_FPMisc_Msk<computeroutput>[1/7]</computeroutput></title>
<indexterm><primary>FPU_MVFR2_FPMisc_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR2_FPMisc_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR2_FPMisc_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab4637d3ad5f0110b806f0de22471f8e3">FPU_MVFR2_FPMisc_Pos</link>)</computeroutput></para>
<para>MVFR2: FPMisc bits Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02608">2608</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga896448d6f41eab9971050e8a1820839b"/><section>
    <title>FPU_MVFR2_FPMisc_Msk<computeroutput>[2/7]</computeroutput></title>
<indexterm><primary>FPU_MVFR2_FPMisc_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR2_FPMisc_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR2_FPMisc_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab4637d3ad5f0110b806f0de22471f8e3">FPU_MVFR2_FPMisc_Pos</link>)</computeroutput></para>
<para>MVFR2: FPMisc bits Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01721">1721</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga896448d6f41eab9971050e8a1820839b"/><section>
    <title>FPU_MVFR2_FPMisc_Msk<computeroutput>[3/7]</computeroutput></title>
<indexterm><primary>FPU_MVFR2_FPMisc_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR2_FPMisc_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR2_FPMisc_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab4637d3ad5f0110b806f0de22471f8e3">FPU_MVFR2_FPMisc_Pos</link>)</computeroutput></para>
<para>MVFR2: FPMisc bits Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l01796">1796</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga896448d6f41eab9971050e8a1820839b"/><section>
    <title>FPU_MVFR2_FPMisc_Msk<computeroutput>[4/7]</computeroutput></title>
<indexterm><primary>FPU_MVFR2_FPMisc_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR2_FPMisc_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR2_FPMisc_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab4637d3ad5f0110b806f0de22471f8e3">FPU_MVFR2_FPMisc_Pos</link>)</computeroutput></para>
<para>MVFR2: FPMisc bits Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l01796">1796</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga896448d6f41eab9971050e8a1820839b"/><section>
    <title>FPU_MVFR2_FPMisc_Msk<computeroutput>[5/7]</computeroutput></title>
<indexterm><primary>FPU_MVFR2_FPMisc_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR2_FPMisc_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR2_FPMisc_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab4637d3ad5f0110b806f0de22471f8e3">FPU_MVFR2_FPMisc_Pos</link>)</computeroutput></para>
<para>MVFR2: FPMisc bits Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03104">3104</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga896448d6f41eab9971050e8a1820839b"/><section>
    <title>FPU_MVFR2_FPMisc_Msk<computeroutput>[6/7]</computeroutput></title>
<indexterm><primary>FPU_MVFR2_FPMisc_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR2_FPMisc_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR2_FPMisc_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab4637d3ad5f0110b806f0de22471f8e3">FPU_MVFR2_FPMisc_Pos</link>)</computeroutput></para>
<para>MVFR2: FPMisc bits Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03009">3009</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga896448d6f41eab9971050e8a1820839b"/><section>
    <title>FPU_MVFR2_FPMisc_Msk<computeroutput>[7/7]</computeroutput></title>
<indexterm><primary>FPU_MVFR2_FPMisc_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR2_FPMisc_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR2_FPMisc_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab4637d3ad5f0110b806f0de22471f8e3">FPU_MVFR2_FPMisc_Pos</link>)</computeroutput></para>
<para>MVFR2: FPMisc bits Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01854">1854</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab4637d3ad5f0110b806f0de22471f8e3"/><section>
    <title>FPU_MVFR2_FPMisc_Pos<computeroutput>[1/7]</computeroutput></title>
<indexterm><primary>FPU_MVFR2_FPMisc_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR2_FPMisc_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR2_FPMisc_Pos&#160;&#160;&#160;4U</computeroutput></para>
<para>MVFR2: FPMisc bits Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02607">2607</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab4637d3ad5f0110b806f0de22471f8e3"/><section>
    <title>FPU_MVFR2_FPMisc_Pos<computeroutput>[2/7]</computeroutput></title>
<indexterm><primary>FPU_MVFR2_FPMisc_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR2_FPMisc_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR2_FPMisc_Pos&#160;&#160;&#160;4U</computeroutput></para>
<para>MVFR2: FPMisc bits Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01720">1720</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab4637d3ad5f0110b806f0de22471f8e3"/><section>
    <title>FPU_MVFR2_FPMisc_Pos<computeroutput>[3/7]</computeroutput></title>
<indexterm><primary>FPU_MVFR2_FPMisc_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR2_FPMisc_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR2_FPMisc_Pos&#160;&#160;&#160;4U</computeroutput></para>
<para>MVFR2: FPMisc bits Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l01795">1795</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab4637d3ad5f0110b806f0de22471f8e3"/><section>
    <title>FPU_MVFR2_FPMisc_Pos<computeroutput>[4/7]</computeroutput></title>
<indexterm><primary>FPU_MVFR2_FPMisc_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR2_FPMisc_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR2_FPMisc_Pos&#160;&#160;&#160;4U</computeroutput></para>
<para>MVFR2: FPMisc bits Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l01795">1795</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab4637d3ad5f0110b806f0de22471f8e3"/><section>
    <title>FPU_MVFR2_FPMisc_Pos<computeroutput>[5/7]</computeroutput></title>
<indexterm><primary>FPU_MVFR2_FPMisc_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR2_FPMisc_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR2_FPMisc_Pos&#160;&#160;&#160;4U</computeroutput></para>
<para>MVFR2: FPMisc bits Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03103">3103</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab4637d3ad5f0110b806f0de22471f8e3"/><section>
    <title>FPU_MVFR2_FPMisc_Pos<computeroutput>[6/7]</computeroutput></title>
<indexterm><primary>FPU_MVFR2_FPMisc_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR2_FPMisc_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR2_FPMisc_Pos&#160;&#160;&#160;4U</computeroutput></para>
<para>MVFR2: FPMisc bits Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03008">3008</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab4637d3ad5f0110b806f0de22471f8e3"/><section>
    <title>FPU_MVFR2_FPMisc_Pos<computeroutput>[7/7]</computeroutput></title>
<indexterm><primary>FPU_MVFR2_FPMisc_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR2_FPMisc_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR2_FPMisc_Pos&#160;&#160;&#160;4U</computeroutput></para>
<para>MVFR2: FPMisc bits Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01853">1853</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___f_p_u_1gaf3f9795202dc9a2cfd0c51d7214db5d1"/><section>
    <title>FPU_MVFR2_VFP_Misc_Msk<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>FPU_MVFR2_VFP_Misc_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR2_VFP_Misc_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR2_VFP_Misc_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1ga98723f6017d05f2ca5d8351829a43d7c">FPU_MVFR2_VFP_Misc_Pos</link>)</computeroutput></para>
<para>MVFR2: VFP Misc bits Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l01406">1406</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___f_p_u_1gaf3f9795202dc9a2cfd0c51d7214db5d1"/><section>
    <title>FPU_MVFR2_VFP_Misc_Msk<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>FPU_MVFR2_VFP_Misc_Msk</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR2_VFP_Misc_Msk</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR2_VFP_Misc_Msk&#160;&#160;&#160;(0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___f_p_u_1ga98723f6017d05f2ca5d8351829a43d7c">FPU_MVFR2_VFP_Misc_Pos</link>)</computeroutput></para>
<para>MVFR2: VFP Misc bits Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l01633">1633</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___f_p_u_1ga98723f6017d05f2ca5d8351829a43d7c"/><section>
    <title>FPU_MVFR2_VFP_Misc_Pos<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>FPU_MVFR2_VFP_Misc_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR2_VFP_Misc_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR2_VFP_Misc_Pos&#160;&#160;&#160;4U</computeroutput></para>
<para>MVFR2: VFP Misc bits Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l01405">1405</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___f_p_u_1ga98723f6017d05f2ca5d8351829a43d7c"/><section>
    <title>FPU_MVFR2_VFP_Misc_Pos<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>FPU_MVFR2_VFP_Misc_Pos</primary><secondary>Floating Point Unit (FPU)</secondary></indexterm>
<indexterm><primary>Floating Point Unit (FPU)</primary><secondary>FPU_MVFR2_VFP_Misc_Pos</secondary></indexterm>
<para><computeroutput>#define FPU_MVFR2_VFP_Misc_Pos&#160;&#160;&#160;4U</computeroutput></para>
<para>MVFR2: VFP Misc bits Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l01632">1632</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
</section>
    <xi:include href="group___c_m_s_i_s___core_debug.xml" xmlns:xi="http://www.w3.org/2001/XInclude"/>
</section>
