
ecu_user_board.elf:     file format elf32-avr32

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .reset        00002004  80000000  80000000  00000400  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .rela.got     00000000  80002004  80002004  00002404  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .text         00005c30  80002004  80002004  00002404  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .exception    00000200  80007e00  80007e00  00008200  2**9
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .rodata       00000234  80008000  80008000  00008400  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .dalign       00000004  80008234  80008234  00008634  2**0
                  ALLOC
  6 .data         000001fc  00000004  80008238  00008804  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .hsb_ram_loc  00000200  00000200  80008434  00008a00  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .bss          0000cc28  00000400  80008634  00008c00  2**2
                  ALLOC
  9 .comment      00000030  00000000  00000000  00008c00  2**0
                  CONTENTS, READONLY
 10 .debug_aranges 00000e70  00000000  00000000  00008c30  2**3
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_pubnames 00002f25  00000000  00000000  00009aa0  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_info   00018be5  00000000  00000000  0000c9c5  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000039fb  00000000  00000000  000255aa  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00011fdf  00000000  00000000  00028fa5  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00002458  00000000  00000000  0003af84  2**2
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    000062a3  00000000  00000000  0003d3dc  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_loc    00006273  00000000  00000000  0004367f  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_macinfo 0202fb45  00000000  00000000  000498f2  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .stack        00001000  0000f000  0000f000  00000400  2**0
                  ALLOC
 20 .debug_ranges 00000eb8  00000000  00000000  02079438  2**3
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .reset:

80000000 <_trampoline>:

  .global _trampoline
  .type _trampoline, @function
_trampoline:
  // Jump to program start.
  rjmp    program_start
80000000:	e0 8f 10 00 	bral	80002000 <program_start>
	...

80002000 <program_start>:

  .org  PROGRAM_START_OFFSET
program_start:
  // Jump to the C runtime startup routine.
  lda.w   pc, _stext
80002000:	fe cf b5 e0 	sub	pc,pc,-18976

Disassembly of section .text:

80002004 <getBaudDiv>:
80002004:	f8 c8 00 01 	sub	r8,r12,1
xSemaphoreHandle xSPIMutex;
#endif

int16_t getBaudDiv(const uint32_t baudrate, uint32_t pb_hz)
{
	uint32_t baudDiv = div_ceil(pb_hz, baudrate);
80002008:	f0 0b 00 0b 	add	r11,r8,r11
8000200c:	f6 0c 0d 0a 	divu	r10,r11,r12
80002010:	14 9c       	mov	r12,r10

	if (baudDiv <= 0 || baudDiv > 255) {
80002012:	f4 c8 00 01 	sub	r8,r10,1
80002016:	e0 48 00 fe 	cp.w	r8,254
8000201a:	e0 88 00 03 	brls	80002020 <getBaudDiv+0x1c>
8000201e:	5e fe       	retal	-1
		return -1;
	}

	return baudDiv;
80002020:	5c 8c       	casts.h	r12
}
80002022:	5e fc       	retal	r12

80002024 <spi_enable>:
	return SPI_OK;
}

void spi_enable(volatile avr32_spi_t *spi)
{
	spi->cr = AVR32_SPI_CR_SPIEN_MASK;
80002024:	30 18       	mov	r8,1
80002026:	99 08       	st.w	r12[0x0],r8
}
80002028:	5e fc       	retal	r12
8000202a:	d7 03       	nop

8000202c <spi_unselectChip>:

	return SPI_OK;
}

spi_status_t spi_unselectChip(volatile avr32_spi_t *spi, uint8_t chip)
{
8000202c:	d4 01       	pushm	lr
8000202e:	e0 68 3a 98 	mov	r8,15000
	uint32_t timeout = SPI_TIMEOUT;

	while (!(spi->sr & AVR32_SPI_SR_TXEMPTY_MASK)) {
80002032:	c0 58       	rjmp	8000203c <spi_unselectChip+0x10>
		if (!timeout--) {
80002034:	58 08       	cp.w	r8,0
80002036:	c0 21       	brne	8000203a <spi_unselectChip+0xe>
80002038:	da 0a       	popm	pc,r12=1
8000203a:	20 18       	sub	r8,1

spi_status_t spi_unselectChip(volatile avr32_spi_t *spi, uint8_t chip)
{
	uint32_t timeout = SPI_TIMEOUT;

	while (!(spi->sr & AVR32_SPI_SR_TXEMPTY_MASK)) {
8000203c:	78 49       	ld.w	r9,r12[0x10]
8000203e:	e2 19 02 00 	andl	r9,0x200,COH
80002042:	cf 90       	breq	80002034 <spi_unselectChip+0x8>
			return SPI_ERROR_TIMEOUT;
		}
	}

	/* Assert all lines; no peripheral is selected. */
	spi->mr |= AVR32_SPI_MR_PCS_MASK;
80002044:	78 18       	ld.w	r8,r12[0x4]
80002046:	ea 18 00 0f 	orh	r8,0xf
8000204a:	99 18       	st.w	r12[0x4],r8

	/* Last transfer, so de-assert the current NPCS if CSAAT is set. */
	spi->cr = AVR32_SPI_CR_LASTXFER_MASK;
8000204c:	fc 18 01 00 	movh	r8,0x100
80002050:	99 08       	st.w	r12[0x0],r8

#ifdef FREERTOS_USED
	xSemaphoreGive(xSPIMutex);
80002052:	30 09       	mov	r9,0
80002054:	12 9a       	mov	r10,r9
80002056:	12 9b       	mov	r11,r9
80002058:	48 38       	lddpc	r8,80002064 <spi_unselectChip+0x38>
8000205a:	70 0c       	ld.w	r12,r8[0x0]
8000205c:	f0 1f 00 03 	mcall	80002068 <spi_unselectChip+0x3c>
80002060:	d8 0a       	popm	pc,r12=0
80002062:	00 00       	add	r0,r0
80002064:	00 00       	add	r0,r0
80002066:	cf 48       	rjmp	8000224e <wdt_enable+0x26>
80002068:	80 00       	ld.sh	r0,r0[0x0]
8000206a:	2e 88       	sub	r8,-24

8000206c <spi_selectChip>:

	return SPI_OK;
}

spi_status_t spi_selectChip(volatile avr32_spi_t *spi, uint8_t chip)
{
8000206c:	eb cd 40 f8 	pushm	r3-r7,lr
80002070:	18 94       	mov	r4,r12
80002072:	16 93       	mov	r3,r11
#ifdef FREERTOS_USED
	while (pdFALSE == xSemaphoreTake(xSPIMutex, 20)) {
80002074:	49 a6       	lddpc	r6,800020dc <spi_selectChip+0x70>
80002076:	30 07       	mov	r7,0
80002078:	31 45       	mov	r5,20
8000207a:	0e 99       	mov	r9,r7
8000207c:	0a 9a       	mov	r10,r5
8000207e:	0e 9b       	mov	r11,r7
80002080:	6c 0c       	ld.w	r12,r6[0x0]
80002082:	f0 1f 00 18 	mcall	800020e0 <spi_selectChip+0x74>
80002086:	cf a0       	breq	8000207a <spi_selectChip+0xe>
	}
#endif

	/* Assert all lines; no peripheral is selected. */
	spi->mr |= AVR32_SPI_MR_PCS_MASK;
80002088:	68 18       	ld.w	r8,r4[0x4]
8000208a:	ea 18 00 0f 	orh	r8,0xf
8000208e:	89 18       	st.w	r4[0x4],r8

	if (spi->mr & AVR32_SPI_MR_PCSDEC_MASK) {
80002090:	68 18       	ld.w	r8,r4[0x4]
80002092:	e2 18 00 04 	andl	r8,0x4,COH
80002096:	c1 10       	breq	800020b8 <spi_selectChip+0x4c>
		/* The signal is decoded; allow up to 15 chips. */
		if (chip > 14) {
80002098:	30 e8       	mov	r8,14
8000209a:	f0 03 18 00 	cp.b	r3,r8
8000209e:	e0 8b 00 1c 	brhi	800020d6 <spi_selectChip+0x6a>
			return SPI_ERROR_ARGUMENT;
		}

		spi->mr &= ~AVR32_SPI_MR_PCS_MASK |
800020a2:	68 19       	ld.w	r9,r4[0x4]
800020a4:	e6 08 15 10 	lsl	r8,r3,0x10
800020a8:	ea 18 ff f0 	orh	r8,0xfff0
800020ac:	e8 18 ff ff 	orl	r8,0xffff
800020b0:	12 68       	and	r8,r9
800020b2:	89 18       	st.w	r4[0x4],r8
800020b4:	e3 cf 80 f8 	ldm	sp++,r3-r7,pc,r12=0
				(chip << AVR32_SPI_MR_PCS_OFFSET);
	} else {
		if (chip > 3) {
800020b8:	30 38       	mov	r8,3
800020ba:	f0 03 18 00 	cp.b	r3,r8
800020be:	e0 8b 00 0c 	brhi	800020d6 <spi_selectChip+0x6a>
			return SPI_ERROR_ARGUMENT;
		}

		spi->mr &= ~(1 << (AVR32_SPI_MR_PCS_OFFSET + chip));
800020c2:	68 19       	ld.w	r9,r4[0x4]
800020c4:	2f 03       	sub	r3,-16
800020c6:	30 18       	mov	r8,1
800020c8:	f0 03 09 48 	lsl	r8,r8,r3
800020cc:	5c d8       	com	r8
800020ce:	12 68       	and	r8,r9
800020d0:	89 18       	st.w	r4[0x4],r8
800020d2:	e3 cf 80 f8 	ldm	sp++,r3-r7,pc,r12=0
800020d6:	30 2c       	mov	r12,2
	}

	return SPI_OK;
}
800020d8:	e3 cd 80 f8 	ldm	sp++,r3-r7,pc
800020dc:	00 00       	add	r0,r0
800020de:	cf 48       	rjmp	800022c6 <wdt_enable+0x9e>
800020e0:	80 00       	ld.sh	r0,r0[0x0]
800020e2:	2d 6c       	sub	r12,-42

800020e4 <wdt_set_ctrl>:
 *
 * \note The KEY bit-field of \a ctrl is assumed to be zero.
 */
static void wdt_set_ctrl(uint32_t ctrl)
{
	AVR32_WDT.ctrl = ctrl | (AVR32_WDT_KEY_VALUE << AVR32_WDT_CTRL_KEY_OFFSET);
800020e4:	18 99       	mov	r9,r12
800020e6:	ea 19 55 00 	orh	r9,0x5500
800020ea:	fe 78 10 00 	mov	r8,-61440
800020ee:	91 09       	st.w	r8[0x0],r9
	AVR32_WDT.ctrl = ctrl | ((uint32_t) (~AVR32_WDT_KEY_VALUE << AVR32_WDT_CTRL_KEY_OFFSET) & AVR32_WDT_CTRL_KEY_MASK);
800020f0:	ea 1c aa 00 	orh	r12,0xaa00
800020f4:	91 0c       	st.w	r8[0x0],r12
}
800020f6:	5e fc       	retal	r12

800020f8 <wdt_get_us_timeout_period>:

int64_t wdt_get_us_timeout_period(wdt_opt_t *opt)
{
800020f8:	eb cd 40 c0 	pushm	r6-r7,lr
	// RCOSC
	if (opt->cssel == WDT_CLOCK_SOURCE_SELECT_RCSYS) {
800020fc:	f9 39 00 10 	ld.ub	r9,r12[16]
80002100:	30 08       	mov	r8,0
80002102:	f0 09 18 00 	cp.b	r9,r8
80002106:	c3 11       	brne	80002168 <wdt_get_us_timeout_period+0x70>
		// Read CTRL.PSEL and translate it into us.
		return (AVR32_WDT.ctrl & AVR32_WDT_CTRL_EN_MASK) ?
80002108:	fe 78 10 00 	mov	r8,-61440
8000210c:	70 08       	ld.w	r8,r8[0x0]
8000210e:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80002112:	c0 41       	brne	8000211a <wdt_get_us_timeout_period+0x22>
80002114:	3f f8       	mov	r8,-1
80002116:	3f f9       	mov	r9,-1
80002118:	c5 78       	rjmp	800021c6 <wdt_get_us_timeout_period+0xce>
				((1ULL << (((AVR32_WDT.ctrl & AVR32_WDT_CTRL_PSEL_MASK) >> AVR32_WDT_CTRL_PSEL_OFFSET) + 1)) *
8000211a:	fe 78 10 00 	mov	r8,-61440
8000211e:	70 08       	ld.w	r8,r8[0x0]
int64_t wdt_get_us_timeout_period(wdt_opt_t *opt)
{
	// RCOSC
	if (opt->cssel == WDT_CLOCK_SOURCE_SELECT_RCSYS) {
		// Read CTRL.PSEL and translate it into us.
		return (AVR32_WDT.ctrl & AVR32_WDT_CTRL_EN_MASK) ?
80002120:	f1 d8 c1 05 	bfextu	r8,r8,0x8,0x5
80002124:	2f f8       	sub	r8,-1
80002126:	10 9c       	mov	r12,r8
80002128:	e2 1c 00 20 	andl	r12,0x20,COH
8000212c:	30 09       	mov	r9,0
8000212e:	f0 07 11 ff 	rsub	r7,r8,-1
80002132:	e6 7e a1 20 	mov	lr,500000
80002136:	fc 07 0a 4b 	lsr	r11,lr,r7
8000213a:	ee 77 42 40 	mov	r7,1000000
8000213e:	ee 08 09 4a 	lsl	r10,r7,r8
80002142:	12 3c       	cp.w	r12,r9
80002144:	f4 0b 17 10 	movne	r11,r10
80002148:	f2 0a 17 10 	movne	r10,r9
8000214c:	e0 78 c2 00 	mov	r8,115200
80002150:	30 09       	mov	r9,0
80002152:	e0 66 e1 00 	mov	r6,57600
80002156:	30 07       	mov	r7,0
80002158:	0c 0a       	add	r10,r6
8000215a:	f6 07 00 4b 	adc	r11,r11,r7
8000215e:	f0 1f 00 1d 	mcall	800021d0 <wdt_get_us_timeout_period+0xd8>
80002162:	16 99       	mov	r9,r11
80002164:	14 98       	mov	r8,r10
80002166:	c3 08       	rjmp	800021c6 <wdt_get_us_timeout_period+0xce>
				((1ULL << (((AVR32_WDT.ctrl & AVR32_WDT_CTRL_PSEL_MASK) >> AVR32_WDT_CTRL_PSEL_OFFSET) + 1)) *
				1000000 + AVR32_SCIF_RCOSC_FREQUENCY / 2) / AVR32_SCIF_RCOSC_FREQUENCY :
				-1ULL;
	} else {
		// Read CTRL.PSEL and translate it into us.
		return (AVR32_WDT.ctrl & AVR32_WDT_CTRL_EN_MASK) ?
80002168:	fe 78 10 00 	mov	r8,-61440
8000216c:	70 08       	ld.w	r8,r8[0x0]
8000216e:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80002172:	c0 41       	brne	8000217a <wdt_get_us_timeout_period+0x82>
80002174:	3f f8       	mov	r8,-1
80002176:	3f f9       	mov	r9,-1
80002178:	c2 78       	rjmp	800021c6 <wdt_get_us_timeout_period+0xce>
				((1ULL << (((AVR32_WDT.ctrl & AVR32_WDT_CTRL_PSEL_MASK) >> AVR32_WDT_CTRL_PSEL_OFFSET) + 1)) *
8000217a:	fe 78 10 00 	mov	r8,-61440
8000217e:	70 0a       	ld.w	r10,r8[0x0]
				((1ULL << (((AVR32_WDT.ctrl & AVR32_WDT_CTRL_PSEL_MASK) >> AVR32_WDT_CTRL_PSEL_OFFSET) + 1)) *
				1000000 + AVR32_SCIF_RCOSC_FREQUENCY / 2) / AVR32_SCIF_RCOSC_FREQUENCY :
				-1ULL;
	} else {
		// Read CTRL.PSEL and translate it into us.
		return (AVR32_WDT.ctrl & AVR32_WDT_CTRL_EN_MASK) ?
80002180:	f5 da c1 05 	bfextu	r10,r10,0x8,0x5
80002184:	2f fa       	sub	r10,-1
80002186:	14 9c       	mov	r12,r10
80002188:	e2 1c 00 20 	andl	r12,0x20,COH
8000218c:	30 0b       	mov	r11,0
8000218e:	f4 0e 11 ff 	rsub	lr,r10,-1
80002192:	e6 77 a1 20 	mov	r7,500000
80002196:	ee 0e 0a 49 	lsr	r9,r7,lr
8000219a:	ee 7e 42 40 	mov	lr,1000000
8000219e:	fc 0a 09 48 	lsl	r8,lr,r10
800021a2:	16 3c       	cp.w	r12,r11
800021a4:	f0 09 17 10 	movne	r9,r8
800021a8:	f6 08 17 10 	movne	r8,r11
800021ac:	e0 6a 40 00 	mov	r10,16384
800021b0:	30 0b       	mov	r11,0
800021b2:	f0 0a 00 0a 	add	r10,r8,r10
800021b6:	f2 0b 00 4b 	adc	r11,r9,r11
800021ba:	f4 08 16 0f 	lsr	r8,r10,0xf
800021be:	f1 eb 11 18 	or	r8,r8,r11<<0x11
800021c2:	f6 09 16 0f 	lsr	r9,r11,0xf
				((1ULL << (((AVR32_WDT.ctrl & AVR32_WDT_CTRL_PSEL_MASK) >> AVR32_WDT_CTRL_PSEL_OFFSET) + 1)) *
				1000000 + AVR32_SCIF_OSC32_FREQUENCY / 2) / AVR32_SCIF_OSC32_FREQUENCY :
				-1ULL;
	}
}
800021c6:	12 9b       	mov	r11,r9
800021c8:	10 9a       	mov	r10,r8
800021ca:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
800021ce:	00 00       	add	r0,r0
800021d0:	80 00       	ld.sh	r0,r0[0x0]
800021d2:	78 5a       	ld.w	r10,r12[0x14]

800021d4 <wdt_disable>:
				-1ULL;
	}
}

void wdt_disable(void)
{
800021d4:	d4 01       	pushm	lr
	wdt_set_ctrl(AVR32_WDT.ctrl & ~AVR32_WDT_CTRL_EN_MASK);
800021d6:	fe 78 10 00 	mov	r8,-61440
800021da:	70 0c       	ld.w	r12,r8[0x0]
800021dc:	a1 cc       	cbr	r12,0x0
800021de:	f0 1f 00 02 	mcall	800021e4 <wdt_disable+0x10>
}
800021e2:	d8 02       	popm	pc
800021e4:	80 00       	ld.sh	r0,r0[0x0]
800021e6:	20 e4       	sub	r4,14

800021e8 <wdt_reenable>:
	// Return the actual wdt period in us.
	return wdt_get_us_timeout_period(opt);
}

void wdt_reenable(void)
{
800021e8:	d4 01       	pushm	lr
	wdt_set_ctrl(AVR32_WDT.ctrl | AVR32_WDT_CTRL_EN_MASK | AVR32_WDT_CTRL_CEN_MASK );
800021ea:	fe 78 10 00 	mov	r8,-61440
800021ee:	70 0c       	ld.w	r12,r8[0x0]
800021f0:	ea 1c 00 01 	orh	r12,0x1
800021f4:	e8 1c 00 01 	orl	r12,0x1
800021f8:	f0 1f 00 02 	mcall	80002200 <wdt_reenable+0x18>
}
800021fc:	d8 02       	popm	pc
800021fe:	00 00       	add	r0,r0
80002200:	80 00       	ld.sh	r0,r0[0x0]
80002202:	20 e4       	sub	r4,14

80002204 <wdt_clear>:

void wdt_clear(void)
{
	while (!(AVR32_WDT.sr & AVR32_WDT_SR_CLEARED_MASK));
80002204:	fe 78 10 00 	mov	r8,-61440
80002208:	70 29       	ld.w	r9,r8[0x8]
8000220a:	e2 19 00 02 	andl	r9,0x2,COH
8000220e:	cf d0       	breq	80002208 <wdt_clear+0x4>
	AVR32_WDT.clr = ( (AVR32_WDT_KEY_VALUE << AVR32_WDT_KEY_OFFSET) | AVR32_WDT_CLR_WDTCLR_MASK );
80002210:	fe 78 10 00 	mov	r8,-61440
80002214:	30 19       	mov	r9,1
80002216:	ea 19 55 00 	orh	r9,0x5500
8000221a:	91 19       	st.w	r8[0x4],r9
	AVR32_WDT.clr = ( (~AVR32_WDT_KEY_VALUE << AVR32_WDT_KEY_OFFSET) | AVR32_WDT_CLR_WDTCLR_MASK );
8000221c:	30 19       	mov	r9,1
8000221e:	ea 19 aa 00 	orh	r9,0xaa00
80002222:	91 19       	st.w	r8[0x4],r9
}
80002224:	5e fc       	retal	r12
80002226:	d7 03       	nop

80002228 <wdt_enable>:
{
	wdt_set_ctrl(AVR32_WDT.ctrl & ~AVR32_WDT_CTRL_EN_MASK);
}

uint64_t wdt_enable(wdt_opt_t *opt)
{
80002228:	d4 31       	pushm	r0-r7,lr
8000222a:	18 97       	mov	r7,r12
	// RCOSC
	if (opt->cssel == WDT_CLOCK_SOURCE_SELECT_RCSYS) {
8000222c:	f9 38 00 10 	ld.ub	r8,r12[16]
80002230:	58 08       	cp.w	r8,0
80002232:	e0 81 00 88 	brne	80002342 <wdt_enable+0x11a>
		// Set the CTRL.EN bit
		// Translate the us timeout to fit in CTRL.PSEL using the formula Twdt = 2pow(PSEL+1) / fRCosc
		// Translate the us timeban to fit in CTRL.PSEL using the formula Twdt = 2pow(PSEL+1) / fRCosc
		wdt_set_ctrl(AVR32_WDT_CTRL_EN_MASK | AVR32_WDT_CTRL_CEN_MASK |
				(opt->dar << AVR32_WDT_CTRL_DAR_OFFSET) |
80002236:	f9 35 00 14 	ld.ub	r5,r12[20]
				(opt->mode << AVR32_WDT_CTRL_MODE_OFFSET) |
8000223a:	f9 36 00 13 	ld.ub	r6,r12[19]
				(opt->sfv << AVR32_WDT_CTRL_SFV_OFFSET) |
8000223e:	f9 34 00 12 	ld.ub	r4,r12[18]
				(opt->fcd << AVR32_WDT_CTRL_FCD_OFFSET) |
80002242:	f9 33 00 11 	ld.ub	r3,r12[17]
				(opt->cssel << AVR32_WDT_CTRL_CSSEL_OFFSET) |
				((32 - clz(((((Min(Max(opt->us_timeout_period, MIN_US_TIMEOUT_PERIOD_RCSYS), MAX_US_TIMEOUT_PERIOD_RCSYS) *
80002246:	f8 e8 00 00 	ld.d	r8,r12[0]
8000224a:	e0 6a e3 8d 	mov	r10,58253
8000224e:	ea 1a ae 38 	orh	r10,0xae38
80002252:	30 8b       	mov	r11,8
80002254:	14 38       	cp.w	r8,r10
80002256:	f6 09 13 00 	cpc	r9,r11
8000225a:	e0 88 00 04 	brls	80002262 <wdt_enable+0x3a>
8000225e:	3f f2       	mov	r2,-1
80002260:	c2 58       	rjmp	800022aa <wdt_enable+0x82>
80002262:	59 18       	cp.w	r8,17
80002264:	5c 29       	cpc	r9
80002266:	f9 b8 03 11 	movlo	r8,17
8000226a:	f9 b9 03 00 	movlo	r9,0
8000226e:	e0 7c c2 00 	mov	r12,115200
80002272:	f0 0c 06 4a 	mulu.d	r10,r8,r12
80002276:	f8 09 03 4b 	mac	r11,r12,r9
8000227a:	ee 78 42 40 	mov	r8,1000000
8000227e:	30 09       	mov	r9,0
80002280:	e6 70 a1 20 	mov	r0,500000
80002284:	30 01       	mov	r1,0
80002286:	00 0a       	add	r10,r0
80002288:	f6 01 00 4b 	adc	r11,r11,r1
8000228c:	f0 1f 00 5c 	mcall	800023fc <wdt_enable+0x1d4>
80002290:	14 0a       	add	r10,r10
80002292:	f6 0b 00 4b 	adc	r11,r11,r11
80002296:	3f f8       	mov	r8,-1
80002298:	3f f9       	mov	r9,-1
8000229a:	f4 08 00 08 	add	r8,r10,r8
8000229e:	f6 09 00 49 	adc	r9,r11,r9
800022a2:	f0 02 16 01 	lsr	r2,r8,0x1
800022a6:	e5 e9 11 f2 	or	r2,r2,r9<<0x1f
800022aa:	e4 02 12 00 	clz	r2,r2
				AVR32_SCIF_RCOSC_FREQUENCY + 500000) / 1000000) << 1) - 1) >> 1) - 1) << AVR32_WDT_CTRL_PSEL_OFFSET) |
				((32 - clz(((((Min(Max(opt->us_timeban_period, MIN_US_TIMEBAN_PERIOD_RCSYS), MAX_US_TIMEBAN_PERIOD_RCSYS) *
800022ae:	ee e8 00 08 	ld.d	r8,r7[8]
800022b2:	e0 6a e3 8d 	mov	r10,58253
800022b6:	ea 1a ae 38 	orh	r10,0xae38
800022ba:	30 8b       	mov	r11,8
800022bc:	14 38       	cp.w	r8,r10
800022be:	f6 09 13 00 	cpc	r9,r11
800022c2:	e0 88 00 04 	brls	800022ca <wdt_enable+0xa2>
800022c6:	3f fc       	mov	r12,-1
800022c8:	c2 58       	rjmp	80002312 <wdt_enable+0xea>
800022ca:	59 18       	cp.w	r8,17
800022cc:	5c 29       	cpc	r9
800022ce:	f9 b8 03 11 	movlo	r8,17
800022d2:	f9 b9 03 00 	movlo	r9,0
800022d6:	e0 7c c2 00 	mov	r12,115200
800022da:	f0 0c 06 4a 	mulu.d	r10,r8,r12
800022de:	f8 09 03 4b 	mac	r11,r12,r9
800022e2:	ee 78 42 40 	mov	r8,1000000
800022e6:	30 09       	mov	r9,0
800022e8:	e6 70 a1 20 	mov	r0,500000
800022ec:	30 01       	mov	r1,0
800022ee:	00 0a       	add	r10,r0
800022f0:	f6 01 00 4b 	adc	r11,r11,r1
800022f4:	f0 1f 00 42 	mcall	800023fc <wdt_enable+0x1d4>
800022f8:	14 0a       	add	r10,r10
800022fa:	f6 0b 00 4b 	adc	r11,r11,r11
800022fe:	3f f8       	mov	r8,-1
80002300:	3f f9       	mov	r9,-1
80002302:	f4 08 00 08 	add	r8,r10,r8
80002306:	f6 09 00 49 	adc	r9,r11,r9
8000230a:	f0 0c 16 01 	lsr	r12,r8,0x1
8000230e:	f9 e9 11 fc 	or	r12,r12,r9<<0x1f
80002312:	f8 0c 12 00 	clz	r12,r12
	// RCOSC
	if (opt->cssel == WDT_CLOCK_SOURCE_SELECT_RCSYS) {
		// Set the CTRL.EN bit
		// Translate the us timeout to fit in CTRL.PSEL using the formula Twdt = 2pow(PSEL+1) / fRCosc
		// Translate the us timeban to fit in CTRL.PSEL using the formula Twdt = 2pow(PSEL+1) / fRCosc
		wdt_set_ctrl(AVR32_WDT_CTRL_EN_MASK | AVR32_WDT_CTRL_CEN_MASK |
80002316:	a3 66       	lsl	r6,0x2
80002318:	ed e5 10 15 	or	r5,r6,r5<<0x1
8000231c:	ea 15 00 01 	orh	r5,0x1
80002320:	e8 15 00 01 	orl	r5,0x1
80002324:	eb e4 10 34 	or	r4,r5,r4<<0x3
80002328:	e9 e3 10 73 	or	r3,r4,r3<<0x7
8000232c:	e4 02 11 1f 	rsub	r2,r2,31
80002330:	e7 e2 10 83 	or	r3,r3,r2<<0x8
80002334:	f8 0c 11 1f 	rsub	r12,r12,31
80002338:	e7 ec 11 2c 	or	r12,r3,r12<<0x12
8000233c:	f0 1f 00 31 	mcall	80002400 <wdt_enable+0x1d8>
80002340:	c5 58       	rjmp	800023ea <wdt_enable+0x1c2>
		wdt_set_ctrl(AVR32_WDT_CTRL_EN_MASK | AVR32_WDT_CTRL_CEN_MASK |
				(opt->dar << AVR32_WDT_CTRL_DAR_OFFSET) |
				(opt->mode << AVR32_WDT_CTRL_MODE_OFFSET) |
				(opt->sfv << AVR32_WDT_CTRL_SFV_OFFSET) |
				(opt->fcd << AVR32_WDT_CTRL_FCD_OFFSET) |
				(opt->cssel << AVR32_WDT_CTRL_CSSEL_OFFSET) |
80002342:	f9 39 00 14 	ld.ub	r9,r12[20]
80002346:	f9 36 00 13 	ld.ub	r6,r12[19]
8000234a:	a3 66       	lsl	r6,0x2
8000234c:	ed e9 10 16 	or	r6,r6,r9<<0x1
80002350:	ea 16 00 01 	orh	r6,0x1
80002354:	e8 16 00 01 	orl	r6,0x1
80002358:	f9 39 00 12 	ld.ub	r9,r12[18]
8000235c:	ed e9 10 36 	or	r6,r6,r9<<0x3
80002360:	f9 39 00 11 	ld.ub	r9,r12[17]
80002364:	ed e9 10 76 	or	r6,r6,r9<<0x7
80002368:	ed e8 11 16 	or	r6,r6,r8<<0x11
				((32 - clz(((((Min(Max(opt->us_timeout_period, MIN_US_TIMEOUT_PERIOD_OSC32K), MAX_US_TIMEOUT_PERIOD_OSC32K) *
8000236c:	f8 e8 00 00 	ld.d	r8,r12[0]
80002370:	e0 6a ff ff 	mov	r10,65535
80002374:	ea 1a 84 7f 	orh	r10,0x847f
80002378:	31 eb       	mov	r11,30
8000237a:	14 38       	cp.w	r8,r10
8000237c:	f6 09 13 00 	cpc	r9,r11
80002380:	e0 8b 00 39 	brhi	800023f2 <wdt_enable+0x1ca>
80002384:	e0 48 00 3d 	cp.w	r8,61
80002388:	5c 29       	cpc	r9
8000238a:	f9 b8 03 3d 	movlo	r8,61
8000238e:	f9 b9 03 00 	movlo	r9,0
80002392:	f2 0b 15 0f 	lsl	r11,r9,0xf
80002396:	f7 e8 13 1b 	or	r11,r11,r8>>0x11
8000239a:	f0 0a 15 0f 	lsl	r10,r8,0xf
8000239e:	ee 78 42 40 	mov	r8,1000000
800023a2:	30 09       	mov	r9,0
800023a4:	e6 74 a1 20 	mov	r4,500000
800023a8:	30 05       	mov	r5,0
800023aa:	08 0a       	add	r10,r4
800023ac:	f6 05 00 4b 	adc	r11,r11,r5
800023b0:	f0 1f 00 13 	mcall	800023fc <wdt_enable+0x1d4>
800023b4:	14 0a       	add	r10,r10
800023b6:	f6 0b 00 4b 	adc	r11,r11,r11
800023ba:	3f f8       	mov	r8,-1
800023bc:	3f f9       	mov	r9,-1
800023be:	f4 08 00 08 	add	r8,r10,r8
800023c2:	f6 09 00 49 	adc	r9,r11,r9
800023c6:	f0 0a 16 01 	lsr	r10,r8,0x1
800023ca:	f5 e9 11 f8 	or	r8,r10,r9<<0x1f
800023ce:	f0 09 12 00 	clz	r9,r8
				AVR32_SCIF_OSC32_FREQUENCY + 500000) / 1000000) << 1) - 1) >> 1) - 1) << AVR32_WDT_CTRL_PSEL_OFFSET) |
800023d2:	f2 09 11 1f 	rsub	r9,r9,31
800023d6:	ed e9 10 86 	or	r6,r6,r9<<0x8
				((32 - clz(((((Min(Max(opt->us_timeout_period, MIN_US_TIMEBAN_PERIOD_OSC32K), MAX_US_TIMEBAN_PERIOD_OSC32K) *
800023da:	f0 08 12 00 	clz	r8,r8
				AVR32_SCIF_RCOSC_FREQUENCY + 500000) / 1000000) << 1) - 1) >> 1) - 1) << AVR32_WDT_CTRL_TBAN_OFFSET));
	} else {
		// Set the CTRL.EN bit
		// Translate the us timeout to fit in CTRL.PSEL using the formula Twdt = 2pow(PSEL+1) / fROSC32K
		// Translate the us timeban to fit in CTRL.PSEL using the formula Twdt = 2pow(PSEL+1) / fROSC32K
		wdt_set_ctrl(AVR32_WDT_CTRL_EN_MASK | AVR32_WDT_CTRL_CEN_MASK |
800023de:	f0 0c 11 1f 	rsub	r12,r8,31
800023e2:	ed ec 11 2c 	or	r12,r6,r12<<0x12
800023e6:	f0 1f 00 07 	mcall	80002400 <wdt_enable+0x1d8>
				AVR32_SCIF_OSC32_FREQUENCY + 500000) / 1000000) << 1) - 1) >> 1) - 1) << AVR32_WDT_CTRL_PSEL_OFFSET) |
				((32 - clz(((((Min(Max(opt->us_timeout_period, MIN_US_TIMEBAN_PERIOD_OSC32K), MAX_US_TIMEBAN_PERIOD_OSC32K) *
				AVR32_SCIF_OSC32_FREQUENCY + 500000) / 1000000) << 1) - 1) >> 1) - 1) << AVR32_WDT_CTRL_TBAN_OFFSET));
	}
	// Return the actual wdt period in us.
	return wdt_get_us_timeout_period(opt);
800023ea:	0e 9c       	mov	r12,r7
800023ec:	f0 1f 00 06 	mcall	80002404 <wdt_enable+0x1dc>
}
800023f0:	d8 32       	popm	r0-r7,pc
				(opt->mode << AVR32_WDT_CTRL_MODE_OFFSET) |
				(opt->sfv << AVR32_WDT_CTRL_SFV_OFFSET) |
				(opt->fcd << AVR32_WDT_CTRL_FCD_OFFSET) |
				(opt->cssel << AVR32_WDT_CTRL_CSSEL_OFFSET) |
				((32 - clz(((((Min(Max(opt->us_timeout_period, MIN_US_TIMEOUT_PERIOD_OSC32K), MAX_US_TIMEOUT_PERIOD_OSC32K) *
				AVR32_SCIF_OSC32_FREQUENCY + 500000) / 1000000) << 1) - 1) >> 1) - 1) << AVR32_WDT_CTRL_PSEL_OFFSET) |
800023f2:	e8 16 1f 00 	orl	r6,0x1f00
800023f6:	3f f8       	mov	r8,-1
800023f8:	cf 1b       	rjmp	800023da <wdt_enable+0x1b2>
800023fa:	00 00       	add	r0,r0
800023fc:	80 00       	ld.sh	r0,r0[0x0]
800023fe:	78 5a       	ld.w	r10,r12[0x14]
80002400:	80 00       	ld.sh	r0,r0[0x0]
80002402:	20 e4       	sub	r4,14
80002404:	80 00       	ld.sh	r0,r0[0x0]
80002406:	20 f8       	sub	r8,15

80002408 <spi_read_packet>:
#endif
}

status_code_t spi_read_packet(volatile avr32_spi_t *spi,
		uint8_t *data, size_t len)
{
80002408:	eb cd 40 80 	pushm	r7,lr
	unsigned int timeout = SPI_TIMEOUT;
	uint8_t val;
	size_t i=0;
	while(len) {
8000240c:	58 0a       	cp.w	r10,0
8000240e:	c0 61       	brne	8000241a <spi_read_packet+0x12>
80002410:	c2 28       	rjmp	80002454 <spi_read_packet+0x4c>
		timeout = SPI_TIMEOUT;
		while (!spi_is_tx_ready(spi)) {
			if (!timeout--) {
80002412:	58 08       	cp.w	r8,0
80002414:	c1 d0       	breq	8000244e <spi_read_packet+0x46>
80002416:	20 18       	sub	r8,1
80002418:	c0 68       	rjmp	80002424 <spi_read_packet+0x1c>
8000241a:	e0 6e 3a 98 	mov	lr,15000
 * \param data The data byte to be loaded
 *
 */
static inline void spi_put(volatile avr32_spi_t *spi, uint16_t data)
{
	spi->tdr = data << AVR32_SPI_TDR_TD_OFFSET;
8000241e:	e0 67 00 ff 	mov	r7,255
80002422:	1c 98       	mov	r8,lr
 *   \retval 1  All transmissions complete.
 *   \retval 0  Transmissions not complete.
 */
static inline bool spi_is_tx_ready(volatile avr32_spi_t *spi)
{
	return (spi->sr & AVR32_SPI_SR_TDRE_MASK) != 0;
80002424:	78 49       	ld.w	r9,r12[0x10]
	unsigned int timeout = SPI_TIMEOUT;
	uint8_t val;
	size_t i=0;
	while(len) {
		timeout = SPI_TIMEOUT;
		while (!spi_is_tx_ready(spi)) {
80002426:	e2 19 00 02 	andl	r9,0x2,COH
8000242a:	cf 40       	breq	80002412 <spi_read_packet+0xa>
 * \param data The data byte to be loaded
 *
 */
static inline void spi_put(volatile avr32_spi_t *spi, uint16_t data)
{
	spi->tdr = data << AVR32_SPI_TDR_TD_OFFSET;
8000242c:	99 37       	st.w	r12[0xc],r7
8000242e:	1c 98       	mov	r8,lr
				return ERR_TIMEOUT;
			}
		}
		spi_write_single(spi,CONFIG_SPI_MASTER_DUMMY);
		timeout = SPI_TIMEOUT;
		while (!spi_is_rx_ready(spi)) {
80002430:	c0 48       	rjmp	80002438 <spi_read_packet+0x30>
			if (!timeout--) {
80002432:	58 08       	cp.w	r8,0
80002434:	c0 d0       	breq	8000244e <spi_read_packet+0x46>
80002436:	20 18       	sub	r8,1
 *
 * \return \c 1 if the SPI Receiver is ready, otherwise \c 0.
 */
static inline bool spi_is_rx_ready(volatile avr32_spi_t *spi)
{
	return (spi->sr &
80002438:	78 49       	ld.w	r9,r12[0x10]
				return ERR_TIMEOUT;
			}
		}
		spi_write_single(spi,CONFIG_SPI_MASTER_DUMMY);
		timeout = SPI_TIMEOUT;
		while (!spi_is_rx_ready(spi)) {
8000243a:	e2 19 02 01 	andl	r9,0x201,COH
8000243e:	e0 49 02 01 	cp.w	r9,513
80002442:	cf 81       	brne	80002432 <spi_read_packet+0x2a>
 * \return The data byte
 *
 */
static inline uint16_t spi_get(volatile avr32_spi_t *spi)
{
	return (spi->rdr >> AVR32_SPI_RDR_RD_OFFSET);
80002444:	78 28       	ld.w	r8,r12[0x8]
			if (!timeout--) {
				return ERR_TIMEOUT;
			}
		}
		spi_read_single(spi,&val);
		data[i] = val;
80002446:	16 c8       	st.b	r11++,r8
		i++;
		len--;
80002448:	20 1a       	sub	r10,1
		uint8_t *data, size_t len)
{
	unsigned int timeout = SPI_TIMEOUT;
	uint8_t val;
	size_t i=0;
	while(len) {
8000244a:	ce c1       	brne	80002422 <spi_read_packet+0x1a>
8000244c:	c0 48       	rjmp	80002454 <spi_read_packet+0x4c>
8000244e:	3f dc       	mov	r12,-3
80002450:	e3 cd 80 80 	ldm	sp++,r7,pc
80002454:	e3 cf 80 80 	ldm	sp++,r7,pc,r12=0

80002458 <spi_write_packet>:
	return STATUS_OK;
}

status_code_t spi_write_packet(volatile avr32_spi_t *spi, const uint8_t *data,
		size_t len)
{
80002458:	d4 01       	pushm	lr
	unsigned int timeout = SPI_TIMEOUT;
	size_t i=0;
	uint8_t val;
	while(len) {
8000245a:	58 0a       	cp.w	r10,0
8000245c:	c0 81       	brne	8000246c <spi_write_packet+0x14>
8000245e:	c1 28       	rjmp	80002482 <spi_write_packet+0x2a>
		timeout = SPI_TIMEOUT;
		while (!spi_is_tx_ready(spi)) {
			if (!timeout--) {
80002460:	58 08       	cp.w	r8,0
80002462:	c0 31       	brne	80002468 <spi_write_packet+0x10>
80002464:	3f dc       	mov	r12,-3
80002466:	d8 02       	popm	pc
80002468:	20 18       	sub	r8,1
8000246a:	c0 48       	rjmp	80002472 <spi_write_packet+0x1a>
8000246c:	e0 6e 3a 98 	mov	lr,15000
80002470:	1c 98       	mov	r8,lr
 *   \retval 1  All transmissions complete.
 *   \retval 0  Transmissions not complete.
 */
static inline bool spi_is_tx_ready(volatile avr32_spi_t *spi)
{
	return (spi->sr & AVR32_SPI_SR_TDRE_MASK) != 0;
80002472:	78 49       	ld.w	r9,r12[0x10]
	unsigned int timeout = SPI_TIMEOUT;
	size_t i=0;
	uint8_t val;
	while(len) {
		timeout = SPI_TIMEOUT;
		while (!spi_is_tx_ready(spi)) {
80002474:	e2 19 00 02 	andl	r9,0x2,COH
80002478:	cf 40       	breq	80002460 <spi_write_packet+0x8>
 * \param data The data byte to be loaded
 *
 */
static inline void spi_put(volatile avr32_spi_t *spi, uint16_t data)
{
	spi->tdr = data << AVR32_SPI_TDR_TD_OFFSET;
8000247a:	17 38       	ld.ub	r8,r11++
8000247c:	99 38       	st.w	r12[0xc],r8
			}
		}
		val = data[i];
		spi_write_single(spi,val);
		i++;
		len--;
8000247e:	20 1a       	sub	r10,1
		size_t len)
{
	unsigned int timeout = SPI_TIMEOUT;
	size_t i=0;
	uint8_t val;
	while(len) {
80002480:	cf 81       	brne	80002470 <spi_write_packet+0x18>
80002482:	d8 0a       	popm	pc,r12=0

80002484 <spi_master_setup_device>:
#endif

void spi_master_setup_device(volatile avr32_spi_t *spi,
		struct spi_device *device, spi_flags_t flags, uint32_t baud_rate,
		board_spi_select_id_t sel_id)
{
80002484:	eb cd 40 e0 	pushm	r5-r7,lr
80002488:	18 97       	mov	r7,r12
8000248a:	16 96       	mov	r6,r11
8000248c:	14 95       	mov	r5,r10
static inline void spi_set_chipselect_delay_bct(volatile avr32_spi_t *spi,
		uint8_t chip_select, uint8_t delay)
{
	Assert(chip_select <= 3);

	switch (chip_select) {
8000248e:	17 88       	ld.ub	r8,r11[0x0]
80002490:	30 1a       	mov	r10,1
80002492:	f4 08 18 00 	cp.b	r8,r10
80002496:	c1 10       	breq	800024b8 <spi_master_setup_device+0x34>
80002498:	c0 a3       	brcs	800024ac <spi_master_setup_device+0x28>
8000249a:	30 2a       	mov	r10,2
8000249c:	f4 08 18 00 	cp.b	r8,r10
800024a0:	c1 20       	breq	800024c4 <spi_master_setup_device+0x40>
800024a2:	30 3a       	mov	r10,3
800024a4:	f4 08 18 00 	cp.b	r8,r10
800024a8:	c1 91       	brne	800024da <spi_master_setup_device+0x56>
800024aa:	c1 38       	rjmp	800024d0 <spi_master_setup_device+0x4c>
	case 0:
		spi->CSR0.dlybct = delay;
800024ac:	78 c8       	ld.w	r8,r12[0x30]
800024ae:	30 0a       	mov	r10,0
800024b0:	f1 da d3 08 	bfins	r8,r10,0x18,0x8
800024b4:	99 c8       	st.w	r12[0x30],r8
800024b6:	c1 28       	rjmp	800024da <spi_master_setup_device+0x56>
		break;

	case 1:
		spi->CSR1.dlybct  = delay;
800024b8:	78 d8       	ld.w	r8,r12[0x34]
800024ba:	30 0a       	mov	r10,0
800024bc:	f1 da d3 08 	bfins	r8,r10,0x18,0x8
800024c0:	99 d8       	st.w	r12[0x34],r8
800024c2:	c0 c8       	rjmp	800024da <spi_master_setup_device+0x56>
		break;

	case 2:
		spi->CSR2.dlybct  = delay;
800024c4:	78 e8       	ld.w	r8,r12[0x38]
800024c6:	30 0a       	mov	r10,0
800024c8:	f1 da d3 08 	bfins	r8,r10,0x18,0x8
800024cc:	99 e8       	st.w	r12[0x38],r8
800024ce:	c0 68       	rjmp	800024da <spi_master_setup_device+0x56>
		break;

	case 3:
		spi->CSR3.dlybct  = delay;
800024d0:	78 f8       	ld.w	r8,r12[0x3c]
800024d2:	30 0a       	mov	r10,0
800024d4:	f1 da d3 08 	bfins	r8,r10,0x18,0x8
800024d8:	99 f8       	st.w	r12[0x3c],r8
static inline void spi_set_chipselect_delay_bs(volatile avr32_spi_t *spi,
		uint8_t chip_select, uint8_t delay)
{
	Assert(chip_select <= 3);

	switch (chip_select) {
800024da:	0d 88       	ld.ub	r8,r6[0x0]
800024dc:	30 1a       	mov	r10,1
800024de:	f4 08 18 00 	cp.b	r8,r10
800024e2:	c1 10       	breq	80002504 <spi_master_setup_device+0x80>
800024e4:	c0 a3       	brcs	800024f8 <spi_master_setup_device+0x74>
800024e6:	30 2a       	mov	r10,2
800024e8:	f4 08 18 00 	cp.b	r8,r10
800024ec:	c1 20       	breq	80002510 <spi_master_setup_device+0x8c>
800024ee:	30 3a       	mov	r10,3
800024f0:	f4 08 18 00 	cp.b	r8,r10
800024f4:	c1 91       	brne	80002526 <spi_master_setup_device+0xa2>
800024f6:	c1 38       	rjmp	8000251c <spi_master_setup_device+0x98>
	case 0:
		spi->CSR0.dlybs = delay;
800024f8:	6e c8       	ld.w	r8,r7[0x30]
800024fa:	30 0a       	mov	r10,0
800024fc:	f1 da d2 08 	bfins	r8,r10,0x10,0x8
80002500:	8f c8       	st.w	r7[0x30],r8
80002502:	c1 28       	rjmp	80002526 <spi_master_setup_device+0xa2>
		break;

	case 1:
		spi->CSR1.dlybs  = delay;
80002504:	6e d8       	ld.w	r8,r7[0x34]
80002506:	30 0a       	mov	r10,0
80002508:	f1 da d2 08 	bfins	r8,r10,0x10,0x8
8000250c:	8f d8       	st.w	r7[0x34],r8
8000250e:	c0 c8       	rjmp	80002526 <spi_master_setup_device+0xa2>
		break;

	case 2:
		spi->CSR2.dlybs  = delay;
80002510:	6e e8       	ld.w	r8,r7[0x38]
80002512:	30 0a       	mov	r10,0
80002514:	f1 da d2 08 	bfins	r8,r10,0x10,0x8
80002518:	8f e8       	st.w	r7[0x38],r8
8000251a:	c0 68       	rjmp	80002526 <spi_master_setup_device+0xa2>
		break;

	case 3:
		spi->CSR3.dlybs  = delay;
8000251c:	6e f8       	ld.w	r8,r7[0x3c]
8000251e:	30 0a       	mov	r10,0
80002520:	f1 da d2 08 	bfins	r8,r10,0x10,0x8
80002524:	8f f8       	st.w	r7[0x3c],r8
		uint8_t chip_select,
		uint8_t len)
{
	Assert((len >= 8) && (len <= 16));

	switch (chip_select) {
80002526:	0d 88       	ld.ub	r8,r6[0x0]
80002528:	30 1a       	mov	r10,1
8000252a:	f4 08 18 00 	cp.b	r8,r10
8000252e:	c1 10       	breq	80002550 <spi_master_setup_device+0xcc>
80002530:	c0 a3       	brcs	80002544 <spi_master_setup_device+0xc0>
80002532:	30 2a       	mov	r10,2
80002534:	f4 08 18 00 	cp.b	r8,r10
80002538:	c1 20       	breq	8000255c <spi_master_setup_device+0xd8>
8000253a:	30 3a       	mov	r10,3
8000253c:	f4 08 18 00 	cp.b	r8,r10
80002540:	c1 91       	brne	80002572 <spi_master_setup_device+0xee>
80002542:	c1 38       	rjmp	80002568 <spi_master_setup_device+0xe4>
	case 0:
		spi->CSR0.bits = len - 8;
80002544:	6e c8       	ld.w	r8,r7[0x30]
80002546:	30 0a       	mov	r10,0
80002548:	f1 da d0 84 	bfins	r8,r10,0x4,0x4
8000254c:	8f c8       	st.w	r7[0x30],r8
8000254e:	c1 28       	rjmp	80002572 <spi_master_setup_device+0xee>
		break;

	case 1:
		spi->CSR1.bits  = len - 8;
80002550:	6e d8       	ld.w	r8,r7[0x34]
80002552:	30 0a       	mov	r10,0
80002554:	f1 da d0 84 	bfins	r8,r10,0x4,0x4
80002558:	8f d8       	st.w	r7[0x34],r8
8000255a:	c0 c8       	rjmp	80002572 <spi_master_setup_device+0xee>
		break;

	case 2:
		spi->CSR2.bits  = len - 8;
8000255c:	6e e8       	ld.w	r8,r7[0x38]
8000255e:	30 0a       	mov	r10,0
80002560:	f1 da d0 84 	bfins	r8,r10,0x4,0x4
80002564:	8f e8       	st.w	r7[0x38],r8
80002566:	c0 68       	rjmp	80002572 <spi_master_setup_device+0xee>
		break;

	case 3:
		spi->CSR3.bits  = len - 8;
80002568:	6e f8       	ld.w	r8,r7[0x3c]
8000256a:	30 0a       	mov	r10,0
8000256c:	f1 da d0 84 	bfins	r8,r10,0x4,0x4
80002570:	8f f8       	st.w	r7[0x3c],r8
 * \return Frequency of the bus attached to the specified peripheral, in Hz.
 */
static inline uint32_t sysclk_get_peripheral_bus_hz(const volatile void *module)
{
	/* Fallthroughs intended for modules sharing the same peripheral bus. */
	switch ((uintptr_t)module) {
80002572:	fe 57 10 00 	cp.w	r7,-61440
80002576:	e0 80 00 87 	breq	80002684 <spi_master_setup_device+0x200>
8000257a:	e0 8b 00 41 	brhi	800025fc <spi_master_setup_device+0x178>
8000257e:	fe 47 00 00 	cp.w	r7,-131072
80002582:	e0 80 00 86 	breq	8000268e <spi_master_setup_device+0x20a>
80002586:	e0 8b 00 1c 	brhi	800025be <spi_master_setup_device+0x13a>
8000258a:	fc 57 18 00 	cp.w	r7,-190464
8000258e:	e0 80 00 85 	breq	80002698 <spi_master_setup_device+0x214>
80002592:	e0 8b 00 0c 	brhi	800025aa <spi_master_setup_device+0x126>
80002596:	fc 57 10 00 	cp.w	r7,-192512
8000259a:	c7 f0       	breq	80002698 <spi_master_setup_device+0x214>
8000259c:	fc 57 14 00 	cp.w	r7,-191488
800025a0:	c7 c0       	breq	80002698 <spi_master_setup_device+0x214>
800025a2:	fc 57 00 00 	cp.w	r7,-196608
800025a6:	c6 d1       	brne	80002680 <spi_master_setup_device+0x1fc>
800025a8:	c7 88       	rjmp	80002698 <spi_master_setup_device+0x214>
800025aa:	fc 57 20 00 	cp.w	r7,-188416
800025ae:	c7 50       	breq	80002698 <spi_master_setup_device+0x214>
800025b0:	fc 57 24 00 	cp.w	r7,-187392
800025b4:	c7 20       	breq	80002698 <spi_master_setup_device+0x214>
800025b6:	fc 57 1c 00 	cp.w	r7,-189440
800025ba:	c6 31       	brne	80002680 <spi_master_setup_device+0x1fc>
800025bc:	c6 e8       	rjmp	80002698 <spi_master_setup_device+0x214>
800025be:	fe 47 30 00 	cp.w	r7,-118784
800025c2:	c6 60       	breq	8000268e <spi_master_setup_device+0x20a>
800025c4:	e0 8b 00 0c 	brhi	800025dc <spi_master_setup_device+0x158>
800025c8:	fe 47 20 00 	cp.w	r7,-122880
800025cc:	c6 10       	breq	8000268e <spi_master_setup_device+0x20a>
800025ce:	fe 47 24 00 	cp.w	r7,-121856
800025d2:	c5 e0       	breq	8000268e <spi_master_setup_device+0x20a>
800025d4:	fe 47 10 00 	cp.w	r7,-126976
800025d8:	c5 41       	brne	80002680 <spi_master_setup_device+0x1fc>
800025da:	c5 a8       	rjmp	8000268e <spi_master_setup_device+0x20a>
800025dc:	fe 57 04 00 	cp.w	r7,-64512
800025e0:	c5 20       	breq	80002684 <spi_master_setup_device+0x200>
800025e2:	e0 8b 00 06 	brhi	800025ee <spi_master_setup_device+0x16a>
800025e6:	fe 57 00 00 	cp.w	r7,-65536
800025ea:	c4 b1       	brne	80002680 <spi_master_setup_device+0x1fc>
800025ec:	c4 c8       	rjmp	80002684 <spi_master_setup_device+0x200>
800025ee:	fe 57 08 00 	cp.w	r7,-63488
800025f2:	c4 90       	breq	80002684 <spi_master_setup_device+0x200>
800025f4:	fe 57 0c 00 	cp.w	r7,-62464
800025f8:	c4 41       	brne	80002680 <spi_master_setup_device+0x1fc>
800025fa:	c4 58       	rjmp	80002684 <spi_master_setup_device+0x200>
800025fc:	fe 57 40 00 	cp.w	r7,-49152
80002600:	c4 20       	breq	80002684 <spi_master_setup_device+0x200>
80002602:	e0 8b 00 21 	brhi	80002644 <spi_master_setup_device+0x1c0>
80002606:	fe 57 28 00 	cp.w	r7,-55296
8000260a:	c3 d0       	breq	80002684 <spi_master_setup_device+0x200>
8000260c:	e0 8b 00 0c 	brhi	80002624 <spi_master_setup_device+0x1a0>
80002610:	fe 57 18 00 	cp.w	r7,-59392
80002614:	c3 80       	breq	80002684 <spi_master_setup_device+0x200>
80002616:	fe 57 20 00 	cp.w	r7,-57344
8000261a:	c3 50       	breq	80002684 <spi_master_setup_device+0x200>
8000261c:	fe 57 14 00 	cp.w	r7,-60416
80002620:	c3 01       	brne	80002680 <spi_master_setup_device+0x1fc>
80002622:	c3 18       	rjmp	80002684 <spi_master_setup_device+0x200>
80002624:	fe 57 30 00 	cp.w	r7,-53248
80002628:	c2 e0       	breq	80002684 <spi_master_setup_device+0x200>
8000262a:	e0 8b 00 06 	brhi	80002636 <spi_master_setup_device+0x1b2>
8000262e:	fe 57 2c 00 	cp.w	r7,-54272
80002632:	c2 71       	brne	80002680 <spi_master_setup_device+0x1fc>
80002634:	c2 88       	rjmp	80002684 <spi_master_setup_device+0x200>
80002636:	fe 57 38 00 	cp.w	r7,-51200
8000263a:	c2 50       	breq	80002684 <spi_master_setup_device+0x200>
8000263c:	fe 57 3c 00 	cp.w	r7,-50176
80002640:	c2 01       	brne	80002680 <spi_master_setup_device+0x1fc>
80002642:	c2 18       	rjmp	80002684 <spi_master_setup_device+0x200>
80002644:	fe 57 50 00 	cp.w	r7,-45056
80002648:	c1 e0       	breq	80002684 <spi_master_setup_device+0x200>
8000264a:	e0 8b 00 0c 	brhi	80002662 <spi_master_setup_device+0x1de>
8000264e:	fe 57 48 00 	cp.w	r7,-47104
80002652:	c1 90       	breq	80002684 <spi_master_setup_device+0x200>
80002654:	fe 57 4c 00 	cp.w	r7,-46080
80002658:	c1 60       	breq	80002684 <spi_master_setup_device+0x200>
8000265a:	fe 57 44 00 	cp.w	r7,-48128
8000265e:	c1 11       	brne	80002680 <spi_master_setup_device+0x1fc>
80002660:	c1 28       	rjmp	80002684 <spi_master_setup_device+0x200>
80002662:	fe 57 60 00 	cp.w	r7,-40960
80002666:	c0 f0       	breq	80002684 <spi_master_setup_device+0x200>
80002668:	e0 8b 00 06 	brhi	80002674 <spi_master_setup_device+0x1f0>
8000266c:	fe 57 5c 00 	cp.w	r7,-41984
80002670:	c0 81       	brne	80002680 <spi_master_setup_device+0x1fc>
80002672:	c0 98       	rjmp	80002684 <spi_master_setup_device+0x200>
80002674:	fe 57 68 00 	cp.w	r7,-38912
80002678:	c0 60       	breq	80002684 <spi_master_setup_device+0x200>
8000267a:	fe 57 70 00 	cp.w	r7,-36864
8000267e:	c0 30       	breq	80002684 <spi_master_setup_device+0x200>
80002680:	30 0b       	mov	r11,0
80002682:	c0 f8       	rjmp	800026a0 <spi_master_setup_device+0x21c>
 *
 * \return Frequency of the Peripheral Bus A clock, in Hz.
 */
static inline uint32_t sysclk_get_pba_hz(void)
{
	return sysclk_get_main_hz() >> CONFIG_SYSCLK_PBA_DIV;
80002684:	e0 6b 36 00 	mov	r11,13824
80002688:	ea 1b 01 6e 	orh	r11,0x16e
8000268c:	c0 a8       	rjmp	800026a0 <spi_master_setup_device+0x21c>
 *
 * \return Frequency of the Peripheral Bus B clock, in Hz.
 */
static inline uint32_t sysclk_get_pbb_hz(void)
{
	return sysclk_get_main_hz() >> CONFIG_SYSCLK_PBB_DIV;
8000268e:	e0 6b 36 00 	mov	r11,13824
80002692:	ea 1b 01 6e 	orh	r11,0x16e
80002696:	c0 58       	rjmp	800026a0 <spi_master_setup_device+0x21c>
 *
 * \return Frequency of the Peripheral Bus C clock, in Hz.
 */
static inline uint32_t sysclk_get_pbc_hz(void)
{
	return sysclk_get_main_hz() >> CONFIG_SYSCLK_PBC_DIV;
80002698:	e0 6b 36 00 	mov	r11,13824
8000269c:	ea 1b 01 6e 	orh	r11,0x16e
	spi_set_chipselect_delay_bct(spi,device->id,CONFIG_SPI_MASTER_DELAY_BCT);
	spi_set_chipselect_delay_bs(spi,device->id,CONFIG_SPI_MASTER_DELAY_BS);
	spi_set_bits_per_transfer(spi,device->id,
			CONFIG_SPI_MASTER_BITS_PER_TRANSFER);
	spi_set_baudrate_register(spi,device->id,
			getBaudDiv(baud_rate, sysclk_get_peripheral_bus_hz(spi)));
800026a0:	12 9c       	mov	r12,r9
800026a2:	f0 1f 00 54 	mcall	800027f0 <spi_master_setup_device+0x36c>
{
	spi_set_chipselect_delay_bct(spi,device->id,CONFIG_SPI_MASTER_DELAY_BCT);
	spi_set_chipselect_delay_bs(spi,device->id,CONFIG_SPI_MASTER_DELAY_BS);
	spi_set_bits_per_transfer(spi,device->id,
			CONFIG_SPI_MASTER_BITS_PER_TRANSFER);
	spi_set_baudrate_register(spi,device->id,
800026a6:	5c 5c       	castu.b	r12
 */
static inline void spi_set_baudrate_register(volatile avr32_spi_t *spi,
		uint8_t chip_select,
		uint8_t scbr)
{
	switch (chip_select) {
800026a8:	0d 88       	ld.ub	r8,r6[0x0]
800026aa:	30 19       	mov	r9,1
800026ac:	f2 08 18 00 	cp.b	r8,r9
800026b0:	c1 00       	breq	800026d0 <spi_master_setup_device+0x24c>
800026b2:	c0 a3       	brcs	800026c6 <spi_master_setup_device+0x242>
800026b4:	30 29       	mov	r9,2
800026b6:	f2 08 18 00 	cp.b	r8,r9
800026ba:	c1 00       	breq	800026da <spi_master_setup_device+0x256>
800026bc:	30 39       	mov	r9,3
800026be:	f2 08 18 00 	cp.b	r8,r9
800026c2:	c1 51       	brne	800026ec <spi_master_setup_device+0x268>
800026c4:	c1 08       	rjmp	800026e4 <spi_master_setup_device+0x260>
	case 0:
		spi->CSR0.scbr = scbr;
800026c6:	6e c8       	ld.w	r8,r7[0x30]
800026c8:	f1 dc d1 08 	bfins	r8,r12,0x8,0x8
800026cc:	8f c8       	st.w	r7[0x30],r8
800026ce:	c0 f8       	rjmp	800026ec <spi_master_setup_device+0x268>
		break;

	case 1:
		spi->CSR1.scbr  = scbr;
800026d0:	6e d8       	ld.w	r8,r7[0x34]
800026d2:	f1 dc d1 08 	bfins	r8,r12,0x8,0x8
800026d6:	8f d8       	st.w	r7[0x34],r8
800026d8:	c0 a8       	rjmp	800026ec <spi_master_setup_device+0x268>
		break;

	case 2:
		spi->CSR2.scbr  = scbr;
800026da:	6e e8       	ld.w	r8,r7[0x38]
800026dc:	f1 dc d1 08 	bfins	r8,r12,0x8,0x8
800026e0:	8f e8       	st.w	r7[0x38],r8
800026e2:	c0 58       	rjmp	800026ec <spi_master_setup_device+0x268>
		break;

	case 3:
		spi->CSR3.scbr  = scbr;
800026e4:	6e f8       	ld.w	r8,r7[0x3c]
800026e6:	f1 dc d1 08 	bfins	r8,r12,0x8,0x8
800026ea:	8f f8       	st.w	r7[0x3c],r8
 * \param chip_select Chip Select.
 */
static inline void spi_enable_active_mode(volatile avr32_spi_t *spi,
		uint8_t chip_select)
{
	switch (chip_select) {
800026ec:	0d 88       	ld.ub	r8,r6[0x0]
800026ee:	30 19       	mov	r9,1
800026f0:	f2 08 18 00 	cp.b	r8,r9
800026f4:	c1 10       	breq	80002716 <spi_master_setup_device+0x292>
800026f6:	c0 a3       	brcs	8000270a <spi_master_setup_device+0x286>
800026f8:	30 29       	mov	r9,2
800026fa:	f2 08 18 00 	cp.b	r8,r9
800026fe:	c1 20       	breq	80002722 <spi_master_setup_device+0x29e>
80002700:	30 39       	mov	r9,3
80002702:	f2 08 18 00 	cp.b	r8,r9
80002706:	c1 91       	brne	80002738 <spi_master_setup_device+0x2b4>
80002708:	c1 38       	rjmp	8000272e <spi_master_setup_device+0x2aa>
	case 0:
		spi->CSR0.csaat = 1;
8000270a:	6e c8       	ld.w	r8,r7[0x30]
8000270c:	30 19       	mov	r9,1
8000270e:	f1 d9 d0 61 	bfins	r8,r9,0x3,0x1
80002712:	8f c8       	st.w	r7[0x30],r8
80002714:	c1 28       	rjmp	80002738 <spi_master_setup_device+0x2b4>
		break;

	case 1:
		spi->CSR1.csaat  = 1;
80002716:	6e d8       	ld.w	r8,r7[0x34]
80002718:	30 19       	mov	r9,1
8000271a:	f1 d9 d0 61 	bfins	r8,r9,0x3,0x1
8000271e:	8f d8       	st.w	r7[0x34],r8
80002720:	c0 c8       	rjmp	80002738 <spi_master_setup_device+0x2b4>
		break;

	case 2:
		spi->CSR2.csaat  = 1;
80002722:	6e e8       	ld.w	r8,r7[0x38]
80002724:	30 19       	mov	r9,1
80002726:	f1 d9 d0 61 	bfins	r8,r9,0x3,0x1
8000272a:	8f e8       	st.w	r7[0x38],r8
8000272c:	c0 68       	rjmp	80002738 <spi_master_setup_device+0x2b4>
		break;

	case 3:
		spi->CSR3.csaat  = 1;
8000272e:	6e f8       	ld.w	r8,r7[0x3c]
80002730:	30 19       	mov	r9,1
80002732:	f1 d9 d0 61 	bfins	r8,r9,0x3,0x1
80002736:	8f f8       	st.w	r7[0x3c],r8
			getBaudDiv(baud_rate, sysclk_get_peripheral_bus_hz(spi)));
	spi_enable_active_mode(spi,device->id);
	spi_set_mode(spi,device->id,flags);
80002738:	0a 99       	mov	r9,r5
 * \param flags       SPI Mode.
 */
static inline void spi_set_mode(volatile avr32_spi_t *spi, uint8_t chip_select,
		uint8_t flags)
{
	switch (chip_select) {
8000273a:	0d 88       	ld.ub	r8,r6[0x0]
8000273c:	30 1a       	mov	r10,1
8000273e:	f4 08 18 00 	cp.b	r8,r10
80002742:	c1 80       	breq	80002772 <spi_master_setup_device+0x2ee>
80002744:	c0 a3       	brcs	80002758 <spi_master_setup_device+0x2d4>
80002746:	30 2a       	mov	r10,2
80002748:	f4 08 18 00 	cp.b	r8,r10
8000274c:	c2 00       	breq	8000278c <spi_master_setup_device+0x308>
8000274e:	30 3a       	mov	r10,3
80002750:	f4 08 18 00 	cp.b	r8,r10
80002754:	c3 51       	brne	800027be <spi_master_setup_device+0x33a>
80002756:	c2 88       	rjmp	800027a6 <spi_master_setup_device+0x322>
	case 0:
		spi->CSR0.cpol = flags >> 1;
80002758:	eb d5 c0 21 	bfextu	r5,r5,0x1,0x1
8000275c:	6e c8       	ld.w	r8,r7[0x30]
8000275e:	f1 d5 d0 01 	bfins	r8,r5,0x0,0x1
80002762:	8f c8       	st.w	r7[0x30],r8
		spi->CSR0.ncpha = (flags & 0x1) ^ 0x1;
80002764:	ec 19 00 01 	eorl	r9,0x1
80002768:	6e c8       	ld.w	r8,r7[0x30]
8000276a:	f1 d9 d0 21 	bfins	r8,r9,0x1,0x1
8000276e:	8f c8       	st.w	r7[0x30],r8
80002770:	c2 78       	rjmp	800027be <spi_master_setup_device+0x33a>
		break;

	case 1:
		spi->CSR1.cpol  = flags >> 1;
80002772:	eb d5 c0 21 	bfextu	r5,r5,0x1,0x1
80002776:	6e d8       	ld.w	r8,r7[0x34]
80002778:	f1 d5 d0 01 	bfins	r8,r5,0x0,0x1
8000277c:	8f d8       	st.w	r7[0x34],r8
		spi->CSR1.ncpha = (flags & 0x1) ^ 0x1;
8000277e:	ec 19 00 01 	eorl	r9,0x1
80002782:	6e d8       	ld.w	r8,r7[0x34]
80002784:	f1 d9 d0 21 	bfins	r8,r9,0x1,0x1
80002788:	8f d8       	st.w	r7[0x34],r8
8000278a:	c1 a8       	rjmp	800027be <spi_master_setup_device+0x33a>
		break;

	case 2:
		spi->CSR2.cpol  = flags >> 1;
8000278c:	eb d5 c0 21 	bfextu	r5,r5,0x1,0x1
80002790:	6e e8       	ld.w	r8,r7[0x38]
80002792:	f1 d5 d0 01 	bfins	r8,r5,0x0,0x1
80002796:	8f e8       	st.w	r7[0x38],r8
		spi->CSR2.ncpha = (flags & 0x1) ^ 0x1;
80002798:	ec 19 00 01 	eorl	r9,0x1
8000279c:	6e e8       	ld.w	r8,r7[0x38]
8000279e:	f1 d9 d0 21 	bfins	r8,r9,0x1,0x1
800027a2:	8f e8       	st.w	r7[0x38],r8
800027a4:	c0 d8       	rjmp	800027be <spi_master_setup_device+0x33a>
		break;

	case 3:
		spi->CSR3.cpol  = flags >> 1;
800027a6:	eb d5 c0 21 	bfextu	r5,r5,0x1,0x1
800027aa:	6e f8       	ld.w	r8,r7[0x3c]
800027ac:	f1 d5 d0 01 	bfins	r8,r5,0x0,0x1
800027b0:	8f f8       	st.w	r7[0x3c],r8
		spi->CSR3.ncpha = (flags & 0x1) ^ 0x1;
800027b2:	ec 19 00 01 	eorl	r9,0x1
800027b6:	6e f8       	ld.w	r8,r7[0x3c]
800027b8:	f1 d9 d0 21 	bfins	r8,r9,0x1,0x1
800027bc:	8f f8       	st.w	r7[0x3c],r8

#ifdef FREERTOS_USED
	if (!xSPIMutex) {
800027be:	48 e8       	lddpc	r8,800027f4 <spi_master_setup_device+0x370>
800027c0:	70 08       	ld.w	r8,r8[0x0]
800027c2:	58 08       	cp.w	r8,0
800027c4:	c1 41       	brne	800027ec <spi_master_setup_device+0x368>
		// Create the SPI mutex.
		vSemaphoreCreateBinary(xSPIMutex);
800027c6:	30 0a       	mov	r10,0
800027c8:	14 9b       	mov	r11,r10
800027ca:	30 1c       	mov	r12,1
800027cc:	f0 1f 00 0b 	mcall	800027f8 <spi_master_setup_device+0x374>
800027d0:	48 98       	lddpc	r8,800027f4 <spi_master_setup_device+0x370>
800027d2:	91 0c       	st.w	r8[0x0],r12
800027d4:	58 0c       	cp.w	r12,0
800027d6:	c0 a0       	breq	800027ea <spi_master_setup_device+0x366>
800027d8:	30 09       	mov	r9,0
800027da:	12 9a       	mov	r10,r9
800027dc:	12 9b       	mov	r11,r9
800027de:	f0 1f 00 08 	mcall	800027fc <spi_master_setup_device+0x378>
		if (!xSPIMutex) {
800027e2:	48 58       	lddpc	r8,800027f4 <spi_master_setup_device+0x370>
800027e4:	70 08       	ld.w	r8,r8[0x0]
800027e6:	58 08       	cp.w	r8,0
800027e8:	c0 21       	brne	800027ec <spi_master_setup_device+0x368>
800027ea:	c0 08       	rjmp	800027ea <spi_master_setup_device+0x366>
800027ec:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
800027f0:	80 00       	ld.sh	r0,r0[0x0]
800027f2:	20 04       	sub	r4,0
800027f4:	00 00       	add	r0,r0
800027f6:	cf 48       	rjmp	800029de <ecu_can_send_tractive_system_active+0x2>
800027f8:	80 00       	ld.sh	r0,r0[0x0]
800027fa:	30 04       	mov	r4,0
800027fc:	80 00       	ld.sh	r0,r0[0x0]
800027fe:	2e 88       	sub	r8,-24

80002800 <ecu_can_send_launch_stop>:
	mob_tx_dash.dlc,
	CAN_DATA_FRAME,
	mob_tx_dash.can_msg);
}

void ecu_can_send_launch_stop(void) {
80002800:	eb cd 40 c0 	pushm	r6-r7,lr
	mob_tx_dash.can_msg->data.u64	= 0x0LL;
80002804:	48 db       	lddpc	r11,80002838 <ecu_can_send_launch_stop+0x38>
80002806:	76 18       	ld.w	r8,r11[0x4]
80002808:	30 06       	mov	r6,0
8000280a:	30 07       	mov	r7,0
8000280c:	f0 e7 00 08 	st.d	r8[8],r6
	mob_tx_dash.can_msg->data.u8[0]	= 255;
80002810:	76 18       	ld.w	r8,r11[0x4]
80002812:	3f f9       	mov	r9,-1
80002814:	f1 69 00 08 	st.b	r8[8],r9
	
	mob_tx_dash.can_msg->id = CANR_FCN_PRI_ID | CANR_GRP_ECU_ID | CANR_MODULE_ID1_ID;
80002818:	76 18       	ld.w	r8,r11[0x4]
8000281a:	e0 69 02 31 	mov	r9,561
8000281e:	91 09       	st.w	r8[0x0],r9
	mob_tx_dash.dlc = 1;
80002820:	30 18       	mov	r8,1
80002822:	f7 68 00 08 	st.b	r11[8],r8
	
	can_tx(CAN_BUS_0,
80002826:	76 18       	ld.w	r8,r11[0x4]
80002828:	30 09       	mov	r9,0
8000282a:	30 1a       	mov	r10,1
8000282c:	17 8b       	ld.ub	r11,r11[0x0]
8000282e:	12 9c       	mov	r12,r9
80002830:	f0 1f 00 03 	mcall	8000283c <ecu_can_send_launch_stop+0x3c>
	mob_tx_dash.handle,
	mob_tx_dash.dlc,
	CAN_DATA_FRAME,
	mob_tx_dash.can_msg);
}
80002834:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80002838:	00 00       	add	r0,r0
8000283a:	00 a0       	st.w	r0++,r0
8000283c:	80 00       	ld.sh	r0,r0[0x0]
8000283e:	4a 2c       	lddpc	r12,800028c4 <ecu_can_send_alive+0x4>

80002840 <ecu_can_send_launch_ready>:
	mob_tx_dash.dlc,
	CAN_DATA_FRAME,
	mob_tx_dash.can_msg);
}

void ecu_can_send_launch_ready(void) {
80002840:	eb cd 40 c0 	pushm	r6-r7,lr
	mob_tx_dash.can_msg->data.u64	= 0x0LL;
80002844:	48 db       	lddpc	r11,80002878 <ecu_can_send_launch_ready+0x38>
80002846:	76 18       	ld.w	r8,r11[0x4]
80002848:	30 06       	mov	r6,0
8000284a:	30 07       	mov	r7,0
8000284c:	f0 e7 00 08 	st.d	r8[8],r6
	mob_tx_dash.can_msg->data.u8[0]	= 0x2;
80002850:	76 18       	ld.w	r8,r11[0x4]
80002852:	30 29       	mov	r9,2
80002854:	f1 69 00 08 	st.b	r8[8],r9
	
	mob_tx_dash.can_msg->id = CANR_FCN_PRI_ID | CANR_GRP_ECU_ID | CANR_MODULE_ID1_ID;
80002858:	76 18       	ld.w	r8,r11[0x4]
8000285a:	e0 69 02 31 	mov	r9,561
8000285e:	91 09       	st.w	r8[0x0],r9
	mob_tx_dash.dlc = 1;
80002860:	30 18       	mov	r8,1
80002862:	f7 68 00 08 	st.b	r11[8],r8
	
	can_tx(CAN_BUS_0,
80002866:	76 18       	ld.w	r8,r11[0x4]
80002868:	30 09       	mov	r9,0
8000286a:	30 1a       	mov	r10,1
8000286c:	17 8b       	ld.ub	r11,r11[0x0]
8000286e:	12 9c       	mov	r12,r9
80002870:	f0 1f 00 03 	mcall	8000287c <ecu_can_send_launch_ready+0x3c>
	mob_tx_dash.handle,
	mob_tx_dash.dlc,
	CAN_DATA_FRAME,
	mob_tx_dash.can_msg);
}
80002874:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80002878:	00 00       	add	r0,r0
8000287a:	00 a0       	st.w	r0++,r0
8000287c:	80 00       	ld.sh	r0,r0[0x0]
8000287e:	4a 2c       	lddpc	r12,80002904 <ecu_can_send_alive+0x44>

80002880 <ecu_can_confirm_activate_launch>:
	mob_tx_dash.dlc,
	CAN_DATA_FRAME,
	mob_tx_dash.can_msg);
}

void ecu_can_confirm_activate_launch(void) {
80002880:	eb cd 40 c0 	pushm	r6-r7,lr
	mob_tx_dash.can_msg->data.u64	= 0x0LL;
80002884:	48 db       	lddpc	r11,800028b8 <ecu_can_confirm_activate_launch+0x38>
80002886:	76 18       	ld.w	r8,r11[0x4]
80002888:	30 06       	mov	r6,0
8000288a:	30 07       	mov	r7,0
8000288c:	f0 e7 00 08 	st.d	r8[8],r6
	mob_tx_dash.can_msg->data.u8[0]	= 0x1;
80002890:	76 19       	ld.w	r9,r11[0x4]
80002892:	30 18       	mov	r8,1
80002894:	f3 68 00 08 	st.b	r9[8],r8
	
	mob_tx_dash.can_msg->id = CANR_FCN_PRI_ID | CANR_GRP_ECU_ID | CANR_MODULE_ID1_ID;
80002898:	76 19       	ld.w	r9,r11[0x4]
8000289a:	e0 6a 02 31 	mov	r10,561
8000289e:	93 0a       	st.w	r9[0x0],r10
	mob_tx_dash.dlc = 1;
800028a0:	f7 68 00 08 	st.b	r11[8],r8
	
	can_tx(CAN_BUS_0,
800028a4:	76 18       	ld.w	r8,r11[0x4]
800028a6:	30 09       	mov	r9,0
800028a8:	30 1a       	mov	r10,1
800028aa:	17 8b       	ld.ub	r11,r11[0x0]
800028ac:	12 9c       	mov	r12,r9
800028ae:	f0 1f 00 04 	mcall	800028bc <ecu_can_confirm_activate_launch+0x3c>
	mob_tx_dash.handle,
	mob_tx_dash.dlc,
	CAN_DATA_FRAME,
	mob_tx_dash.can_msg);
}
800028b2:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
800028b6:	00 00       	add	r0,r0
800028b8:	00 00       	add	r0,r0
800028ba:	00 a0       	st.w	r0++,r0
800028bc:	80 00       	ld.sh	r0,r0[0x0]
800028be:	4a 2c       	lddpc	r12,80002944 <ecu_can_send_drive_disabled+0x24>

800028c0 <ecu_can_send_alive>:
	mob_tx_dash.dlc,
	CAN_DATA_FRAME,
	mob_tx_dash.can_msg);
}

void ecu_can_send_alive(uint8_t error) {
800028c0:	d4 01       	pushm	lr
	mob_tx_dash.can_msg->data.u64	 = 0x0LL;
800028c2:	49 68       	lddpc	r8,80002918 <ecu_can_send_alive+0x58>
800028c4:	70 19       	ld.w	r9,r8[0x4]
800028c6:	30 0a       	mov	r10,0
800028c8:	30 0b       	mov	r11,0
800028ca:	f2 eb 00 08 	st.d	r9[8],r10
	mob_tx_dash.can_msg->data.u8[0]  = CANR_CMD_ALIVE;
800028ce:	70 19       	ld.w	r9,r8[0x4]
800028d0:	30 9a       	mov	r10,9
800028d2:	f3 6a 00 08 	st.b	r9[8],r10
	mob_tx_dash.can_msg->data.u8[1]  = DASH_ALIVE_ECU;
800028d6:	70 18       	ld.w	r8,r8[0x4]
800028d8:	30 09       	mov	r9,0
800028da:	f1 69 00 09 	st.b	r8[9],r9
	if (error == 0) {
800028de:	58 0c       	cp.w	r12,0
800028e0:	c0 71       	brne	800028ee <ecu_can_send_alive+0x2e>
		mob_tx_dash.can_msg->data.u8[2]  = CANR_ALIVE_STATE_OPERATIVE;
800028e2:	48 e8       	lddpc	r8,80002918 <ecu_can_send_alive+0x58>
800028e4:	70 18       	ld.w	r8,r8[0x4]
800028e6:	30 19       	mov	r9,1
800028e8:	f1 69 00 0a 	st.b	r8[10],r9
800028ec:	c0 68       	rjmp	800028f8 <ecu_can_send_alive+0x38>
		} else {
		mob_tx_dash.can_msg->data.u8[2]  = CANR_ALIVE_STATE_ERROR;
800028ee:	48 b8       	lddpc	r8,80002918 <ecu_can_send_alive+0x58>
800028f0:	70 18       	ld.w	r8,r8[0x4]
800028f2:	30 09       	mov	r9,0
800028f4:	f1 69 00 0a 	st.b	r8[10],r9
	}
	
	mob_tx_dash.can_msg->id = CANR_FCN_DATA_ID | CANR_GRP_DASH_ID | CANR_MODULE_ID7_ID;
800028f8:	48 8b       	lddpc	r11,80002918 <ecu_can_send_alive+0x58>
800028fa:	76 18       	ld.w	r8,r11[0x4]
800028fc:	e0 69 06 67 	mov	r9,1639
80002900:	91 09       	st.w	r8[0x0],r9
	mob_tx_dash.dlc = 3;
80002902:	30 38       	mov	r8,3
80002904:	f7 68 00 08 	st.b	r11[8],r8
	
	can_tx(CAN_BUS_0,
80002908:	76 18       	ld.w	r8,r11[0x4]
8000290a:	30 09       	mov	r9,0
8000290c:	30 3a       	mov	r10,3
8000290e:	17 8b       	ld.ub	r11,r11[0x0]
80002910:	12 9c       	mov	r12,r9
80002912:	f0 1f 00 03 	mcall	8000291c <ecu_can_send_alive+0x5c>
	mob_tx_dash.handle,
	mob_tx_dash.dlc,
	CAN_DATA_FRAME,
	mob_tx_dash.can_msg);
}
80002916:	d8 02       	popm	pc
80002918:	00 00       	add	r0,r0
8000291a:	00 a0       	st.w	r0++,r0
8000291c:	80 00       	ld.sh	r0,r0[0x0]
8000291e:	4a 2c       	lddpc	r12,800029a4 <ecu_can_send_play_rtds+0x4>

80002920 <ecu_can_send_drive_disabled>:
	mob_tx_dash.dlc,
	CAN_DATA_FRAME,
	mob_tx_dash.can_msg);
}

void ecu_can_send_drive_disabled(void) {
80002920:	eb cd 40 c0 	pushm	r6-r7,lr
	mob_tx_dash.can_msg->data.u64	 = 0x0LL;
80002924:	48 db       	lddpc	r11,80002958 <ecu_can_send_drive_disabled+0x38>
80002926:	76 18       	ld.w	r8,r11[0x4]
80002928:	30 06       	mov	r6,0
8000292a:	30 07       	mov	r7,0
8000292c:	f0 e7 00 08 	st.d	r8[8],r6
	mob_tx_dash.can_msg->data.u16[0]  = 0x4;
80002930:	76 18       	ld.w	r8,r11[0x4]
80002932:	30 49       	mov	r9,4
80002934:	b0 49       	st.h	r8[0x8],r9
	
	mob_tx_dash.can_msg->id = CANR_FCN_PRI_ID | CANR_GRP_ECU_ID | CANR_MODULE_ID0_ID;
80002936:	76 18       	ld.w	r8,r11[0x4]
80002938:	e0 69 02 30 	mov	r9,560
8000293c:	91 09       	st.w	r8[0x0],r9
	mob_tx_dash.dlc = 2;
8000293e:	30 28       	mov	r8,2
80002940:	f7 68 00 08 	st.b	r11[8],r8
	
	can_tx(CAN_BUS_0,
80002944:	76 18       	ld.w	r8,r11[0x4]
80002946:	30 09       	mov	r9,0
80002948:	30 2a       	mov	r10,2
8000294a:	17 8b       	ld.ub	r11,r11[0x0]
8000294c:	12 9c       	mov	r12,r9
8000294e:	f0 1f 00 04 	mcall	8000295c <ecu_can_send_drive_disabled+0x3c>
	mob_tx_dash.handle,
	mob_tx_dash.dlc,
	CAN_DATA_FRAME,
	mob_tx_dash.can_msg);
}
80002952:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80002956:	00 00       	add	r0,r0
80002958:	00 00       	add	r0,r0
8000295a:	00 a0       	st.w	r0++,r0
8000295c:	80 00       	ld.sh	r0,r0[0x0]
8000295e:	4a 2c       	lddpc	r12,800029e4 <ecu_can_send_tractive_system_active+0x8>

80002960 <ecu_can_send_ready_to_drive>:
	mob_tx_dash.dlc,
	CAN_DATA_FRAME,
	mob_tx_dash.can_msg);
}

void ecu_can_send_ready_to_drive(void) {
80002960:	eb cd 40 c0 	pushm	r6-r7,lr
	mob_tx_dash.can_msg->data.u64	 = 0x0LL;
80002964:	48 db       	lddpc	r11,80002998 <ecu_can_send_ready_to_drive+0x38>
80002966:	76 18       	ld.w	r8,r11[0x4]
80002968:	30 06       	mov	r6,0
8000296a:	30 07       	mov	r7,0
8000296c:	f0 e7 00 08 	st.d	r8[8],r6
	mob_tx_dash.can_msg->data.u16[0]  = 0x3;
80002970:	76 18       	ld.w	r8,r11[0x4]
80002972:	30 39       	mov	r9,3
80002974:	b0 49       	st.h	r8[0x8],r9
	
	mob_tx_dash.can_msg->id = CANR_FCN_PRI_ID | CANR_GRP_ECU_ID | CANR_MODULE_ID0_ID;
80002976:	76 18       	ld.w	r8,r11[0x4]
80002978:	e0 69 02 30 	mov	r9,560
8000297c:	91 09       	st.w	r8[0x0],r9
	mob_tx_dash.dlc = 2;
8000297e:	30 28       	mov	r8,2
80002980:	f7 68 00 08 	st.b	r11[8],r8
	
	can_tx(CAN_BUS_0,
80002984:	76 18       	ld.w	r8,r11[0x4]
80002986:	30 09       	mov	r9,0
80002988:	30 2a       	mov	r10,2
8000298a:	17 8b       	ld.ub	r11,r11[0x0]
8000298c:	12 9c       	mov	r12,r9
8000298e:	f0 1f 00 04 	mcall	8000299c <ecu_can_send_ready_to_drive+0x3c>
	mob_tx_dash.handle,
	mob_tx_dash.dlc,
	CAN_DATA_FRAME,
	mob_tx_dash.can_msg);
}
80002992:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80002996:	00 00       	add	r0,r0
80002998:	00 00       	add	r0,r0
8000299a:	00 a0       	st.w	r0++,r0
8000299c:	80 00       	ld.sh	r0,r0[0x0]
8000299e:	4a 2c       	lddpc	r12,80002a24 <ecu_can_send_slow_data+0x8>

800029a0 <ecu_can_send_play_rtds>:
	mob_tx_dash.dlc,
	CAN_DATA_FRAME,
	mob_tx_dash.can_msg);
}

void ecu_can_send_play_rtds(void) {
800029a0:	eb cd 40 c0 	pushm	r6-r7,lr
	mob_tx_dash.can_msg->data.u64	 = 0x0LL;
800029a4:	48 cb       	lddpc	r11,800029d4 <ecu_can_send_play_rtds+0x34>
800029a6:	76 18       	ld.w	r8,r11[0x4]
800029a8:	30 06       	mov	r6,0
800029aa:	30 07       	mov	r7,0
800029ac:	f0 e7 00 08 	st.d	r8[8],r6
	mob_tx_dash.can_msg->data.u16[0]  = 0x2;
800029b0:	76 19       	ld.w	r9,r11[0x4]
800029b2:	30 28       	mov	r8,2
800029b4:	b2 48       	st.h	r9[0x8],r8
	
	mob_tx_dash.can_msg->id = CANR_FCN_PRI_ID | CANR_GRP_ECU_ID | CANR_MODULE_ID0_ID;
800029b6:	76 19       	ld.w	r9,r11[0x4]
800029b8:	e0 6a 02 30 	mov	r10,560
800029bc:	93 0a       	st.w	r9[0x0],r10
	mob_tx_dash.dlc = 2;
800029be:	f7 68 00 08 	st.b	r11[8],r8
	
	can_tx(CAN_BUS_0,
800029c2:	76 18       	ld.w	r8,r11[0x4]
800029c4:	30 09       	mov	r9,0
800029c6:	30 2a       	mov	r10,2
800029c8:	17 8b       	ld.ub	r11,r11[0x0]
800029ca:	12 9c       	mov	r12,r9
800029cc:	f0 1f 00 03 	mcall	800029d8 <ecu_can_send_play_rtds+0x38>
	mob_tx_dash.handle,
	mob_tx_dash.dlc,
	CAN_DATA_FRAME,
	mob_tx_dash.can_msg);
}
800029d0:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
800029d4:	00 00       	add	r0,r0
800029d6:	00 a0       	st.w	r0++,r0
800029d8:	80 00       	ld.sh	r0,r0[0x0]
800029da:	4a 2c       	lddpc	r12,80002a60 <ecu_can_send_fast_data+0x8>

800029dc <ecu_can_send_tractive_system_active>:
	// 	mob_tx_inverter.dlc,
	// 	CAN_DATA_FRAME,
	// 	mob_tx_inverter.can_msg);
}

void ecu_can_send_tractive_system_active(void) {
800029dc:	eb cd 40 c0 	pushm	r6-r7,lr
	mob_tx_dash.can_msg->data.u64	 = 0x0LL;
800029e0:	48 db       	lddpc	r11,80002a14 <ecu_can_send_tractive_system_active+0x38>
800029e2:	76 18       	ld.w	r8,r11[0x4]
800029e4:	30 06       	mov	r6,0
800029e6:	30 07       	mov	r7,0
800029e8:	f0 e7 00 08 	st.d	r8[8],r6
	mob_tx_dash.can_msg->data.u16[0]  = 0x1;
800029ec:	76 18       	ld.w	r8,r11[0x4]
800029ee:	30 19       	mov	r9,1
800029f0:	b0 49       	st.h	r8[0x8],r9
	
	mob_tx_dash.can_msg->id = CANR_FCN_PRI_ID | CANR_GRP_ECU_ID | CANR_MODULE_ID0_ID;
800029f2:	76 18       	ld.w	r8,r11[0x4]
800029f4:	e0 69 02 30 	mov	r9,560
800029f8:	91 09       	st.w	r8[0x0],r9
	mob_tx_dash.dlc = 2;
800029fa:	30 28       	mov	r8,2
800029fc:	f7 68 00 08 	st.b	r11[8],r8
	
	can_tx(CAN_BUS_0,
80002a00:	76 18       	ld.w	r8,r11[0x4]
80002a02:	30 09       	mov	r9,0
80002a04:	30 2a       	mov	r10,2
80002a06:	17 8b       	ld.ub	r11,r11[0x0]
80002a08:	12 9c       	mov	r12,r9
80002a0a:	f0 1f 00 04 	mcall	80002a18 <ecu_can_send_tractive_system_active+0x3c>
	mob_tx_dash.handle,
	mob_tx_dash.dlc,
	CAN_DATA_FRAME,
	mob_tx_dash.can_msg);
}
80002a0e:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80002a12:	00 00       	add	r0,r0
80002a14:	00 00       	add	r0,r0
80002a16:	00 a0       	st.w	r0++,r0
80002a18:	80 00       	ld.sh	r0,r0[0x0]
80002a1a:	4a 2c       	lddpc	r12,80002aa0 <ecu_can_inverter_read_reg+0xc>

80002a1c <ecu_can_send_slow_data>:
	mob_ecu_fast_data.dlc,
	CAN_DATA_FRAME,
	mob_ecu_fast_data.can_msg);
}

void ecu_can_send_slow_data(uint16_t motor_temp, uint16_t inverter_temp, uint8_t max_trq) {
80002a1c:	eb cd 40 c0 	pushm	r6-r7,lr
	mob_ecu_slow_data.can_msg->data.u64	 = 0x0LL;
80002a20:	48 ce       	lddpc	lr,80002a50 <ecu_can_send_slow_data+0x34>
80002a22:	7c 18       	ld.w	r8,lr[0x4]
80002a24:	30 06       	mov	r6,0
80002a26:	30 07       	mov	r7,0
80002a28:	f0 e7 00 08 	st.d	r8[8],r6
	mob_ecu_slow_data.can_msg->data.u16[0] = motor_temp;
80002a2c:	7c 18       	ld.w	r8,lr[0x4]
80002a2e:	b0 4c       	st.h	r8[0x8],r12
	mob_ecu_slow_data.can_msg->data.u16[1] = inverter_temp;
80002a30:	7c 18       	ld.w	r8,lr[0x4]
80002a32:	b0 5b       	st.h	r8[0xa],r11
	mob_ecu_slow_data.can_msg->data.u8[4] = max_trq;
80002a34:	7c 18       	ld.w	r8,lr[0x4]
80002a36:	f1 6a 00 0c 	st.b	r8[12],r10
	
	can_tx(CAN_BUS_1,
80002a3a:	7c 18       	ld.w	r8,lr[0x4]
80002a3c:	30 09       	mov	r9,0
80002a3e:	fd 3a 00 08 	ld.ub	r10,lr[8]
80002a42:	1d 8b       	ld.ub	r11,lr[0x0]
80002a44:	30 1c       	mov	r12,1
80002a46:	f0 1f 00 04 	mcall	80002a54 <ecu_can_send_slow_data+0x38>
	mob_ecu_slow_data.handle,
	mob_ecu_slow_data.dlc,
	CAN_DATA_FRAME,
	mob_ecu_slow_data.can_msg);
}
80002a4a:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80002a4e:	00 00       	add	r0,r0
80002a50:	00 00       	add	r0,r0
80002a52:	01 40       	ld.w	r0,--r0
80002a54:	80 00       	ld.sh	r0,r0[0x0]
80002a56:	4a 2c       	lddpc	r12,80002adc <ecu_can_inverter_torque_cmd+0x14>

80002a58 <ecu_can_send_fast_data>:
	mob_tx_bms.dlc,
	CAN_DATA_FRAME,
	mob_tx_bms.can_msg);
}

void ecu_can_send_fast_data(uint16_t inverter_vdc, uint16_t ecu_error, uint16_t rpm, int16_t trq_cmd) {
80002a58:	eb cd 40 c0 	pushm	r6-r7,lr
	mob_ecu_fast_data.can_msg->data.u64	  = 0x0LL;
80002a5c:	48 ce       	lddpc	lr,80002a8c <ecu_can_send_fast_data+0x34>
80002a5e:	7c 18       	ld.w	r8,lr[0x4]
80002a60:	30 06       	mov	r6,0
80002a62:	30 07       	mov	r7,0
80002a64:	f0 e7 00 08 	st.d	r8[8],r6
	mob_ecu_fast_data.can_msg->data.u16[0] = inverter_vdc;
80002a68:	7c 18       	ld.w	r8,lr[0x4]
80002a6a:	b0 4c       	st.h	r8[0x8],r12
	mob_ecu_fast_data.can_msg->data.u16[1] = ecu_error;
80002a6c:	7c 18       	ld.w	r8,lr[0x4]
80002a6e:	b0 5b       	st.h	r8[0xa],r11
	mob_ecu_fast_data.can_msg->data.u16[2] = rpm;
80002a70:	7c 18       	ld.w	r8,lr[0x4]
80002a72:	b0 6a       	st.h	r8[0xc],r10
	mob_ecu_fast_data.can_msg->data.s16[3] = trq_cmd;
80002a74:	7c 18       	ld.w	r8,lr[0x4]
80002a76:	b0 79       	st.h	r8[0xe],r9
	
	can_tx(CAN_BUS_0,
80002a78:	7c 18       	ld.w	r8,lr[0x4]
80002a7a:	30 09       	mov	r9,0
80002a7c:	fd 3a 00 08 	ld.ub	r10,lr[8]
80002a80:	1d 8b       	ld.ub	r11,lr[0x0]
80002a82:	12 9c       	mov	r12,r9
80002a84:	f0 1f 00 03 	mcall	80002a90 <ecu_can_send_fast_data+0x38>
	mob_ecu_fast_data.handle,
	mob_ecu_fast_data.dlc,
	CAN_DATA_FRAME,
	mob_ecu_fast_data.can_msg);
}
80002a88:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80002a8c:	00 00       	add	r0,r0
80002a8e:	00 64       	and	r4,r0
80002a90:	80 00       	ld.sh	r0,r0[0x0]
80002a92:	4a 2c       	lddpc	r12,80002b18 <ecu_can_send_to_inverter+0x14>

80002a94 <ecu_can_inverter_read_reg>:

void ecu_can_inverter_read_torque_periodic() {
	ecu_can_send_to_inverter(READ_CMD, 0x90FA); //FA = 250 ms period
}

void ecu_can_inverter_read_reg(uint8_t inverter_reg) {
80002a94:	d4 01       	pushm	lr
80002a96:	20 3d       	sub	sp,12
	/* Msg = 0x3D inverter_reg 00, ex: 0x3DE800 (read FRG_RUN) */
	
	inverter_can_msg_t message;
	
	message.data.u64 = 0x0LL;
80002a98:	30 08       	mov	r8,0
80002a9a:	30 09       	mov	r9,0
80002a9c:	fa e9 00 00 	st.d	sp[0],r8
	message.data.u32[0] = READ_CMD << 24 | inverter_reg << 16;
80002aa0:	b1 6c       	lsl	r12,0x10
80002aa2:	ea 1c 3d 00 	orh	r12,0x3d00
80002aa6:	50 0c       	stdsp	sp[0x0],r12
	message.dlc = INVERTER_DLC_3;
80002aa8:	30 38       	mov	r8,3
80002aaa:	50 28       	stdsp	sp[0x8],r8
	
	xQueueSendToBack(queue_to_inverter,&message,0);
80002aac:	30 09       	mov	r9,0
80002aae:	12 9a       	mov	r10,r9
80002ab0:	1a 9b       	mov	r11,sp
80002ab2:	48 48       	lddpc	r8,80002ac0 <ecu_can_inverter_read_reg+0x2c>
80002ab4:	70 0c       	ld.w	r12,r8[0x0]
80002ab6:	f0 1f 00 04 	mcall	80002ac4 <ecu_can_inverter_read_reg+0x30>
}
80002aba:	2f dd       	sub	sp,-12
80002abc:	d8 02       	popm	pc
80002abe:	00 00       	add	r0,r0
80002ac0:	00 00       	add	r0,r0
80002ac2:	cf 5c       	rcall	80002cac <xQueueGenericSendFromISR+0x40>
80002ac4:	80 00       	ld.sh	r0,r0[0x0]
80002ac6:	2e 88       	sub	r8,-24

80002ac8 <ecu_can_inverter_torque_cmd>:
	message.dlc = INVERTER_DLC_3;
	message.data.u32[0] = inverter_reg << 24 | data << 8;
	xQueueSendToBack(queue_to_inverter,&message,0);
}

void ecu_can_inverter_torque_cmd(int16_t torque) {
80002ac8:	d4 01       	pushm	lr
80002aca:	20 3d       	sub	sp,12
	/* This code also handles negative numbers */
	uint16_t torque_intel = ((torque >> 8) & 0xff) | ((torque & 0xff) << 8);
	
	inverter_can_msg_t message;
	
	message.data.u64 = 0x0LL;
80002acc:	30 08       	mov	r8,0
80002ace:	30 09       	mov	r9,0
80002ad0:	fa e9 00 00 	st.d	sp[0],r8
	message.dlc = INVERTER_DLC_3;
80002ad4:	30 38       	mov	r8,3
80002ad6:	50 28       	stdsp	sp[0x8],r8
	message.data.u32[0] = TORQUE_CMD << 24 | torque_intel << 8;
80002ad8:	f1 dc c1 08 	bfextu	r8,r12,0x8,0x8
80002adc:	f1 ec 10 88 	or	r8,r8,r12<<0x8
80002ae0:	5c 78       	castu.h	r8
80002ae2:	a9 68       	lsl	r8,0x8
80002ae4:	ea 18 90 00 	orh	r8,0x9000
80002ae8:	50 08       	stdsp	sp[0x0],r8
	
	xQueueSendToBack(queue_to_inverter,&message,0);
80002aea:	30 09       	mov	r9,0
80002aec:	12 9a       	mov	r10,r9
80002aee:	1a 9b       	mov	r11,sp
80002af0:	48 38       	lddpc	r8,80002afc <ecu_can_inverter_torque_cmd+0x34>
80002af2:	70 0c       	ld.w	r12,r8[0x0]
80002af4:	f0 1f 00 03 	mcall	80002b00 <ecu_can_inverter_torque_cmd+0x38>
}
80002af8:	2f dd       	sub	sp,-12
80002afa:	d8 02       	popm	pc
80002afc:	00 00       	add	r0,r0
80002afe:	cf 5c       	rcall	80002ce8 <prvUnlockQueue+0x20>
80002b00:	80 00       	ld.sh	r0,r0[0x0]
80002b02:	2e 88       	sub	r8,-24

80002b04 <ecu_can_send_to_inverter>:
#include "ecu_can.h"
#include "ecu_can_mob.h"
#include "ecu_can_messages.h"


void ecu_can_send_to_inverter(uint8_t inverter_reg, uint16_t data) {
80002b04:	d4 01       	pushm	lr
80002b06:	20 3d       	sub	sp,12
	inverter_can_msg_t message;
	
	message.data.u64 = 0x0LL;
80002b08:	30 08       	mov	r8,0
80002b0a:	30 09       	mov	r9,0
80002b0c:	fa e9 00 00 	st.d	sp[0],r8
	message.dlc = INVERTER_DLC_3;
80002b10:	30 38       	mov	r8,3
80002b12:	50 28       	stdsp	sp[0x8],r8
	message.data.u32[0] = inverter_reg << 24 | data << 8;
80002b14:	5c 7b       	castu.h	r11
80002b16:	b9 6c       	lsl	r12,0x18
80002b18:	f9 eb 10 8b 	or	r11,r12,r11<<0x8
80002b1c:	50 0b       	stdsp	sp[0x0],r11
	xQueueSendToBack(queue_to_inverter,&message,0);
80002b1e:	30 09       	mov	r9,0
80002b20:	12 9a       	mov	r10,r9
80002b22:	1a 9b       	mov	r11,sp
80002b24:	48 38       	lddpc	r8,80002b30 <ecu_can_send_to_inverter+0x2c>
80002b26:	70 0c       	ld.w	r12,r8[0x0]
80002b28:	f0 1f 00 03 	mcall	80002b34 <ecu_can_send_to_inverter+0x30>
}
80002b2c:	2f dd       	sub	sp,-12
80002b2e:	d8 02       	popm	pc
80002b30:	00 00       	add	r0,r0
80002b32:	cf 5c       	rcall	80002d1c <prvUnlockQueue+0x54>
80002b34:	80 00       	ld.sh	r0,r0[0x0]
80002b36:	2e 88       	sub	r8,-24

80002b38 <ecu_can_inverter_disable_drive>:

void ecu_can_inverter_enable_drive() {
	ecu_can_send_to_inverter(MODE_REG, 0x0000);
}

void ecu_can_inverter_disable_drive() {
80002b38:	d4 01       	pushm	lr
	ecu_can_send_to_inverter(MODE_REG, 0x0400);
80002b3a:	e0 6b 04 00 	mov	r11,1024
80002b3e:	35 1c       	mov	r12,81
80002b40:	f0 1f 00 02 	mcall	80002b48 <ecu_can_inverter_disable_drive+0x10>
}
80002b44:	d8 02       	popm	pc
80002b46:	00 00       	add	r0,r0
80002b48:	80 00       	ld.sh	r0,r0[0x0]
80002b4a:	2b 04       	sub	r4,-80

80002b4c <ecu_can_inverter_enable_drive>:
	CAN_DATA_FRAME,
	mob_debug.can_msg);
}


void ecu_can_inverter_enable_drive() {
80002b4c:	d4 01       	pushm	lr
	ecu_can_send_to_inverter(MODE_REG, 0x0000);
80002b4e:	30 0b       	mov	r11,0
80002b50:	35 1c       	mov	r12,81
80002b52:	f0 1f 00 02 	mcall	80002b58 <ecu_can_inverter_enable_drive+0xc>
}
80002b56:	d8 02       	popm	pc
80002b58:	80 00       	ld.sh	r0,r0[0x0]
80002b5a:	2b 04       	sub	r4,-80

80002b5c <vPortFree>:
	http://www.FreeRTOS.org for more information. */
	( void ) pv;

	/* Force an assert as it is invalid to call this function. */
	configASSERT( pv == NULL );
}
80002b5c:	5e fc       	retal	r12
80002b5e:	d7 03       	nop

80002b60 <pvPortMalloc>:
static size_t xNextFreeByte = ( size_t ) 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
80002b60:	eb cd 40 c0 	pushm	r6-r7,lr
80002b64:	18 97       	mov	r7,r12
void *pvReturn = NULL;
static unsigned char *pucAlignedHeap = NULL;

	/* Ensure that blocks are always aligned to the required number of bytes. */
	#if portBYTE_ALIGNMENT != 1
		if( xWantedSize & portBYTE_ALIGNMENT_MASK )
80002b66:	f1 dc c0 02 	bfextu	r8,r12,0x0,0x2
80002b6a:	c0 40       	breq	80002b72 <pvPortMalloc+0x12>
		{
			/* Byte alignment required. */
			xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
80002b6c:	e0 17 ff fc 	andl	r7,0xfffc
80002b70:	2f c7       	sub	r7,-4
		}
	#endif

	vTaskSuspendAll();
80002b72:	f0 1f 00 11 	mcall	80002bb4 <pvPortMalloc+0x54>
	{
		if( pucAlignedHeap == NULL )
80002b76:	49 18       	lddpc	r8,80002bb8 <pvPortMalloc+0x58>
80002b78:	70 08       	ld.w	r8,r8[0x0]
80002b7a:	58 08       	cp.w	r8,0
80002b7c:	c0 71       	brne	80002b8a <pvPortMalloc+0x2a>
		{
			/* Ensure the heap starts on a correctly aligned boundary. */
			pucAlignedHeap = ( unsigned char * ) ( ( ( portPOINTER_SIZE_TYPE ) &ucHeap[ portBYTE_ALIGNMENT ] ) & ( ( portPOINTER_SIZE_TYPE ) ~portBYTE_ALIGNMENT_MASK ) );
80002b7e:	49 09       	lddpc	r9,80002bbc <pvPortMalloc+0x5c>
80002b80:	2f c9       	sub	r9,-4
80002b82:	e0 19 ff fc 	andl	r9,0xfffc
80002b86:	48 d8       	lddpc	r8,80002bb8 <pvPortMalloc+0x58>
80002b88:	91 09       	st.w	r8[0x0],r9
		}

		/* Check there is enough room left for the allocation. */
		if( ( ( xNextFreeByte + xWantedSize ) < configADJUSTED_HEAP_SIZE ) &&
80002b8a:	48 e8       	lddpc	r8,80002bc0 <pvPortMalloc+0x60>
80002b8c:	70 08       	ld.w	r8,r8[0x0]
80002b8e:	10 07       	add	r7,r8
80002b90:	e0 47 c7 fb 	cp.w	r7,51195
80002b94:	e0 8b 00 0a 	brhi	80002ba8 <pvPortMalloc+0x48>
80002b98:	0e 38       	cp.w	r8,r7
80002b9a:	c0 72       	brcc	80002ba8 <pvPortMalloc+0x48>
			( ( xNextFreeByte + xWantedSize ) > xNextFreeByte )	)/* Check for overflow. */
		{
			/* Return the next free byte then increment the index past this
			block. */
			pvReturn = pucAlignedHeap + xNextFreeByte;
80002b9c:	48 79       	lddpc	r9,80002bb8 <pvPortMalloc+0x58>
80002b9e:	72 06       	ld.w	r6,r9[0x0]
80002ba0:	10 06       	add	r6,r8
			xNextFreeByte += xWantedSize;
80002ba2:	48 88       	lddpc	r8,80002bc0 <pvPortMalloc+0x60>
80002ba4:	91 07       	st.w	r8[0x0],r7
80002ba6:	c0 28       	rjmp	80002baa <pvPortMalloc+0x4a>
80002ba8:	30 06       	mov	r6,0
		}

		traceMALLOC( pvReturn, xWantedSize );
	}	
	xTaskResumeAll();
80002baa:	f0 1f 00 07 	mcall	80002bc4 <pvPortMalloc+0x64>
		}
	}
	#endif

	return pvReturn;
}
80002bae:	0c 9c       	mov	r12,r6
80002bb0:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80002bb4:	80 00       	ld.sh	r0,r0[0x0]
80002bb6:	59 20       	cp.w	r0,18
80002bb8:	00 00       	add	r0,r0
80002bba:	cc 04       	brge	80002b3a <ecu_can_inverter_disable_drive+0x2>
80002bbc:	00 00       	add	r0,r0
80002bbe:	04 04       	add	r4,r2
80002bc0:	00 00       	add	r0,r0
80002bc2:	04 00       	add	r0,r2
80002bc4:	80 00       	ld.sh	r0,r0[0x0]
80002bc6:	5b f8       	cp.w	r8,-1

80002bc8 <prvCopyDataFromQueue>:
	++( pxQueue->uxMessagesWaiting );
}
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( xQUEUE * const pxQueue, void * const pvBuffer )
{
80002bc8:	d4 01       	pushm	lr
80002bca:	16 98       	mov	r8,r11
	if( pxQueue->uxQueueType != queueQUEUE_IS_MUTEX )
80002bcc:	78 09       	ld.w	r9,r12[0x0]
80002bce:	58 09       	cp.w	r9,0
80002bd0:	c1 10       	breq	80002bf2 <prvCopyDataFromQueue+0x2a>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
80002bd2:	78 3a       	ld.w	r10,r12[0xc]
80002bd4:	79 09       	ld.w	r9,r12[0x40]
80002bd6:	f4 09 00 09 	add	r9,r10,r9
80002bda:	99 39       	st.w	r12[0xc],r9
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
80002bdc:	78 1a       	ld.w	r10,r12[0x4]
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
80002bde:	14 39       	cp.w	r9,r10
80002be0:	f9 f9 20 00 	ld.wcc	r9,r12[0x0]
80002be4:	f9 f9 2a 03 	st.wcc	r12[0xc],r9
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
80002be8:	79 0a       	ld.w	r10,r12[0x40]
80002bea:	78 3b       	ld.w	r11,r12[0xc]
80002bec:	10 9c       	mov	r12,r8
80002bee:	f0 1f 00 02 	mcall	80002bf4 <prvCopyDataFromQueue+0x2c>
80002bf2:	d8 02       	popm	pc
80002bf4:	80 00       	ld.sh	r0,r0[0x0]
80002bf6:	7a be       	ld.w	lr,sp[0x2c]

80002bf8 <prvCopyDataToQueue>:

#endif /* configUSE_TRACE_FACILITY */
/*-----------------------------------------------------------*/

static void prvCopyDataToQueue( xQUEUE *pxQueue, const void *pvItemToQueue, portBASE_TYPE xPosition )
{
80002bf8:	eb cd 40 c0 	pushm	r6-r7,lr
80002bfc:	18 97       	mov	r7,r12
80002bfe:	14 96       	mov	r6,r10
	if( pxQueue->uxItemSize == ( unsigned portBASE_TYPE ) 0 )
80002c00:	79 0a       	ld.w	r10,r12[0x40]
80002c02:	58 0a       	cp.w	r10,0
80002c04:	c2 d0       	breq	80002c5e <prvCopyDataToQueue+0x66>
				pxQueue->pxMutexHolder = NULL;
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
80002c06:	58 06       	cp.w	r6,0
80002c08:	c0 f1       	brne	80002c26 <prvCopyDataToQueue+0x2e>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
80002c0a:	78 2c       	ld.w	r12,r12[0x8]
80002c0c:	f0 1f 00 17 	mcall	80002c68 <prvCopyDataToQueue+0x70>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
80002c10:	6e 29       	ld.w	r9,r7[0x8]
80002c12:	6f 08       	ld.w	r8,r7[0x40]
80002c14:	f2 08 00 08 	add	r8,r9,r8
80002c18:	8f 28       	st.w	r7[0x8],r8
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
80002c1a:	6e 19       	ld.w	r9,r7[0x4]
80002c1c:	12 38       	cp.w	r8,r9
80002c1e:	c2 03       	brcs	80002c5e <prvCopyDataToQueue+0x66>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
80002c20:	6e 08       	ld.w	r8,r7[0x0]
80002c22:	8f 28       	st.w	r7[0x8],r8
80002c24:	c1 d8       	rjmp	80002c5e <prvCopyDataToQueue+0x66>
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
80002c26:	78 3c       	ld.w	r12,r12[0xc]
80002c28:	f0 1f 00 10 	mcall	80002c68 <prvCopyDataToQueue+0x70>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
80002c2c:	6f 08       	ld.w	r8,r7[0x40]
80002c2e:	6e 39       	ld.w	r9,r7[0xc]
80002c30:	f2 08 01 08 	sub	r8,r9,r8
80002c34:	8f 38       	st.w	r7[0xc],r8
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
80002c36:	6e 09       	ld.w	r9,r7[0x0]
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
80002c38:	12 38       	cp.w	r8,r9
80002c3a:	ef f8 30 10 	ld.wcs	r8,r7[0x40]
80002c3e:	ef f9 30 01 	ld.wcs	r9,r7[0x4]
80002c42:	f3 d8 e3 19 	subcs	r9,r9,r8
80002c46:	ef f9 3a 03 	st.wcs	r7[0xc],r9
		}

		if( xPosition == queueOVERWRITE )
80002c4a:	58 26       	cp.w	r6,2
80002c4c:	c0 91       	brne	80002c5e <prvCopyDataToQueue+0x66>
		{
			if( pxQueue->uxMessagesWaiting > ( unsigned portBASE_TYPE ) 0 )
80002c4e:	6e e8       	ld.w	r8,r7[0x38]
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--( pxQueue->uxMessagesWaiting );
80002c50:	58 08       	cp.w	r8,0
80002c52:	ef f8 10 0e 	ld.wne	r8,r7[0x38]
80002c56:	f7 b8 01 01 	subne	r8,1
80002c5a:	ef f8 1a 0e 	st.wne	r7[0x38],r8
			}
		}
	}

	++( pxQueue->uxMessagesWaiting );
80002c5e:	6e e8       	ld.w	r8,r7[0x38]
80002c60:	2f f8       	sub	r8,-1
80002c62:	8f e8       	st.w	r7[0x38],r8
}
80002c64:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80002c68:	80 00       	ld.sh	r0,r0[0x0]
80002c6a:	7a be       	ld.w	lr,sp[0x2c]

80002c6c <xQueueGenericSendFromISR>:

#endif /* configUSE_ALTERNATIVE_API */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericSendFromISR( xQueueHandle xQueue, const void * const pvItemToQueue, signed portBASE_TYPE *pxHigherPriorityTaskWoken, portBASE_TYPE xCopyPosition )
{
80002c6c:	eb cd 40 c0 	pushm	r6-r7,lr
80002c70:	14 96       	mov	r6,r10
signed portBASE_TYPE xReturn;
unsigned portBASE_TYPE uxSavedInterruptStatus;
xQUEUE * const pxQueue = ( xQUEUE * ) xQueue;
80002c72:	18 97       	mov	r7,r12
	queue read, instead we return a flag to say whether a context switch is
	required or not (i.e. has a task with a higher priority than us been woken
	by this	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
80002c74:	78 ea       	ld.w	r10,r12[0x38]
80002c76:	78 f8       	ld.w	r8,r12[0x3c]
80002c78:	10 3a       	cp.w	r10,r8
80002c7a:	c0 53       	brcs	80002c84 <xQueueGenericSendFromISR+0x18>
80002c7c:	58 29       	cp.w	r9,2
80002c7e:	c0 30       	breq	80002c84 <xQueueGenericSendFromISR+0x18>
80002c80:	e3 cf 80 c0 	ldm	sp++,r6-r7,pc,r12=0
		{
			traceQUEUE_SEND_FROM_ISR( pxQueue );

			prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
80002c84:	12 9a       	mov	r10,r9
80002c86:	0e 9c       	mov	r12,r7
80002c88:	f0 1f 00 0e 	mcall	80002cc0 <xQueueGenericSendFromISR+0x54>

			/* If the queue is locked we do not alter the event list.  This will
			be done when the queue is unlocked later. */
			if( pxQueue->xTxLock == queueUNLOCKED )
80002c8c:	6f 28       	ld.w	r8,r7[0x48]
80002c8e:	5b f8       	cp.w	r8,-1
80002c90:	c0 f1       	brne	80002cae <xQueueGenericSendFromISR+0x42>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
80002c92:	6e 98       	ld.w	r8,r7[0x24]
80002c94:	58 08       	cp.w	r8,0
80002c96:	c1 20       	breq	80002cba <xQueueGenericSendFromISR+0x4e>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
80002c98:	ee cc ff dc 	sub	r12,r7,-36
80002c9c:	f0 1f 00 0a 	mcall	80002cc4 <xQueueGenericSendFromISR+0x58>
80002ca0:	c0 d0       	breq	80002cba <xQueueGenericSendFromISR+0x4e>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
80002ca2:	58 06       	cp.w	r6,0
80002ca4:	c0 b0       	breq	80002cba <xQueueGenericSendFromISR+0x4e>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
80002ca6:	30 1c       	mov	r12,1
80002ca8:	8d 0c       	st.w	r6[0x0],r12
80002caa:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
80002cae:	6f 28       	ld.w	r8,r7[0x48]
80002cb0:	2f f8       	sub	r8,-1
80002cb2:	ef 48 00 48 	st.w	r7[72],r8
80002cb6:	e3 cf 90 c0 	ldm	sp++,r6-r7,pc,r12=1
80002cba:	e3 cf 90 c0 	ldm	sp++,r6-r7,pc,r12=1
80002cbe:	00 00       	add	r0,r0
80002cc0:	80 00       	ld.sh	r0,r0[0x0]
80002cc2:	2b f8       	sub	r8,-65
80002cc4:	80 00       	ld.sh	r0,r0[0x0]
80002cc6:	5a 64       	cp.w	r4,-26

80002cc8 <prvUnlockQueue>:
	}
}
/*-----------------------------------------------------------*/

static void prvUnlockQueue( xQUEUE *pxQueue )
{
80002cc8:	eb cd 40 c0 	pushm	r6-r7,lr
80002ccc:	18 97       	mov	r7,r12

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
80002cce:	f0 1f 00 24 	mcall	80002d5c <prvUnlockQueue+0x94>
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
80002cd2:	6f 28       	ld.w	r8,r7[0x48]
80002cd4:	58 08       	cp.w	r8,0
80002cd6:	e0 8a 00 19 	brle	80002d08 <prvUnlockQueue+0x40>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
80002cda:	6e 98       	ld.w	r8,r7[0x24]
80002cdc:	58 08       	cp.w	r8,0
80002cde:	c1 50       	breq	80002d08 <prvUnlockQueue+0x40>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
80002ce0:	ee c6 ff dc 	sub	r6,r7,-36
80002ce4:	c0 48       	rjmp	80002cec <prvUnlockQueue+0x24>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
80002ce6:	6e 98       	ld.w	r8,r7[0x24]
80002ce8:	58 08       	cp.w	r8,0
80002cea:	c0 f0       	breq	80002d08 <prvUnlockQueue+0x40>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
80002cec:	0c 9c       	mov	r12,r6
80002cee:	f0 1f 00 1d 	mcall	80002d60 <prvUnlockQueue+0x98>
80002cf2:	c0 30       	breq	80002cf8 <prvUnlockQueue+0x30>
					{
						/* The task waiting has a higher priority so record that a
						context	switch is required. */
						vTaskMissedYield();
80002cf4:	f0 1f 00 1c 	mcall	80002d64 <prvUnlockQueue+0x9c>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--( pxQueue->xTxLock );
80002cf8:	6f 28       	ld.w	r8,r7[0x48]
80002cfa:	20 18       	sub	r8,1
80002cfc:	ef 48 00 48 	st.w	r7[72],r8
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
80002d00:	6f 28       	ld.w	r8,r7[0x48]
80002d02:	58 08       	cp.w	r8,0
80002d04:	fe 99 ff f1 	brgt	80002ce6 <prvUnlockQueue+0x1e>
			#endif /* configUSE_QUEUE_SETS */

			--( pxQueue->xTxLock );
		}

		pxQueue->xTxLock = queueUNLOCKED;
80002d08:	3f f8       	mov	r8,-1
80002d0a:	ef 48 00 48 	st.w	r7[72],r8
	}
	taskEXIT_CRITICAL();
80002d0e:	f0 1f 00 17 	mcall	80002d68 <prvUnlockQueue+0xa0>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
80002d12:	f0 1f 00 13 	mcall	80002d5c <prvUnlockQueue+0x94>
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
80002d16:	6f 18       	ld.w	r8,r7[0x44]
80002d18:	58 08       	cp.w	r8,0
80002d1a:	e0 8a 00 19 	brle	80002d4c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
80002d1e:	6e 48       	ld.w	r8,r7[0x10]
80002d20:	58 08       	cp.w	r8,0
80002d22:	c1 50       	breq	80002d4c <prvUnlockQueue+0x84>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
80002d24:	ee c6 ff f0 	sub	r6,r7,-16
80002d28:	c0 48       	rjmp	80002d30 <prvUnlockQueue+0x68>
	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
80002d2a:	6e 48       	ld.w	r8,r7[0x10]
80002d2c:	58 08       	cp.w	r8,0
80002d2e:	c0 f0       	breq	80002d4c <prvUnlockQueue+0x84>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
80002d30:	0c 9c       	mov	r12,r6
80002d32:	f0 1f 00 0c 	mcall	80002d60 <prvUnlockQueue+0x98>
80002d36:	c0 30       	breq	80002d3c <prvUnlockQueue+0x74>
				{
					vTaskMissedYield();
80002d38:	f0 1f 00 0b 	mcall	80002d64 <prvUnlockQueue+0x9c>
				}

				--( pxQueue->xRxLock );
80002d3c:	6f 18       	ld.w	r8,r7[0x44]
80002d3e:	20 18       	sub	r8,1
80002d40:	ef 48 00 44 	st.w	r7[68],r8
	taskEXIT_CRITICAL();

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
80002d44:	6f 18       	ld.w	r8,r7[0x44]
80002d46:	58 08       	cp.w	r8,0
80002d48:	fe 99 ff f1 	brgt	80002d2a <prvUnlockQueue+0x62>
			{
				break;
			}
		}

		pxQueue->xRxLock = queueUNLOCKED;
80002d4c:	3f f8       	mov	r8,-1
80002d4e:	ef 48 00 44 	st.w	r7[68],r8
	}
	taskEXIT_CRITICAL();
80002d52:	f0 1f 00 06 	mcall	80002d68 <prvUnlockQueue+0xa0>
}
80002d56:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80002d5a:	00 00       	add	r0,r0
80002d5c:	80 00       	ld.sh	r0,r0[0x0]
80002d5e:	57 70       	stdsp	sp[0x1dc],r0
80002d60:	80 00       	ld.sh	r0,r0[0x0]
80002d62:	5a 64       	cp.w	r4,-26
80002d64:	80 00       	ld.sh	r0,r0[0x0]
80002d66:	59 c4       	cp.w	r4,28
80002d68:	80 00       	ld.sh	r0,r0[0x0]
80002d6a:	58 7c       	cp.w	r12,7

80002d6c <xQueueGenericReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericReceive( xQueueHandle xQueue, void * const pvBuffer, portTickType xTicksToWait, portBASE_TYPE xJustPeeking )
{
80002d6c:	d4 31       	pushm	r0-r7,lr
80002d6e:	20 5d       	sub	sp,20
80002d70:	50 0b       	stdsp	sp[0x0],r11
80002d72:	50 2a       	stdsp	sp[0x8],r10
80002d74:	50 19       	stdsp	sp[0x4],r9
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
xTimeOutType xTimeOut;
signed char *pcOriginalReadPosition;
xQUEUE * const pxQueue = ( xQUEUE * ) xQueue;
80002d76:	18 97       	mov	r7,r12
						portEXIT_CRITICAL();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
80002d78:	f8 c1 ff dc 	sub	r1,r12,-36
80002d7c:	30 05       	mov	r5,0
				}
				else if( xEntryTimeSet == pdFALSE )
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
80002d7e:	fa c4 ff f4 	sub	r4,sp,-12
80002d82:	30 10       	mov	r0,1

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
		prvLockQueue( pxQueue );
80002d84:	0a 92       	mov	r2,r5

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
80002d86:	fa c3 ff f8 	sub	r3,sp,-8
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
80002d8a:	f0 1f 00 36 	mcall	80002e60 <xQueueGenericReceive+0xf4>
		{
			/* Is there data in the queue now?  To be running we must be
			the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting > ( unsigned portBASE_TYPE ) 0 )
80002d8e:	6e e8       	ld.w	r8,r7[0x38]
80002d90:	58 08       	cp.w	r8,0
80002d92:	c2 40       	breq	80002dda <xQueueGenericReceive+0x6e>
			{
				/* Remember the read position in case the queue is only being
				peeked. */
				pcOriginalReadPosition = pxQueue->u.pcReadFrom;
80002d94:	6e 36       	ld.w	r6,r7[0xc]

				prvCopyDataFromQueue( pxQueue, pvBuffer );
80002d96:	40 0b       	lddsp	r11,sp[0x0]
80002d98:	0e 9c       	mov	r12,r7
80002d9a:	f0 1f 00 33 	mcall	80002e64 <xQueueGenericReceive+0xf8>

				if( xJustPeeking == pdFALSE )
80002d9e:	40 18       	lddsp	r8,sp[0x4]
80002da0:	58 08       	cp.w	r8,0
80002da2:	c0 f1       	brne	80002dc0 <xQueueGenericReceive+0x54>
				{
					traceQUEUE_RECEIVE( pxQueue );

					/* Actually removing data, not just peeking. */
					--( pxQueue->uxMessagesWaiting );
80002da4:	6e e8       	ld.w	r8,r7[0x38]
80002da6:	20 18       	sub	r8,1
80002da8:	8f e8       	st.w	r7[0x38],r8
							pxQueue->pxMutexHolder = ( signed char * ) xTaskGetCurrentTaskHandle(); /*lint !e961 Cast is not redundant as xTaskHandle is a typedef. */
						}
					}
					#endif

					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
80002daa:	6e 48       	ld.w	r8,r7[0x10]
80002dac:	58 08       	cp.w	r8,0
80002dae:	c1 20       	breq	80002dd2 <xQueueGenericReceive+0x66>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
80002db0:	ee cc ff f0 	sub	r12,r7,-16
80002db4:	f0 1f 00 2d 	mcall	80002e68 <xQueueGenericReceive+0xfc>
80002db8:	58 1c       	cp.w	r12,1
80002dba:	c0 c1       	brne	80002dd2 <xQueueGenericReceive+0x66>
						{
							queueYIELD_IF_USING_PREEMPTION();
80002dbc:	d7 33       	scall
80002dbe:	c0 a8       	rjmp	80002dd2 <xQueueGenericReceive+0x66>
				{
					traceQUEUE_PEEK( pxQueue );

					/* The data is not being removed, so reset the read
					pointer. */
					pxQueue->u.pcReadFrom = pcOriginalReadPosition;
80002dc0:	8f 36       	st.w	r7[0xc],r6

					/* The data is being left in the queue, so see if there are
					any other tasks waiting for the data. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
80002dc2:	6e 98       	ld.w	r8,r7[0x24]
80002dc4:	58 08       	cp.w	r8,0
80002dc6:	c0 60       	breq	80002dd2 <xQueueGenericReceive+0x66>
					{
						/* Tasks that are removed from the event list will get added to
						the pending ready list as the scheduler is still suspended. */
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
80002dc8:	02 9c       	mov	r12,r1
80002dca:	f0 1f 00 28 	mcall	80002e68 <xQueueGenericReceive+0xfc>
80002dce:	c0 20       	breq	80002dd2 <xQueueGenericReceive+0x66>
						{
							/* The task waiting has a higher priority than this task. */
							queueYIELD_IF_USING_PREEMPTION();
80002dd0:	d7 33       	scall
						}
					}
				}

				taskEXIT_CRITICAL();
80002dd2:	f0 1f 00 27 	mcall	80002e6c <xQueueGenericReceive+0x100>
80002dd6:	30 1c       	mov	r12,1
				return pdPASS;
80002dd8:	c4 28       	rjmp	80002e5c <xQueueGenericReceive+0xf0>
			}
			else
			{
				if( xTicksToWait == ( portTickType ) 0 )
80002dda:	40 28       	lddsp	r8,sp[0x8]
80002ddc:	58 08       	cp.w	r8,0
80002dde:	c0 51       	brne	80002de8 <xQueueGenericReceive+0x7c>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
80002de0:	f0 1f 00 23 	mcall	80002e6c <xQueueGenericReceive+0x100>
80002de4:	30 0c       	mov	r12,0
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
80002de6:	c3 b8       	rjmp	80002e5c <xQueueGenericReceive+0xf0>
				}
				else if( xEntryTimeSet == pdFALSE )
80002de8:	58 05       	cp.w	r5,0
80002dea:	c0 51       	brne	80002df4 <xQueueGenericReceive+0x88>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
80002dec:	08 9c       	mov	r12,r4
80002dee:	f0 1f 00 21 	mcall	80002e70 <xQueueGenericReceive+0x104>
80002df2:	00 95       	mov	r5,r0
				{
					/* Entry time was already set. */
				}
			}
		}
		taskEXIT_CRITICAL();
80002df4:	f0 1f 00 1e 	mcall	80002e6c <xQueueGenericReceive+0x100>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
80002df8:	f0 1f 00 1f 	mcall	80002e74 <xQueueGenericReceive+0x108>
		prvLockQueue( pxQueue );
80002dfc:	f0 1f 00 19 	mcall	80002e60 <xQueueGenericReceive+0xf4>
80002e00:	6f 18       	ld.w	r8,r7[0x44]
80002e02:	5b f8       	cp.w	r8,-1
80002e04:	ef f2 0a 11 	st.weq	r7[0x44],r2
80002e08:	6f 28       	ld.w	r8,r7[0x48]
80002e0a:	5b f8       	cp.w	r8,-1
80002e0c:	ef f2 0a 12 	st.weq	r7[0x48],r2
80002e10:	f0 1f 00 17 	mcall	80002e6c <xQueueGenericReceive+0x100>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
80002e14:	06 9b       	mov	r11,r3
80002e16:	08 9c       	mov	r12,r4
80002e18:	f0 1f 00 18 	mcall	80002e78 <xQueueGenericReceive+0x10c>
80002e1c:	c1 a1       	brne	80002e50 <xQueueGenericReceive+0xe4>

static signed portBASE_TYPE prvIsQueueEmpty( const xQUEUE *pxQueue )
{
signed portBASE_TYPE xReturn;

	taskENTER_CRITICAL();
80002e1e:	f0 1f 00 11 	mcall	80002e60 <xQueueGenericReceive+0xf4>
	{
		if( pxQueue->uxMessagesWaiting == ( unsigned portBASE_TYPE )  0 )
80002e22:	6e e6       	ld.w	r6,r7[0x38]
		else
		{
			xReturn = pdFALSE;
		}
	}
	taskEXIT_CRITICAL();
80002e24:	f0 1f 00 12 	mcall	80002e6c <xQueueGenericReceive+0x100>
		prvLockQueue( pxQueue );

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
		{
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
80002e28:	58 06       	cp.w	r6,0
80002e2a:	c0 d1       	brne	80002e44 <xQueueGenericReceive+0xd8>
						portEXIT_CRITICAL();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
80002e2c:	40 2b       	lddsp	r11,sp[0x8]
80002e2e:	02 9c       	mov	r12,r1
80002e30:	f0 1f 00 13 	mcall	80002e7c <xQueueGenericReceive+0x110>
				prvUnlockQueue( pxQueue );
80002e34:	0e 9c       	mov	r12,r7
80002e36:	f0 1f 00 13 	mcall	80002e80 <xQueueGenericReceive+0x114>
				if( xTaskResumeAll() == pdFALSE )
80002e3a:	f0 1f 00 13 	mcall	80002e84 <xQueueGenericReceive+0x118>
80002e3e:	ca 61       	brne	80002d8a <xQueueGenericReceive+0x1e>
				{
					portYIELD_WITHIN_API();
80002e40:	d7 33       	scall
80002e42:	ca 4b       	rjmp	80002d8a <xQueueGenericReceive+0x1e>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
80002e44:	0e 9c       	mov	r12,r7
80002e46:	f0 1f 00 0f 	mcall	80002e80 <xQueueGenericReceive+0x114>
				( void ) xTaskResumeAll();
80002e4a:	f0 1f 00 0f 	mcall	80002e84 <xQueueGenericReceive+0x118>
80002e4e:	c9 eb       	rjmp	80002d8a <xQueueGenericReceive+0x1e>
			}
		}
		else
		{
			prvUnlockQueue( pxQueue );
80002e50:	0e 9c       	mov	r12,r7
80002e52:	f0 1f 00 0c 	mcall	80002e80 <xQueueGenericReceive+0x114>
			( void ) xTaskResumeAll();
80002e56:	f0 1f 00 0c 	mcall	80002e84 <xQueueGenericReceive+0x118>
80002e5a:	30 0c       	mov	r12,0
			traceQUEUE_RECEIVE_FAILED( pxQueue );
			return errQUEUE_EMPTY;
		}
	}
}
80002e5c:	2f bd       	sub	sp,-20
80002e5e:	d8 32       	popm	r0-r7,pc
80002e60:	80 00       	ld.sh	r0,r0[0x0]
80002e62:	57 70       	stdsp	sp[0x1dc],r0
80002e64:	80 00       	ld.sh	r0,r0[0x0]
80002e66:	2b c8       	sub	r8,-68
80002e68:	80 00       	ld.sh	r0,r0[0x0]
80002e6a:	5a 64       	cp.w	r4,-26
80002e6c:	80 00       	ld.sh	r0,r0[0x0]
80002e6e:	58 7c       	cp.w	r12,7
80002e70:	80 00       	ld.sh	r0,r0[0x0]
80002e72:	59 ac       	cp.w	r12,26
80002e74:	80 00       	ld.sh	r0,r0[0x0]
80002e76:	59 20       	cp.w	r0,18
80002e78:	80 00       	ld.sh	r0,r0[0x0]
80002e7a:	59 d0       	cp.w	r0,29
80002e7c:	80 00       	ld.sh	r0,r0[0x0]
80002e7e:	5d bc       	*unknown*
80002e80:	80 00       	ld.sh	r0,r0[0x0]
80002e82:	2c c8       	sub	r8,-52
80002e84:	80 00       	ld.sh	r0,r0[0x0]
80002e86:	5b f8       	cp.w	r8,-1

80002e88 <xQueueGenericSend>:

#endif /* configUSE_COUNTING_SEMAPHORES */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericSend( xQueueHandle xQueue, const void * const pvItemToQueue, portTickType xTicksToWait, portBASE_TYPE xCopyPosition )
{
80002e88:	d4 31       	pushm	r0-r7,lr
80002e8a:	20 5d       	sub	sp,20
80002e8c:	50 1b       	stdsp	sp[0x4],r11
80002e8e:	50 2a       	stdsp	sp[0x8],r10
80002e90:	12 92       	mov	r2,r9
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
xTimeOutType xTimeOut;
xQUEUE * const pxQueue = ( xQUEUE * ) xQueue;
80002e92:	18 97       	mov	r7,r12
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
80002e94:	f8 c8 ff f0 	sub	r8,r12,-16
80002e98:	50 08       	stdsp	sp[0x0],r8
80002e9a:	30 04       	mov	r4,0
				}
				else if( xEntryTimeSet == pdFALSE )
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
80002e9c:	fa c3 ff f4 	sub	r3,sp,-12

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
		prvLockQueue( pxQueue );
80002ea0:	08 90       	mov	r0,r4

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
80002ea2:	fa c1 ff f8 	sub	r1,sp,-8
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
80002ea6:	f0 1f 00 30 	mcall	80002f64 <xQueueGenericSend+0xdc>
		{
			/* Is there room on the queue now?  The running task must be
			the highest priority task wanting to access the queue.  If
			the head item in the queue is to be overwritten then it does
			not matter if the queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
80002eaa:	6e e9       	ld.w	r9,r7[0x38]
80002eac:	6e f8       	ld.w	r8,r7[0x3c]
80002eae:	10 39       	cp.w	r9,r8
80002eb0:	c0 33       	brcs	80002eb6 <xQueueGenericSend+0x2e>
80002eb2:	58 22       	cp.w	r2,2
80002eb4:	c1 41       	brne	80002edc <xQueueGenericSend+0x54>
			{
				traceQUEUE_SEND( pxQueue );
				prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
80002eb6:	04 9a       	mov	r10,r2
80002eb8:	40 1b       	lddsp	r11,sp[0x4]
80002eba:	0e 9c       	mov	r12,r7
80002ebc:	f0 1f 00 2b 	mcall	80002f68 <xQueueGenericSend+0xe0>
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
80002ec0:	6e 98       	ld.w	r8,r7[0x24]
80002ec2:	58 08       	cp.w	r8,0
80002ec4:	c0 80       	breq	80002ed4 <xQueueGenericSend+0x4c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) == pdTRUE )
80002ec6:	ee cc ff dc 	sub	r12,r7,-36
80002eca:	f0 1f 00 29 	mcall	80002f6c <xQueueGenericSend+0xe4>
80002ece:	58 1c       	cp.w	r12,1
80002ed0:	c0 21       	brne	80002ed4 <xQueueGenericSend+0x4c>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
80002ed2:	d7 33       	scall
						}
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
80002ed4:	f0 1f 00 27 	mcall	80002f70 <xQueueGenericSend+0xe8>
80002ed8:	30 1c       	mov	r12,1

				/* Return to the original privilege level before exiting the
				function. */
				return pdPASS;
80002eda:	c4 38       	rjmp	80002f60 <xQueueGenericSend+0xd8>
			}
			else
			{
				if( xTicksToWait == ( portTickType ) 0 )
80002edc:	40 28       	lddsp	r8,sp[0x8]
80002ede:	58 08       	cp.w	r8,0
80002ee0:	c0 51       	brne	80002eea <xQueueGenericSend+0x62>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
80002ee2:	f0 1f 00 24 	mcall	80002f70 <xQueueGenericSend+0xe8>
80002ee6:	30 0c       	mov	r12,0

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
80002ee8:	c3 c8       	rjmp	80002f60 <xQueueGenericSend+0xd8>
				}
				else if( xEntryTimeSet == pdFALSE )
80002eea:	58 04       	cp.w	r4,0
80002eec:	c0 51       	brne	80002ef6 <xQueueGenericSend+0x6e>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
80002eee:	06 9c       	mov	r12,r3
80002ef0:	f0 1f 00 21 	mcall	80002f74 <xQueueGenericSend+0xec>
80002ef4:	30 14       	mov	r4,1
				{
					/* Entry time was already set. */
				}
			}
		}
		taskEXIT_CRITICAL();
80002ef6:	f0 1f 00 1f 	mcall	80002f70 <xQueueGenericSend+0xe8>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
80002efa:	f0 1f 00 20 	mcall	80002f78 <xQueueGenericSend+0xf0>
		prvLockQueue( pxQueue );
80002efe:	f0 1f 00 1a 	mcall	80002f64 <xQueueGenericSend+0xdc>
80002f02:	6f 18       	ld.w	r8,r7[0x44]
80002f04:	5b f8       	cp.w	r8,-1
80002f06:	ef f0 0a 11 	st.weq	r7[0x44],r0
80002f0a:	6f 28       	ld.w	r8,r7[0x48]
80002f0c:	5b f8       	cp.w	r8,-1
80002f0e:	ef f0 0a 12 	st.weq	r7[0x48],r0
80002f12:	f0 1f 00 18 	mcall	80002f70 <xQueueGenericSend+0xe8>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
80002f16:	02 9b       	mov	r11,r1
80002f18:	06 9c       	mov	r12,r3
80002f1a:	f0 1f 00 19 	mcall	80002f7c <xQueueGenericSend+0xf4>
80002f1e:	c1 b1       	brne	80002f54 <xQueueGenericSend+0xcc>

static signed portBASE_TYPE prvIsQueueFull( const xQUEUE *pxQueue )
{
signed portBASE_TYPE xReturn;

	taskENTER_CRITICAL();
80002f20:	f0 1f 00 11 	mcall	80002f64 <xQueueGenericSend+0xdc>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
80002f24:	6e e5       	ld.w	r5,r7[0x38]
80002f26:	6e f6       	ld.w	r6,r7[0x3c]
		else
		{
			xReturn = pdFALSE;
		}
	}
	taskEXIT_CRITICAL();
80002f28:	f0 1f 00 12 	mcall	80002f70 <xQueueGenericSend+0xe8>
		prvLockQueue( pxQueue );

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
80002f2c:	0c 35       	cp.w	r5,r6
80002f2e:	c0 d1       	brne	80002f48 <xQueueGenericSend+0xc0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
80002f30:	40 2b       	lddsp	r11,sp[0x8]
80002f32:	40 0c       	lddsp	r12,sp[0x0]
80002f34:	f0 1f 00 13 	mcall	80002f80 <xQueueGenericSend+0xf8>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible	that interrupts occurring now
				remove this task from the event	list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
80002f38:	0e 9c       	mov	r12,r7
80002f3a:	f0 1f 00 13 	mcall	80002f84 <xQueueGenericSend+0xfc>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
80002f3e:	f0 1f 00 13 	mcall	80002f88 <xQueueGenericSend+0x100>
80002f42:	cb 21       	brne	80002ea6 <xQueueGenericSend+0x1e>
				{
					portYIELD_WITHIN_API();
80002f44:	d7 33       	scall
80002f46:	cb 0b       	rjmp	80002ea6 <xQueueGenericSend+0x1e>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
80002f48:	0e 9c       	mov	r12,r7
80002f4a:	f0 1f 00 0f 	mcall	80002f84 <xQueueGenericSend+0xfc>
				( void ) xTaskResumeAll();
80002f4e:	f0 1f 00 0f 	mcall	80002f88 <xQueueGenericSend+0x100>
80002f52:	ca ab       	rjmp	80002ea6 <xQueueGenericSend+0x1e>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
80002f54:	0e 9c       	mov	r12,r7
80002f56:	f0 1f 00 0c 	mcall	80002f84 <xQueueGenericSend+0xfc>
			( void ) xTaskResumeAll();
80002f5a:	f0 1f 00 0c 	mcall	80002f88 <xQueueGenericSend+0x100>
80002f5e:	30 0c       	mov	r12,0
			function. */
			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
		}
	}
}
80002f60:	2f bd       	sub	sp,-20
80002f62:	d8 32       	popm	r0-r7,pc
80002f64:	80 00       	ld.sh	r0,r0[0x0]
80002f66:	57 70       	stdsp	sp[0x1dc],r0
80002f68:	80 00       	ld.sh	r0,r0[0x0]
80002f6a:	2b f8       	sub	r8,-65
80002f6c:	80 00       	ld.sh	r0,r0[0x0]
80002f6e:	5a 64       	cp.w	r4,-26
80002f70:	80 00       	ld.sh	r0,r0[0x0]
80002f72:	58 7c       	cp.w	r12,7
80002f74:	80 00       	ld.sh	r0,r0[0x0]
80002f76:	59 ac       	cp.w	r12,26
80002f78:	80 00       	ld.sh	r0,r0[0x0]
80002f7a:	59 20       	cp.w	r0,18
80002f7c:	80 00       	ld.sh	r0,r0[0x0]
80002f7e:	59 d0       	cp.w	r0,29
80002f80:	80 00       	ld.sh	r0,r0[0x0]
80002f82:	5d bc       	*unknown*
80002f84:	80 00       	ld.sh	r0,r0[0x0]
80002f86:	2c c8       	sub	r8,-52
80002f88:	80 00       	ld.sh	r0,r0[0x0]
80002f8a:	5b f8       	cp.w	r8,-1

80002f8c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

portBASE_TYPE xQueueGenericReset( xQueueHandle xQueue, portBASE_TYPE xNewQueue )
{
80002f8c:	eb cd 40 c0 	pushm	r6-r7,lr
80002f90:	16 96       	mov	r6,r11
xQUEUE * const pxQueue = ( xQUEUE * ) xQueue;
80002f92:	18 97       	mov	r7,r12

	configASSERT( pxQueue );

	taskENTER_CRITICAL();
80002f94:	f0 1f 00 18 	mcall	80002ff4 <xQueueGenericReset+0x68>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
80002f98:	6f 09       	ld.w	r9,r7[0x40]
80002f9a:	6e fa       	ld.w	r10,r7[0x3c]
80002f9c:	f2 0a 02 4b 	mul	r11,r9,r10
80002fa0:	6e 08       	ld.w	r8,r7[0x0]
80002fa2:	f0 0b 00 0b 	add	r11,r8,r11
80002fa6:	8f 1b       	st.w	r7[0x4],r11
		pxQueue->uxMessagesWaiting = ( unsigned portBASE_TYPE ) 0U;
80002fa8:	30 0b       	mov	r11,0
80002faa:	8f eb       	st.w	r7[0x38],r11
		pxQueue->pcWriteTo = pxQueue->pcHead;
80002fac:	8f 28       	st.w	r7[0x8],r8
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( unsigned portBASE_TYPE ) 1U ) * pxQueue->uxItemSize );
80002fae:	20 1a       	sub	r10,1
80002fb0:	f4 09 02 49 	mul	r9,r10,r9
80002fb4:	12 08       	add	r8,r9
80002fb6:	8f 38       	st.w	r7[0xc],r8
		pxQueue->xRxLock = queueUNLOCKED;
80002fb8:	3f f8       	mov	r8,-1
80002fba:	ef 48 00 44 	st.w	r7[68],r8
		pxQueue->xTxLock = queueUNLOCKED;
80002fbe:	ef 48 00 48 	st.w	r7[72],r8

		if( xNewQueue == pdFALSE )
80002fc2:	58 06       	cp.w	r6,0
80002fc4:	c0 c1       	brne	80002fdc <xQueueGenericReset+0x50>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
80002fc6:	6e 48       	ld.w	r8,r7[0x10]
80002fc8:	58 08       	cp.w	r8,0
80002fca:	c1 10       	breq	80002fec <xQueueGenericReset+0x60>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
80002fcc:	ee cc ff f0 	sub	r12,r7,-16
80002fd0:	f0 1f 00 0a 	mcall	80002ff8 <xQueueGenericReset+0x6c>
80002fd4:	58 1c       	cp.w	r12,1
80002fd6:	c0 b1       	brne	80002fec <xQueueGenericReset+0x60>
				{
					queueYIELD_IF_USING_PREEMPTION();
80002fd8:	d7 33       	scall
80002fda:	c0 98       	rjmp	80002fec <xQueueGenericReset+0x60>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
80002fdc:	ee cc ff f0 	sub	r12,r7,-16
80002fe0:	f0 1f 00 07 	mcall	80002ffc <xQueueGenericReset+0x70>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
80002fe4:	ee cc ff dc 	sub	r12,r7,-36
80002fe8:	f0 1f 00 05 	mcall	80002ffc <xQueueGenericReset+0x70>
		}
	}
	taskEXIT_CRITICAL();
80002fec:	f0 1f 00 05 	mcall	80003000 <xQueueGenericReset+0x74>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
}
80002ff0:	e3 cf 90 c0 	ldm	sp++,r6-r7,pc,r12=1
80002ff4:	80 00       	ld.sh	r0,r0[0x0]
80002ff6:	57 70       	stdsp	sp[0x1dc],r0
80002ff8:	80 00       	ld.sh	r0,r0[0x0]
80002ffa:	5a 64       	cp.w	r4,-26
80002ffc:	80 00       	ld.sh	r0,r0[0x0]
80002ffe:	56 4c       	stdsp	sp[0x190],r12
80003000:	80 00       	ld.sh	r0,r0[0x0]
80003002:	58 7c       	cp.w	r12,7

80003004 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

xQueueHandle xQueueGenericCreate( unsigned portBASE_TYPE uxQueueLength, unsigned portBASE_TYPE uxItemSize, unsigned char ucQueueType )
{
80003004:	eb cd 40 e0 	pushm	r5-r7,lr
80003008:	18 97       	mov	r7,r12
8000300a:	16 96       	mov	r6,r11
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	/* Allocate the new queue structure. */
	if( uxQueueLength > ( unsigned portBASE_TYPE ) 0 )
8000300c:	58 0c       	cp.w	r12,0
8000300e:	c1 c0       	breq	80003046 <xQueueGenericCreate+0x42>
	{
		pxNewQueue = ( xQUEUE * ) pvPortMalloc( sizeof( xQUEUE ) );
80003010:	34 cc       	mov	r12,76
80003012:	f0 1f 00 0f 	mcall	8000304c <xQueueGenericCreate+0x48>
80003016:	18 95       	mov	r5,r12
		if( pxNewQueue != NULL )
80003018:	c1 70       	breq	80003046 <xQueueGenericCreate+0x42>
		{
			/* Create the list of pointers to queue items.  The queue is one byte
			longer than asked for to make wrap checking easier/faster. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ) + ( size_t ) 1; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */

			pxNewQueue->pcHead = ( signed char * ) pvPortMalloc( xQueueSizeInBytes );
8000301a:	ec 07 02 4c 	mul	r12,r6,r7
8000301e:	2f fc       	sub	r12,-1
80003020:	f0 1f 00 0b 	mcall	8000304c <xQueueGenericCreate+0x48>
80003024:	8b 0c       	st.w	r5[0x0],r12
			if( pxNewQueue->pcHead != NULL )
80003026:	c0 b0       	breq	8000303c <xQueueGenericCreate+0x38>
			{
				/* Initialise the queue members as described above where the
				queue type is defined. */
				pxNewQueue->uxLength = uxQueueLength;
80003028:	8b f7       	st.w	r5[0x3c],r7
				pxNewQueue->uxItemSize = uxItemSize;
8000302a:	eb 46 00 40 	st.w	r5[64],r6
				( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
8000302e:	30 1b       	mov	r11,1
80003030:	0a 9c       	mov	r12,r5
80003032:	f0 1f 00 08 	mcall	80003050 <xQueueGenericCreate+0x4c>
80003036:	0a 9c       	mov	r12,r5
80003038:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
				xReturn = pxNewQueue;
			}
			else
			{
				traceQUEUE_CREATE_FAILED( ucQueueType );
				vPortFree( pxNewQueue );
8000303c:	0a 9c       	mov	r12,r5
8000303e:	f0 1f 00 06 	mcall	80003054 <xQueueGenericCreate+0x50>
80003042:	e3 cf 80 e0 	ldm	sp++,r5-r7,pc,r12=0
80003046:	e3 cf 80 e0 	ldm	sp++,r5-r7,pc,r12=0
8000304a:	00 00       	add	r0,r0
8000304c:	80 00       	ld.sh	r0,r0[0x0]
8000304e:	2b 60       	sub	r0,-74
80003050:	80 00       	ld.sh	r0,r0[0x0]
80003052:	2f 8c       	sub	r12,-8
80003054:	80 00       	ld.sh	r0,r0[0x0]
80003056:	2b 5c       	sub	r12,-75

80003058 <mcp2515_read_array>:
	spi_deselect_device(MCP2515_SPI_ADDRESS,spi_dev);
	
	//Missing return? / --> Added 21/5-14
}

void mcp2515_read_array (struct spi_device * spi_dev, uint8_t * data, uint8_t len, uint8_t first_reg_addr ){
80003058:	eb cd 40 e0 	pushm	r5-r7,lr
8000305c:	20 1d       	sub	sp,4
8000305e:	18 97       	mov	r7,r12
80003060:	16 95       	mov	r5,r11
80003062:	14 96       	mov	r6,r10
	
	uint8_t dataToSend[2] = {MCP2515_INSTR_READ,first_reg_addr};
80003064:	30 38       	mov	r8,3
80003066:	ba 88       	st.b	sp[0x0],r8
80003068:	ba 99       	st.b	sp[0x1],r9
 *
 */
static inline void spi_select_device(volatile avr32_spi_t *spi,
		struct spi_device *device)
{
	spi_selectChip(spi,device->id);
8000306a:	19 8b       	ld.ub	r11,r12[0x0]
8000306c:	fc 7c 18 00 	mov	r12,-190464
80003070:	f0 1f 00 0b 	mcall	8000309c <mcp2515_read_array+0x44>
		
	spi_select_device(MCP2515_SPI_ADDRESS, spi_dev);
	spi_write_packet(MCP2515_SPI_ADDRESS,dataToSend,2);
80003074:	30 2a       	mov	r10,2
80003076:	1a 9b       	mov	r11,sp
80003078:	fc 7c 18 00 	mov	r12,-190464
8000307c:	f0 1f 00 09 	mcall	800030a0 <mcp2515_read_array+0x48>
	spi_read_packet(MCP2515_SPI_ADDRESS,data,len);
80003080:	0c 9a       	mov	r10,r6
80003082:	0a 9b       	mov	r11,r5
80003084:	fc 7c 18 00 	mov	r12,-190464
80003088:	f0 1f 00 07 	mcall	800030a4 <mcp2515_read_array+0x4c>
 * \pre SPI device must be selected with spi_select_device() first
 */
static inline void spi_deselect_device(volatile avr32_spi_t *spi,
		struct spi_device *device)
{
	spi_unselectChip(spi,device->id);
8000308c:	0f 8b       	ld.ub	r11,r7[0x0]
8000308e:	fc 7c 18 00 	mov	r12,-190464
80003092:	f0 1f 00 06 	mcall	800030a8 <mcp2515_read_array+0x50>
	spi_deselect_device(MCP2515_SPI_ADDRESS, spi_dev);
	
80003096:	2f fd       	sub	sp,-4
80003098:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
8000309c:	80 00       	ld.sh	r0,r0[0x0]
8000309e:	20 6c       	sub	r12,6
800030a0:	80 00       	ld.sh	r0,r0[0x0]
800030a2:	24 58       	sub	r8,69
800030a4:	80 00       	ld.sh	r0,r0[0x0]
800030a6:	24 08       	sub	r8,64
800030a8:	80 00       	ld.sh	r0,r0[0x0]
800030aa:	20 2c       	sub	r12,2

800030ac <load_state>:
		ecu_data->config_max_trq
	}; 
	mcp2515_write_array(spi_dev,dataToWrite, ECU_DATA_BUF_LEN ,addr);
}

void load_state(struct spi_device * spi_dev, fsm_ecu_data_t *ecu_data) {
800030ac:	eb cd 40 80 	pushm	r7,lr
800030b0:	20 2d       	sub	sp,8
800030b2:	16 97       	mov	r7,r11
	uint8_t addr = ECU_DATA_BUF;
	uint8_t data[ECU_DATA_BUF_LEN] = {0};
800030b4:	30 09       	mov	r9,0
800030b6:	50 09       	stdsp	sp[0x0],r9
800030b8:	fa c8 ff fc 	sub	r8,sp,-4
800030bc:	b0 09       	st.h	r8[0x0],r9
800030be:	fa c8 ff fa 	sub	r8,sp,-6
800030c2:	b0 89       	st.b	r8[0x0],r9
	mcp2515_read_array(spi_dev, data, ECU_DATA_BUF_LEN, addr);
800030c4:	35 69       	mov	r9,86
800030c6:	30 7a       	mov	r10,7
800030c8:	1a 9b       	mov	r11,sp
800030ca:	f0 1f 00 0e 	mcall	80003100 <load_state+0x54>
	ecu_data->state					 = (fsm_ecu_state_t)data[0];
800030ce:	1b 88       	ld.ub	r8,sp[0x0]
800030d0:	8f 08       	st.w	r7[0x0],r8
	ecu_data->flag_start_precharge	 = data[1];
800030d2:	1b 98       	ld.ub	r8,sp[0x1]
800030d4:	ef 68 00 4a 	st.b	r7[74],r8
	ecu_data->flag_drive_enable		 = (flag_drive_enable_t)data[2];
800030d8:	1b a8       	ld.ub	r8,sp[0x2]
800030da:	ef 48 00 50 	st.w	r7[80],r8
	ecu_data->flag_brake_implausible = data[3];
800030de:	1b b8       	ld.ub	r8,sp[0x3]
800030e0:	ef 68 00 4b 	st.b	r7[75],r8
	uint16_t temp					 = data[4] << 8;
	ecu_data->control_u				 = (int16_t)(temp | (uint16_t)data[5]);
800030e4:	1b c9       	ld.ub	r9,sp[0x4]
800030e6:	1b d8       	ld.ub	r8,sp[0x5]
800030e8:	f1 e9 10 88 	or	r8,r8,r9<<0x8
800030ec:	5c 88       	casts.h	r8
800030ee:	e5 a6 08 08 	cop	cp0,cr8,cr0,cr8,0x4c
800030f2:	8f 78       	st.w	r7[0x1c],r8
	ecu_data->config_max_trq		 = (uint8_t)data[6];
800030f4:	1b e8       	ld.ub	r8,sp[0x6]
800030f6:	ef 68 00 69 	st.b	r7[105],r8
}
800030fa:	2f ed       	sub	sp,-8
800030fc:	e3 cd 80 80 	ldm	sp++,r7,pc
80003100:	80 00       	ld.sh	r0,r0[0x0]
80003102:	30 58       	mov	r8,5

80003104 <mcp2515_readRXbuffer>:
	spi_write_packet(MCP2515_SPI_ADDRESS,bitModifyMessage,4);
	spi_deselect_device(MCP2515_SPI_ADDRESS,spi_dev);
	
}

uint8_t mcp2515_readRXbuffer ( struct spi_device * spi_dev, uint8_t bufferNumber, uint8_t * data, uint8_t dlc){
80003104:	d4 21       	pushm	r4-r7,lr
80003106:	18 96       	mov	r6,r12
80003108:	14 94       	mov	r4,r10
8000310a:	12 95       	mov	r5,r9
8000310c:	30 18       	mov	r8,1
8000310e:	f0 0b 18 00 	cp.b	r11,r8
80003112:	e0 88 00 04 	brls	8000311a <mcp2515_readRXbuffer+0x16>
80003116:	30 27       	mov	r7,2
80003118:	c0 48       	rjmp	80003120 <mcp2515_readRXbuffer+0x1c>
8000311a:	48 d8       	lddpc	r8,8000314c <mcp2515_readRXbuffer+0x48>
8000311c:	f0 0b 07 07 	ld.ub	r7,r8[r11]
 *
 */
static inline void spi_select_device(volatile avr32_spi_t *spi,
		struct spi_device *device)
{
	spi_selectChip(spi,device->id);
80003120:	0d 8b       	ld.ub	r11,r6[0x0]
80003122:	fc 7c 18 00 	mov	r12,-190464
80003126:	f0 1f 00 0b 	mcall	80003150 <mcp2515_readRXbuffer+0x4c>
 * \param data The data byte to be loaded
 *
 */
static inline void spi_put(volatile avr32_spi_t *spi, uint16_t data)
{
	spi->tdr = data << AVR32_SPI_TDR_TD_OFFSET;
8000312a:	0e 98       	mov	r8,r7
8000312c:	e8 18 00 90 	orl	r8,0x90
80003130:	fc 77 18 00 	mov	r7,-190464
80003134:	8f 38       	st.w	r7[0xc],r8
	
	spi_select_device(MCP2515_SPI_ADDRESS,spi_dev);
	
	uint8_t spi_cmd = MCP2515_INSTR_READ_RX_BUF | rxBufferReadAddress;
	spi_write_single(MCP2515_SPI_ADDRESS, spi_cmd);
	spi_read_packet(MCP2515_SPI_ADDRESS,data,dlc);	
80003136:	0a 9a       	mov	r10,r5
80003138:	08 9b       	mov	r11,r4
8000313a:	0e 9c       	mov	r12,r7
8000313c:	f0 1f 00 06 	mcall	80003154 <mcp2515_readRXbuffer+0x50>
 * \pre SPI device must be selected with spi_select_device() first
 */
static inline void spi_deselect_device(volatile avr32_spi_t *spi,
		struct spi_device *device)
{
	spi_unselectChip(spi,device->id);
80003140:	0d 8b       	ld.ub	r11,r6[0x0]
80003142:	0e 9c       	mov	r12,r7
80003144:	f0 1f 00 05 	mcall	80003158 <mcp2515_readRXbuffer+0x54>
	
	spi_deselect_device(MCP2515_SPI_ADDRESS,spi_dev);
	
	//Missing return? / --> Added 21/5-14
}
80003148:	d8 22       	popm	r4-r7,pc
8000314a:	00 00       	add	r0,r0
8000314c:	80 00       	ld.sh	r0,r0[0x0]
8000314e:	80 00       	ld.sh	r0,r0[0x0]
80003150:	80 00       	ld.sh	r0,r0[0x0]
80003152:	20 6c       	sub	r12,6
80003154:	80 00       	ld.sh	r0,r0[0x0]
80003156:	24 08       	sub	r8,64
80003158:	80 00       	ld.sh	r0,r0[0x0]
8000315a:	20 2c       	sub	r12,2

8000315c <mcp2515_write_array>:
	regValue &= MCP2515_MODE_bm;
	
	return ( regValue >> 5);
}

void mcp2515_write_array (struct spi_device * spi_dev, uint8_t * data, uint8_t len, uint8_t first_reg_addr ){		//This function is not working, must be fixed
8000315c:	d4 21       	pushm	r4-r7,lr
8000315e:	20 3d       	sub	sp,12
80003160:	18 97       	mov	r7,r12
80003162:	14 96       	mov	r6,r10
	
	uint8_t dataToSend[10] = {MCP2515_INSTR_WRITE,first_reg_addr};
80003164:	30 04       	mov	r4,0
80003166:	30 05       	mov	r5,0
80003168:	fa e5 00 00 	st.d	sp[0],r4
8000316c:	30 08       	mov	r8,0
8000316e:	ba 48       	st.h	sp[0x8],r8
80003170:	30 28       	mov	r8,2
80003172:	ba 88       	st.b	sp[0x0],r8
80003174:	ba 99       	st.b	sp[0x1],r9
80003176:	fa c8 ff fe 	sub	r8,sp,-2
	regValue &= MCP2515_MODE_bm;
	
	return ( regValue >> 5);
}

void mcp2515_write_array (struct spi_device * spi_dev, uint8_t * data, uint8_t len, uint8_t first_reg_addr ){		//This function is not working, must be fixed
8000317a:	fa ca ff f5 	sub	r10,sp,-11
	
	uint8_t dataToSend[10] = {MCP2515_INSTR_WRITE,first_reg_addr};
	
	for ( uint8_t i = 2 ; i < 11 ; ++i){
		dataToSend[i] = data[i-2]; 
8000317e:	17 39       	ld.ub	r9,r11++
80003180:	10 c9       	st.b	r8++,r9

void mcp2515_write_array (struct spi_device * spi_dev, uint8_t * data, uint8_t len, uint8_t first_reg_addr ){		//This function is not working, must be fixed
	
	uint8_t dataToSend[10] = {MCP2515_INSTR_WRITE,first_reg_addr};
	
	for ( uint8_t i = 2 ; i < 11 ; ++i){
80003182:	14 38       	cp.w	r8,r10
80003184:	cf d1       	brne	8000317e <mcp2515_write_array+0x22>
 *
 */
static inline void spi_select_device(volatile avr32_spi_t *spi,
		struct spi_device *device)
{
	spi_selectChip(spi,device->id);
80003186:	0f 8b       	ld.ub	r11,r7[0x0]
80003188:	fc 7c 18 00 	mov	r12,-190464
8000318c:	f0 1f 00 08 	mcall	800031ac <mcp2515_write_array+0x50>
		dataToSend[i] = data[i-2]; 
	}
	
	spi_select_device(MCP2515_SPI_ADDRESS, spi_dev);	
	spi_write_packet(MCP2515_SPI_ADDRESS,dataToSend,len+2);
80003190:	ec ca ff fe 	sub	r10,r6,-2
80003194:	1a 9b       	mov	r11,sp
80003196:	fc 7c 18 00 	mov	r12,-190464
8000319a:	f0 1f 00 06 	mcall	800031b0 <mcp2515_write_array+0x54>
 * \pre SPI device must be selected with spi_select_device() first
 */
static inline void spi_deselect_device(volatile avr32_spi_t *spi,
		struct spi_device *device)
{
	spi_unselectChip(spi,device->id);
8000319e:	0f 8b       	ld.ub	r11,r7[0x0]
800031a0:	fc 7c 18 00 	mov	r12,-190464
800031a4:	f0 1f 00 04 	mcall	800031b4 <mcp2515_write_array+0x58>
	spi_deselect_device(MCP2515_SPI_ADDRESS, spi_dev);

}
800031a8:	2f dd       	sub	sp,-12
800031aa:	d8 22       	popm	r4-r7,pc
800031ac:	80 00       	ld.sh	r0,r0[0x0]
800031ae:	20 6c       	sub	r12,6
800031b0:	80 00       	ld.sh	r0,r0[0x0]
800031b2:	24 58       	sub	r8,69
800031b4:	80 00       	ld.sh	r0,r0[0x0]
800031b6:	20 2c       	sub	r12,2

800031b8 <save_state>:
	gpio_set_pin_high(LED1);
	return DLC;

}

void save_state(struct spi_device * spi_dev, fsm_ecu_data_t *ecu_data) {
800031b8:	eb cd 40 80 	pushm	r7,lr
800031bc:	20 2d       	sub	sp,8
	uint8_t addr = ECU_DATA_BUF;
	uint8_t dataToWrite[ECU_DATA_BUF_LEN] = { 
		ecu_data->state,
		ecu_data->flag_start_precharge,
800031be:	f7 37 00 4a 	ld.ub	r7,r11[74]
		(uint8_t)ecu_data->flag_drive_enable,
800031c2:	f7 3e 00 53 	ld.ub	lr,r11[83]
		ecu_data->flag_brake_implausible,
800031c6:	f7 3a 00 4b 	ld.ub	r10,r11[75]
		(int8_t)((int16_t)ecu_data->control_u >> 8),
		(int8_t)(ecu_data->control_u),
		ecu_data->config_max_trq
	}; 
800031ca:	76 78       	ld.w	r8,r11[0x1c]
		ecu_data->flag_start_precharge,
		(uint8_t)ecu_data->flag_drive_enable,
		ecu_data->flag_brake_implausible,
		(int8_t)((int16_t)ecu_data->control_u >> 8),
		(int8_t)(ecu_data->control_u),
		ecu_data->config_max_trq
800031cc:	f7 39 00 69 	ld.ub	r9,r11[105]
	}; 
800031d0:	76 0b       	ld.w	r11,r11[0x0]
800031d2:	ba 8b       	st.b	sp[0x0],r11
800031d4:	ba 97       	st.b	sp[0x1],r7
800031d6:	ba ae       	st.b	sp[0x2],lr
800031d8:	ba ba       	st.b	sp[0x3],r10
800031da:	e5 ab 08 08 	cop	cp0,cr8,cr0,cr8,0x56
800031de:	f5 d8 b1 08 	bfexts	r10,r8,0x8,0x8
800031e2:	ba ca       	st.b	sp[0x4],r10
800031e4:	ba d8       	st.b	sp[0x5],r8
800031e6:	ba e9       	st.b	sp[0x6],r9
	mcp2515_write_array(spi_dev,dataToWrite, ECU_DATA_BUF_LEN ,addr);
800031e8:	35 69       	mov	r9,86
800031ea:	30 7a       	mov	r10,7
800031ec:	1a 9b       	mov	r11,sp
800031ee:	f0 1f 00 03 	mcall	800031f8 <save_state+0x40>
}
800031f2:	2f ed       	sub	sp,-8
800031f4:	e3 cd 80 80 	ldm	sp++,r7,pc
800031f8:	80 00       	ld.sh	r0,r0[0x0]
800031fa:	31 5c       	mov	r12,21

800031fc <mcp2515_setToMode>:
	mcp2515_writeRegister (spi_dev, controlRegisterAddress, dataTransmissionSetting );
	gpio_set_pin_high(LED2);
	//done
}

void mcp2515_setToMode (struct spi_device * spi_dev, mcp2515_mode_t mode ){
800031fc:	eb cd 40 80 	pushm	r7,lr
80003200:	20 1d       	sub	sp,4
80003202:	18 97       	mov	r7,r12
	uint8_t data[4] = {
		MCP2515_CMD_BIT_MODIFY,
		MCP2515_CAN_CTRL_REG_ADDR,	
		MCP2515_MODE_bm ,	
		( mode << 5 )				// data
	};
80003204:	30 58       	mov	r8,5
80003206:	ba 88       	st.b	sp[0x0],r8
80003208:	30 f8       	mov	r8,15
8000320a:	ba 98       	st.b	sp[0x1],r8
8000320c:	3e 08       	mov	r8,-32
8000320e:	ba a8       	st.b	sp[0x2],r8
80003210:	a5 7b       	lsl	r11,0x5
80003212:	ba bb       	st.b	sp[0x3],r11
 *
 */
static inline void spi_select_device(volatile avr32_spi_t *spi,
		struct spi_device *device)
{
	spi_selectChip(spi,device->id);
80003214:	19 8b       	ld.ub	r11,r12[0x0]
80003216:	fc 7c 18 00 	mov	r12,-190464
8000321a:	f0 1f 00 09 	mcall	8000323c <mcp2515_setToMode+0x40>
	spi_select_device(MCP2515_SPI_ADDRESS, spi_dev);
	spi_write_packet(MCP2515_SPI_ADDRESS, data, 4);
8000321e:	30 4a       	mov	r10,4
80003220:	1a 9b       	mov	r11,sp
80003222:	fc 7c 18 00 	mov	r12,-190464
80003226:	f0 1f 00 07 	mcall	80003240 <mcp2515_setToMode+0x44>
 * \pre SPI device must be selected with spi_select_device() first
 */
static inline void spi_deselect_device(volatile avr32_spi_t *spi,
		struct spi_device *device)
{
	spi_unselectChip(spi,device->id);
8000322a:	0f 8b       	ld.ub	r11,r7[0x0]
8000322c:	fc 7c 18 00 	mov	r12,-190464
80003230:	f0 1f 00 05 	mcall	80003244 <mcp2515_setToMode+0x48>
	spi_deselect_device(MCP2515_SPI_ADDRESS, spi_dev);
	
	
}
80003234:	2f fd       	sub	sp,-4
80003236:	e3 cd 80 80 	ldm	sp++,r7,pc
8000323a:	00 00       	add	r0,r0
8000323c:	80 00       	ld.sh	r0,r0[0x0]
8000323e:	20 6c       	sub	r12,6
80003240:	80 00       	ld.sh	r0,r0[0x0]
80003242:	24 58       	sub	r8,69
80003244:	80 00       	ld.sh	r0,r0[0x0]
80003246:	20 2c       	sub	r12,2

80003248 <mcp2515_readRegister>:
	
	spi_deselect_device(MCP2515_SPI_ADDRESS, spi_dev);
}


uint8_t mcp2515_readRegister ( struct spi_device * spi_dev, uint8_t reg_addr ){
80003248:	eb cd 40 c0 	pushm	r6-r7,lr
8000324c:	20 2d       	sub	sp,8
8000324e:	18 97       	mov	r7,r12
80003250:	16 96       	mov	r6,r11
 *
 */
static inline void spi_select_device(volatile avr32_spi_t *spi,
		struct spi_device *device)
{
	spi_selectChip(spi,device->id);
80003252:	19 8b       	ld.ub	r11,r12[0x0]
80003254:	fc 7c 18 00 	mov	r12,-190464
80003258:	f0 1f 00 0f 	mcall	80003294 <mcp2515_readRegister+0x4c>
	spi_select_device(MCP2515_SPI_ADDRESS, spi_dev);
	
	uint8_t data[2] = {
		MCP2515_INSTR_READ,
		reg_addr
	};
8000325c:	30 38       	mov	r8,3
8000325e:	ba c8       	st.b	sp[0x4],r8
80003260:	ba d6       	st.b	sp[0x5],r6
		
	spi_write_packet(MCP2515_SPI_ADDRESS, data, 2 );
80003262:	30 2a       	mov	r10,2
80003264:	fa cb ff fc 	sub	r11,sp,-4
80003268:	fc 7c 18 00 	mov	r12,-190464
8000326c:	f0 1f 00 0b 	mcall	80003298 <mcp2515_readRegister+0x50>
	uint8_t registerValue[1] = {0x00};
80003270:	30 08       	mov	r8,0
80003272:	ba 88       	st.b	sp[0x0],r8
	
	spi_read_packet(MCP2515_SPI_ADDRESS, registerValue, 1 );
80003274:	30 1a       	mov	r10,1
80003276:	1a 9b       	mov	r11,sp
80003278:	fc 7c 18 00 	mov	r12,-190464
8000327c:	f0 1f 00 08 	mcall	8000329c <mcp2515_readRegister+0x54>
 * \pre SPI device must be selected with spi_select_device() first
 */
static inline void spi_deselect_device(volatile avr32_spi_t *spi,
		struct spi_device *device)
{
	spi_unselectChip(spi,device->id);
80003280:	0f 8b       	ld.ub	r11,r7[0x0]
80003282:	fc 7c 18 00 	mov	r12,-190464
80003286:	f0 1f 00 07 	mcall	800032a0 <mcp2515_readRegister+0x58>

	spi_deselect_device(MCP2515_SPI_ADDRESS, spi_dev);
	return registerValue[0];
	
}
8000328a:	1b 8c       	ld.ub	r12,sp[0x0]
8000328c:	2f ed       	sub	sp,-8
8000328e:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80003292:	00 00       	add	r0,r0
80003294:	80 00       	ld.sh	r0,r0[0x0]
80003296:	20 6c       	sub	r12,6
80003298:	80 00       	ld.sh	r0,r0[0x0]
8000329a:	24 58       	sub	r8,69
8000329c:	80 00       	ld.sh	r0,r0[0x0]
8000329e:	24 08       	sub	r8,64
800032a0:	80 00       	ld.sh	r0,r0[0x0]
800032a2:	20 2c       	sub	r12,2

800032a4 <mcp2515_getCurrentMode>:
	spi_deselect_device(MCP2515_SPI_ADDRESS, spi_dev);
	
	
}

mcp2515_mode_t mcp2515_getCurrentMode ( struct spi_device * spi_dev ){
800032a4:	d4 01       	pushm	lr
	
	uint8_t regValue = mcp2515_readRegister(spi_dev, MCP2515_CAN_CTRL_REG_ADDR);
800032a6:	30 fb       	mov	r11,15
800032a8:	f0 1f 00 03 	mcall	800032b4 <mcp2515_getCurrentMode+0x10>
	regValue &= MCP2515_MODE_bm;
	
	return ( regValue >> 5);
}
800032ac:	f9 dc c0 a3 	bfextu	r12,r12,0x5,0x3
800032b0:	d8 02       	popm	pc
800032b2:	00 00       	add	r0,r0
800032b4:	80 00       	ld.sh	r0,r0[0x0]
800032b6:	32 48       	mov	r8,36

800032b8 <mcp2515_writeRegister>:
	spi_select_device(MCP2515_SPI_ADDRESS, spi_dev);
	spi_write_single(MCP2515_SPI_ADDRESS, MCP2515_INSTR_RESET);
	spi_deselect_device(MCP2515_SPI_ADDRESS, spi_dev);
}

void mcp2515_writeRegister ( struct spi_device * spi_dev, uint8_t reg_addr, uint8_t reg_data ){
800032b8:	eb cd 40 e0 	pushm	r5-r7,lr
800032bc:	20 1d       	sub	sp,4
800032be:	18 97       	mov	r7,r12
800032c0:	16 96       	mov	r6,r11
800032c2:	14 95       	mov	r5,r10
 *
 */
static inline void spi_select_device(volatile avr32_spi_t *spi,
		struct spi_device *device)
{
	spi_selectChip(spi,device->id);
800032c4:	19 8b       	ld.ub	r11,r12[0x0]
800032c6:	fc 7c 18 00 	mov	r12,-190464
800032ca:	f0 1f 00 0b 	mcall	800032f4 <mcp2515_writeRegister+0x3c>
	
	uint8_t data[3] = {
		MCP2515_INSTR_WRITE,
		reg_addr,
		reg_data
	};
800032ce:	30 28       	mov	r8,2
800032d0:	ba 88       	st.b	sp[0x0],r8
800032d2:	ba 96       	st.b	sp[0x1],r6
800032d4:	ba a5       	st.b	sp[0x2],r5
	
	spi_write_packet(MCP2515_SPI_ADDRESS, data,3);
800032d6:	30 3a       	mov	r10,3
800032d8:	1a 9b       	mov	r11,sp
800032da:	fc 7c 18 00 	mov	r12,-190464
800032de:	f0 1f 00 07 	mcall	800032f8 <mcp2515_writeRegister+0x40>
 * \pre SPI device must be selected with spi_select_device() first
 */
static inline void spi_deselect_device(volatile avr32_spi_t *spi,
		struct spi_device *device)
{
	spi_unselectChip(spi,device->id);
800032e2:	0f 8b       	ld.ub	r11,r7[0x0]
800032e4:	fc 7c 18 00 	mov	r12,-190464
800032e8:	f0 1f 00 05 	mcall	800032fc <mcp2515_writeRegister+0x44>
	
	spi_deselect_device(MCP2515_SPI_ADDRESS, spi_dev);
}
800032ec:	2f fd       	sub	sp,-4
800032ee:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
800032f2:	00 00       	add	r0,r0
800032f4:	80 00       	ld.sh	r0,r0[0x0]
800032f6:	20 6c       	sub	r12,6
800032f8:	80 00       	ld.sh	r0,r0[0x0]
800032fa:	24 58       	sub	r8,69
800032fc:	80 00       	ld.sh	r0,r0[0x0]
800032fe:	20 2c       	sub	r12,2

80003300 <mcp2515_reset>:

	return 1;
	
}

void mcp2515_reset( struct spi_device * spi_dev ){
80003300:	eb cd 40 80 	pushm	r7,lr
80003304:	18 97       	mov	r7,r12
 *
 */
static inline void spi_select_device(volatile avr32_spi_t *spi,
		struct spi_device *device)
{
	spi_selectChip(spi,device->id);
80003306:	19 8b       	ld.ub	r11,r12[0x0]
80003308:	fc 7c 18 00 	mov	r12,-190464
8000330c:	f0 1f 00 06 	mcall	80003324 <mcp2515_reset+0x24>
80003310:	fc 7c 18 00 	mov	r12,-190464
80003314:	e0 68 00 c0 	mov	r8,192
80003318:	99 38       	st.w	r12[0xc],r8
 * \pre SPI device must be selected with spi_select_device() first
 */
static inline void spi_deselect_device(volatile avr32_spi_t *spi,
		struct spi_device *device)
{
	spi_unselectChip(spi,device->id);
8000331a:	0f 8b       	ld.ub	r11,r7[0x0]
8000331c:	f0 1f 00 03 	mcall	80003328 <mcp2515_reset+0x28>
	
	spi_select_device(MCP2515_SPI_ADDRESS, spi_dev);
	spi_write_single(MCP2515_SPI_ADDRESS, MCP2515_INSTR_RESET);
	spi_deselect_device(MCP2515_SPI_ADDRESS, spi_dev);
}
80003320:	e3 cd 80 80 	ldm	sp++,r7,pc
80003324:	80 00       	ld.sh	r0,r0[0x0]
80003326:	20 6c       	sub	r12,6
80003328:	80 00       	ld.sh	r0,r0[0x0]
8000332a:	20 2c       	sub	r12,2

8000332c <mcp2515_init>:
	spi_enable(SPI_ADRESS);
	return spi_device_conf;
}


uint8_t mcp2515_init ( struct spi_device * spi_dev ){
8000332c:	eb cd 40 80 	pushm	r7,lr
80003330:	18 97       	mov	r7,r12

	
	mcp2515_reset(spi_dev);
80003332:	f0 1f 00 1a 	mcall	80003398 <mcp2515_init+0x6c>
	
	mcp2515_mode_t currentMode = mcp2515_getCurrentMode(spi_dev); 	
80003336:	0e 9c       	mov	r12,r7
80003338:	f0 1f 00 19 	mcall	8000339c <mcp2515_init+0x70>
	if ( currentMode != CONFIG ){
8000333c:	58 4c       	cp.w	r12,4
8000333e:	c0 30       	breq	80003344 <mcp2515_init+0x18>
80003340:	e3 cf 80 80 	ldm	sp++,r7,pc,r12=0
	}
	
	
	// setup receive buffers:
	uint8_t receiveBuffer0Settings = RX_MASK_FILTER_OFF_bm;
	mcp2515_writeRegister(spi_dev, RXB0CTRL, receiveBuffer0Settings );
80003344:	36 0a       	mov	r10,96
80003346:	14 9b       	mov	r11,r10
80003348:	0e 9c       	mov	r12,r7
8000334a:	f0 1f 00 16 	mcall	800033a0 <mcp2515_init+0x74>
	
	uint8_t receiveBuffer1Settings = RX_MASK_FILTER_OFF_bm;
	mcp2515_writeRegister(spi_dev, RXB1CTRL, receiveBuffer1Settings );
8000334e:	36 0a       	mov	r10,96
80003350:	37 0b       	mov	r11,112
80003352:	0e 9c       	mov	r12,r7
80003354:	f0 1f 00 13 	mcall	800033a0 <mcp2515_init+0x74>
	
	
	uint8_t interruptSettings = RX0IE_bm | RX1IE_bm;		//enable interrupts on full receive buffers
	mcp2515_writeRegister(spi_dev,CANINTE,interruptSettings);
80003358:	30 3a       	mov	r10,3
8000335a:	32 bb       	mov	r11,43
8000335c:	0e 9c       	mov	r12,r7
8000335e:	f0 1f 00 11 	mcall	800033a0 <mcp2515_init+0x74>
	
	
	
	// set timing bits
	uint8_t cnf1RegisterSettings = SJW_LENGTH_1XTQ_bm | CAN_BAUD_RATE_PRESCALER;
	mcp2515_writeRegister(spi_dev, CNF1, cnf1RegisterSettings );
80003362:	30 0a       	mov	r10,0
80003364:	32 ab       	mov	r11,42
80003366:	0e 9c       	mov	r12,r7
80003368:	f0 1f 00 0e 	mcall	800033a0 <mcp2515_init+0x74>
	
	uint8_t cnf2RegisterSettings = PRSEG_2_bm | PHSEG1_1_bm | BTLMODE_1_bm; 
	mcp2515_writeRegister(spi_dev,CNF2,cnf2RegisterSettings);
8000336c:	e0 6a 00 8a 	mov	r10,138
80003370:	32 9b       	mov	r11,41
80003372:	0e 9c       	mov	r12,r7
80003374:	f0 1f 00 0b 	mcall	800033a0 <mcp2515_init+0x74>
	
	uint8_t cnf3RegisterSettings = 	PHSEG2_1_bm;
	mcp2515_writeRegister(spi_dev,CNF3,cnf3RegisterSettings);
80003378:	30 1a       	mov	r10,1
8000337a:	32 8b       	mov	r11,40
8000337c:	0e 9c       	mov	r12,r7
8000337e:	f0 1f 00 09 	mcall	800033a0 <mcp2515_init+0x74>
	
	
	
	
	mcp2515_setToMode(spi_dev,NORMAL);			// finish initializing
80003382:	30 0b       	mov	r11,0
80003384:	0e 9c       	mov	r12,r7
80003386:	f0 1f 00 08 	mcall	800033a4 <mcp2515_init+0x78>
	currentMode = mcp2515_getCurrentMode(spi_dev);
8000338a:	0e 9c       	mov	r12,r7
8000338c:	f0 1f 00 04 	mcall	8000339c <mcp2515_init+0x70>
80003390:	5f 0c       	sreq	r12
		return 0;
	}

	return 1;
	
}
80003392:	e3 cd 80 80 	ldm	sp++,r7,pc
80003396:	00 00       	add	r0,r0
80003398:	80 00       	ld.sh	r0,r0[0x0]
8000339a:	33 00       	mov	r0,48
8000339c:	80 00       	ld.sh	r0,r0[0x0]
8000339e:	32 a4       	mov	r4,42
800033a0:	80 00       	ld.sh	r0,r0[0x0]
800033a2:	32 b8       	mov	r8,43
800033a4:	80 00       	ld.sh	r0,r0[0x0]
800033a6:	31 fc       	mov	r12,31

800033a8 <mcp2515_getReceivedMessage>:
	interruptFlagRegister = mcp2515_readRegister(spi_dev, CANINTF );
	
	return interruptFlagRegister & ( 0b11 << 0 );
}

uint8_t mcp2515_getReceivedMessage ( struct spi_device * spi_dev, uint8_t bufferNum, uint8_t * data, uint8_t len ){
800033a8:	d4 21       	pushm	r4-r7,lr
800033aa:	18 95       	mov	r5,r12
800033ac:	16 97       	mov	r7,r11
800033ae:	14 94       	mov	r4,r10
	gpio_set_pin_low(LED1);
800033b0:	35 3c       	mov	r12,83
800033b2:	f0 1f 00 10 	mcall	800033f0 <mcp2515_getReceivedMessage+0x48>
	uint8_t messageAddress;
	uint8_t messageDLCAddress;
	uint8_t receivedMessageInterrupt_bm;

	switch(bufferNum){
800033b6:	58 07       	cp.w	r7,0
800033b8:	c0 a0       	breq	800033cc <mcp2515_getReceivedMessage+0x24>
800033ba:	30 18       	mov	r8,1
800033bc:	f0 07 18 00 	cp.b	r7,r8
800033c0:	c0 40       	breq	800033c8 <mcp2515_getReceivedMessage+0x20>
800033c2:	e0 66 00 ff 	mov	r6,255
800033c6:	c1 28       	rjmp	800033ea <mcp2515_getReceivedMessage+0x42>
800033c8:	37 5b       	mov	r11,117
800033ca:	c0 28       	rjmp	800033ce <mcp2515_getReceivedMessage+0x26>
800033cc:	36 5b       	mov	r11,101
			return 0xFF; //faulty call of function
	}
	
	
	//get DLC:
	uint8_t DLC =  mcp2515_readRegister(spi_dev, messageDLCAddress);
800033ce:	0a 9c       	mov	r12,r5
800033d0:	f0 1f 00 09 	mcall	800033f4 <mcp2515_getReceivedMessage+0x4c>
	DLC &= RX_DLC_BITS_bm;	// filter away any unwanted bits
800033d4:	ed dc c0 04 	bfextu	r6,r12,0x0,0x4
	
	// get Data:
	mcp2515_readRXbuffer(spi_dev,bufferNum,data,DLC);	
800033d8:	0c 99       	mov	r9,r6
800033da:	08 9a       	mov	r10,r4
800033dc:	0e 9b       	mov	r11,r7
800033de:	0a 9c       	mov	r12,r5
800033e0:	f0 1f 00 06 	mcall	800033f8 <mcp2515_getReceivedMessage+0x50>
	//mcp2515_read_array(spi_dev,data,DLC,messageAddress);
	
	
	//reset interrupt flag: (perhaps no longer needed due to the readRXbuffer function over - it should automatically reset the flag)
	//mcp2515_bitModifyRegister(spi_dev, CANINTF, receivedMessageInterrupt_bm,0x00);
	gpio_set_pin_high(LED1);
800033e4:	35 3c       	mov	r12,83
800033e6:	f0 1f 00 06 	mcall	800033fc <mcp2515_getReceivedMessage+0x54>
	return DLC;

}
800033ea:	0c 9c       	mov	r12,r6
800033ec:	d8 22       	popm	r4-r7,pc
800033ee:	00 00       	add	r0,r0
800033f0:	80 00       	ld.sh	r0,r0[0x0]
800033f2:	68 e4       	ld.w	r4,r4[0x38]
800033f4:	80 00       	ld.sh	r0,r0[0x0]
800033f6:	32 48       	mov	r8,36
800033f8:	80 00       	ld.sh	r0,r0[0x0]
800033fa:	31 04       	mov	r4,16
800033fc:	80 00       	ld.sh	r0,r0[0x0]
800033fe:	68 ce       	ld.w	lr,r4[0x30]

80003400 <mcp2515_sendCanMessage>:
	spi_deselect_device(MCP2515_SPI_ADDRESS, spi_dev);
	return registerValue[0];
	
}

void mcp2515_sendCanMessage ( struct spi_device * spi_dev, uint8_t DLC, uint8_t * data, uint16_t address, uint8_t bufferNumber ){
80003400:	eb cd 40 fe 	pushm	r1-r7,lr
80003404:	18 97       	mov	r7,r12
80003406:	16 94       	mov	r4,r11
80003408:	14 93       	mov	r3,r10
8000340a:	12 95       	mov	r5,r9
8000340c:	10 96       	mov	r6,r8
	
	gpio_set_pin_low(LED2);
8000340e:	35 2c       	mov	r12,82
80003410:	f0 1f 00 1b 	mcall	8000347c <mcp2515_sendCanMessage+0x7c>
	uint8_t messageAddress;
	uint8_t messageDLCAddress;
	uint8_t dataAddress;
	uint8_t controlRegisterAddress;
	
	switch(bufferNumber){
80003414:	58 06       	cp.w	r6,0
80003416:	c0 a0       	breq	8000342a <mcp2515_sendCanMessage+0x2a>
80003418:	30 18       	mov	r8,1
8000341a:	f0 06 18 00 	cp.b	r6,r8
8000341e:	c2 c1       	brne	80003476 <mcp2515_sendCanMessage+0x76>
80003420:	34 01       	mov	r1,64
80003422:	34 62       	mov	r2,70
80003424:	34 5b       	mov	r11,69
80003426:	34 16       	mov	r6,65
80003428:	c0 58       	rjmp	80003432 <mcp2515_sendCanMessage+0x32>
8000342a:	33 01       	mov	r1,48
8000342c:	33 62       	mov	r2,54
8000342e:	33 5b       	mov	r11,53
80003430:	33 16       	mov	r6,49
	//	dataToSend[i] = data[i-5];
	//}
	//mcp2515_write_array(spi_dev,dataToSend,5+DLC,messageAddress);
	
	// Set up length of message
	mcp2515_writeRegister(spi_dev, messageDLCAddress, DLC );
80003432:	08 9a       	mov	r10,r4
80003434:	0e 9c       	mov	r12,r7
80003436:	f0 1f 00 13 	mcall	80003480 <mcp2515_sendCanMessage+0x80>
	
	// set up address
	uint8_t addressMSB = ( address >> 3);
	mcp2515_writeRegister(spi_dev, messageAddress, addressMSB );
8000343a:	f5 d5 c0 68 	bfextu	r10,r5,0x3,0x8
8000343e:	0c 9b       	mov	r11,r6
80003440:	0e 9c       	mov	r12,r7
80003442:	f0 1f 00 10 	mcall	80003480 <mcp2515_sendCanMessage+0x80>
	uint8_t addressLSB = (address << 5);
	mcp2515_writeRegister(spi_dev, messageAddress + 1 , addressLSB);
80003446:	ea 0a 15 05 	lsl	r10,r5,0x5
8000344a:	ec cb ff ff 	sub	r11,r6,-1
8000344e:	e2 1a 00 e0 	andl	r10,0xe0,COH
80003452:	5c 5b       	castu.b	r11
80003454:	0e 9c       	mov	r12,r7
80003456:	f0 1f 00 0b 	mcall	80003480 <mcp2515_sendCanMessage+0x80>
	
	// set up data
	
	mcp2515_write_array(spi_dev,data,DLC,dataAddress);
8000345a:	04 99       	mov	r9,r2
8000345c:	08 9a       	mov	r10,r4
8000345e:	06 9b       	mov	r11,r3
80003460:	0e 9c       	mov	r12,r7
80003462:	f0 1f 00 09 	mcall	80003484 <mcp2515_sendCanMessage+0x84>
	
	// Request data transmission, priority set to low
	uint8_t dataTransmissionSetting = MCP2515_CAN_MESSAGE_PRIORITY_HIGHEST_bm | MCP2515_CAN_TRANSMIT_REQUEST_bm;
	mcp2515_writeRegister (spi_dev, controlRegisterAddress, dataTransmissionSetting );
80003466:	30 ba       	mov	r10,11
80003468:	02 9b       	mov	r11,r1
8000346a:	0e 9c       	mov	r12,r7
8000346c:	f0 1f 00 05 	mcall	80003480 <mcp2515_sendCanMessage+0x80>
	gpio_set_pin_high(LED2);
80003470:	35 2c       	mov	r12,82
80003472:	f0 1f 00 06 	mcall	80003488 <mcp2515_sendCanMessage+0x88>
80003476:	e3 cd 80 fe 	ldm	sp++,r1-r7,pc
8000347a:	00 00       	add	r0,r0
8000347c:	80 00       	ld.sh	r0,r0[0x0]
8000347e:	68 e4       	ld.w	r4,r4[0x38]
80003480:	80 00       	ld.sh	r0,r0[0x0]
80003482:	32 b8       	mov	r8,43
80003484:	80 00       	ld.sh	r0,r0[0x0]
80003486:	31 5c       	mov	r12,21
80003488:	80 00       	ld.sh	r0,r0[0x0]
8000348a:	68 ce       	ld.w	lr,r4[0x30]

8000348c <spi_init_module>:
	gpio_enable_module(MCP2515_SPI_GPIO_MAP,
	sizeof(MCP2515_SPI_GPIO_MAP) / sizeof(MCP2515_SPI_GPIO_MAP[0]));

}

struct spi_device spi_init_module(void) {
8000348c:	eb cd 40 c0 	pushm	r6-r7,lr
80003490:	20 1d       	sub	sp,4
	struct spi_device spi_device_conf = {
		.id = 0
	};
80003492:	fa c7 ff fc 	sub	r7,sp,-4
80003496:	30 08       	mov	r8,0
80003498:	0e f8       	st.b	--r7,r8
 * \brief Enable a module clock derived from the PBC clock
 * \param index Index of the module clock in the PBCMASK register
 */
static inline void sysclk_enable_pbc_module(unsigned int index)
{
	sysclk_priv_enable_module(AVR32_PM_CLK_GRP_PBC, index);
8000349a:	30 3b       	mov	r11,3
8000349c:	30 4c       	mov	r12,4
8000349e:	f0 1f 00 1b 	mcall	80003508 <spi_init_module+0x7c>
 * \param spi       Base address of the SPI instance.
 *
 */
static inline void spi_reset(volatile avr32_spi_t *spi)
{
	spi->cr = AVR32_SPI_CR_SWRST_MASK;
800034a2:	fc 76 18 00 	mov	r6,-190464
800034a6:	e0 68 00 80 	mov	r8,128
800034aa:	8d 08       	st.w	r6[0x0],r8
 *
 * \param spi         Base address of the SPI instance.
 */
static inline void spi_set_master_mode(volatile avr32_spi_t *spi)
{
	spi->MR.mstr = 1;
800034ac:	6c 18       	ld.w	r8,r6[0x4]
800034ae:	30 19       	mov	r9,1
800034b0:	f1 d9 d0 01 	bfins	r8,r9,0x0,0x1
800034b4:	8d 18       	st.w	r6[0x4],r8
 *
 * \param spi Base address of the SPI instance.
 */
static inline void spi_disable_modfault(volatile avr32_spi_t *spi)
{
	spi->MR.modfdis = 1;
800034b6:	6c 18       	ld.w	r8,r6[0x4]
800034b8:	f1 d9 d0 81 	bfins	r8,r9,0x4,0x1
800034bc:	8d 18       	st.w	r6[0x4],r8
 *
 * \param spi Base address of the SPI instance.
 */
static inline void spi_disable_loopback(volatile avr32_spi_t *spi)
{
	spi->MR.llb = 0;
800034be:	6c 18       	ld.w	r8,r6[0x4]
800034c0:	30 0a       	mov	r10,0
800034c2:	f1 da d0 e1 	bfins	r8,r10,0x7,0x1
800034c6:	8d 18       	st.w	r6[0x4],r8
 * \param chip_select Chip Select.
 */
static inline void spi_set_chipselect(volatile avr32_spi_t *spi,
		uint8_t chip_select)
{
	spi->MR.pcs = chip_select;
800034c8:	6c 18       	ld.w	r8,r6[0x4]
800034ca:	30 f9       	mov	r9,15
800034cc:	f1 d9 d2 04 	bfins	r8,r9,0x10,0x4
800034d0:	8d 18       	st.w	r6[0x4],r8
 *
 * \param spi         Base address of the SPI instance.
 */
static inline void spi_disable_variable_chipselect(volatile avr32_spi_t *spi)
{
	spi->MR.ps = 0;
800034d2:	6c 18       	ld.w	r8,r6[0x4]
800034d4:	f1 da d0 21 	bfins	r8,r10,0x1,0x1
800034d8:	8d 18       	st.w	r6[0x4],r8
 *
 * \param spi Base address of the SPI instance.
 */
static inline void spi_disable_chipselect_decoding(volatile avr32_spi_t *spi)
{
	spi->MR.pcsdec = 0;
800034da:	6c 18       	ld.w	r8,r6[0x4]
800034dc:	f1 da d0 41 	bfins	r8,r10,0x2,0x1
800034e0:	8d 18       	st.w	r6[0x4],r8
 * \param spi         Base address of the SPI instance.
 * \param delay       Delay.
 */
static inline void spi_set_delay(volatile avr32_spi_t *spi, uint8_t delay)
{
	spi->MR.dlybcs = delay;
800034e2:	6c 18       	ld.w	r8,r6[0x4]
800034e4:	f1 da d3 08 	bfins	r8,r10,0x18,0x8
800034e8:	8d 18       	st.w	r6[0x4],r8

	spi_master_init(SPI_ADRESS);
	spi_master_setup_device(SPI_ADRESS, &spi_device_conf, SPI_MODE_0, 1000000, 0);
800034ea:	14 98       	mov	r8,r10
800034ec:	ee 79 42 40 	mov	r9,1000000
800034f0:	0e 9b       	mov	r11,r7
800034f2:	0c 9c       	mov	r12,r6
800034f4:	f0 1f 00 06 	mcall	8000350c <spi_init_module+0x80>
	spi_enable(SPI_ADRESS);
800034f8:	0c 9c       	mov	r12,r6
800034fa:	f0 1f 00 06 	mcall	80003510 <spi_init_module+0x84>
	return spi_device_conf;
}
800034fe:	1b bc       	ld.ub	r12,sp[0x3]
80003500:	2f fd       	sub	sp,-4
80003502:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80003506:	00 00       	add	r0,r0
80003508:	80 00       	ld.sh	r0,r0[0x0]
8000350a:	6c 14       	ld.w	r4,r6[0x4]
8000350c:	80 00       	ld.sh	r0,r0[0x0]
8000350e:	24 84       	sub	r4,72
80003510:	80 00       	ld.sh	r0,r0[0x0]
80003512:	20 24       	sub	r4,2

80003514 <spi_init_pins>:
	MCP2515_CMD_RTS = 0x80,
	MCP2515_CMD_READ_STATUS = 0xA0,
	MCP2515_CMD_BIT_MODIFY = 0x05,
} MCP2515_CMD_t;

void spi_init_pins(void) {
80003514:	d4 01       	pushm	lr
		{SPI_MOSI_PIN,	SPI_MOSI_FUNCTION},
		{SPI_CS_PIN,	SPI_CS_FUNCTION},
	};

	// Assign I/Os to SPI.
	gpio_enable_module(MCP2515_SPI_GPIO_MAP,
80003516:	30 5b       	mov	r11,5
80003518:	48 2c       	lddpc	r12,80003520 <spi_init_pins+0xc>
8000351a:	f0 1f 00 03 	mcall	80003524 <spi_init_pins+0x10>
	sizeof(MCP2515_SPI_GPIO_MAP) / sizeof(MCP2515_SPI_GPIO_MAP[0]));

}
8000351e:	d8 02       	popm	pc
80003520:	80 00       	ld.sh	r0,r0[0x0]
80003522:	80 04       	ld.sh	r4,r0[0x0]
80003524:	80 00       	ld.sh	r0,r0[0x0]
80003526:	67 58       	ld.w	r8,r3[0x54]

80003528 <fsm_ecu_init>:
#define SOFTWARE_TIMER_0_5_SEC		25
#define SOFTWARE_TIMER_1_SEC		50

static uint16_t attempts =	0;

void fsm_ecu_init(fsm_ecu_data_t *ecu_data) {
80003528:	eb cd 00 c0 	pushm	r6-r7
	ecu_data->state = STATE_STARTUP;
8000352c:	30 08       	mov	r8,0
8000352e:	99 08       	st.w	r12[0x0],r8
	ecu_data->inverter_can_msg = (inverter_can_msg_t){.data.u64 = 0x0LL, .dlc = 0};
80003530:	30 06       	mov	r6,0
80003532:	30 07       	mov	r7,0
80003534:	f8 e7 00 04 	st.d	r12[4],r6
80003538:	99 38       	st.w	r12[0xc],r8
	ecu_data->trq_sens0 = 0;
8000353a:	f9 58 00 10 	st.h	r12[16],r8
	ecu_data->trq_sens1 = 0;
8000353e:	f9 58 00 12 	st.h	r12[18],r8
	ecu_data->trq_pedal = 0;
80003542:	30 0a       	mov	r10,0
80003544:	99 8a       	st.w	r12[0x20],r10
	ecu_data->trq_sens0_err = 0;
80003546:	f9 68 00 14 	st.b	r12[20],r8
	ecu_data->trq_sens1_err = 0;
8000354a:	f9 68 00 15 	st.b	r12[21],r8
	ecu_data->trq_cmd = 0;
8000354e:	f9 58 00 16 	st.h	r12[22],r8
	ecu_data->traction_control_limit = MAX_TORQUE;
80003552:	e0 6b 7f f8 	mov	r11,32760
80003556:	f9 5b 00 18 	st.h	r12[24],r11
	ecu_data->control_u = 0;
8000355a:	99 7a       	st.w	r12[0x1c],r10
	ecu_data->dash_msg = (dash_can_msg_t){.data.u64 = 0x0LL, .id = 0};
8000355c:	f8 e7 00 24 	st.d	r12[36],r6
80003560:	99 b8       	st.w	r12[0x2c],r8
	ecu_data->bms_msg = (bms_can_msg_t){.data.u64 = 0x0LL, .id = 0};
80003562:	f8 e7 00 30 	st.d	r12[48],r6
80003566:	99 e8       	st.w	r12[0x38],r8
	ecu_data->vdc_battery = 0;
80003568:	f9 58 00 3c 	st.h	r12[60],r8
	ecu_data->inverter_vdc = 0;
8000356c:	f9 58 00 3e 	st.h	r12[62],r8
	ecu_data->rpm = 0;
80003570:	f9 58 00 40 	st.h	r12[64],r8
	ecu_data->motor_temp = 0;
80003574:	f9 58 00 42 	st.h	r12[66],r8
	ecu_data->inverter_temp = 0;
80003578:	f9 58 00 44 	st.h	r12[68],r8
	ecu_data->brake_front = 0;
8000357c:	f9 58 00 46 	st.h	r12[70],r8
	ecu_data->brake_rear = 0;
80003580:	f9 58 00 48 	st.h	r12[72],r8
	ecu_data->flag_start_precharge = 0;
80003584:	f9 68 00 4a 	st.b	r12[74],r8
	ecu_data->flag_brake_implausible = 0;
80003588:	f9 68 00 4b 	st.b	r12[75],r8
	ecu_data->max_cell_temp = 0;
8000358c:	f9 68 00 4c 	st.b	r12[76],r8
	ecu_data->flag_drive_enable = DRIVE_DISABLED;
80003590:	f9 48 00 50 	st.w	r12[80],r8
	ecu_data->arctos_mode = ARCTOS_MODE_NORMAL;
80003594:	f9 48 00 54 	st.w	r12[84],r8
	ecu_data->inverter_error = 0;
80003598:	f9 58 00 58 	st.h	r12[88],r8
	ecu_data->ecu_error = 0;
8000359c:	f9 58 00 5a 	st.h	r12[90],r8
	ecu_data->WFL_sens = 0;
800035a0:	f9 58 00 5c 	st.h	r12[92],r8
	ecu_data->WFR_sens = 0;
800035a4:	f9 58 00 5e 	st.h	r12[94],r8
	ecu_data->WRL_sens = 0;
800035a8:	f9 58 00 60 	st.h	r12[96],r8
	ecu_data->WRR_sens = 0;
800035ac:	f9 58 00 62 	st.h	r12[98],r8
	ecu_data->launch_control_flag = LAUNCH_CONTROL_INACTIVE;
800035b0:	f9 48 00 64 	st.w	r12[100],r8
	ecu_data->reboot = 0;
800035b4:	f9 68 00 68 	st.b	r12[104],r8
	ecu_data->config_max_trq = 100;
800035b8:	36 4b       	mov	r11,100
800035ba:	f9 6b 00 69 	st.b	r12[105],r11
	ecu_data->Kp = Kp_default;
800035be:	fc 1b 40 00 	movh	r11,0x4000
800035c2:	f9 4b 00 6c 	st.w	r12[108],r11
	ecu_data->Ki = Ki_default;
800035c6:	fc 1b 3f 80 	movh	r11,0x3f80
800035ca:	f9 4b 00 70 	st.w	r12[112],r11
	ecu_data->Kd = Kd_default;
800035ce:	f9 4a 00 74 	st.w	r12[116],r10
	ecu_data->d_filter_gain = D_FILTER_GAIN_DEFAULT;
800035d2:	f9 4b 00 7c 	st.w	r12[124],r11
	ecu_data->slip_target = 0;
800035d6:	f9 4a 00 78 	st.w	r12[120],r10
	ecu_data->inverter_timeout = 0;
800035da:	f9 68 00 80 	st.b	r12[128],r8
	ecu_data->lc_filter_gain = LC_FILTER_GAIN_DEFAULT;
800035de:	e0 69 94 36 	mov	r9,37942
800035e2:	ea 19 3c 57 	orh	r9,0x3c57
800035e6:	f9 49 00 84 	st.w	r12[132],r9
	ecu_data->lc_trq_init = LC_TRQ_INIT_DEFAULT;
800035ea:	e0 6b 90 00 	mov	r11,36864
800035ee:	ea 1b 46 19 	orh	r11,0x4619
800035f2:	f9 4b 00 88 	st.w	r12[136],r11
	ecu_data->kers_factor = 0;
800035f6:	f9 58 00 8c 	st.h	r12[140],r8
	ecu_data->bms_current = 0;
800035fa:	f9 58 00 8e 	st.h	r12[142],r8
	ecu_data->slip = 0;
800035fe:	f9 58 00 90 	st.h	r12[144],r8
}
80003602:	e3 cd 00 c0 	ldm	sp++,r6-r7
80003606:	5e fc       	retal	r12

80003608 <fsm_ecu_run_state>:
	fsm_ecu_state_deactivate_launch_func,
	fsm_ecu_state_plausibility_error_func,
	fsm_ecu_state_error_func,
};

fsm_ecu_state_t fsm_ecu_run_state( fsm_ecu_state_t current_state, fsm_ecu_data_t *data) {
80003608:	d4 01       	pushm	lr
	return fsm_ecu_state_table[ current_state ]( data );
8000360a:	48 48       	lddpc	r8,80003618 <fsm_ecu_run_state+0x10>
8000360c:	f0 0c 03 28 	ld.w	r8,r8[r12<<0x2]
80003610:	16 9c       	mov	r12,r11
80003612:	5d 18       	icall	r8
};
80003614:	d8 02       	popm	pc
80003616:	00 00       	add	r0,r0
80003618:	80 00       	ld.sh	r0,r0[0x0]
8000361a:	80 2c       	ld.sh	r12,r0[0x4]

8000361c <fsm_ecu_state_error_func>:
	return next_state;
};


	
fsm_ecu_state_t fsm_ecu_state_error_func( fsm_ecu_data_t *ecu_data ) {
8000361c:	eb cd 40 80 	pushm	r7,lr
80003620:	18 97       	mov	r7,r12
	fsm_ecu_state_t next_state = STATE_ERROR;
	get_new_data(ecu_data);
80003622:	f0 1f 00 12 	mcall	80003668 <fsm_ecu_state_error_func+0x4c>
	/* Disable AIR+ */
	gpio_set_pin_low(AIR_PLUS);
80003626:	30 4c       	mov	r12,4
80003628:	f0 1f 00 11 	mcall	8000366c <fsm_ecu_state_error_func+0x50>
	gpio_set_pin_low(FRG_PIN);
8000362c:	30 9c       	mov	r12,9
8000362e:	f0 1f 00 10 	mcall	8000366c <fsm_ecu_state_error_func+0x50>
	gpio_set_pin_low(RFE_PIN);
80003632:	31 0c       	mov	r12,16
80003634:	f0 1f 00 0e 	mcall	8000366c <fsm_ecu_state_error_func+0x50>
	ecu_data->trq_cmd = 0x0;
80003638:	30 08       	mov	r8,0
8000363a:	ef 58 00 16 	st.h	r7[22],r8
	ecu_can_inverter_torque_cmd(ecu_data->trq_cmd);
8000363e:	30 0c       	mov	r12,0
80003640:	f0 1f 00 0c 	mcall	80003670 <fsm_ecu_state_error_func+0x54>
	
	if (ecu_data->reboot == 1) {
80003644:	ef 39 00 68 	ld.ub	r9,r7[104]
80003648:	30 18       	mov	r8,1
8000364a:	f0 09 18 00 	cp.b	r9,r8
8000364e:	c0 40       	breq	80003656 <fsm_ecu_state_error_func+0x3a>
80003650:	30 8c       	mov	r12,8
80003652:	e3 cd 80 80 	ldm	sp++,r7,pc
		ecu_data->reboot = 0;
80003656:	30 08       	mov	r8,0
80003658:	ef 68 00 68 	st.b	r7[104],r8
		fsm_ecu_init(ecu_data); // Reinitialize data struct
8000365c:	0e 9c       	mov	r12,r7
8000365e:	f0 1f 00 06 	mcall	80003674 <fsm_ecu_state_error_func+0x58>
80003662:	e3 cf 80 80 	ldm	sp++,r7,pc,r12=0
80003666:	00 00       	add	r0,r0
80003668:	80 00       	ld.sh	r0,r0[0x0]
8000366a:	43 20       	lddsp	r0,sp[0xc8]
8000366c:	80 00       	ld.sh	r0,r0[0x0]
8000366e:	68 e4       	ld.w	r4,r4[0x38]
80003670:	80 00       	ld.sh	r0,r0[0x0]
80003672:	2a c8       	sub	r8,-84
80003674:	80 00       	ld.sh	r0,r0[0x0]
80003676:	35 28       	mov	r8,82

80003678 <fsm_ecu_state_plausibility_error_func>:
		ecu_can_send_ready_to_drive();
		return STATE_READY;
	}
}

fsm_ecu_state_t fsm_ecu_state_plausibility_error_func( fsm_ecu_data_t *ecu_data ) {
80003678:	eb cd 40 c0 	pushm	r6-r7,lr
8000367c:	18 97       	mov	r7,r12
	fsm_ecu_state_t next_state = STATE_PLAUSIBILITY_ERROR;

	get_new_data(ecu_data);
8000367e:	f0 1f 00 1b 	mcall	800036e8 <fsm_ecu_state_plausibility_error_func+0x70>
	get_trq_sens(ecu_data);
80003682:	0e 9c       	mov	r12,r7
80003684:	f0 1f 00 1a 	mcall	800036ec <fsm_ecu_state_plausibility_error_func+0x74>

	if ( torque_plausibility_check(ecu_data) == true ) {
80003688:	0e 9c       	mov	r12,r7
8000368a:	f0 1f 00 1a 	mcall	800036f0 <fsm_ecu_state_plausibility_error_func+0x78>
8000368e:	c2 30       	breq	800036d4 <fsm_ecu_state_plausibility_error_func+0x5c>
		if (ecu_data->flag_brake_implausible) {
80003690:	ef 39 00 4b 	ld.ub	r9,r7[75]
80003694:	30 08       	mov	r8,0
80003696:	f0 09 18 00 	cp.b	r9,r8
8000369a:	c1 30       	breq	800036c0 <fsm_ecu_state_plausibility_error_func+0x48>
			/* Can return to normal state if pedal travel < 5% (pedal = <0,1000>) */
			if (max(ecu_data->trq_sens0, ecu_data->trq_sens1) < 50) {
8000369c:	ef 08 00 10 	ld.sh	r8,r7[16]
800036a0:	ef 09 00 12 	ld.sh	r9,r7[18]
800036a4:	f0 09 0c 48 	max	r8,r8,r9
800036a8:	e0 48 00 31 	cp.w	r8,49
800036ac:	e0 89 00 14 	brgt	800036d4 <fsm_ecu_state_plausibility_error_func+0x5c>
				ecu_data->flag_brake_implausible = 0;
800036b0:	30 08       	mov	r8,0
800036b2:	ef 68 00 4b 	st.b	r7[75],r8
				gpio_set_pin_high(FRG_PIN);
800036b6:	30 9c       	mov	r12,9
800036b8:	f0 1f 00 0f 	mcall	800036f4 <fsm_ecu_state_plausibility_error_func+0x7c>
800036bc:	30 36       	mov	r6,3
800036be:	c0 c8       	rjmp	800036d6 <fsm_ecu_state_plausibility_error_func+0x5e>
				next_state = STATE_READY;
			}
		} else {
			gpio_set_pin_high(FRG_PIN);
800036c0:	30 9c       	mov	r12,9
800036c2:	f0 1f 00 0d 	mcall	800036f4 <fsm_ecu_state_plausibility_error_func+0x7c>
			if (ecu_data->launch_control_flag == LAUNCH_CONTROL_ACTIVE) {
800036c6:	6f 96       	ld.w	r6,r7[0x64]
800036c8:	58 36       	cp.w	r6,3
800036ca:	f9 b6 00 05 	moveq	r6,5
800036ce:	f9 b6 01 03 	movne	r6,3
800036d2:	c0 28       	rjmp	800036d6 <fsm_ecu_state_plausibility_error_func+0x5e>
800036d4:	30 76       	mov	r6,7
			} else {
				next_state = STATE_READY;	
			}
		}
	}
	ecu_data->trq_cmd = 0x0;
800036d6:	30 08       	mov	r8,0
800036d8:	ef 58 00 16 	st.h	r7[22],r8
	ecu_can_inverter_torque_cmd(ecu_data->trq_cmd);
800036dc:	30 0c       	mov	r12,0
800036de:	f0 1f 00 07 	mcall	800036f8 <fsm_ecu_state_plausibility_error_func+0x80>
	return next_state;
};
800036e2:	0c 9c       	mov	r12,r6
800036e4:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
800036e8:	80 00       	ld.sh	r0,r0[0x0]
800036ea:	43 20       	lddsp	r0,sp[0xc8]
800036ec:	80 00       	ld.sh	r0,r0[0x0]
800036ee:	43 e0       	lddsp	r0,sp[0xf8]
800036f0:	80 00       	ld.sh	r0,r0[0x0]
800036f2:	3e 8c       	mov	r12,-24
800036f4:	80 00       	ld.sh	r0,r0[0x0]
800036f6:	68 ce       	ld.w	lr,r4[0x30]
800036f8:	80 00       	ld.sh	r0,r0[0x0]
800036fa:	2a c8       	sub	r8,-84

800036fc <fsm_ecu_state_deactivate_launch_func>:
	}
	
	return next_state;
}

fsm_ecu_state_t fsm_ecu_state_deactivate_launch_func( fsm_ecu_data_t *ecu_data ) {
800036fc:	d4 01       	pushm	lr
	//Wait for 5 seconds before returning to ready state
	static uint8_t timer = 0;
	if (timer < SOFTWARE_TIMER_5_SEC) {
800036fe:	48 d8       	lddpc	r8,80003730 <fsm_ecu_state_deactivate_launch_func+0x34>
80003700:	11 88       	ld.ub	r8,r8[0x0]
80003702:	3f 99       	mov	r9,-7
80003704:	f2 08 18 00 	cp.b	r8,r9
80003708:	e0 8b 00 0d 	brhi	80003722 <fsm_ecu_state_deactivate_launch_func+0x26>
		timer++;
8000370c:	2f f8       	sub	r8,-1
8000370e:	48 99       	lddpc	r9,80003730 <fsm_ecu_state_deactivate_launch_func+0x34>
80003710:	b2 88       	st.b	r9[0x0],r8
		ecu_data->trq_cmd = 0;
80003712:	30 08       	mov	r8,0
80003714:	f9 58 00 16 	st.h	r12[22],r8
		ecu_can_inverter_torque_cmd(ecu_data->trq_cmd);
80003718:	30 0c       	mov	r12,0
8000371a:	f0 1f 00 07 	mcall	80003734 <fsm_ecu_state_deactivate_launch_func+0x38>
8000371e:	30 6c       	mov	r12,6
		return STATE_DEACTIVATE_LAUNCH;
80003720:	d8 02       	popm	pc
	} else {
		timer = 0;
80003722:	30 09       	mov	r9,0
80003724:	48 38       	lddpc	r8,80003730 <fsm_ecu_state_deactivate_launch_func+0x34>
80003726:	b0 89       	st.b	r8[0x0],r9
		ecu_can_send_ready_to_drive();
80003728:	f0 1f 00 04 	mcall	80003738 <fsm_ecu_state_deactivate_launch_func+0x3c>
8000372c:	30 3c       	mov	r12,3
		return STATE_READY;
	}
}
8000372e:	d8 02       	popm	pc
80003730:	00 00       	add	r0,r0
80003732:	cc 0a       	rjmp	800034b2 <spi_init_module+0x26>
80003734:	80 00       	ld.sh	r0,r0[0x0]
80003736:	2a c8       	sub	r8,-84
80003738:	80 00       	ld.sh	r0,r0[0x0]
8000373a:	29 60       	sub	r0,-106

8000373c <fsm_ecu_state_launch_control_func>:
	}
	
	return next_state;
}	

fsm_ecu_state_t fsm_ecu_state_launch_control_func( fsm_ecu_data_t *ecu_data ) {
8000373c:	eb cd 40 80 	pushm	r7,lr
80003740:	18 97       	mov	r7,r12
	int16_t trq_min = 0;
	static uint16_t activation_timer = 0;
	fsm_ecu_state_t next_state = STATE_LAUNCH_CONTROL;
	
	get_new_data(ecu_data);
80003742:	f0 1f 00 35 	mcall	80003814 <fsm_ecu_state_launch_control_func+0xd8>
	get_trq_sens(ecu_data);
80003746:	0e 9c       	mov	r12,r7
80003748:	f0 1f 00 34 	mcall	80003818 <fsm_ecu_state_launch_control_func+0xdc>
	
	if (torque_plausibility_check(ecu_data)) {
8000374c:	0e 9c       	mov	r12,r7
8000374e:	f0 1f 00 34 	mcall	8000381c <fsm_ecu_state_launch_control_func+0xe0>
80003752:	c4 80       	breq	800037e2 <fsm_ecu_state_launch_control_func+0xa6>
		trq_min = min(ecu_data->trq_sens0, ecu_data->trq_sens1);
80003754:	ef 08 00 10 	ld.sh	r8,r7[16]
80003758:	ef 09 00 12 	ld.sh	r9,r7[18]
8000375c:	f0 09 0d 49 	min	r9,r8,r9
		if (trq_min > 500) {
80003760:	e0 68 01 f4 	mov	r8,500
80003764:	f0 09 19 00 	cp.h	r9,r8
80003768:	e0 8a 00 23 	brle	800037ae <fsm_ecu_state_launch_control_func+0x72>
			switch (ecu_data->launch_control_flag) {
8000376c:	6f 98       	ld.w	r8,r7[0x64]
8000376e:	58 28       	cp.w	r8,2
80003770:	c0 d0       	breq	8000378a <fsm_ecu_state_launch_control_func+0x4e>
80003772:	58 38       	cp.w	r8,3
80003774:	c1 40       	breq	8000379c <fsm_ecu_state_launch_control_func+0x60>
80003776:	58 18       	cp.w	r8,1
80003778:	c0 30       	breq	8000377e <fsm_ecu_state_launch_control_func+0x42>
8000377a:	30 5c       	mov	r12,5
8000377c:	c3 d8       	rjmp	800037f6 <fsm_ecu_state_launch_control_func+0xba>
				case LAUNCH_CONTROL_INITIATE:
				activation_timer++;
8000377e:	4a 98       	lddpc	r8,80003820 <fsm_ecu_state_launch_control_func+0xe4>
80003780:	90 09       	ld.sh	r9,r8[0x0]
80003782:	2f f9       	sub	r9,-1
80003784:	b0 09       	st.h	r8[0x0],r9
80003786:	30 5c       	mov	r12,5
				break;
80003788:	c3 78       	rjmp	800037f6 <fsm_ecu_state_launch_control_func+0xba>
				
				case LAUNCH_CONTROL_COUNTDOWN_COMPLETE:
				ecu_data->launch_control_flag = LAUNCH_CONTROL_ACTIVE;
8000378a:	30 38       	mov	r8,3
8000378c:	ef 48 00 64 	st.w	r7[100],r8
				activation_timer = 0;	
80003790:	30 09       	mov	r9,0
80003792:	4a 48       	lddpc	r8,80003820 <fsm_ecu_state_launch_control_func+0xe4>
80003794:	b0 09       	st.h	r8[0x0],r9
80003796:	30 5c       	mov	r12,5
				break;
80003798:	e3 cd 80 80 	ldm	sp++,r7,pc
				
				case LAUNCH_CONTROL_ACTIVE:
				launch_control(ecu_data);
8000379c:	0e 9c       	mov	r12,r7
8000379e:	f0 1f 00 22 	mcall	80003824 <fsm_ecu_state_launch_control_func+0xe8>
				ecu_can_inverter_torque_cmd(ecu_data->trq_cmd);
800037a2:	ef 0c 00 16 	ld.sh	r12,r7[22]
800037a6:	f0 1f 00 21 	mcall	80003828 <fsm_ecu_state_launch_control_func+0xec>
800037aa:	30 5c       	mov	r12,5
800037ac:	c2 58       	rjmp	800037f6 <fsm_ecu_state_launch_control_func+0xba>
				default:
				break;	
			}
		} else {
			// Exit launch control
			switch (ecu_data->launch_control_flag) {
800037ae:	6f 98       	ld.w	r8,r7[0x64]
800037b0:	58 18       	cp.w	r8,1
800037b2:	c0 40       	breq	800037ba <fsm_ecu_state_launch_control_func+0x7e>
800037b4:	58 38       	cp.w	r8,3
800037b6:	c0 f1       	brne	800037d4 <fsm_ecu_state_launch_control_func+0x98>
800037b8:	c0 88       	rjmp	800037c8 <fsm_ecu_state_launch_control_func+0x8c>
				case LAUNCH_CONTROL_INITIATE:
					activation_timer = 0;
800037ba:	30 09       	mov	r9,0
800037bc:	49 98       	lddpc	r8,80003820 <fsm_ecu_state_launch_control_func+0xe4>
800037be:	b0 09       	st.h	r8[0x0],r9
					ecu_can_send_launch_stop();
800037c0:	f0 1f 00 1b 	mcall	8000382c <fsm_ecu_state_launch_control_func+0xf0>
800037c4:	30 6c       	mov	r12,6
					next_state = STATE_DEACTIVATE_LAUNCH;
					break;
800037c6:	c1 88       	rjmp	800037f6 <fsm_ecu_state_launch_control_func+0xba>
				case LAUNCH_CONTROL_ACTIVE:
					activation_timer = 0;
800037c8:	30 09       	mov	r9,0
800037ca:	49 68       	lddpc	r8,80003820 <fsm_ecu_state_launch_control_func+0xe4>
800037cc:	b0 09       	st.h	r8[0x0],r9
800037ce:	30 3c       	mov	r12,3
					next_state = STATE_READY;
					break;
800037d0:	e3 cd 80 80 	ldm	sp++,r7,pc
				default:
					activation_timer = 0;
800037d4:	30 09       	mov	r9,0
800037d6:	49 38       	lddpc	r8,80003820 <fsm_ecu_state_launch_control_func+0xe4>
800037d8:	b0 09       	st.h	r8[0x0],r9
					ecu_can_send_launch_stop();
800037da:	f0 1f 00 15 	mcall	8000382c <fsm_ecu_state_launch_control_func+0xf0>
800037de:	30 6c       	mov	r12,6
800037e0:	c0 b8       	rjmp	800037f6 <fsm_ecu_state_launch_control_func+0xba>
					break;
			}	
		}
	} else {
		//Torque sensor implausibility
		ecu_data->trq_cmd = 0;
800037e2:	30 08       	mov	r8,0
800037e4:	ef 58 00 16 	st.h	r7[22],r8
		ecu_can_inverter_torque_cmd(ecu_data->trq_cmd);
800037e8:	30 0c       	mov	r12,0
800037ea:	f0 1f 00 10 	mcall	80003828 <fsm_ecu_state_launch_control_func+0xec>
		gpio_set_pin_low(FRG_PIN);
800037ee:	30 9c       	mov	r12,9
800037f0:	f0 1f 00 10 	mcall	80003830 <fsm_ecu_state_launch_control_func+0xf4>
800037f4:	30 7c       	mov	r12,7
		next_state = STATE_PLAUSIBILITY_ERROR;	
	}
	
	if (activation_timer == SOFTWARE_TIMER_10_SEC) {
800037f6:	48 b8       	lddpc	r8,80003820 <fsm_ecu_state_launch_control_func+0xe4>
800037f8:	90 09       	ld.sh	r9,r8[0x0]
800037fa:	e0 68 01 f4 	mov	r8,500
800037fe:	f0 09 19 00 	cp.h	r9,r8
80003802:	c0 71       	brne	80003810 <fsm_ecu_state_launch_control_func+0xd4>
		activation_timer = 0;
80003804:	30 09       	mov	r9,0
80003806:	48 78       	lddpc	r8,80003820 <fsm_ecu_state_launch_control_func+0xe4>
80003808:	b0 09       	st.h	r8[0x0],r9
		ecu_can_send_launch_stop();
8000380a:	f0 1f 00 09 	mcall	8000382c <fsm_ecu_state_launch_control_func+0xf0>
8000380e:	30 6c       	mov	r12,6
		next_state = STATE_DEACTIVATE_LAUNCH;
	}
	
	return next_state;
}
80003810:	e3 cd 80 80 	ldm	sp++,r7,pc
80003814:	80 00       	ld.sh	r0,r0[0x0]
80003816:	43 20       	lddsp	r0,sp[0xc8]
80003818:	80 00       	ld.sh	r0,r0[0x0]
8000381a:	43 e0       	lddsp	r0,sp[0xf8]
8000381c:	80 00       	ld.sh	r0,r0[0x0]
8000381e:	3e 8c       	mov	r12,-24
80003820:	00 00       	add	r0,r0
80003822:	cc 08       	rjmp	800039a2 <fsm_ecu_state_ready_func+0xba>
80003824:	80 00       	ld.sh	r0,r0[0x0]
80003826:	45 f0       	lddsp	r0,sp[0x17c]
80003828:	80 00       	ld.sh	r0,r0[0x0]
8000382a:	2a c8       	sub	r8,-84
8000382c:	80 00       	ld.sh	r0,r0[0x0]
8000382e:	28 00       	sub	r0,-128
80003830:	80 00       	ld.sh	r0,r0[0x0]
80003832:	68 e4       	ld.w	r4,r4[0x38]

80003834 <fsm_ecu_state_init_launch_func>:
 	ecu_can_inverter_torque_cmd(ecu_data->trq_cmd);
 	
	return next_state;
};

fsm_ecu_state_t fsm_ecu_state_init_launch_func( fsm_ecu_data_t *ecu_data ) {	
80003834:	eb cd 40 80 	pushm	r7,lr
80003838:	18 97       	mov	r7,r12
	static uint16_t activation_timer = 0;
	static uint8_t verification_timer = 0;
	int16_t trq_min = 0;
	fsm_ecu_state_t next_state = STATE_INIT_LAUNCH;
	
	get_new_data(ecu_data);
8000383a:	f0 1f 00 25 	mcall	800038cc <fsm_ecu_state_init_launch_func+0x98>
	get_trq_sens(ecu_data);
8000383e:	0e 9c       	mov	r12,r7
80003840:	f0 1f 00 24 	mcall	800038d0 <fsm_ecu_state_init_launch_func+0x9c>
	if (torque_plausibility_check(ecu_data)) {
80003844:	0e 9c       	mov	r12,r7
80003846:	f0 1f 00 24 	mcall	800038d4 <fsm_ecu_state_init_launch_func+0xa0>
8000384a:	c0 31       	brne	80003850 <fsm_ecu_state_init_launch_func+0x1c>
8000384c:	30 4c       	mov	r12,4
8000384e:	c2 a8       	rjmp	800038a2 <fsm_ecu_state_init_launch_func+0x6e>
		trq_min = min(ecu_data->trq_sens0, ecu_data->trq_sens1);
80003850:	ef 08 00 10 	ld.sh	r8,r7[16]
80003854:	ef 09 00 12 	ld.sh	r9,r7[18]
80003858:	f0 09 0d 49 	min	r9,r8,r9
		if (trq_min > 500) {
8000385c:	e0 68 01 f4 	mov	r8,500
80003860:	f0 09 19 00 	cp.h	r9,r8
80003864:	e0 8a 00 17 	brle	80003892 <fsm_ecu_state_init_launch_func+0x5e>
			if (verification_timer < SOFTWARE_TIMER_0_5_SEC) {
80003868:	49 c8       	lddpc	r8,800038d8 <fsm_ecu_state_init_launch_func+0xa4>
8000386a:	11 88       	ld.ub	r8,r8[0x0]
8000386c:	31 89       	mov	r9,24
8000386e:	f2 08 18 00 	cp.b	r8,r9
80003872:	e0 8b 00 07 	brhi	80003880 <fsm_ecu_state_init_launch_func+0x4c>
				verification_timer++;
80003876:	2f f8       	sub	r8,-1
80003878:	49 89       	lddpc	r9,800038d8 <fsm_ecu_state_init_launch_func+0xa4>
8000387a:	b2 88       	st.b	r9[0x0],r8
8000387c:	30 4c       	mov	r12,4
8000387e:	c1 28       	rjmp	800038a2 <fsm_ecu_state_init_launch_func+0x6e>
			} else {
				activation_timer = 0;
80003880:	30 08       	mov	r8,0
80003882:	49 79       	lddpc	r9,800038dc <fsm_ecu_state_init_launch_func+0xa8>
80003884:	b2 08       	st.h	r9[0x0],r8
				verification_timer = 0;
				//Pedals has been > 500 for 0.5 sec
				verification_timer = 0;
80003886:	49 59       	lddpc	r9,800038d8 <fsm_ecu_state_init_launch_func+0xa4>
80003888:	b2 88       	st.b	r9[0x0],r8
				ecu_can_send_launch_ready();
8000388a:	f0 1f 00 16 	mcall	800038e0 <fsm_ecu_state_init_launch_func+0xac>
8000388e:	30 5c       	mov	r12,5
80003890:	c0 98       	rjmp	800038a2 <fsm_ecu_state_init_launch_func+0x6e>
				next_state = STATE_LAUNCH_CONTROL;
			}
		} else {
			verification_timer = 0;
80003892:	30 09       	mov	r9,0
80003894:	49 18       	lddpc	r8,800038d8 <fsm_ecu_state_init_launch_func+0xa4>
80003896:	b0 89       	st.b	r8[0x0],r9
			activation_timer++;
80003898:	49 18       	lddpc	r8,800038dc <fsm_ecu_state_init_launch_func+0xa8>
8000389a:	90 09       	ld.sh	r9,r8[0x0]
8000389c:	2f f9       	sub	r9,-1
8000389e:	b0 09       	st.h	r8[0x0],r9
800038a0:	30 4c       	mov	r12,4
		}
	}
	
	if (activation_timer == SOFTWARE_TIMER_10_SEC) {
800038a2:	48 f8       	lddpc	r8,800038dc <fsm_ecu_state_init_launch_func+0xa8>
800038a4:	90 09       	ld.sh	r9,r8[0x0]
800038a6:	e0 68 01 f4 	mov	r8,500
800038aa:	f0 09 19 00 	cp.h	r9,r8
800038ae:	c0 c1       	brne	800038c6 <fsm_ecu_state_init_launch_func+0x92>
		activation_timer = 0;
800038b0:	30 08       	mov	r8,0
800038b2:	48 b9       	lddpc	r9,800038dc <fsm_ecu_state_init_launch_func+0xa8>
800038b4:	b2 08       	st.h	r9[0x0],r8
		verification_timer = 0;
800038b6:	48 99       	lddpc	r9,800038d8 <fsm_ecu_state_init_launch_func+0xa4>
800038b8:	b2 88       	st.b	r9[0x0],r8
		ecu_can_send_launch_stop();
800038ba:	f0 1f 00 0b 	mcall	800038e4 <fsm_ecu_state_init_launch_func+0xb0>
		ecu_data->launch_control_flag = LAUNCH_CONTROL_INACTIVE;
800038be:	30 08       	mov	r8,0
800038c0:	ef 48 00 64 	st.w	r7[100],r8
800038c4:	30 6c       	mov	r12,6
		next_state = STATE_DEACTIVATE_LAUNCH;
	}
	
	return next_state;
}	
800038c6:	e3 cd 80 80 	ldm	sp++,r7,pc
800038ca:	00 00       	add	r0,r0
800038cc:	80 00       	ld.sh	r0,r0[0x0]
800038ce:	43 20       	lddsp	r0,sp[0xc8]
800038d0:	80 00       	ld.sh	r0,r0[0x0]
800038d2:	43 e0       	lddsp	r0,sp[0xf8]
800038d4:	80 00       	ld.sh	r0,r0[0x0]
800038d6:	3e 8c       	mov	r12,-24
800038d8:	00 00       	add	r0,r0
800038da:	cc 13       	brcs	8000385c <fsm_ecu_state_init_launch_func+0x28>
800038dc:	00 00       	add	r0,r0
800038de:	cc 10       	breq	80003860 <fsm_ecu_state_init_launch_func+0x2c>
800038e0:	80 00       	ld.sh	r0,r0[0x0]
800038e2:	28 40       	sub	r0,-124
800038e4:	80 00       	ld.sh	r0,r0[0x0]
800038e6:	28 00       	sub	r0,-128

800038e8 <fsm_ecu_state_ready_func>:
	
	return next_state;
};
	
	
fsm_ecu_state_t fsm_ecu_state_ready_func( fsm_ecu_data_t *ecu_data ) {
800038e8:	eb cd 40 c0 	pushm	r6-r7,lr
800038ec:	18 97       	mov	r7,r12
	fsm_ecu_state_t next_state = STATE_READY;
	int16_t kers = 0;
	
	get_new_data(ecu_data);
800038ee:	f0 1f 00 4d 	mcall	80003a20 <fsm_ecu_state_ready_func+0x138>
	get_trq_sens(ecu_data);
800038f2:	0e 9c       	mov	r12,r7
800038f4:	f0 1f 00 4c 	mcall	80003a24 <fsm_ecu_state_ready_func+0x13c>
	get_speed_sens(ecu_data);
800038f8:	0e 9c       	mov	r12,r7
800038fa:	f0 1f 00 4c 	mcall	80003a28 <fsm_ecu_state_ready_func+0x140>
	get_brake_sens(ecu_data);
800038fe:	0e 9c       	mov	r12,r7
80003900:	f0 1f 00 4b 	mcall	80003a2c <fsm_ecu_state_ready_func+0x144>
	
	if (ecu_data->flag_drive_enable == DRIVE_DISABLE_REQUEST) {
80003904:	6f 48       	ld.w	r8,r7[0x50]
80003906:	58 48       	cp.w	r8,4
80003908:	c0 b1       	brne	8000391e <fsm_ecu_state_ready_func+0x36>
		gpio_set_pin_low(FRG_PIN);
8000390a:	30 9c       	mov	r12,9
8000390c:	f0 1f 00 49 	mcall	80003a30 <fsm_ecu_state_ready_func+0x148>
		ecu_data->flag_drive_enable = DRIVE_DISABLED;
80003910:	30 08       	mov	r8,0
80003912:	ef 48 00 50 	st.w	r7[80],r8
		ecu_can_send_drive_disabled();
80003916:	f0 1f 00 48 	mcall	80003a34 <fsm_ecu_state_ready_func+0x14c>
8000391a:	30 16       	mov	r6,1
		return STATE_CHARGED;
8000391c:	c7 f8       	rjmp	80003a1a <fsm_ecu_state_ready_func+0x132>
	}
	
	if (ecu_data->inverter_vdc < 50) {
8000391e:	ef 09 00 3e 	ld.sh	r9,r7[62]
80003922:	33 18       	mov	r8,49
80003924:	f0 09 19 00 	cp.h	r9,r8
80003928:	e0 8b 00 13 	brhi	8000394e <fsm_ecu_state_ready_func+0x66>
		gpio_set_pin_low(FRG_PIN);
8000392c:	30 9c       	mov	r12,9
8000392e:	f0 1f 00 41 	mcall	80003a30 <fsm_ecu_state_ready_func+0x148>
		gpio_set_pin_low(RFE_PIN);
80003932:	31 0c       	mov	r12,16
80003934:	f0 1f 00 3f 	mcall	80003a30 <fsm_ecu_state_ready_func+0x148>
		gpio_set_pin_low(AIR_PLUS);
80003938:	30 4c       	mov	r12,4
8000393a:	f0 1f 00 3e 	mcall	80003a30 <fsm_ecu_state_ready_func+0x148>
		ecu_can_send_drive_disabled();
8000393e:	f0 1f 00 3e 	mcall	80003a34 <fsm_ecu_state_ready_func+0x14c>
		ecu_data->flag_drive_enable = DRIVE_DISABLED;
80003942:	30 06       	mov	r6,0
80003944:	ef 46 00 50 	st.w	r7[80],r6
		ecu_data->flag_start_precharge = 0;
80003948:	ef 66 00 4a 	st.b	r7[74],r6

		return STATE_STARTUP;
8000394c:	c6 78       	rjmp	80003a1a <fsm_ecu_state_ready_func+0x132>
	}
	
	if (ecu_data->launch_control_flag == LAUNCH_CONTROL_INITIATE) {
8000394e:	6f 98       	ld.w	r8,r7[0x64]
80003950:	58 18       	cp.w	r8,1
80003952:	c1 91       	brne	80003984 <fsm_ecu_state_ready_func+0x9c>
		if ((ecu_data->trq_sens0 < 20) && (ecu_data->trq_sens1 < 20) && (ecu_data->trq_cmd == 0)) {
80003954:	ef 09 00 10 	ld.sh	r9,r7[16]
80003958:	31 38       	mov	r8,19
8000395a:	f0 09 19 00 	cp.h	r9,r8
8000395e:	e0 89 00 13 	brgt	80003984 <fsm_ecu_state_ready_func+0x9c>
80003962:	ef 09 00 12 	ld.sh	r9,r7[18]
80003966:	f0 09 19 00 	cp.h	r9,r8
8000396a:	e0 89 00 0d 	brgt	80003984 <fsm_ecu_state_ready_func+0x9c>
8000396e:	ef 09 00 16 	ld.sh	r9,r7[22]
80003972:	30 08       	mov	r8,0
80003974:	f0 09 19 00 	cp.h	r9,r8
80003978:	c0 61       	brne	80003984 <fsm_ecu_state_ready_func+0x9c>
			asm("nop");
8000397a:	d7 03       	nop
			ecu_can_confirm_activate_launch();
8000397c:	f0 1f 00 2f 	mcall	80003a38 <fsm_ecu_state_ready_func+0x150>
80003980:	30 46       	mov	r6,4
			return STATE_INIT_LAUNCH;
80003982:	c4 c8       	rjmp	80003a1a <fsm_ecu_state_ready_func+0x132>
		} 	
	}
	
	uint8_t bspd = check_bspd();
80003984:	f0 1f 00 2e 	mcall	80003a3c <fsm_ecu_state_ready_func+0x154>
80003988:	18 96       	mov	r6,r12
	
	/* First set trq_cmd to 0. Will be updated if the following tests are passed. 
	 * If not, the motor will be disabled and zero torque requested (stored in inverter?). 
	 * When transitioning from plausibility error state to ready state, the zero command
	 * stored in inverter memory will be used (it may also be zero by default) */
 	ecu_data->trq_cmd = 0;
8000398a:	30 08       	mov	r8,0
8000398c:	ef 58 00 16 	st.h	r7[22],r8
	if ( bspd == BSPD_SIGNAL_LOSS_WARNING ) {
80003990:	34 28       	mov	r8,66
80003992:	f0 0c 18 00 	cp.b	r12,r8
80003996:	c1 11       	brne	800039b8 <fsm_ecu_state_ready_func+0xd0>
		gpio_set_pin_low(RFE_PIN);
80003998:	31 0c       	mov	r12,16
8000399a:	f0 1f 00 26 	mcall	80003a30 <fsm_ecu_state_ready_func+0x148>
		gpio_set_pin_low(FRG_PIN);
8000399e:	30 9c       	mov	r12,9
800039a0:	f0 1f 00 24 	mcall	80003a30 <fsm_ecu_state_ready_func+0x148>
		gpio_set_pin_low(AIR_PLUS);
800039a4:	30 4c       	mov	r12,4
800039a6:	f0 1f 00 23 	mcall	80003a30 <fsm_ecu_state_ready_func+0x148>
		ecu_data->ecu_error |= (1 << ERR_BSPD);
800039aa:	ef 08 00 5a 	ld.sh	r8,r7[90]
800039ae:	a9 a8       	sbr	r8,0x8
800039b0:	ef 58 00 5a 	st.h	r7[90],r8
800039b4:	30 86       	mov	r6,8
800039b6:	c2 e8       	rjmp	80003a12 <fsm_ecu_state_ready_func+0x12a>
		next_state = STATE_ERROR;
		
 	} else if ( torque_plausibility_check(ecu_data) == false ) {
800039b8:	0e 9c       	mov	r12,r7
800039ba:	f0 1f 00 22 	mcall	80003a40 <fsm_ecu_state_ready_func+0x158>
800039be:	c0 61       	brne	800039ca <fsm_ecu_state_ready_func+0xe2>
 		/* Deviation > 10 %. Shut down power to motor */
 		gpio_set_pin_low(FRG_PIN);
800039c0:	30 9c       	mov	r12,9
800039c2:	f0 1f 00 1c 	mcall	80003a30 <fsm_ecu_state_ready_func+0x148>
800039c6:	30 76       	mov	r6,7
800039c8:	c2 58       	rjmp	80003a12 <fsm_ecu_state_ready_func+0x12a>
 		next_state = STATE_PLAUSIBILITY_ERROR;
		 
 	} else if ((brake_plausibility_check(ecu_data) == false) || (bspd == BSPD_PLAUSIBILITY_OCCURED)) {
800039ca:	0e 9c       	mov	r12,r7
800039cc:	f0 1f 00 1e 	mcall	80003a44 <fsm_ecu_state_ready_func+0x15c>
800039d0:	c0 50       	breq	800039da <fsm_ecu_state_ready_func+0xf2>
800039d2:	39 98       	mov	r8,-103
800039d4:	f0 06 18 00 	cp.b	r6,r8
800039d8:	c0 91       	brne	800039ea <fsm_ecu_state_ready_func+0x102>
 		gpio_set_pin_low(FRG_PIN);
800039da:	30 9c       	mov	r12,9
800039dc:	f0 1f 00 15 	mcall	80003a30 <fsm_ecu_state_ready_func+0x148>
 		ecu_data->flag_brake_implausible = 1;
800039e0:	30 18       	mov	r8,1
800039e2:	ef 68 00 4b 	st.b	r7[75],r8
800039e6:	30 76       	mov	r6,7
 	} else if ( torque_plausibility_check(ecu_data) == false ) {
 		/* Deviation > 10 %. Shut down power to motor */
 		gpio_set_pin_low(FRG_PIN);
 		next_state = STATE_PLAUSIBILITY_ERROR;
		 
 	} else if ((brake_plausibility_check(ecu_data) == false) || (bspd == BSPD_PLAUSIBILITY_OCCURED)) {
800039e8:	c1 58       	rjmp	80003a12 <fsm_ecu_state_ready_func+0x12a>
 		gpio_set_pin_low(FRG_PIN);
 		ecu_data->flag_brake_implausible = 1;
 		next_state = STATE_PLAUSIBILITY_ERROR;
		 
  	} else {
		kers = calc_kers(ecu_data);
800039ea:	0e 9c       	mov	r12,r7
800039ec:	f0 1f 00 17 	mcall	80003a48 <fsm_ecu_state_ready_func+0x160>
		if (kers < 0) {
800039f0:	30 08       	mov	r8,0
800039f2:	f0 0c 19 00 	cp.h	r12,r8
800039f6:	c0 54       	brge	80003a00 <fsm_ecu_state_ready_func+0x118>
			ecu_data->trq_cmd = kers;
800039f8:	ef 5c 00 16 	st.h	r7[22],r12
800039fc:	30 36       	mov	r6,3
800039fe:	c0 a8       	rjmp	80003a12 <fsm_ecu_state_ready_func+0x12a>
		} else {
 			map_pedal(ecu_data);
80003a00:	0e 9c       	mov	r12,r7
80003a02:	f0 1f 00 13 	mcall	80003a4c <fsm_ecu_state_ready_func+0x164>
			//traction_control(ecu_data);
			//ecu_data->slip = (int16_t)(100*calculate_slip(ecu_data));
			// DEBUG
			//ecu_can_send_slip_current((int16_t)ecu_data->control_u, ecu_data->traction_control_limit);
			//ecu_data->trq_cmd = max(0, min((int16_t)ecu_data->trq_pedal, ecu_data->traction_control_limit));
			ecu_data->trq_cmd = (int16_t)ecu_data->trq_pedal;
80003a06:	6e 88       	ld.w	r8,r7[0x20]
80003a08:	e5 ab 08 08 	cop	cp0,cr8,cr0,cr8,0x56
80003a0c:	ef 58 00 16 	st.h	r7[22],r8
80003a10:	30 36       	mov	r6,3
 		}
	}
 	
 	ecu_can_inverter_torque_cmd(ecu_data->trq_cmd);
80003a12:	ef 0c 00 16 	ld.sh	r12,r7[22]
80003a16:	f0 1f 00 0f 	mcall	80003a50 <fsm_ecu_state_ready_func+0x168>
 	
	return next_state;
};
80003a1a:	0c 9c       	mov	r12,r6
80003a1c:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80003a20:	80 00       	ld.sh	r0,r0[0x0]
80003a22:	43 20       	lddsp	r0,sp[0xc8]
80003a24:	80 00       	ld.sh	r0,r0[0x0]
80003a26:	43 e0       	lddsp	r0,sp[0xf8]
80003a28:	80 00       	ld.sh	r0,r0[0x0]
80003a2a:	44 b4       	lddsp	r4,sp[0x12c]
80003a2c:	80 00       	ld.sh	r0,r0[0x0]
80003a2e:	45 2c       	lddsp	r12,sp[0x148]
80003a30:	80 00       	ld.sh	r0,r0[0x0]
80003a32:	68 e4       	ld.w	r4,r4[0x38]
80003a34:	80 00       	ld.sh	r0,r0[0x0]
80003a36:	29 20       	sub	r0,-110
80003a38:	80 00       	ld.sh	r0,r0[0x0]
80003a3a:	28 80       	sub	r0,-120
80003a3c:	80 00       	ld.sh	r0,r0[0x0]
80003a3e:	45 6c       	lddsp	r12,sp[0x158]
80003a40:	80 00       	ld.sh	r0,r0[0x0]
80003a42:	3e 8c       	mov	r12,-24
80003a44:	80 00       	ld.sh	r0,r0[0x0]
80003a46:	3e 3c       	mov	r12,-29
80003a48:	80 00       	ld.sh	r0,r0[0x0]
80003a4a:	3e bc       	mov	r12,-21
80003a4c:	80 00       	ld.sh	r0,r0[0x0]
80003a4e:	42 88       	lddsp	r8,sp[0xa0]
80003a50:	80 00       	ld.sh	r0,r0[0x0]
80003a52:	2a c8       	sub	r8,-84

80003a54 <fsm_ecu_state_enable_drive_func>:
		}
	}
	return next_state;
};
	
fsm_ecu_state_t fsm_ecu_state_enable_drive_func( fsm_ecu_data_t *ecu_data ) {
80003a54:	eb cd 40 80 	pushm	r7,lr
80003a58:	18 97       	mov	r7,r12
	fsm_ecu_state_t next_state = STATE_ENABLE_DRIVE;
	static uint8_t internal_state = 0;
	get_new_data(ecu_data);
80003a5a:	f0 1f 00 4d 	mcall	80003b8c <fsm_ecu_state_enable_drive_func+0x138>
	
	if (ecu_data->inverter_vdc < 50) {
80003a5e:	ef 09 00 3e 	ld.sh	r9,r7[62]
80003a62:	33 18       	mov	r8,49
80003a64:	f0 09 19 00 	cp.h	r9,r8
80003a68:	e0 8b 00 10 	brhi	80003a88 <fsm_ecu_state_enable_drive_func+0x34>
		gpio_set_pin_low(FRG_PIN);
80003a6c:	30 9c       	mov	r12,9
80003a6e:	f0 1f 00 49 	mcall	80003b90 <fsm_ecu_state_enable_drive_func+0x13c>
		gpio_set_pin_low(RFE_PIN);
80003a72:	31 0c       	mov	r12,16
80003a74:	f0 1f 00 47 	mcall	80003b90 <fsm_ecu_state_enable_drive_func+0x13c>
		gpio_set_pin_low(AIR_PLUS);
80003a78:	30 4c       	mov	r12,4
80003a7a:	f0 1f 00 46 	mcall	80003b90 <fsm_ecu_state_enable_drive_func+0x13c>
		ecu_data->flag_start_precharge = 0;
80003a7e:	30 08       	mov	r8,0
80003a80:	ef 68 00 4a 	st.b	r7[74],r8
80003a84:	e3 cf 80 80 	ldm	sp++,r7,pc,r12=0
		//Reinitialize ECU here if still <90% error
		return STATE_STARTUP;
	}
	
	if (ecu_data->flag_drive_enable == DRIVE_ENABLE_RTDS_PLAYS) {
80003a88:	6f 48       	ld.w	r8,r7[0x50]
80003a8a:	58 38       	cp.w	r8,3
80003a8c:	c5 e1       	brne	80003b48 <fsm_ecu_state_enable_drive_func+0xf4>
		switch (internal_state) {
80003a8e:	4c 28       	lddpc	r8,80003b94 <fsm_ecu_state_enable_drive_func+0x140>
80003a90:	11 88       	ld.ub	r8,r8[0x0]
80003a92:	30 19       	mov	r9,1
80003a94:	f2 08 18 00 	cp.b	r8,r9
80003a98:	c2 90       	breq	80003aea <fsm_ecu_state_enable_drive_func+0x96>
80003a9a:	c0 63       	brcs	80003aa6 <fsm_ecu_state_enable_drive_func+0x52>
80003a9c:	30 29       	mov	r9,2
80003a9e:	f2 08 18 00 	cp.b	r8,r9
80003aa2:	c5 31       	brne	80003b48 <fsm_ecu_state_enable_drive_func+0xf4>
80003aa4:	c3 d8       	rjmp	80003b1e <fsm_ecu_state_enable_drive_func+0xca>
			case 0:
			gpio_set_pin_high(RFE_PIN);
80003aa6:	31 0c       	mov	r12,16
80003aa8:	f0 1f 00 3c 	mcall	80003b98 <fsm_ecu_state_enable_drive_func+0x144>
			ecu_can_inverter_enable_drive();
80003aac:	f0 1f 00 3c 	mcall	80003b9c <fsm_ecu_state_enable_drive_func+0x148>
			gpio_set_pin_high(FRG_PIN);
80003ab0:	30 9c       	mov	r12,9
80003ab2:	f0 1f 00 3a 	mcall	80003b98 <fsm_ecu_state_enable_drive_func+0x144>
 * \return bool    \c true  if the pin is in high logical level
 *                 \c false if the pin is not in high logical level
 */
__always_inline static bool gpio_pin_is_high(uint32_t pin)
{
	return (gpio_get_pin_value(pin) != 0);
80003ab6:	37 5c       	mov	r12,117
80003ab8:	f0 1f 00 3a 	mcall	80003ba0 <fsm_ecu_state_enable_drive_func+0x14c>
			if (gpio_pin_is_high(INVERTER_DOUT1)) {
80003abc:	c1 10       	breq	80003ade <fsm_ecu_state_enable_drive_func+0x8a>
				attempts = 0;
80003abe:	30 09       	mov	r9,0
80003ac0:	4b 98       	lddpc	r8,80003ba4 <fsm_ecu_state_enable_drive_func+0x150>
80003ac2:	b0 09       	st.h	r8[0x0],r9
				internal_state = 1;
80003ac4:	30 19       	mov	r9,1
80003ac6:	4b 48       	lddpc	r8,80003b94 <fsm_ecu_state_enable_drive_func+0x140>
80003ac8:	b0 89       	st.b	r8[0x0],r9
				ecu_dio_inverter_clear_error();
80003aca:	f0 1f 00 38 	mcall	80003ba8 <fsm_ecu_state_enable_drive_func+0x154>
				ecu_data->inverter_error = 0xDEAD;
80003ace:	fe 78 de ad 	mov	r8,-8531
80003ad2:	ef 58 00 58 	st.h	r7[88],r8
				ecu_can_inverter_read_reg(ERROR_REG);
80003ad6:	e0 6c 00 8f 	mov	r12,143
80003ada:	f0 1f 00 35 	mcall	80003bac <fsm_ecu_state_enable_drive_func+0x158>
			}
			attempts++;
80003ade:	4b 28       	lddpc	r8,80003ba4 <fsm_ecu_state_enable_drive_func+0x150>
80003ae0:	90 09       	ld.sh	r9,r8[0x0]
80003ae2:	2f f9       	sub	r9,-1
80003ae4:	b0 09       	st.h	r8[0x0],r9
80003ae6:	30 2c       	mov	r12,2
			break;
80003ae8:	c3 18       	rjmp	80003b4a <fsm_ecu_state_enable_drive_func+0xf6>
			
			case 1:
			if (ecu_data->inverter_error != 0xDEAD) {
80003aea:	ef 09 00 58 	ld.sh	r9,r7[88]
80003aee:	fe 78 de ad 	mov	r8,-8531
80003af2:	f0 09 19 00 	cp.h	r9,r8
80003af6:	c0 a0       	breq	80003b0a <fsm_ecu_state_enable_drive_func+0xb6>
				internal_state = 2;
80003af8:	30 29       	mov	r9,2
80003afa:	4a 78       	lddpc	r8,80003b94 <fsm_ecu_state_enable_drive_func+0x140>
80003afc:	b0 89       	st.b	r8[0x0],r9
				attempts = 0;
80003afe:	30 09       	mov	r9,0
80003b00:	4a 98       	lddpc	r8,80003ba4 <fsm_ecu_state_enable_drive_func+0x150>
80003b02:	b0 09       	st.h	r8[0x0],r9
80003b04:	30 2c       	mov	r12,2
80003b06:	e3 cd 80 80 	ldm	sp++,r7,pc
			} else {
				ecu_can_inverter_read_reg(ERROR_REG);
80003b0a:	e0 6c 00 8f 	mov	r12,143
80003b0e:	f0 1f 00 28 	mcall	80003bac <fsm_ecu_state_enable_drive_func+0x158>
				attempts++;
80003b12:	4a 58       	lddpc	r8,80003ba4 <fsm_ecu_state_enable_drive_func+0x150>
80003b14:	90 09       	ld.sh	r9,r8[0x0]
80003b16:	2f f9       	sub	r9,-1
80003b18:	b0 09       	st.h	r8[0x0],r9
80003b1a:	30 2c       	mov	r12,2
80003b1c:	c1 78       	rjmp	80003b4a <fsm_ecu_state_enable_drive_func+0xf6>
			}
			break;
			
			case 2:
			if (check_inverter_error(ecu_data) == 0) {
80003b1e:	0e 9c       	mov	r12,r7
80003b20:	f0 1f 00 24 	mcall	80003bb0 <fsm_ecu_state_enable_drive_func+0x15c>
80003b24:	c0 b1       	brne	80003b3a <fsm_ecu_state_enable_drive_func+0xe6>
				internal_state = 0; //Reset for next possible restart
80003b26:	30 09       	mov	r9,0
80003b28:	49 b8       	lddpc	r8,80003b94 <fsm_ecu_state_enable_drive_func+0x140>
80003b2a:	b0 89       	st.b	r8[0x0],r9
				ecu_can_send_ready_to_drive();
80003b2c:	f0 1f 00 22 	mcall	80003bb4 <fsm_ecu_state_enable_drive_func+0x160>
				ecu_data->flag_drive_enable = DRIVE_ENABLED;
80003b30:	30 28       	mov	r8,2
80003b32:	ef 48 00 50 	st.w	r7[80],r8
80003b36:	30 3c       	mov	r12,3
80003b38:	c0 98       	rjmp	80003b4a <fsm_ecu_state_enable_drive_func+0xf6>
				next_state = STATE_READY;
			} else {
				//set error code - return inverters error register?
				ecu_data->ecu_error |= (1 << ERR_INVERTER_INTERNAL);
80003b3a:	ef 08 00 5a 	ld.sh	r8,r7[90]
80003b3e:	a3 b8       	sbr	r8,0x3
80003b40:	ef 58 00 5a 	st.h	r7[90],r8
80003b44:	30 8c       	mov	r12,8
80003b46:	c0 28       	rjmp	80003b4a <fsm_ecu_state_enable_drive_func+0xf6>
80003b48:	30 2c       	mov	r12,2
			
			default:
			break;
		}
	}
	if (attempts == ATTEMPT_LIMIT) {
80003b4a:	49 78       	lddpc	r8,80003ba4 <fsm_ecu_state_enable_drive_func+0x150>
80003b4c:	90 09       	ld.sh	r9,r8[0x0]
80003b4e:	36 48       	mov	r8,100
80003b50:	f0 09 19 00 	cp.h	r9,r8
80003b54:	c1 a1       	brne	80003b88 <fsm_ecu_state_enable_drive_func+0x134>
		if (internal_state == 0) {
80003b56:	49 08       	lddpc	r8,80003b94 <fsm_ecu_state_enable_drive_func+0x140>
80003b58:	11 88       	ld.ub	r8,r8[0x0]
80003b5a:	58 08       	cp.w	r8,0
80003b5c:	c0 71       	brne	80003b6a <fsm_ecu_state_enable_drive_func+0x116>
			ecu_data->ecu_error |= (1 << ERR_FRG);
80003b5e:	ef 08 00 5a 	ld.sh	r8,r7[90]
80003b62:	a7 a8       	sbr	r8,0x6
80003b64:	ef 58 00 5a 	st.h	r7[90],r8
80003b68:	c0 a8       	rjmp	80003b7c <fsm_ecu_state_enable_drive_func+0x128>
		} else if (internal_state == 1) {
80003b6a:	30 19       	mov	r9,1
80003b6c:	f2 08 18 00 	cp.b	r8,r9
80003b70:	c0 61       	brne	80003b7c <fsm_ecu_state_enable_drive_func+0x128>
			ecu_data->ecu_error |= (1 << ERR_INVERTER_COM);
80003b72:	ef 08 00 5a 	ld.sh	r8,r7[90]
80003b76:	a3 a8       	sbr	r8,0x2
80003b78:	ef 58 00 5a 	st.h	r7[90],r8
		}
		attempts = 0; //Reset
80003b7c:	30 08       	mov	r8,0
80003b7e:	48 a9       	lddpc	r9,80003ba4 <fsm_ecu_state_enable_drive_func+0x150>
80003b80:	b2 08       	st.h	r9[0x0],r8
		internal_state = 0; //Reset
80003b82:	48 59       	lddpc	r9,80003b94 <fsm_ecu_state_enable_drive_func+0x140>
80003b84:	b2 88       	st.b	r9[0x0],r8
80003b86:	30 8c       	mov	r12,8
		next_state = STATE_ERROR;
	}
	
	return next_state;
};
80003b88:	e3 cd 80 80 	ldm	sp++,r7,pc
80003b8c:	80 00       	ld.sh	r0,r0[0x0]
80003b8e:	43 20       	lddsp	r0,sp[0xc8]
80003b90:	80 00       	ld.sh	r0,r0[0x0]
80003b92:	68 e4       	ld.w	r4,r4[0x38]
80003b94:	00 00       	add	r0,r0
80003b96:	cc 12       	brcc	80003b18 <fsm_ecu_state_enable_drive_func+0xc4>
80003b98:	80 00       	ld.sh	r0,r0[0x0]
80003b9a:	68 ce       	ld.w	lr,r4[0x30]
80003b9c:	80 00       	ld.sh	r0,r0[0x0]
80003b9e:	2b 4c       	sub	r12,-76
80003ba0:	80 00       	ld.sh	r0,r0[0x0]
80003ba2:	68 b8       	ld.w	r8,r4[0x2c]
80003ba4:	00 00       	add	r0,r0
80003ba6:	cc 0c       	rcall	80003d26 <fsm_ecu_state_startup_func+0x7a>
80003ba8:	80 00       	ld.sh	r0,r0[0x0]
80003baa:	45 94       	lddsp	r4,sp[0x164]
80003bac:	80 00       	ld.sh	r0,r0[0x0]
80003bae:	2a 94       	sub	r4,-87
80003bb0:	80 00       	ld.sh	r0,r0[0x0]
80003bb2:	3f 88       	mov	r8,-8
80003bb4:	80 00       	ld.sh	r0,r0[0x0]
80003bb6:	29 60       	sub	r0,-106

80003bb8 <fsm_ecu_state_charged_func>:
	return next_state;
}

	

fsm_ecu_state_t fsm_ecu_state_charged_func( fsm_ecu_data_t *ecu_data ) {
80003bb8:	eb cd 40 c0 	pushm	r6-r7,lr
80003bbc:	18 97       	mov	r7,r12
	fsm_ecu_state_t next_state = STATE_CHARGED;
	uint8_t no_trq_sens = 0;
	uint8_t no_speed_sens = 0;

	get_new_data(ecu_data);
80003bbe:	f0 1f 00 35 	mcall	80003c90 <fsm_ecu_state_charged_func+0xd8>
	no_trq_sens	  = get_trq_sens(ecu_data);
80003bc2:	0e 9c       	mov	r12,r7
80003bc4:	f0 1f 00 34 	mcall	80003c94 <fsm_ecu_state_charged_func+0xdc>
80003bc8:	18 96       	mov	r6,r12
	no_speed_sens = get_speed_sens(ecu_data);
80003bca:	0e 9c       	mov	r12,r7
80003bcc:	f0 1f 00 33 	mcall	80003c98 <fsm_ecu_state_charged_func+0xe0>
	get_brake_sens(ecu_data);
80003bd0:	0e 9c       	mov	r12,r7
80003bd2:	f0 1f 00 33 	mcall	80003c9c <fsm_ecu_state_charged_func+0xe4>
	no_speed_sens = 0;
	
	if (ecu_data->inverter_vdc < 50) {
80003bd6:	ef 09 00 3e 	ld.sh	r9,r7[62]
80003bda:	33 18       	mov	r8,49
80003bdc:	f0 09 19 00 	cp.h	r9,r8
80003be0:	e0 8b 00 10 	brhi	80003c00 <fsm_ecu_state_charged_func+0x48>
		gpio_set_pin_low(FRG_PIN);
80003be4:	30 9c       	mov	r12,9
80003be6:	f0 1f 00 2f 	mcall	80003ca0 <fsm_ecu_state_charged_func+0xe8>
		gpio_set_pin_low(RFE_PIN);
80003bea:	31 0c       	mov	r12,16
80003bec:	f0 1f 00 2d 	mcall	80003ca0 <fsm_ecu_state_charged_func+0xe8>
		gpio_set_pin_low(AIR_PLUS);
80003bf0:	30 4c       	mov	r12,4
80003bf2:	f0 1f 00 2c 	mcall	80003ca0 <fsm_ecu_state_charged_func+0xe8>
		ecu_data->flag_start_precharge = 0;
80003bf6:	30 08       	mov	r8,0
80003bf8:	ef 68 00 4a 	st.b	r7[74],r8
80003bfc:	e3 cf 80 c0 	ldm	sp++,r6-r7,pc,r12=0
		//Reinitialize ECU here if still <90% error
		return STATE_STARTUP;
	}
	
	if(ecu_data->flag_drive_enable == DRIVE_ENABLE_REQUEST) {
80003c00:	6f 48       	ld.w	r8,r7[0x50]
80003c02:	58 18       	cp.w	r8,1
80003c04:	c0 30       	breq	80003c0a <fsm_ecu_state_charged_func+0x52>
80003c06:	e3 cf 90 c0 	ldm	sp++,r6-r7,pc,r12=1
 * \return bool    \c true if the pin is in low logical level
 *                 \c false if the pin is not in low logical level
 */
__always_inline static bool gpio_pin_is_low(uint32_t pin)
{
	return (gpio_get_pin_value(pin) == 0);
80003c0a:	30 4c       	mov	r12,4
80003c0c:	f0 1f 00 26 	mcall	80003ca4 <fsm_ecu_state_charged_func+0xec>
		if (gpio_pin_is_low(AIR_PLUS)) {
80003c10:	c0 30       	breq	80003c16 <fsm_ecu_state_charged_func+0x5e>
80003c12:	30 1c       	mov	r12,1
80003c14:	c0 78       	rjmp	80003c22 <fsm_ecu_state_charged_func+0x6a>
			ecu_data->ecu_error |= (1 << ERR_AIR_PLUS);
80003c16:	ef 08 00 5a 	ld.sh	r8,r7[90]
80003c1a:	a7 b8       	sbr	r8,0x7
80003c1c:	ef 58 00 5a 	st.h	r7[90],r8
80003c20:	30 8c       	mov	r12,8
			next_state = STATE_ERROR;
		}
		if (no_trq_sens) {
80003c22:	58 06       	cp.w	r6,0
80003c24:	c0 70       	breq	80003c32 <fsm_ecu_state_charged_func+0x7a>
			ecu_data->ecu_error |= (1 << ERR_TRQ_SENSORS);
80003c26:	ef 08 00 5a 	ld.sh	r8,r7[90]
80003c2a:	a5 a8       	sbr	r8,0x4
80003c2c:	ef 58 00 5a 	st.h	r7[90],r8
80003c30:	30 8c       	mov	r12,8
		}
		if (no_speed_sens) {
			ecu_data->ecu_error |= (1 << ERR_SPEED_SENSORS);
			next_state = STATE_ERROR;
		}
		if (ecu_data->brake_front == 0) {
80003c32:	ef 09 00 46 	ld.sh	r9,r7[70]
80003c36:	30 08       	mov	r8,0
80003c38:	f0 09 19 00 	cp.h	r9,r8
80003c3c:	c0 71       	brne	80003c4a <fsm_ecu_state_charged_func+0x92>
			ecu_data->ecu_error |= (1 << ERR_BRAKE_SENS_FRONT);
80003c3e:	ef 08 00 5a 	ld.sh	r8,r7[90]
80003c42:	a9 b8       	sbr	r8,0x9
80003c44:	ef 58 00 5a 	st.h	r7[90],r8
80003c48:	30 8c       	mov	r12,8
			next_state = STATE_ERROR;
		}
		if (ecu_data->brake_rear == 0) {
80003c4a:	ef 09 00 48 	ld.sh	r9,r7[72]
80003c4e:	30 08       	mov	r8,0
80003c50:	f0 09 19 00 	cp.h	r9,r8
80003c54:	c0 91       	brne	80003c66 <fsm_ecu_state_charged_func+0xae>
			ecu_data->ecu_error |= (1 << ERR_BRAKE_SENS_REAR);
80003c56:	ef 08 00 5a 	ld.sh	r8,r7[90]
80003c5a:	ab a8       	sbr	r8,0xa
80003c5c:	ef 58 00 5a 	st.h	r7[90],r8
80003c60:	30 8c       	mov	r12,8
80003c62:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
			next_state = STATE_ERROR;
		}
		if (next_state != STATE_ERROR) {
80003c66:	58 8c       	cp.w	r12,8
80003c68:	c1 10       	breq	80003c8a <fsm_ecu_state_charged_func+0xd2>
			if ((ecu_data->trq_sens0 < 20) && (ecu_data->trq_sens1 < 20)) {
80003c6a:	ef 09 00 10 	ld.sh	r9,r7[16]
80003c6e:	31 38       	mov	r8,19
80003c70:	f0 09 19 00 	cp.h	r9,r8
80003c74:	e0 89 00 0b 	brgt	80003c8a <fsm_ecu_state_charged_func+0xd2>
80003c78:	ef 09 00 12 	ld.sh	r9,r7[18]
80003c7c:	f0 09 19 00 	cp.h	r9,r8
80003c80:	e0 89 00 05 	brgt	80003c8a <fsm_ecu_state_charged_func+0xd2>
				ecu_can_send_play_rtds();
80003c84:	f0 1f 00 09 	mcall	80003ca8 <fsm_ecu_state_charged_func+0xf0>
80003c88:	30 2c       	mov	r12,2
				
			}
		}
	}
	return next_state;
};
80003c8a:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80003c8e:	00 00       	add	r0,r0
80003c90:	80 00       	ld.sh	r0,r0[0x0]
80003c92:	43 20       	lddsp	r0,sp[0xc8]
80003c94:	80 00       	ld.sh	r0,r0[0x0]
80003c96:	43 e0       	lddsp	r0,sp[0xf8]
80003c98:	80 00       	ld.sh	r0,r0[0x0]
80003c9a:	44 b4       	lddsp	r4,sp[0x12c]
80003c9c:	80 00       	ld.sh	r0,r0[0x0]
80003c9e:	45 2c       	lddsp	r12,sp[0x148]
80003ca0:	80 00       	ld.sh	r0,r0[0x0]
80003ca2:	68 e4       	ld.w	r4,r4[0x38]
80003ca4:	80 00       	ld.sh	r0,r0[0x0]
80003ca6:	68 b8       	ld.w	r8,r4[0x2c]
80003ca8:	80 00       	ld.sh	r0,r0[0x0]
80003caa:	29 a0       	sub	r0,-102

80003cac <fsm_ecu_state_startup_func>:

fsm_ecu_state_t fsm_ecu_run_state( fsm_ecu_state_t current_state, fsm_ecu_data_t *data) {
	return fsm_ecu_state_table[ current_state ]( data );
};

fsm_ecu_state_t fsm_ecu_state_startup_func( fsm_ecu_data_t *ecu_data ) {
80003cac:	eb cd 40 80 	pushm	r7,lr
80003cb0:	18 97       	mov	r7,r12
	fsm_ecu_state_t next_state = STATE_STARTUP;
	static uint8_t internal_state = 0;
	static uint8_t precharge_timer = 0;

	get_new_data(ecu_data);
80003cb2:	f0 1f 00 5a 	mcall	80003e18 <fsm_ecu_state_startup_func+0x16c>

	if (ecu_data->flag_start_precharge == 1) {
80003cb6:	ef 39 00 4a 	ld.ub	r9,r7[74]
80003cba:	30 18       	mov	r8,1
80003cbc:	f0 09 18 00 	cp.b	r9,r8
80003cc0:	c7 51       	brne	80003daa <fsm_ecu_state_startup_func+0xfe>
		switch (internal_state) {
80003cc2:	4d 78       	lddpc	r8,80003e1c <fsm_ecu_state_startup_func+0x170>
80003cc4:	11 88       	ld.ub	r8,r8[0x0]
80003cc6:	30 19       	mov	r9,1
80003cc8:	f2 08 18 00 	cp.b	r8,r9
80003ccc:	c2 20       	breq	80003d10 <fsm_ecu_state_startup_func+0x64>
80003cce:	c0 a3       	brcs	80003ce2 <fsm_ecu_state_startup_func+0x36>
80003cd0:	30 29       	mov	r9,2
80003cd2:	f2 08 18 00 	cp.b	r8,r9
80003cd6:	c3 b0       	breq	80003d4c <fsm_ecu_state_startup_func+0xa0>
80003cd8:	30 39       	mov	r9,3
80003cda:	f2 08 18 00 	cp.b	r8,r9
80003cde:	c6 61       	brne	80003daa <fsm_ecu_state_startup_func+0xfe>
80003ce0:	c4 f8       	rjmp	80003d7e <fsm_ecu_state_startup_func+0xd2>
			case 0:
			if (ecu_data->vdc_battery > 0) {
80003ce2:	ef 09 00 3c 	ld.sh	r9,r7[60]
80003ce6:	30 08       	mov	r8,0
80003ce8:	f0 09 19 00 	cp.h	r9,r8
80003cec:	c0 c0       	breq	80003d04 <fsm_ecu_state_startup_func+0x58>
				if (ecu_data->inverter_vdc > 0) {
80003cee:	ef 09 00 3e 	ld.sh	r9,r7[62]
80003cf2:	f0 09 19 00 	cp.h	r9,r8
80003cf6:	c0 70       	breq	80003d04 <fsm_ecu_state_startup_func+0x58>
					internal_state = 1;
80003cf8:	30 19       	mov	r9,1
80003cfa:	4c 98       	lddpc	r8,80003e1c <fsm_ecu_state_startup_func+0x170>
80003cfc:	b0 89       	st.b	r8[0x0],r9
					attempts = 0;	
80003cfe:	30 09       	mov	r9,0
80003d00:	4c 88       	lddpc	r8,80003e20 <fsm_ecu_state_startup_func+0x174>
80003d02:	b0 09       	st.h	r8[0x0],r9
				}
			}
			attempts++;
80003d04:	4c 78       	lddpc	r8,80003e20 <fsm_ecu_state_startup_func+0x174>
80003d06:	90 09       	ld.sh	r9,r8[0x0]
80003d08:	2f f9       	sub	r9,-1
80003d0a:	b0 09       	st.h	r8[0x0],r9
80003d0c:	30 0c       	mov	r12,0
			break;
80003d0e:	c4 f8       	rjmp	80003dac <fsm_ecu_state_startup_func+0x100>
			
			case 1:
			if (precharge_timer < 3*SOFTWARE_TIMER_1_SEC) {
80003d10:	4c 58       	lddpc	r8,80003e24 <fsm_ecu_state_startup_func+0x178>
80003d12:	11 88       	ld.ub	r8,r8[0x0]
80003d14:	39 59       	mov	r9,-107
80003d16:	f2 08 18 00 	cp.b	r8,r9
80003d1a:	e0 8b 00 07 	brhi	80003d28 <fsm_ecu_state_startup_func+0x7c>
				precharge_timer++;
80003d1e:	2f f8       	sub	r8,-1
80003d20:	4c 19       	lddpc	r9,80003e24 <fsm_ecu_state_startup_func+0x178>
80003d22:	b2 88       	st.b	r9[0x0],r8
80003d24:	30 0c       	mov	r12,0
80003d26:	c4 38       	rjmp	80003dac <fsm_ecu_state_startup_func+0x100>
			} else {
				precharge_timer = 0;
80003d28:	30 09       	mov	r9,0
80003d2a:	4b f8       	lddpc	r8,80003e24 <fsm_ecu_state_startup_func+0x178>
80003d2c:	b0 89       	st.b	r8[0x0],r9
				ecu_dio_inverter_clear_error();
80003d2e:	f0 1f 00 3f 	mcall	80003e28 <fsm_ecu_state_startup_func+0x17c>
				ecu_data->inverter_error = 0xDEAD;
80003d32:	fe 78 de ad 	mov	r8,-8531
80003d36:	ef 58 00 58 	st.h	r7[88],r8
				ecu_can_inverter_read_reg(ERROR_REG);
80003d3a:	e0 6c 00 8f 	mov	r12,143
80003d3e:	f0 1f 00 3c 	mcall	80003e2c <fsm_ecu_state_startup_func+0x180>
				internal_state = 2;	
80003d42:	30 29       	mov	r9,2
80003d44:	4b 68       	lddpc	r8,80003e1c <fsm_ecu_state_startup_func+0x170>
80003d46:	b0 89       	st.b	r8[0x0],r9
80003d48:	30 0c       	mov	r12,0
80003d4a:	c3 18       	rjmp	80003dac <fsm_ecu_state_startup_func+0x100>
			}
			break;
			
			case 2:
			if (ecu_data->inverter_error != 0xDEAD) {
80003d4c:	ef 09 00 58 	ld.sh	r9,r7[88]
80003d50:	fe 78 de ad 	mov	r8,-8531
80003d54:	f0 09 19 00 	cp.h	r9,r8
80003d58:	c0 90       	breq	80003d6a <fsm_ecu_state_startup_func+0xbe>
				internal_state = 3;
80003d5a:	30 39       	mov	r9,3
80003d5c:	4b 08       	lddpc	r8,80003e1c <fsm_ecu_state_startup_func+0x170>
80003d5e:	b0 89       	st.b	r8[0x0],r9
				attempts = 0;
80003d60:	30 09       	mov	r9,0
80003d62:	4b 08       	lddpc	r8,80003e20 <fsm_ecu_state_startup_func+0x174>
80003d64:	b0 09       	st.h	r8[0x0],r9
80003d66:	e3 cf 80 80 	ldm	sp++,r7,pc,r12=0
			} else {
				ecu_can_inverter_read_reg(ERROR_REG);
80003d6a:	e0 6c 00 8f 	mov	r12,143
80003d6e:	f0 1f 00 30 	mcall	80003e2c <fsm_ecu_state_startup_func+0x180>
				attempts++;
80003d72:	4a c8       	lddpc	r8,80003e20 <fsm_ecu_state_startup_func+0x174>
80003d74:	90 09       	ld.sh	r9,r8[0x0]
80003d76:	2f f9       	sub	r9,-1
80003d78:	b0 09       	st.h	r8[0x0],r9
80003d7a:	30 0c       	mov	r12,0
80003d7c:	c1 88       	rjmp	80003dac <fsm_ecu_state_startup_func+0x100>
			}
			break;
			
			case 3:
			if(check_inverter_error(ecu_data) == 0) {
80003d7e:	0e 9c       	mov	r12,r7
80003d80:	f0 1f 00 2c 	mcall	80003e30 <fsm_ecu_state_startup_func+0x184>
80003d84:	c0 30       	breq	80003d8a <fsm_ecu_state_startup_func+0xde>
80003d86:	30 0c       	mov	r12,0
80003d88:	c0 c8       	rjmp	80003da0 <fsm_ecu_state_startup_func+0xf4>
				attempts = 0; //Reset
80003d8a:	30 08       	mov	r8,0
80003d8c:	4a 59       	lddpc	r9,80003e20 <fsm_ecu_state_startup_func+0x174>
80003d8e:	b2 08       	st.h	r9[0x0],r8
				internal_state = 0; //Reset
80003d90:	4a 39       	lddpc	r9,80003e1c <fsm_ecu_state_startup_func+0x170>
80003d92:	b2 88       	st.b	r9[0x0],r8
				gpio_set_pin_high(AIR_PLUS);
80003d94:	30 4c       	mov	r12,4
80003d96:	f0 1f 00 28 	mcall	80003e34 <fsm_ecu_state_startup_func+0x188>
				ecu_can_send_tractive_system_active();
80003d9a:	f0 1f 00 28 	mcall	80003e38 <fsm_ecu_state_startup_func+0x18c>
80003d9e:	30 1c       	mov	r12,1
				next_state =  STATE_CHARGED;
			}
			attempts++;
80003da0:	4a 08       	lddpc	r8,80003e20 <fsm_ecu_state_startup_func+0x174>
80003da2:	90 09       	ld.sh	r9,r8[0x0]
80003da4:	2f f9       	sub	r9,-1
80003da6:	b0 09       	st.h	r8[0x0],r9
80003da8:	c0 28       	rjmp	80003dac <fsm_ecu_state_startup_func+0x100>
80003daa:	30 0c       	mov	r12,0
			break;
		}
	}
	
	
	if (attempts == ATTEMPT_LIMIT) {
80003dac:	49 d8       	lddpc	r8,80003e20 <fsm_ecu_state_startup_func+0x174>
80003dae:	90 09       	ld.sh	r9,r8[0x0]
80003db0:	36 48       	mov	r8,100
80003db2:	f0 09 19 00 	cp.h	r9,r8
80003db6:	c2 e1       	brne	80003e12 <fsm_ecu_state_startup_func+0x166>
		switch (internal_state) {
80003db8:	49 98       	lddpc	r8,80003e1c <fsm_ecu_state_startup_func+0x170>
80003dba:	11 88       	ld.ub	r8,r8[0x0]
80003dbc:	30 19       	mov	r9,1
80003dbe:	f2 08 18 00 	cp.b	r8,r9
80003dc2:	c1 10       	breq	80003de4 <fsm_ecu_state_startup_func+0x138>
80003dc4:	c0 a3       	brcs	80003dd8 <fsm_ecu_state_startup_func+0x12c>
80003dc6:	30 29       	mov	r9,2
80003dc8:	f2 08 18 00 	cp.b	r8,r9
80003dcc:	c1 20       	breq	80003df0 <fsm_ecu_state_startup_func+0x144>
80003dce:	30 39       	mov	r9,3
80003dd0:	f2 08 18 00 	cp.b	r8,r9
80003dd4:	c1 91       	brne	80003e06 <fsm_ecu_state_startup_func+0x15a>
80003dd6:	c1 38       	rjmp	80003dfc <fsm_ecu_state_startup_func+0x150>
			case 0:
			ecu_data->ecu_error |= (1 << ERR_BMS_COM);
80003dd8:	ef 08 00 5a 	ld.sh	r8,r7[90]
80003ddc:	a1 a8       	sbr	r8,0x0
80003dde:	ef 58 00 5a 	st.h	r7[90],r8
			break;
80003de2:	c1 28       	rjmp	80003e06 <fsm_ecu_state_startup_func+0x15a>
			case 1:
			ecu_data->ecu_error |= (1 << ERR_INVERTER_VDC_LOW);
80003de4:	ef 08 00 5a 	ld.sh	r8,r7[90]
80003de8:	a1 b8       	sbr	r8,0x1
80003dea:	ef 58 00 5a 	st.h	r7[90],r8
			break;
80003dee:	c0 c8       	rjmp	80003e06 <fsm_ecu_state_startup_func+0x15a>
			case 2:
			ecu_data->ecu_error |= (1 << ERR_INVERTER_COM);
80003df0:	ef 08 00 5a 	ld.sh	r8,r7[90]
80003df4:	a3 a8       	sbr	r8,0x2
80003df6:	ef 58 00 5a 	st.h	r7[90],r8
			break;
80003dfa:	c0 68       	rjmp	80003e06 <fsm_ecu_state_startup_func+0x15a>
			case 3:
			ecu_data->ecu_error |= (1 << ERR_INVERTER_INTERNAL);
80003dfc:	ef 08 00 5a 	ld.sh	r8,r7[90]
80003e00:	a3 b8       	sbr	r8,0x3
80003e02:	ef 58 00 5a 	st.h	r7[90],r8
			break;
		}
		attempts = 0;
80003e06:	30 08       	mov	r8,0
80003e08:	48 69       	lddpc	r9,80003e20 <fsm_ecu_state_startup_func+0x174>
80003e0a:	b2 08       	st.h	r9[0x0],r8
		internal_state = 0;
80003e0c:	48 49       	lddpc	r9,80003e1c <fsm_ecu_state_startup_func+0x170>
80003e0e:	b2 88       	st.b	r9[0x0],r8
80003e10:	30 8c       	mov	r12,8
		next_state =  STATE_ERROR;
	}
	return next_state;
}
80003e12:	e3 cd 80 80 	ldm	sp++,r7,pc
80003e16:	00 00       	add	r0,r0
80003e18:	80 00       	ld.sh	r0,r0[0x0]
80003e1a:	43 20       	lddsp	r0,sp[0xc8]
80003e1c:	00 00       	add	r0,r0
80003e1e:	cc 0f       	rcall	80003d9e <fsm_ecu_state_startup_func+0xf2>
80003e20:	00 00       	add	r0,r0
80003e22:	cc 0c       	rcall	80003fa2 <check_inverter_error+0x1a>
80003e24:	00 00       	add	r0,r0
80003e26:	cc 0e       	rcall	80003ba6 <fsm_ecu_state_enable_drive_func+0x152>
80003e28:	80 00       	ld.sh	r0,r0[0x0]
80003e2a:	45 94       	lddsp	r4,sp[0x164]
80003e2c:	80 00       	ld.sh	r0,r0[0x0]
80003e2e:	2a 94       	sub	r4,-87
80003e30:	80 00       	ld.sh	r0,r0[0x0]
80003e32:	3f 88       	mov	r8,-8
80003e34:	80 00       	ld.sh	r0,r0[0x0]
80003e36:	68 ce       	ld.w	lr,r4[0x30]
80003e38:	80 00       	ld.sh	r0,r0[0x0]
80003e3a:	29 dc       	sub	r12,-99

80003e3c <brake_plausibility_check>:
	return true;
}

bool brake_plausibility_check(fsm_ecu_data_t *ecu_data) {
	static uint8_t plausibility_timer = 0;
	int16_t trq_sens = max(ecu_data->trq_sens0, ecu_data->trq_sens1);
80003e3c:	f9 08 00 10 	ld.sh	r8,r12[16]
80003e40:	f9 09 00 12 	ld.sh	r9,r12[18]
80003e44:	f0 09 0c 49 	max	r9,r8,r9
	
	if ((trq_sens > 250) && (ecu_data->brake_front > BRAKE_TRESHOLD)) {
80003e48:	e0 68 00 fa 	mov	r8,250
80003e4c:	f0 09 19 00 	cp.h	r9,r8
80003e50:	e0 8a 00 17 	brle	80003e7e <brake_plausibility_check+0x42>
80003e54:	f9 09 00 46 	ld.sh	r9,r12[70]
80003e58:	e0 68 13 88 	mov	r8,5000
80003e5c:	f0 09 19 00 	cp.h	r9,r8
80003e60:	e0 88 00 0f 	brls	80003e7e <brake_plausibility_check+0x42>
		plausibility_timer++;
80003e64:	48 99       	lddpc	r9,80003e88 <brake_plausibility_check+0x4c>
80003e66:	13 88       	ld.ub	r8,r9[0x0]
80003e68:	2f f8       	sub	r8,-1
80003e6a:	b2 88       	st.b	r9[0x0],r8
		if (plausibility_timer == BRAKE_PLAUSIBILITY_TIME_LIMIT) {
80003e6c:	31 99       	mov	r9,25
80003e6e:	f2 08 18 00 	cp.b	r8,r9
80003e72:	c0 20       	breq	80003e76 <brake_plausibility_check+0x3a>
80003e74:	5e ff       	retal	1
			plausibility_timer = 0;
80003e76:	30 09       	mov	r9,0
80003e78:	48 48       	lddpc	r8,80003e88 <brake_plausibility_check+0x4c>
80003e7a:	b0 89       	st.b	r8[0x0],r9
80003e7c:	5e fd       	retal	0
			return false;
		}
	} else {
		plausibility_timer = 0;
80003e7e:	30 09       	mov	r9,0
80003e80:	48 28       	lddpc	r8,80003e88 <brake_plausibility_check+0x4c>
80003e82:	b0 89       	st.b	r8[0x0],r9
80003e84:	5e ff       	retal	1
80003e86:	00 00       	add	r0,r0
80003e88:	00 00       	add	r0,r0
80003e8a:	cc 1d       	rcall	8000420c <handle_inverter_data+0x30>

80003e8c <torque_plausibility_check>:

}

bool torque_plausibility_check(fsm_ecu_data_t *ecu_data) {
	/* Torque sensors = <0, 1000> */
	if ( ecu_data->trq_sens0_err || ecu_data->trq_sens1_err) {
80003e8c:	78 58       	ld.w	r8,r12[0x14]
80003e8e:	e0 18 00 00 	andl	r8,0x0
80003e92:	c0 30       	breq	80003e98 <torque_plausibility_check+0xc>
		asm("nop");
80003e94:	d7 03       	nop
80003e96:	5e fd       	retal	0
		return false;
	} else {
		int16_t deviation = max(ecu_data->trq_sens0, ecu_data->trq_sens1) - min(ecu_data->trq_sens0,ecu_data->trq_sens1);
80003e98:	f9 08 00 10 	ld.sh	r8,r12[16]
80003e9c:	f9 09 00 12 	ld.sh	r9,r12[18]
80003ea0:	f0 09 0c 4a 	max	r10,r8,r9
80003ea4:	f0 09 0d 48 	min	r8,r8,r9
		if (deviation > 100) {
80003ea8:	f4 08 01 08 	sub	r8,r10,r8
80003eac:	36 4a       	mov	r10,100
80003eae:	f4 08 19 00 	cp.h	r8,r10
80003eb2:	e0 89 00 03 	brgt	80003eb8 <torque_plausibility_check+0x2c>
80003eb6:	5e ff       	retal	1
			asm("nop");
80003eb8:	d7 03       	nop
80003eba:	5e fd       	retal	0

80003ebc <calc_kers>:
	uint16_t trq = (uint16_t)ecu_data->trq_cmd*180/MAX_TORQUE;//180Nm
	uint32_t power = trq*rpm*628/(100*60*1000); //In kW
	return (uint16_t)power; //Such number
}

int16_t calc_kers(fsm_ecu_data_t *ecu_data) {
80003ebc:	eb cd 40 80 	pushm	r7,lr
80003ec0:	18 97       	mov	r7,r12
	float speed = ecu_data->WRR_sens & 0xFF;
	speed = speed*2.574;
80003ec2:	f9 3c 00 63 	ld.ub	r12,r12[99]
80003ec6:	e5 a6 0c 0c 	cop	cp0,cr12,cr0,cr12,0x4c
80003eca:	f0 1f 00 2c 	mcall	80003f78 <calc_kers+0xbc>
80003ece:	e0 68 3b 64 	mov	r8,15204
80003ed2:	ea 18 4f df 	orh	r8,0x4fdf
80003ed6:	e0 69 97 8d 	mov	r9,38797
80003eda:	ea 19 40 04 	orh	r9,0x4004
80003ede:	f0 1f 00 28 	mcall	80003f7c <calc_kers+0xc0>
80003ee2:	f0 1f 00 28 	mcall	80003f80 <calc_kers+0xc4>
	static bool allow_kers = false;
	
	if (speed > 10) {
80003ee6:	fc 18 41 20 	movh	r8,0x4120
80003eea:	e5 ac 00 c8 	cop	cp0,cr0,cr12,cr8,0x58
80003eee:	e0 8c 00 08 	brvs	80003efe <calc_kers+0x42>
80003ef2:	e0 8a 00 06 	brle	80003efe <calc_kers+0x42>
		allow_kers = true;
80003ef6:	30 19       	mov	r9,1
80003ef8:	4a 38       	lddpc	r8,80003f84 <calc_kers+0xc8>
80003efa:	b0 89       	st.b	r8[0x0],r9
80003efc:	c0 78       	rjmp	80003f0a <calc_kers+0x4e>
	}
	
	if (allow_kers) {
80003efe:	4a 28       	lddpc	r8,80003f84 <calc_kers+0xc8>
80003f00:	11 89       	ld.ub	r9,r8[0x0]
80003f02:	30 08       	mov	r8,0
80003f04:	f0 09 18 00 	cp.b	r9,r8
80003f08:	c3 60       	breq	80003f74 <calc_kers+0xb8>
		if ((ecu_data->trq_sens0 < 100) && (ecu_data->trq_sens1 < 100)) {
80003f0a:	ef 09 00 10 	ld.sh	r9,r7[16]
80003f0e:	36 38       	mov	r8,99
80003f10:	f0 09 19 00 	cp.h	r9,r8
80003f14:	e0 89 00 30 	brgt	80003f74 <calc_kers+0xb8>
80003f18:	ef 09 00 12 	ld.sh	r9,r7[18]
80003f1c:	f0 09 19 00 	cp.h	r9,r8
80003f20:	e0 89 00 2a 	brgt	80003f74 <calc_kers+0xb8>
			if (speed > 5.5) { //km/h
80003f24:	fc 18 40 b0 	movh	r8,0x40b0
80003f28:	e5 ac 00 c8 	cop	cp0,cr0,cr12,cr8,0x58
80003f2c:	e0 8c 00 1f 	brvs	80003f6a <calc_kers+0xae>
80003f30:	e0 8a 00 1d 	brle	80003f6a <calc_kers+0xae>
				if ((ecu_data->max_cell_temp > 0) && (ecu_data->max_cell_temp < 44)) {
80003f34:	ef 39 00 4c 	ld.ub	r9,r7[76]
80003f38:	20 19       	sub	r9,1
80003f3a:	32 a8       	mov	r8,42
80003f3c:	f0 09 18 00 	cp.b	r9,r8
80003f40:	e0 8b 00 1a 	brhi	80003f74 <calc_kers+0xb8>
					return (MAX_KERS*ecu_data->kers_factor)/100; //TODO Return a value from ecu_data that is received from dash
80003f44:	ef 09 00 8c 	ld.sh	r9,r7[140]
80003f48:	fe 78 f3 33 	mov	r8,-3277
80003f4c:	f2 08 07 88 	mulhh.w	r8,r9:b,r8:b
80003f50:	e0 6b 85 1f 	mov	r11,34079
80003f54:	ea 1b 51 eb 	orh	r11,0x51eb
80003f58:	f0 0b 04 4a 	muls.d	r10,r8,r11
80003f5c:	f6 0c 14 05 	asr	r12,r11,0x5
80003f60:	bf 58       	asr	r8,0x1f
80003f62:	10 1c       	sub	r12,r8
80003f64:	5c 8c       	casts.h	r12
80003f66:	e3 cd 80 80 	ldm	sp++,r7,pc
				}
			} else {
				allow_kers = false;
80003f6a:	30 09       	mov	r9,0
80003f6c:	48 68       	lddpc	r8,80003f84 <calc_kers+0xc8>
80003f6e:	b0 89       	st.b	r8[0x0],r9
80003f70:	e3 cf 90 80 	ldm	sp++,r7,pc,r12=1
80003f74:	e3 cf 90 80 	ldm	sp++,r7,pc,r12=1
80003f78:	80 00       	ld.sh	r0,r0[0x0]
80003f7a:	77 70       	ld.w	r0,r11[0x5c]
80003f7c:	80 00       	ld.sh	r0,r0[0x0]
80003f7e:	6d 8c       	ld.w	r12,r6[0x60]
80003f80:	80 00       	ld.sh	r0,r0[0x0]
80003f82:	77 d0       	ld.w	r0,r11[0x74]
80003f84:	00 00       	add	r0,r0
80003f86:	cc 1c       	rcall	80004108 <handle_dash_data+0xb4>

80003f88 <check_inverter_error>:
	return temp;
}

uint8_t check_inverter_error(fsm_ecu_data_t *ecu_data) {
	uint16_t temp = ecu_data->inverter_error;
	return (uint8_t)(temp & 1 << PWR_FAULT) | (temp & 1 << RFE_FAULT) | (temp & 1 << RESOLVER_FAULT);
80003f88:	f9 39 00 59 	ld.ub	r9,r12[89]
80003f8c:	12 98       	mov	r8,r9
80003f8e:	10 9c       	mov	r12,r8
80003f90:	e2 1c 00 04 	andl	r12,0x4,COH
80003f94:	e2 19 00 02 	andl	r9,0x2,COH
80003f98:	12 4c       	or	r12,r9
80003f9a:	e2 18 00 08 	andl	r8,0x8,COH
80003f9e:	10 4c       	or	r12,r8
}
80003fa0:	e2 1c 00 0e 	andl	r12,0xe,COH
80003fa4:	5e fc       	retal	r12

80003fa6 <convert_to_big_endian>:
	return (uint16_t)(float)((num_be + 827) / 33.2);
}

uint16_t convert_to_big_endian(uint32_t data) {
	/* Input: 0x49 D2 2A 00 Output:0x2A D2 */
	uint16_t relevant_data = (data & 0xFFFF00) >> 8;
80003fa6:	f9 dc c1 10 	bfextu	r12,r12,0x8,0x10
80003faa:	f8 08 16 08 	lsr	r8,r12,0x8
80003fae:	f1 ec 10 8c 	or	r12,r8,r12<<0x8
	return ((relevant_data & 0xFF) << 8 | (relevant_data & 0xFF00) >> 8);
}
80003fb2:	5c 8c       	casts.h	r12
80003fb4:	5e fc       	retal	r12
80003fb6:	d7 03       	nop

80003fb8 <convert_num_to_vdc>:
		status++;
	}
	return status;
}

uint16_t convert_num_to_vdc(uint32_t num) {
80003fb8:	d4 01       	pushm	lr
	/* num = 33.2*vdc - 827 */
	uint32_t num_be = convert_to_big_endian(num);
80003fba:	f0 1f 00 0c 	mcall	80003fe8 <convert_num_to_vdc+0x30>
80003fbe:	5c 7c       	castu.h	r12
80003fc0:	f8 cc fc c5 	sub	r12,r12,-827
80003fc4:	f0 1f 00 0a 	mcall	80003fec <convert_num_to_vdc+0x34>
80003fc8:	e0 68 99 9a 	mov	r8,39322
80003fcc:	ea 18 99 99 	orh	r8,0x9999
80003fd0:	e0 69 99 99 	mov	r9,39321
80003fd4:	ea 19 40 40 	orh	r9,0x4040
80003fd8:	f0 1f 00 06 	mcall	80003ff0 <convert_num_to_vdc+0x38>
80003fdc:	f0 1f 00 06 	mcall	80003ff4 <convert_num_to_vdc+0x3c>
80003fe0:	e5 a9 0c 0c 	cop	cp0,cr12,cr0,cr12,0x52
	return (uint16_t)(float)((num_be + 827) / 33.2);
}
80003fe4:	5c 8c       	casts.h	r12
80003fe6:	d8 02       	popm	pc
80003fe8:	80 00       	ld.sh	r0,r0[0x0]
80003fea:	3f a6       	mov	r6,-6
80003fec:	80 00       	ld.sh	r0,r0[0x0]
80003fee:	72 10       	ld.w	r0,r9[0x4]
80003ff0:	80 00       	ld.sh	r0,r0[0x0]
80003ff2:	72 f8       	ld.w	r8,r9[0x3c]
80003ff4:	80 00       	ld.sh	r0,r0[0x0]
80003ff6:	77 d0       	ld.w	r0,r11[0x74]

80003ff8 <handle_bms_data>:
	}
}

void handle_bms_data(fsm_ecu_data_t *ecu_data) {
	/* Max period 300 ms, contactor req, battery current input msg */
	switch (ecu_data->bms_msg.id) {
80003ff8:	78 e8       	ld.w	r8,r12[0x38]
80003ffa:	e0 48 04 2a 	cp.w	r8,1066
80003ffe:	c1 b0       	breq	80004034 <handle_bms_data+0x3c>
80004000:	e0 8b 00 06 	brhi	8000400c <handle_bms_data+0x14>
80004004:	e0 48 04 29 	cp.w	r8,1065
80004008:	5e 1c       	retne	r12
8000400a:	c0 88       	rjmp	8000401a <handle_bms_data+0x22>
8000400c:	e0 48 04 2b 	cp.w	r8,1067
80004010:	c1 c0       	breq	80004048 <handle_bms_data+0x50>
80004012:	e0 48 04 2e 	cp.w	r8,1070
80004016:	5e 1c       	retne	r12
80004018:	c1 38       	rjmp	8000403e <handle_bms_data+0x46>
		case (BMS_PRECHARGE_ID):
		if ((ecu_data->bms_msg.data.u8[3] & (1 << BMS_PRECHARGE_BIT)) != 0) {
8000401a:	f9 38 00 33 	ld.ub	r8,r12[51]
8000401e:	e2 18 00 08 	andl	r8,0x8,COH
			/* There is a hardwire contactor request */
			ecu_data->flag_start_precharge = 1;
80004022:	f9 b8 01 01 	movne	r8,1
80004026:	f9 f8 1e 4a 	st.bne	r12[0x4a],r8
		} else {
			ecu_data->flag_start_precharge = 0;
8000402a:	f9 b8 00 00 	moveq	r8,0
8000402e:	f9 f8 0e 4a 	st.beq	r12[0x4a],r8
80004032:	5e fc       	retal	r12
		}
		break;
		case (BMS_BATT_VOLT_ID):
		ecu_data->vdc_battery = ecu_data->bms_msg.data.u16[0];
80004034:	f9 08 00 30 	ld.sh	r8,r12[48]
80004038:	f9 58 00 3c 	st.h	r12[60],r8
		break;
8000403c:	5e fc       	retal	r12
		case (BMS_BATT_TEMP_ID):
		ecu_data->max_cell_temp = ecu_data->bms_msg.data.s8[4];
8000403e:	f9 38 00 34 	ld.ub	r8,r12[52]
80004042:	f9 68 00 4c 	st.b	r12[76],r8
		break;
80004046:	5e fc       	retal	r12
		
		case (0x42B):
		ecu_data->bms_current = ecu_data->bms_msg.data.s16[0];
80004048:	f9 08 00 30 	ld.sh	r8,r12[48]
8000404c:	f9 58 00 8e 	st.h	r12[142],r8
80004050:	5e fc       	retal	r12
80004052:	d7 03       	nop

80004054 <handle_dash_data>:
		default:
		break;
	}
}

void handle_dash_data(fsm_ecu_data_t *ecu_data) {
80004054:	eb cd 40 80 	pushm	r7,lr
80004058:	18 97       	mov	r7,r12
	uint8_t rtds_plays;
	uint8_t start;
	uint8_t lc_filter_time;
	uint8_t state_of_lc = 0;
	uint16_t slip_index = 0;
	switch (ecu_data->dash_msg.id) {
8000405a:	f9 08 00 2c 	ld.sh	r8,r12[44]
8000405e:	e0 69 02 63 	mov	r9,611
80004062:	f2 08 19 00 	cp.h	r8,r9
80004066:	e0 80 00 8e 	breq	80004182 <handle_dash_data+0x12e>
8000406a:	e0 8b 00 10 	brhi	8000408a <handle_dash_data+0x36>
8000406e:	e0 69 02 61 	mov	r9,609
80004072:	f2 08 19 00 	cp.h	r8,r9
80004076:	c2 40       	breq	800040be <handle_dash_data+0x6a>
80004078:	e0 8b 00 45 	brhi	80004102 <handle_dash_data+0xae>
8000407c:	e0 69 02 60 	mov	r9,608
80004080:	f2 08 19 00 	cp.h	r8,r9
80004084:	e0 81 00 9f 	brne	800041c2 <handle_dash_data+0x16e>
80004088:	c0 f8       	rjmp	800040a6 <handle_dash_data+0x52>
8000408a:	e0 69 02 65 	mov	r9,613
8000408e:	f2 08 19 00 	cp.h	r8,r9
80004092:	e0 80 00 94 	breq	800041ba <handle_dash_data+0x166>
80004096:	c7 c3       	brcs	8000418e <handle_dash_data+0x13a>
80004098:	e0 69 06 63 	mov	r9,1635
8000409c:	f2 08 19 00 	cp.h	r8,r9
800040a0:	e0 81 00 91 	brne	800041c2 <handle_dash_data+0x16e>
800040a4:	c6 28       	rjmp	80004168 <handle_dash_data+0x114>
		case (CANR_FCN_PRI_ID | CANR_GRP_DASH_ID | CANR_MODULE_ID0_ID):
		rtds_plays = ecu_data->dash_msg.data.u8[0];
800040a6:	f9 39 00 24 	ld.ub	r9,r12[36]
800040aa:	30 18       	mov	r8,1
800040ac:	f0 09 18 00 	cp.b	r9,r8
800040b0:	e0 81 00 89 	brne	800041c2 <handle_dash_data+0x16e>
		if (rtds_plays == 1) {
			ecu_data->flag_drive_enable = DRIVE_ENABLE_RTDS_PLAYS;
800040b4:	30 38       	mov	r8,3
800040b6:	f9 48 00 50 	st.w	r12[80],r8
800040ba:	e3 cd 80 80 	ldm	sp++,r7,pc
		}
		break;
		
		case (CANR_FCN_PRI_ID | CANR_GRP_DASH_ID | CANR_MODULE_ID1_ID):
		start = ecu_data->dash_msg.data.u8[0];
800040be:	f9 38 00 24 	ld.ub	r8,r12[36]
		//uint8_t tractive = ecu_data->dash_msg.data.u8[1];
		ecu_data->kers_factor = ecu_data->dash_msg.data.s16[1];
800040c2:	f9 09 00 26 	ld.sh	r9,r12[38]
800040c6:	f9 59 00 8c 	st.h	r12[140],r9
		slip_index = ecu_data->dash_msg.data.u16[2];
		slip_index = min(slip_index, 5);
800040ca:	f9 19 00 28 	ld.uh	r9,r12[40]
800040ce:	30 5a       	mov	r10,5
800040d0:	f2 0a 0d 4a 	min	r10,r9,r10
		ecu_data->slip_target = slip_target[slip_index-1];
800040d4:	5c 7a       	castu.h	r10
800040d6:	20 1a       	sub	r10,1
800040d8:	4b c9       	lddpc	r9,800041c8 <handle_dash_data+0x174>
800040da:	f2 0a 03 2a 	ld.w	r10,r9[r10<<0x2]
800040de:	f9 4a 00 78 	st.w	r12[120],r10

		if (start == 0) {
800040e2:	58 08       	cp.w	r8,0
800040e4:	c0 51       	brne	800040ee <handle_dash_data+0x9a>
			ecu_data->flag_drive_enable = DRIVE_DISABLE_REQUEST;
800040e6:	30 48       	mov	r8,4
800040e8:	f9 48 00 50 	st.w	r12[80],r8
800040ec:	c0 88       	rjmp	800040fc <handle_dash_data+0xa8>
		} else if (start == 1) {
800040ee:	30 19       	mov	r9,1
			ecu_data->flag_drive_enable = DRIVE_ENABLE_REQUEST;
800040f0:	f2 08 18 00 	cp.b	r8,r9
800040f4:	f9 b8 00 01 	moveq	r8,1
800040f8:	ef f8 0a 14 	st.weq	r7[0x50],r8
		}
		asm("nop");
800040fc:	d7 03       	nop
		break;
800040fe:	e3 cd 80 80 	ldm	sp++,r7,pc
		
		case (CANR_FCN_PRI_ID | CANR_GRP_DASH_ID | CANR_MODULE_ID2_ID):
		//PID gains
		ecu_data->Kp = ecu_data->dash_msg.data.u16[0]/10.0;
80004102:	f9 1c 00 24 	ld.uh	r12,r12[36]
80004106:	f0 1f 00 32 	mcall	800041cc <handle_dash_data+0x178>
8000410a:	30 08       	mov	r8,0
8000410c:	fc 19 40 24 	movh	r9,0x4024
80004110:	f0 1f 00 30 	mcall	800041d0 <handle_dash_data+0x17c>
80004114:	f0 1f 00 30 	mcall	800041d4 <handle_dash_data+0x180>
80004118:	ef 4c 00 6c 	st.w	r7[108],r12
		ecu_data->Ki = ecu_data->dash_msg.data.u16[1]/10.0;
8000411c:	ef 1c 00 26 	ld.uh	r12,r7[38]
80004120:	f0 1f 00 2b 	mcall	800041cc <handle_dash_data+0x178>
80004124:	30 08       	mov	r8,0
80004126:	fc 19 40 24 	movh	r9,0x4024
8000412a:	f0 1f 00 2a 	mcall	800041d0 <handle_dash_data+0x17c>
8000412e:	f0 1f 00 2a 	mcall	800041d4 <handle_dash_data+0x180>
80004132:	ef 4c 00 70 	st.w	r7[112],r12
		ecu_data->Kd = ecu_data->dash_msg.data.u16[2]/10.0;
80004136:	ef 1c 00 28 	ld.uh	r12,r7[40]
8000413a:	f0 1f 00 25 	mcall	800041cc <handle_dash_data+0x178>
8000413e:	30 08       	mov	r8,0
80004140:	fc 19 40 24 	movh	r9,0x4024
80004144:	f0 1f 00 23 	mcall	800041d0 <handle_dash_data+0x17c>
80004148:	f0 1f 00 23 	mcall	800041d4 <handle_dash_data+0x180>
8000414c:	ef 4c 00 74 	st.w	r7[116],r12
		ecu_data->d_filter_gain = (N_filter*Ts/(ecu_data->Kd+N_filter*Ts));
80004150:	fc 18 40 00 	movh	r8,0x4000
80004154:	e5 a0 0b c8 	cop	cp0,cr11,cr12,cr8,0x40
80004158:	10 9c       	mov	r12,r8
8000415a:	f0 1f 00 20 	mcall	800041d8 <handle_dash_data+0x184>
8000415e:	ef 4c 00 7c 	st.w	r7[124],r12
		asm("nop");
80004162:	d7 03       	nop
		break;
80004164:	e3 cd 80 80 	ldm	sp++,r7,pc
		
		case (CANR_FCN_DATA_ID | CANR_GRP_DASH_ID | CANR_MODULE_ID3_ID):
		//Only permit if ECU in error
		if (ecu_data->state == STATE_ERROR) {
80004168:	78 08       	ld.w	r8,r12[0x0]
8000416a:	58 88       	cp.w	r8,8
8000416c:	c0 81       	brne	8000417c <handle_dash_data+0x128>
			if (ecu_data->dash_msg.data.u8[1]==1) {// Message also contains the current driver
8000416e:	f9 39 00 25 	ld.ub	r9,r12[37]
80004172:	30 18       	mov	r8,1
				ecu_data->reboot = 1;
80004174:	f0 09 18 00 	cp.b	r9,r8
80004178:	f9 f8 0e 68 	st.beq	r12[0x68],r8
			}
		}
		asm("nop");
8000417c:	d7 03       	nop
		break;
8000417e:	e3 cd 80 80 	ldm	sp++,r7,pc
		
		case (CANR_FCN_PRI_ID | CANR_GRP_DASH_ID | CANR_MODULE_ID3_ID):
		ecu_data->config_max_trq = ecu_data->dash_msg.data.u8[1];
80004182:	f9 38 00 25 	ld.ub	r8,r12[37]
80004186:	f9 68 00 69 	st.b	r12[105],r8
		break;
8000418a:	e3 cd 80 80 	ldm	sp++,r7,pc
		
		case (CANR_FCN_PRI_ID | CANR_GRP_DASH_ID | CANR_MODULE_ID4_ID):
		ecu_data->lc_trq_init = ecu_data->dash_msg.data.u8[0];
8000418e:	f9 38 00 24 	ld.ub	r8,r12[36]
80004192:	e5 a4 08 08 	cop	cp0,cr8,cr0,cr8,0x48
80004196:	f9 48 00 88 	st.w	r12[136],r8
		lc_filter_time = ecu_data->dash_msg.data.u8[1];
		ecu_data->lc_filter_gain = Ts/(Ts + lc_filter_time);
8000419a:	f9 3b 00 25 	ld.ub	r11,r12[37]
8000419e:	e5 a6 0b 0b 	cop	cp0,cr11,cr0,cr11,0x4c
800041a2:	e0 6c d7 0a 	mov	r12,55050
800041a6:	ea 1c 3c a3 	orh	r12,0x3ca3
800041aa:	e5 a0 0b bc 	cop	cp0,cr11,cr11,cr12,0x40
800041ae:	f0 1f 00 0b 	mcall	800041d8 <handle_dash_data+0x184>
800041b2:	ef 4c 00 84 	st.w	r7[132],r12
		break;
800041b6:	e3 cd 80 80 	ldm	sp++,r7,pc
		
		case (CANR_FCN_PRI_ID | CANR_GRP_DASH_ID | CANR_MODULE_ID5_ID):
		state_of_lc = ecu_data->dash_msg.data.u8[0];
		ecu_data->launch_control_flag = (launch_control_t)state_of_lc;
800041ba:	f9 38 00 24 	ld.ub	r8,r12[36]
800041be:	f9 48 00 64 	st.w	r12[100],r8
800041c2:	e3 cd 80 80 	ldm	sp++,r7,pc
800041c6:	00 00       	add	r0,r0
800041c8:	00 00       	add	r0,r0
800041ca:	01 c4       	ld.ub	r4,r0[0x4]
800041cc:	80 00       	ld.sh	r0,r0[0x0]
800041ce:	72 18       	ld.w	r8,r9[0x4]
800041d0:	80 00       	ld.sh	r0,r0[0x0]
800041d2:	72 f8       	ld.w	r8,r9[0x3c]
800041d4:	80 00       	ld.sh	r0,r0[0x0]
800041d6:	77 d0       	ld.w	r0,r11[0x74]
800041d8:	80 00       	ld.sh	r0,r0[0x0]
800041da:	76 10       	ld.w	r0,r11[0x4]

800041dc <handle_inverter_data>:
		default:
		break;
	}
}

void handle_inverter_data(fsm_ecu_data_t *ecu_data) {
800041dc:	eb cd 40 80 	pushm	r7,lr
800041e0:	18 97       	mov	r7,r12
	 * consist of 4 bytes etc. Refer to manual for the individual
	 * bits in state and error reg.
	 * Temp e.g.: 49d62a00 
	 */
	uint16_t temp;
	switch (ecu_data->inverter_can_msg.data.u8[0]) {
800041e2:	19 c8       	ld.ub	r8,r12[0x4]
800041e4:	34 a9       	mov	r9,74
800041e6:	f2 08 18 00 	cp.b	r8,r9
800041ea:	c1 c0       	breq	80004222 <handle_inverter_data+0x46>
800041ec:	e0 8b 00 0b 	brhi	80004202 <handle_inverter_data+0x26>
800041f0:	33 09       	mov	r9,48
800041f2:	f2 08 18 00 	cp.b	r8,r9
800041f6:	c2 b0       	breq	8000424c <handle_inverter_data+0x70>
800041f8:	34 99       	mov	r9,73
800041fa:	f2 08 18 00 	cp.b	r8,r9
800041fe:	c3 f1       	brne	8000427c <handle_inverter_data+0xa0>
80004200:	c0 a8       	rjmp	80004214 <handle_inverter_data+0x38>
80004202:	38 f9       	mov	r9,-113
80004204:	f2 08 18 00 	cp.b	r8,r9
80004208:	c3 50       	breq	80004272 <handle_inverter_data+0x96>
8000420a:	3e b9       	mov	r9,-21
8000420c:	f2 08 18 00 	cp.b	r8,r9
80004210:	c3 61       	brne	8000427c <handle_inverter_data+0xa0>
80004212:	c0 f8       	rjmp	80004230 <handle_inverter_data+0x54>
		case BTB_REG:
			break;
		case FRG_REG:
			break;
		case MOTOR_TEMP_REG:
			ecu_data->motor_temp = convert_to_big_endian(ecu_data->inverter_can_msg.data.u32[0]);
80004214:	78 1c       	ld.w	r12,r12[0x4]
80004216:	f0 1f 00 1b 	mcall	80004280 <handle_inverter_data+0xa4>
8000421a:	ef 5c 00 42 	st.h	r7[66],r12
			break;
8000421e:	e3 cd 80 80 	ldm	sp++,r7,pc
		case IGBT_TEMP_REG:
			ecu_data->inverter_temp = convert_to_big_endian(ecu_data->inverter_can_msg.data.u32[0]);
80004222:	78 1c       	ld.w	r12,r12[0x4]
80004224:	f0 1f 00 17 	mcall	80004280 <handle_inverter_data+0xa4>
80004228:	ef 5c 00 44 	st.h	r7[68],r12
			break;
8000422c:	e3 cd 80 80 	ldm	sp++,r7,pc
		case CURRENT_REG:
			break;
		case VDC_REG:
			/* 16 bit value */
			temp = convert_num_to_vdc(ecu_data->inverter_can_msg.data.u32[0]);
80004230:	78 1c       	ld.w	r12,r12[0x4]
80004232:	f0 1f 00 15 	mcall	80004284 <handle_inverter_data+0xa8>
			if (temp < 30) {
80004236:	31 d8       	mov	r8,29
				ecu_data->inverter_vdc = 0;	
80004238:	f0 0c 19 00 	cp.h	r12,r8
8000423c:	f9 b8 08 00 	movls	r8,0
80004240:	ef f8 8c 1f 	st.hls	r7[0x3e],r8
			} else {
				ecu_data->inverter_vdc = temp;
80004244:	ef fc bc 1f 	st.hhi	r7[0x3e],r12
80004248:	e3 cd 80 80 	ldm	sp++,r7,pc
			}	 
			break;
		case RPM_REG:
			ecu_data->rpm = (MAX_RPM * convert_to_big_endian(ecu_data->inverter_can_msg.data.u32[0])) / 32767;
8000424c:	78 1c       	ld.w	r12,r12[0x4]
8000424e:	f0 1f 00 0d 	mcall	80004280 <handle_inverter_data+0xa4>
80004252:	5c 7c       	castu.h	r12
80004254:	e0 68 13 88 	mov	r8,5000
80004258:	f8 08 02 48 	mul	r8,r12,r8
8000425c:	30 3b       	mov	r11,3
8000425e:	ea 1b 80 01 	orh	r11,0x8001
80004262:	f0 0b 04 4a 	muls.d	r10,r8,r11
80004266:	16 08       	add	r8,r11
80004268:	af 48       	asr	r8,0xe
8000426a:	ef 58 00 40 	st.h	r7[64],r8
			break;
8000426e:	e3 cd 80 80 	ldm	sp++,r7,pc
		case ERROR_REG:
			ecu_data->inverter_error = (ecu_data->inverter_can_msg.data.u32[0] & 0x00FFFF00) >> 8;
80004272:	78 18       	ld.w	r8,r12[0x4]
80004274:	f1 d8 c1 10 	bfextu	r8,r8,0x8,0x10
80004278:	f9 58 00 58 	st.h	r12[88],r8
8000427c:	e3 cd 80 80 	ldm	sp++,r7,pc
80004280:	80 00       	ld.sh	r0,r0[0x0]
80004282:	3f a6       	mov	r6,-6
80004284:	80 00       	ld.sh	r0,r0[0x0]
80004286:	3f b8       	mov	r8,-5

80004288 <map_pedal>:
		default:
			break;
	}
}

void map_pedal(fsm_ecu_data_t *ecu_data) {
80004288:	eb cd 40 c0 	pushm	r6-r7,lr
8000428c:	18 97       	mov	r7,r12
	// Torque sensors = <0,1000>
	static float pedal_filter = 0.0F;
	float config_max_trq = (float)ecu_data->config_max_trq / 100.0;
8000428e:	f9 3c 00 69 	ld.ub	r12,r12[105]
	
	int16_t trq_sens = (int16_t)min(ecu_data->trq_sens0, ecu_data->trq_sens1);
80004292:	ef 08 00 10 	ld.sh	r8,r7[16]
80004296:	ef 09 00 12 	ld.sh	r9,r7[18]
8000429a:	f0 09 0d 48 	min	r8,r8,r9
8000429e:	5c 88       	casts.h	r8
	if (trq_sens > 150) { 
800042a0:	e0 69 00 96 	mov	r9,150
800042a4:	f2 08 19 00 	cp.h	r8,r9
800042a8:	e0 8a 00 34 	brle	80004310 <map_pedal+0x88>
		// Handle values below 0
		trq_sens = max(0, trq_sens);
800042ac:	30 09       	mov	r9,0
800042ae:	f2 08 0c 48 	max	r8,r9,r8
		// Handle values above 1000
		trq_sens = min(trq_sens, 1000);
800042b2:	5c 88       	casts.h	r8
800042b4:	e0 66 03 e8 	mov	r6,1000
800042b8:	f0 06 0d 48 	min	r8,r8,r6
		
		float pedal = (float)MAX_TORQUE*(float)trq_sens*(float)trq_sens*config_max_trq/1000000.0;
800042bc:	5c 88       	casts.h	r8
800042be:	e5 a6 08 08 	cop	cp0,cr8,cr0,cr8,0x4c
800042c2:	e0 66 f0 00 	mov	r6,61440
800042c6:	ea 16 46 ff 	orh	r6,0x46ff
800042ca:	e5 a2 06 86 	cop	cp0,cr6,cr8,cr6,0x44
800042ce:	e5 a2 06 86 	cop	cp0,cr6,cr8,cr6,0x44
800042d2:	fc 1b 42 c8 	movh	r11,0x42c8
800042d6:	e5 a4 0c 0c 	cop	cp0,cr12,cr0,cr12,0x48
800042da:	f0 1f 00 10 	mcall	80004318 <map_pedal+0x90>
800042de:	e0 6b 24 00 	mov	r11,9216
800042e2:	ea 1b 49 74 	orh	r11,0x4974
800042e6:	e5 a2 0c 6c 	cop	cp0,cr12,cr6,cr12,0x44
800042ea:	f0 1f 00 0c 	mcall	80004318 <map_pedal+0x90>
		//float pedal = (float)MAX_TORQUE*(float)trq_sens*config_max_trq/1000.0; //Linear curve
		pedal_filter = (1-PEDAL_FILTER_GAIN)*pedal_filter + PEDAL_FILTER_GAIN*pedal;
800042ee:	48 c9       	lddpc	r9,8000431c <map_pedal+0x94>
800042f0:	72 0a       	ld.w	r10,r9[0x0]
800042f2:	30 08       	mov	r8,0
800042f4:	e1 ac 08 a8 	cop	cp0,cr8,cr10,cr8,0x18
800042f8:	93 08       	st.w	r9[0x0],r8
		
		ecu_data->trq_pedal = min(pedal_filter, pedal); //Selects filter when input increases, pedal when decreases
800042fa:	e5 ab 08 08 	cop	cp0,cr8,cr0,cr8,0x56
800042fe:	e5 ab 0c 0c 	cop	cp0,cr12,cr0,cr12,0x56
80004302:	f0 0c 0d 48 	min	r8,r8,r12
80004306:	e5 a6 08 08 	cop	cp0,cr8,cr0,cr8,0x4c
8000430a:	8f 88       	st.w	r7[0x20],r8
8000430c:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
	} else {
		ecu_data->trq_pedal = 0;
80004310:	30 08       	mov	r8,0
80004312:	8f 88       	st.w	r7[0x20],r8
80004314:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80004318:	80 00       	ld.sh	r0,r0[0x0]
8000431a:	76 10       	ld.w	r0,r11[0x4]
8000431c:	00 00       	add	r0,r0
8000431e:	cc 18       	rjmp	800044a0 <get_trq_sens+0xc0>

80004320 <get_new_data>:
	gpio_set_pin_high(INVERTER_DIN1);
	delay_us(200);
	gpio_set_pin_low(INVERTER_DIN1);
}

void get_new_data(fsm_ecu_data_t *ecu_data) {
80004320:	eb cd 40 fe 	pushm	r1-r7,lr
80004324:	18 96       	mov	r6,r12
	uint8_t i;
	for (i=0; i<QUEUE_INVERTER_RX_LEN; i++) {
		if (xQueueReceive( queue_from_inverter, &ecu_data->inverter_can_msg, 0 ) == pdTRUE) {
80004326:	f8 c3 ff fc 	sub	r3,r12,-4
8000432a:	30 07       	mov	r7,0
8000432c:	4a 62       	lddpc	r2,800043c4 <get_new_data+0xa4>
8000432e:	0e 91       	mov	r1,r7
			handle_inverter_data(ecu_data);
			ecu_data->inverter_timeout = 0;
80004330:	30 05       	mov	r5,0
	gpio_set_pin_low(INVERTER_DIN1);
}

void get_new_data(fsm_ecu_data_t *ecu_data) {
	uint8_t i;
	for (i=0; i<QUEUE_INVERTER_RX_LEN; i++) {
80004332:	30 54       	mov	r4,5
		if (xQueueReceive( queue_from_inverter, &ecu_data->inverter_can_msg, 0 ) == pdTRUE) {
80004334:	02 99       	mov	r9,r1
80004336:	02 9a       	mov	r10,r1
80004338:	06 9b       	mov	r11,r3
8000433a:	64 0c       	ld.w	r12,r2[0x0]
8000433c:	f0 1f 00 23 	mcall	800043c8 <get_new_data+0xa8>
80004340:	58 1c       	cp.w	r12,1
80004342:	c0 c1       	brne	8000435a <get_new_data+0x3a>
			handle_inverter_data(ecu_data);
80004344:	0c 9c       	mov	r12,r6
80004346:	f0 1f 00 22 	mcall	800043cc <get_new_data+0xac>
			ecu_data->inverter_timeout = 0;
8000434a:	ed 65 00 80 	st.b	r6[128],r5
	gpio_set_pin_low(INVERTER_DIN1);
}

void get_new_data(fsm_ecu_data_t *ecu_data) {
	uint8_t i;
	for (i=0; i<QUEUE_INVERTER_RX_LEN; i++) {
8000434e:	2f f7       	sub	r7,-1
80004350:	5c 57       	castu.b	r7
80004352:	e8 07 18 00 	cp.b	r7,r4
80004356:	ce f1       	brne	80004334 <get_new_data+0x14>
80004358:	c0 68       	rjmp	80004364 <get_new_data+0x44>
		if (xQueueReceive( queue_from_inverter, &ecu_data->inverter_can_msg, 0 ) == pdTRUE) {
			handle_inverter_data(ecu_data);
			ecu_data->inverter_timeout = 0;
		} else {
			ecu_data->inverter_timeout++;
8000435a:	ed 38 00 80 	ld.ub	r8,r6[128]
8000435e:	2f f8       	sub	r8,-1
80004360:	ed 68 00 80 	st.b	r6[128],r8
			break;
		}
	}
	
	for (i=0; i<QUEUE_DASH_MSG_LEN; i++) {
		if (xQueueReceive( queue_dash_msg, &ecu_data->dash_msg, 0 ) == pdTRUE) {
80004364:	ec c4 ff dc 	sub	r4,r6,-36
80004368:	30 07       	mov	r7,0
8000436a:	49 a3       	lddpc	r3,800043d0 <get_new_data+0xb0>
8000436c:	0e 92       	mov	r2,r7
			ecu_data->inverter_timeout++;
			break;
		}
	}
	
	for (i=0; i<QUEUE_DASH_MSG_LEN; i++) {
8000436e:	30 55       	mov	r5,5
		if (xQueueReceive( queue_dash_msg, &ecu_data->dash_msg, 0 ) == pdTRUE) {
80004370:	04 99       	mov	r9,r2
80004372:	04 9a       	mov	r10,r2
80004374:	08 9b       	mov	r11,r4
80004376:	66 0c       	ld.w	r12,r3[0x0]
80004378:	f0 1f 00 14 	mcall	800043c8 <get_new_data+0xa8>
8000437c:	58 1c       	cp.w	r12,1
8000437e:	c0 80       	breq	8000438e <get_new_data+0x6e>
			break;
		}
	}
	
	for (i=0; i<QUEUE_BMS_RX_LEN; i++) {
		if (xQueueReceive( queue_bms_rx, &ecu_data->bms_msg, 0 ) == pdTRUE) {
80004380:	ec c4 ff d0 	sub	r4,r6,-48
80004384:	30 07       	mov	r7,0
80004386:	49 43       	lddpc	r3,800043d4 <get_new_data+0xb4>
80004388:	0e 92       	mov	r2,r7
		} else {
			break;
		}
	}
	
	for (i=0; i<QUEUE_BMS_RX_LEN; i++) {
8000438a:	30 55       	mov	r5,5
8000438c:	c0 a8       	rjmp	800043a0 <get_new_data+0x80>
		}
	}
	
	for (i=0; i<QUEUE_DASH_MSG_LEN; i++) {
		if (xQueueReceive( queue_dash_msg, &ecu_data->dash_msg, 0 ) == pdTRUE) {
			handle_dash_data(ecu_data);
8000438e:	0c 9c       	mov	r12,r6
80004390:	f0 1f 00 12 	mcall	800043d8 <get_new_data+0xb8>
			ecu_data->inverter_timeout++;
			break;
		}
	}
	
	for (i=0; i<QUEUE_DASH_MSG_LEN; i++) {
80004394:	2f f7       	sub	r7,-1
80004396:	5c 57       	castu.b	r7
80004398:	ea 07 18 00 	cp.b	r7,r5
8000439c:	ce a1       	brne	80004370 <get_new_data+0x50>
8000439e:	cf 1b       	rjmp	80004380 <get_new_data+0x60>
			break;
		}
	}
	
	for (i=0; i<QUEUE_BMS_RX_LEN; i++) {
		if (xQueueReceive( queue_bms_rx, &ecu_data->bms_msg, 0 ) == pdTRUE) {
800043a0:	04 99       	mov	r9,r2
800043a2:	04 9a       	mov	r10,r2
800043a4:	08 9b       	mov	r11,r4
800043a6:	66 0c       	ld.w	r12,r3[0x0]
800043a8:	f0 1f 00 08 	mcall	800043c8 <get_new_data+0xa8>
800043ac:	58 1c       	cp.w	r12,1
800043ae:	c0 91       	brne	800043c0 <get_new_data+0xa0>
			handle_bms_data(ecu_data);
800043b0:	0c 9c       	mov	r12,r6
800043b2:	f0 1f 00 0b 	mcall	800043dc <get_new_data+0xbc>
		} else {
			break;
		}
	}
	
	for (i=0; i<QUEUE_BMS_RX_LEN; i++) {
800043b6:	2f f7       	sub	r7,-1
800043b8:	5c 57       	castu.b	r7
800043ba:	ea 07 18 00 	cp.b	r7,r5
800043be:	cf 11       	brne	800043a0 <get_new_data+0x80>
800043c0:	e3 cd 80 fe 	ldm	sp++,r1-r7,pc
800043c4:	00 00       	add	r0,r0
800043c6:	cf 50       	breq	800043b0 <get_new_data+0x90>
800043c8:	80 00       	ld.sh	r0,r0[0x0]
800043ca:	2d 6c       	sub	r12,-42
800043cc:	80 00       	ld.sh	r0,r0[0x0]
800043ce:	41 dc       	lddsp	r12,sp[0x74]
800043d0:	00 00       	add	r0,r0
800043d2:	cf 74       	brge	800043c0 <get_new_data+0xa0>
800043d4:	00 00       	add	r0,r0
800043d6:	cf 4c       	rcall	800045be <ecu_dio_inverter_clear_error+0x2a>
800043d8:	80 00       	ld.sh	r0,r0[0x0]
800043da:	40 54       	lddsp	r4,sp[0x14]
800043dc:	80 00       	ld.sh	r0,r0[0x0]
800043de:	3f f8       	mov	r8,-1

800043e0 <get_trq_sens>:
	}
	asm("nop");
	return status;
}

uint8_t get_trq_sens(fsm_ecu_data_t *ecu_data) {
800043e0:	eb cd 40 c0 	pushm	r6-r7,lr
800043e4:	18 97       	mov	r7,r12
	uint8_t status = 0;
	static uint8_t trq_sens0_missed = 0;
	static uint8_t trq_sens1_missed = 0;
	if (xQueueReceive( queue_trq_sens0, &ecu_data->trq_sens0, 0 ) == pdFALSE ) {
800043e6:	30 09       	mov	r9,0
800043e8:	12 9a       	mov	r10,r9
800043ea:	f8 cb ff f0 	sub	r11,r12,-16
800043ee:	4a b8       	lddpc	r8,80004498 <get_trq_sens+0xb8>
800043f0:	70 0c       	ld.w	r12,r8[0x0]
800043f2:	f0 1f 00 2b 	mcall	8000449c <get_trq_sens+0xbc>
800043f6:	c1 51       	brne	80004420 <get_trq_sens+0x40>
		status++;
		trq_sens0_missed++;
800043f8:	4a a9       	lddpc	r9,800044a0 <get_trq_sens+0xc0>
800043fa:	13 88       	ld.ub	r8,r9[0x0]
800043fc:	2f f8       	sub	r8,-1
800043fe:	b2 88       	st.b	r9[0x0],r8
		if (trq_sens0_missed == 10) {
80004400:	30 a9       	mov	r9,10
80004402:	f2 08 18 00 	cp.b	r8,r9
80004406:	c0 30       	breq	8000440c <get_trq_sens+0x2c>
80004408:	30 16       	mov	r6,1
8000440a:	c0 f8       	rjmp	80004428 <get_trq_sens+0x48>
			ecu_data->trq_sens0 = 0;
8000440c:	30 08       	mov	r8,0
8000440e:	ef 58 00 10 	st.h	r7[16],r8
			ecu_data->trq_sens0_err = 0xFF;
80004412:	3f f9       	mov	r9,-1
80004414:	ef 69 00 14 	st.b	r7[20],r9
			trq_sens0_missed = 0;	
80004418:	4a 29       	lddpc	r9,800044a0 <get_trq_sens+0xc0>
8000441a:	b2 88       	st.b	r9[0x0],r8
8000441c:	30 16       	mov	r6,1
8000441e:	c0 58       	rjmp	80004428 <get_trq_sens+0x48>
		}
	} else {
		trq_sens0_missed = 0;
80004420:	30 09       	mov	r9,0
80004422:	4a 08       	lddpc	r8,800044a0 <get_trq_sens+0xc0>
80004424:	b0 89       	st.b	r8[0x0],r9
80004426:	30 06       	mov	r6,0
	}
	if (xQueueReceive( queue_trq_sens1, &ecu_data->trq_sens1, 0 ) == pdFALSE ) {
80004428:	30 09       	mov	r9,0
8000442a:	12 9a       	mov	r10,r9
8000442c:	ee cb ff ee 	sub	r11,r7,-18
80004430:	49 d8       	lddpc	r8,800044a4 <get_trq_sens+0xc4>
80004432:	70 0c       	ld.w	r12,r8[0x0]
80004434:	f0 1f 00 1a 	mcall	8000449c <get_trq_sens+0xbc>
80004438:	c1 41       	brne	80004460 <get_trq_sens+0x80>
		status++;
8000443a:	2f f6       	sub	r6,-1
8000443c:	5c 56       	castu.b	r6
		trq_sens1_missed++;
8000443e:	49 b9       	lddpc	r9,800044a8 <get_trq_sens+0xc8>
80004440:	13 88       	ld.ub	r8,r9[0x0]
80004442:	2f f8       	sub	r8,-1
80004444:	b2 88       	st.b	r9[0x0],r8
		if (trq_sens1_missed == 10) {
80004446:	30 a9       	mov	r9,10
80004448:	f2 08 18 00 	cp.b	r8,r9
8000444c:	c0 d1       	brne	80004466 <get_trq_sens+0x86>
			ecu_data->trq_sens1 = 0;
8000444e:	30 08       	mov	r8,0
80004450:	ef 58 00 12 	st.h	r7[18],r8
			ecu_data->trq_sens1_err = 0xFF;
80004454:	3f f9       	mov	r9,-1
80004456:	ef 69 00 15 	st.b	r7[21],r9
			trq_sens1_missed = 0;
8000445a:	49 49       	lddpc	r9,800044a8 <get_trq_sens+0xc8>
8000445c:	b2 88       	st.b	r9[0x0],r8
8000445e:	c0 48       	rjmp	80004466 <get_trq_sens+0x86>
		}
	} else {
		trq_sens1_missed = 0;
80004460:	30 09       	mov	r9,0
80004462:	49 28       	lddpc	r8,800044a8 <get_trq_sens+0xc8>
80004464:	b0 89       	st.b	r8[0x0],r9
	}
	if (xQueueReceive( queue_trq_sens0_err, &ecu_data->trq_sens0_err, 0 ) == pdFALSE ) {
80004466:	30 09       	mov	r9,0
80004468:	12 9a       	mov	r10,r9
8000446a:	ee cb ff ec 	sub	r11,r7,-20
8000446e:	49 08       	lddpc	r8,800044ac <get_trq_sens+0xcc>
80004470:	70 0c       	ld.w	r12,r8[0x0]
80004472:	f0 1f 00 0b 	mcall	8000449c <get_trq_sens+0xbc>
80004476:	c0 31       	brne	8000447c <get_trq_sens+0x9c>
		status++;
80004478:	2f f6       	sub	r6,-1
8000447a:	5c 56       	castu.b	r6
	}
	if (xQueueReceive( queue_trq_sens1_err, &ecu_data->trq_sens1_err, 0 ) == pdFALSE ) {
8000447c:	30 09       	mov	r9,0
8000447e:	12 9a       	mov	r10,r9
80004480:	ee cb ff eb 	sub	r11,r7,-21
80004484:	48 b8       	lddpc	r8,800044b0 <get_trq_sens+0xd0>
80004486:	70 0c       	ld.w	r12,r8[0x0]
80004488:	f0 1f 00 05 	mcall	8000449c <get_trq_sens+0xbc>
8000448c:	c0 31       	brne	80004492 <get_trq_sens+0xb2>
		status++;
8000448e:	2f f6       	sub	r6,-1
80004490:	5c 56       	castu.b	r6
	}
	return status;
}
80004492:	0c 9c       	mov	r12,r6
80004494:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80004498:	00 00       	add	r0,r0
8000449a:	cf 58       	rjmp	80004684 <launch_control+0x94>
8000449c:	80 00       	ld.sh	r0,r0[0x0]
8000449e:	2d 6c       	sub	r12,-42
800044a0:	00 00       	add	r0,r0
800044a2:	cc 1e       	rcall	80004224 <handle_inverter_data+0x48>
800044a4:	00 00       	add	r0,r0
800044a6:	cf 80       	breq	80004496 <get_trq_sens+0xb6>
800044a8:	00 00       	add	r0,r0
800044aa:	cc 14       	brge	8000442c <get_trq_sens+0x4c>
800044ac:	00 00       	add	r0,r0
800044ae:	cf 84       	brge	8000449e <get_trq_sens+0xbe>
800044b0:	00 00       	add	r0,r0
800044b2:	cf 6c       	rcall	8000469e <launch_control+0xae>

800044b4 <get_speed_sens>:
		status |= 1 << 1;
	}
	return status;
}

uint8_t get_speed_sens(fsm_ecu_data_t *ecu_data) {
800044b4:	eb cd 40 c0 	pushm	r6-r7,lr
800044b8:	18 96       	mov	r6,r12
	uint8_t status=0;
	if (xQueueReceive( queue_wheel_fl, &ecu_data->WFL_sens, 0 ) == pdFALSE) {
800044ba:	30 09       	mov	r9,0
800044bc:	12 9a       	mov	r10,r9
800044be:	f8 cb ff a4 	sub	r11,r12,-92
800044c2:	49 68       	lddpc	r8,80004518 <get_speed_sens+0x64>
800044c4:	70 0c       	ld.w	r12,r8[0x0]
800044c6:	f0 1f 00 16 	mcall	8000451c <get_speed_sens+0x68>
800044ca:	5f 07       	sreq	r7
		status++;
	}
	if (xQueueReceive( queue_wheel_fr, &ecu_data->WFR_sens, 0 ) == pdFALSE) {
800044cc:	30 09       	mov	r9,0
800044ce:	12 9a       	mov	r10,r9
800044d0:	ec cb ff a2 	sub	r11,r6,-94
800044d4:	49 38       	lddpc	r8,80004520 <get_speed_sens+0x6c>
800044d6:	70 0c       	ld.w	r12,r8[0x0]
800044d8:	f0 1f 00 11 	mcall	8000451c <get_speed_sens+0x68>
800044dc:	c0 31       	brne	800044e2 <get_speed_sens+0x2e>
		status++;
800044de:	2f f7       	sub	r7,-1
800044e0:	5c 57       	castu.b	r7
	}
	if (xQueueReceive( queue_wheel_rl, &ecu_data->WRL_sens, 0 ) == pdFALSE) {
800044e2:	30 09       	mov	r9,0
800044e4:	12 9a       	mov	r10,r9
800044e6:	ec cb ff a0 	sub	r11,r6,-96
800044ea:	48 f8       	lddpc	r8,80004524 <get_speed_sens+0x70>
800044ec:	70 0c       	ld.w	r12,r8[0x0]
800044ee:	f0 1f 00 0c 	mcall	8000451c <get_speed_sens+0x68>
800044f2:	c0 31       	brne	800044f8 <get_speed_sens+0x44>
		status++;
800044f4:	2f f7       	sub	r7,-1
800044f6:	5c 57       	castu.b	r7
	}
	if (xQueueReceive( queue_wheel_rr, &ecu_data->WRR_sens, 0 ) == pdFALSE) {
800044f8:	30 09       	mov	r9,0
800044fa:	12 9a       	mov	r10,r9
800044fc:	ec cb ff 9e 	sub	r11,r6,-98
80004500:	48 a8       	lddpc	r8,80004528 <get_speed_sens+0x74>
80004502:	70 0c       	ld.w	r12,r8[0x0]
80004504:	f0 1f 00 06 	mcall	8000451c <get_speed_sens+0x68>
80004508:	c0 31       	brne	8000450e <get_speed_sens+0x5a>
		status++;
8000450a:	2f f7       	sub	r7,-1
8000450c:	5c 57       	castu.b	r7
	}
	asm("nop");
8000450e:	d7 03       	nop
	return status;
}
80004510:	0e 9c       	mov	r12,r7
80004512:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80004516:	00 00       	add	r0,r0
80004518:	00 00       	add	r0,r0
8000451a:	cf 70       	breq	80004508 <get_speed_sens+0x54>
8000451c:	80 00       	ld.sh	r0,r0[0x0]
8000451e:	2d 6c       	sub	r12,-42
80004520:	00 00       	add	r0,r0
80004522:	cf 68       	rjmp	8000470e <canif_clear_all_mob+0x26>
80004524:	00 00       	add	r0,r0
80004526:	cf 7c       	rcall	80004714 <canif_clear_all_mob+0x2c>
80004528:	00 00       	add	r0,r0
8000452a:	cf 64       	brge	80004516 <get_speed_sens+0x62>

8000452c <get_brake_sens>:
		return 1;
	}
	return 0;
}

uint8_t get_brake_sens(fsm_ecu_data_t *ecu_data) {
8000452c:	eb cd 40 c0 	pushm	r6-r7,lr
80004530:	18 96       	mov	r6,r12
	uint8_t status = 0;
	if (xQueueReceive( queue_brake_front, &ecu_data->brake_front, 0 ) == pdFALSE) {
80004532:	30 09       	mov	r9,0
80004534:	12 9a       	mov	r10,r9
80004536:	f8 cb ff ba 	sub	r11,r12,-70
8000453a:	48 a8       	lddpc	r8,80004560 <get_brake_sens+0x34>
8000453c:	70 0c       	ld.w	r12,r8[0x0]
8000453e:	f0 1f 00 0a 	mcall	80004564 <get_brake_sens+0x38>
80004542:	5f 07       	sreq	r7
		status |= 1 << 0;
	}
	if (xQueueReceive( queue_brake_rear, &ecu_data->brake_rear, 0 ) == pdFALSE) {
80004544:	30 09       	mov	r9,0
80004546:	12 9a       	mov	r10,r9
80004548:	ec cb ff b8 	sub	r11,r6,-72
8000454c:	48 78       	lddpc	r8,80004568 <get_brake_sens+0x3c>
8000454e:	70 0c       	ld.w	r12,r8[0x0]
80004550:	f0 1f 00 05 	mcall	80004564 <get_brake_sens+0x38>
80004554:	c0 31       	brne	8000455a <get_brake_sens+0x2e>
		status |= 1 << 1;
80004556:	a1 b7       	sbr	r7,0x1
80004558:	5c 57       	castu.b	r7
	}
	return status;
}
8000455a:	0e 9c       	mov	r12,r7
8000455c:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80004560:	00 00       	add	r0,r0
80004562:	cf 88       	rjmp	80004752 <canif_fixed_baudrate+0x22>
80004564:	80 00       	ld.sh	r0,r0[0x0]
80004566:	2d 6c       	sub	r12,-42
80004568:	00 00       	add	r0,r0
8000456a:	cf 60       	breq	80004556 <get_brake_sens+0x2a>

8000456c <check_bspd>:
		return (82500 / ecu_data->vdc_battery);	
	}
	return 0;
}

uint8_t check_bspd(void) {
8000456c:	d4 01       	pushm	lr
8000456e:	20 1d       	sub	sp,4
	uint8_t temp=0;
80004570:	fa cb ff fc 	sub	r11,sp,-4
80004574:	30 08       	mov	r8,0
80004576:	16 f8       	st.b	--r11,r8
	xQueueReceive(queue_bspd, &temp, 0);
80004578:	30 09       	mov	r9,0
8000457a:	12 9a       	mov	r10,r9
8000457c:	48 48       	lddpc	r8,8000458c <check_bspd+0x20>
8000457e:	70 0c       	ld.w	r12,r8[0x0]
80004580:	f0 1f 00 04 	mcall	80004590 <check_bspd+0x24>
	return temp;
}
80004584:	1b bc       	ld.ub	r12,sp[0x3]
80004586:	2f fd       	sub	sp,-4
80004588:	d8 02       	popm	pc
8000458a:	00 00       	add	r0,r0
8000458c:	00 00       	add	r0,r0
8000458e:	cf 78       	rjmp	8000477c <canif_fixed_baudrate+0x4c>
80004590:	80 00       	ld.sh	r0,r0[0x0]
80004592:	2d 6c       	sub	r12,-42

80004594 <ecu_dio_inverter_clear_error>:
	/* Input: 0x49 D2 2A 00 Output:0x2A D2 */
	uint16_t relevant_data = (data & 0xFFFF00) >> 8;
	return ((relevant_data & 0xFF) << 8 | (relevant_data & 0xFF00) >> 8);
}

void ecu_dio_inverter_clear_error() {
80004594:	eb cd 40 80 	pushm	r7,lr
	gpio_set_pin_high(INVERTER_DIN1);
80004598:	30 5c       	mov	r12,5
8000459a:	f0 1f 00 13 	mcall	800045e4 <ecu_dio_inverter_clear_error+0x50>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
8000459e:	e1 b7 00 42 	mfsr	r7,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
800045a2:	ee 78 42 40 	mov	r8,1000000
800045a6:	30 09       	mov	r9,0
800045a8:	e0 6a a2 3f 	mov	r10,41535
800045ac:	ea 1a 3c 43 	orh	r10,0x3c43
800045b0:	30 2b       	mov	r11,2
800045b2:	f0 1f 00 0e 	mcall	800045e8 <ecu_dio_inverter_clear_error+0x54>
800045b6:	ee 0a 00 0a 	add	r10,r7,r10
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
800045ba:	e1 b8 00 42 	mfsr	r8,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
800045be:	14 37       	cp.w	r7,r10
800045c0:	e0 88 00 08 	brls	800045d0 <ecu_dio_inverter_clear_error+0x3c>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
800045c4:	10 37       	cp.w	r7,r8
800045c6:	fe 98 ff fa 	brls	800045ba <ecu_dio_inverter_clear_error+0x26>
800045ca:	10 3a       	cp.w	r10,r8
800045cc:	c0 73       	brcs	800045da <ecu_dio_inverter_clear_error+0x46>
800045ce:	cf 6b       	rjmp	800045ba <ecu_dio_inverter_clear_error+0x26>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
800045d0:	10 37       	cp.w	r7,r8
800045d2:	e0 8b 00 04 	brhi	800045da <ecu_dio_inverter_clear_error+0x46>
800045d6:	10 3a       	cp.w	r10,r8
800045d8:	cf 12       	brcc	800045ba <ecu_dio_inverter_clear_error+0x26>
	delay_us(200);
	gpio_set_pin_low(INVERTER_DIN1);
800045da:	30 5c       	mov	r12,5
800045dc:	f0 1f 00 04 	mcall	800045ec <ecu_dio_inverter_clear_error+0x58>
}
800045e0:	e3 cd 80 80 	ldm	sp++,r7,pc
800045e4:	80 00       	ld.sh	r0,r0[0x0]
800045e6:	68 ce       	ld.w	lr,r4[0x30]
800045e8:	80 00       	ld.sh	r0,r0[0x0]
800045ea:	78 5a       	ld.w	r10,r12[0x14]
800045ec:	80 00       	ld.sh	r0,r0[0x0]
800045ee:	68 e4       	ld.w	r4,r4[0x38]

800045f0 <launch_control>:
		}
	}
	ecu_data->control_u = Kp*e;
}

void launch_control(fsm_ecu_data_t *ecu_data) {
800045f0:	eb cd 40 fc 	pushm	r2-r7,lr
800045f4:	18 97       	mov	r7,r12
	static float filter_output = 0.0F;
	static uint8_t first_run = 1;
	float filter_gain = ecu_data->lc_filter_gain;
800045f6:	f8 f6 00 84 	ld.w	r6,r12[132]
	int16_t trq_min = min(ecu_data->trq_sens0, ecu_data->trq_sens1);
800045fa:	f9 08 00 10 	ld.sh	r8,r12[16]
800045fe:	f9 04 00 12 	ld.sh	r4,r12[18]
80004602:	f0 04 0d 44 	min	r4,r8,r4
80004606:	5c 84       	casts.h	r4
	
	//Because statics cannot be initialized with variables...
	if (first_run) {
80004608:	4b 28       	lddpc	r8,800046d0 <launch_control+0xe0>
8000460a:	11 89       	ld.ub	r9,r8[0x0]
8000460c:	30 08       	mov	r8,0
8000460e:	f0 09 18 00 	cp.b	r9,r8
80004612:	c2 e0       	breq	8000466e <launch_control+0x7e>
		first_run = 0;
80004614:	10 99       	mov	r9,r8
80004616:	4a f8       	lddpc	r8,800046d0 <launch_control+0xe0>
80004618:	b0 89       	st.b	r8[0x0],r9
		filter_output = (1-filter_gain)*ecu_data->lc_trq_init + filter_gain*trq_min*(float)MAX_TORQUE/1000.0; 
8000461a:	fc 1c 3f 80 	movh	r12,0x3f80
8000461e:	e5 a1 0c c6 	cop	cp0,cr12,cr12,cr6,0x42
80004622:	ee f8 00 88 	ld.w	r8,r7[136]
80004626:	e5 a2 0c c8 	cop	cp0,cr12,cr12,cr8,0x44
8000462a:	f0 1f 00 2b 	mcall	800046d4 <launch_control+0xe4>
8000462e:	14 92       	mov	r2,r10
80004630:	16 93       	mov	r3,r11
80004632:	e5 a6 04 04 	cop	cp0,cr4,cr0,cr4,0x4c
80004636:	e5 a2 06 46 	cop	cp0,cr6,cr4,cr6,0x44
8000463a:	e0 68 f0 00 	mov	r8,61440
8000463e:	ea 18 46 ff 	orh	r8,0x46ff
80004642:	e5 a2 0c 68 	cop	cp0,cr12,cr6,cr8,0x44
80004646:	f0 1f 00 24 	mcall	800046d4 <launch_control+0xe4>
8000464a:	30 08       	mov	r8,0
8000464c:	e0 69 40 00 	mov	r9,16384
80004650:	ea 19 40 8f 	orh	r9,0x408f
80004654:	f0 1f 00 21 	mcall	800046d8 <launch_control+0xe8>
80004658:	14 98       	mov	r8,r10
8000465a:	16 99       	mov	r9,r11
8000465c:	04 9a       	mov	r10,r2
8000465e:	06 9b       	mov	r11,r3
80004660:	f0 1f 00 1f 	mcall	800046dc <launch_control+0xec>
80004664:	f0 1f 00 1f 	mcall	800046e0 <launch_control+0xf0>
80004668:	49 f8       	lddpc	r8,800046e4 <launch_control+0xf4>
8000466a:	91 0c       	st.w	r8[0x0],r12
8000466c:	c2 98       	rjmp	800046be <launch_control+0xce>
	} else {
		filter_output = (1-filter_gain)*filter_output + filter_gain*trq_min*(float)MAX_TORQUE/1000.0;	
8000466e:	49 e5       	lddpc	r5,800046e4 <launch_control+0xf4>
80004670:	fc 1c 3f 80 	movh	r12,0x3f80
80004674:	e5 a1 0c c6 	cop	cp0,cr12,cr12,cr6,0x42
80004678:	6a 08       	ld.w	r8,r5[0x0]
8000467a:	e5 a2 0c c8 	cop	cp0,cr12,cr12,cr8,0x44
8000467e:	f0 1f 00 16 	mcall	800046d4 <launch_control+0xe4>
80004682:	14 92       	mov	r2,r10
80004684:	16 93       	mov	r3,r11
80004686:	e5 a6 04 04 	cop	cp0,cr4,cr0,cr4,0x4c
8000468a:	e5 a2 06 46 	cop	cp0,cr6,cr4,cr6,0x44
8000468e:	e0 68 f0 00 	mov	r8,61440
80004692:	ea 18 46 ff 	orh	r8,0x46ff
80004696:	e5 a2 0c 68 	cop	cp0,cr12,cr6,cr8,0x44
8000469a:	f0 1f 00 0f 	mcall	800046d4 <launch_control+0xe4>
8000469e:	30 08       	mov	r8,0
800046a0:	e0 69 40 00 	mov	r9,16384
800046a4:	ea 19 40 8f 	orh	r9,0x408f
800046a8:	f0 1f 00 0c 	mcall	800046d8 <launch_control+0xe8>
800046ac:	14 98       	mov	r8,r10
800046ae:	16 99       	mov	r9,r11
800046b0:	04 9a       	mov	r10,r2
800046b2:	06 9b       	mov	r11,r3
800046b4:	f0 1f 00 0a 	mcall	800046dc <launch_control+0xec>
800046b8:	f0 1f 00 0a 	mcall	800046e0 <launch_control+0xf0>
800046bc:	8b 0c       	st.w	r5[0x0],r12
	}
	
	//Add feedback from speed sensors to do slip control here (if needed)
	
	ecu_data->trq_cmd = filter_output;
800046be:	48 a8       	lddpc	r8,800046e4 <launch_control+0xf4>
800046c0:	70 08       	ld.w	r8,r8[0x0]
800046c2:	e5 ab 08 08 	cop	cp0,cr8,cr0,cr8,0x56
800046c6:	ef 58 00 16 	st.h	r7[22],r8
	asm("nop");
800046ca:	d7 03       	nop
}
800046cc:	e3 cd 80 fc 	ldm	sp++,r2-r7,pc
800046d0:	00 00       	add	r0,r0
800046d2:	01 d8       	ld.ub	r8,r0[0x5]
800046d4:	80 00       	ld.sh	r0,r0[0x0]
800046d6:	77 70       	ld.w	r0,r11[0x5c]
800046d8:	80 00       	ld.sh	r0,r0[0x0]
800046da:	72 f8       	ld.w	r8,r9[0x3c]
800046dc:	80 00       	ld.sh	r0,r0[0x0]
800046de:	71 00       	ld.w	r0,r8[0x40]
800046e0:	80 00       	ld.sh	r0,r0[0x0]
800046e2:	77 d0       	ld.w	r0,r11[0x74]
800046e4:	00 00       	add	r0,r0
800046e6:	cc 20       	breq	8000466a <launch_control+0x7a>

800046e8 <canif_clear_all_mob>:
#include "preprocessor.h"
#include "canif.h"

void canif_clear_all_mob(uint8_t ch,
		uint8_t nb_mob)
{
800046e8:	eb cd 40 fc 	pushm	r2-r7,lr
	uint8_t mob_number;

	for (mob_number = 0; mob_number < nb_mob; mob_number++) {
800046ec:	58 0b       	cp.w	r11,0
800046ee:	c1 f0       	breq	8000472c <canif_clear_all_mob+0x44>

#include "compiler.h"
#include "preprocessor.h"
#include "canif.h"

void canif_clear_all_mob(uint8_t ch,
800046f0:	f6 c3 00 01 	sub	r3,r11,1
800046f4:	5c 53       	castu.b	r3
800046f6:	2f f3       	sub	r3,-1
800046f8:	a5 63       	lsl	r3,0x4
800046fa:	30 08       	mov	r8,0
		uint8_t nb_mob)
{
	uint8_t mob_number;

	for (mob_number = 0; mob_number < nb_mob; mob_number++) {
		CANIF_clr_mob(ch,mob_number)
800046fc:	fc 7a 1c 00 	mov	r10,-189440
80004700:	a7 6c       	lsl	r12,0x6
80004702:	f8 c9 ff ff 	sub	r9,r12,-1
80004706:	10 9b       	mov	r11,r8
80004708:	30 04       	mov	r4,0
8000470a:	30 05       	mov	r5,0
8000470c:	f4 09 03 3e 	ld.w	lr,r10[r9<<0x3]
80004710:	fc 08 09 0b 	st.w	lr[r8],r11
80004714:	f4 09 03 3e 	ld.w	lr,r10[r9<<0x3]
80004718:	10 0e       	add	lr,r8
8000471a:	9d 1b       	st.w	lr[0x4],r11
8000471c:	f4 09 03 3e 	ld.w	lr,r10[r9<<0x3]
80004720:	10 0e       	add	lr,r8
80004722:	fc e5 00 08 	st.d	lr[8],r4
80004726:	2f 08       	sub	r8,-16
void canif_clear_all_mob(uint8_t ch,
		uint8_t nb_mob)
{
	uint8_t mob_number;

	for (mob_number = 0; mob_number < nb_mob; mob_number++) {
80004728:	06 38       	cp.w	r8,r3
8000472a:	cf 11       	brne	8000470c <canif_clear_all_mob+0x24>
8000472c:	e3 cd 80 fc 	ldm	sp++,r2-r7,pc

80004730 <canif_fixed_baudrate>:
	return MOB_NOT_COMPLETED;
}

uint8_t canif_fixed_baudrate(uint8_t ch)
{
  CANIF_conf_bt(ch);
80004730:	a9 7c       	lsl	r12,0x9
80004732:	e2 2c e3 f4 	sub	r12,189428
80004736:	78 08       	ld.w	r8,r12[0x0]
80004738:	e4 18 ff e7 	andh	r8,0xffe7
8000473c:	99 08       	st.w	r12[0x0],r8
8000473e:	78 08       	ld.w	r8,r12[0x0]
80004740:	b3 b8       	sbr	r8,0x13
80004742:	99 08       	st.w	r12[0x0],r8
80004744:	78 08       	ld.w	r8,r12[0x0]
80004746:	e4 18 ff f8 	andh	r8,0xfff8
8000474a:	99 08       	st.w	r12[0x0],r8
8000474c:	78 08       	ld.w	r8,r12[0x0]
8000474e:	b1 b8       	sbr	r8,0x11
80004750:	99 08       	st.w	r12[0x0],r8
80004752:	78 08       	ld.w	r8,r12[0x0]
80004754:	e0 18 ff c0 	andl	r8,0xffc0
80004758:	99 08       	st.w	r12[0x0],r8
8000475a:	78 08       	ld.w	r8,r12[0x0]
8000475c:	a1 a8       	sbr	r8,0x0
8000475e:	99 08       	st.w	r12[0x0],r8
80004760:	78 08       	ld.w	r8,r12[0x0]
80004762:	e0 18 c7 ff 	andl	r8,0xc7ff
80004766:	99 08       	st.w	r12[0x0],r8
80004768:	78 08       	ld.w	r8,r12[0x0]
8000476a:	ab b8       	sbr	r8,0xb
8000476c:	99 08       	st.w	r12[0x0],r8
8000476e:	78 08       	ld.w	r8,r12[0x0]
80004770:	e0 18 f8 ff 	andl	r8,0xf8ff
80004774:	99 08       	st.w	r12[0x0],r8
80004776:	78 08       	ld.w	r8,r12[0x0]
80004778:	a9 a8       	sbr	r8,0x8
8000477a:	99 08       	st.w	r12[0x0],r8
  return 1;
}
8000477c:	5e ff       	retal	1

8000477e <scif_stop_gclk>:
    return -1;
  }
#endif  // AVR32SFW_INPUT_CHECK

  // Stop the generic clock.
  AVR32_SCIF.gcctrl[gclk] &= ~AVR32_SCIF_GCCTRL_CEN_MASK;
8000477e:	fe 78 08 00 	mov	r8,-63488
80004782:	f8 c9 ff e7 	sub	r9,r12,-25
80004786:	f0 09 03 2a 	ld.w	r10,r8[r9<<0x2]
8000478a:	a1 ca       	cbr	r10,0x0
8000478c:	f0 09 09 2a 	st.w	r8[r9<<0x2],r10
80004790:	e0 78 86 a0 	mov	r8,100000

  // Wait until the generic clock is actually stopped.
  while(AVR32_SCIF.gcctrl[gclk] & AVR32_SCIF_GCCTRL_CEN_MASK)
80004794:	fe 7a 08 00 	mov	r10,-63488
80004798:	12 9c       	mov	r12,r9
8000479a:	c0 48       	rjmp	800047a2 <scif_stop_gclk+0x24>
  {
    if(--timeout == 0)
8000479c:	20 18       	sub	r8,1
8000479e:	c0 21       	brne	800047a2 <scif_stop_gclk+0x24>
800047a0:	5e fe       	retal	-1

  // Stop the generic clock.
  AVR32_SCIF.gcctrl[gclk] &= ~AVR32_SCIF_GCCTRL_CEN_MASK;

  // Wait until the generic clock is actually stopped.
  while(AVR32_SCIF.gcctrl[gclk] & AVR32_SCIF_GCCTRL_CEN_MASK)
800047a2:	f4 0c 03 29 	ld.w	r9,r10[r12<<0x2]
800047a6:	f3 d9 c0 01 	bfextu	r9,r9,0x0,0x1
800047aa:	cf 91       	brne	8000479c <scif_stop_gclk+0x1e>
800047ac:	5e fd       	retal	0
800047ae:	d7 03       	nop

800047b0 <scif_gc_setup>:
  return PASS;
}


long int scif_gc_setup(unsigned int gclk, scif_gcctrl_oscsel_t clk_src, unsigned int diven, unsigned int divfactor)
{
800047b0:	d4 21       	pushm	r4-r7,lr
800047b2:	18 97       	mov	r7,r12
800047b4:	16 95       	mov	r5,r11
800047b6:	14 96       	mov	r6,r10
  bool restart_gc = false;


  // Change the division factor to conform to the equation: fgclk = fsrc/divfactor = fsrc/(2*(div+1))
  divfactor = (divfactor>>1) -1;
800047b8:	a1 99       	lsr	r9,0x1
800047ba:	f2 c4 00 01 	sub	r4,r9,1
      return -1;
  }
#endif  // AVR32SFW_INPUT_CHECK

  // If the generic clock is already enabled, disable it before changing its setup.
  if(AVR32_SCIF.gcctrl[gclk] & AVR32_SCIF_GCCTRL_CEN_MASK)
800047be:	f8 c9 ff e7 	sub	r9,r12,-25
800047c2:	fe 78 08 00 	mov	r8,-63488
800047c6:	f0 09 03 28 	ld.w	r8,r8[r9<<0x2]
800047ca:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
800047ce:	c0 50       	breq	800047d8 <scif_gc_setup+0x28>
  {
    restart_gc = true;
    if(scif_stop_gclk(gclk) < 0)
800047d0:	f0 1f 00 18 	mcall	80004830 <scif_gc_setup+0x80>
800047d4:	c1 44       	brge	800047fc <scif_gc_setup+0x4c>
800047d6:	dc 2a       	popm	r4-r7,pc,r12=-1
      return -1;  // Could not stop the generic clock.
  }

  // Setup the generic clock.
  AVR32_SCIF.gcctrl[gclk] = ((divfactor << AVR32_SCIF_GCCTRL_DIV_OFFSET)&AVR32_SCIF_GCCTRL_DIV_MASK)
800047d8:	a1 76       	lsl	r6,0x1
800047da:	e2 16 00 02 	andl	r6,0x2,COH
800047de:	a9 65       	lsl	r5,0x8
800047e0:	e2 15 0f 00 	andl	r5,0xf00,COH
800047e4:	0a 46       	or	r6,r5
800047e6:	b1 64       	lsl	r4,0x10
800047e8:	e6 14 00 ff 	andh	r4,0xff,COH
800047ec:	ed e4 10 04 	or	r4,r6,r4
800047f0:	2e 77       	sub	r7,-25
800047f2:	fe 78 08 00 	mov	r8,-63488
800047f6:	f0 07 09 24 	st.w	r8[r7<<0x2],r4
800047fa:	d8 2a       	popm	r4-r7,pc,r12=0
800047fc:	ec 09 15 01 	lsl	r9,r6,0x1
80004800:	e2 19 00 02 	andl	r9,0x2,COH
80004804:	ea 08 15 08 	lsl	r8,r5,0x8
80004808:	e2 18 0f 00 	andl	r8,0xf00,COH
8000480c:	10 49       	or	r9,r8
8000480e:	e8 08 15 10 	lsl	r8,r4,0x10
80004812:	e6 18 00 ff 	andh	r8,0xff,COH
80004816:	10 49       	or	r9,r8
80004818:	fe 78 08 00 	mov	r8,-63488
8000481c:	2e 77       	sub	r7,-25
8000481e:	f0 07 09 29 	st.w	r8[r7<<0x2],r9
                            |((diven << AVR32_SCIF_GCCTRL_DIVEN_OFFSET)&AVR32_SCIF_GCCTRL_DIVEN_MASK)
                            |((clk_src << AVR32_SCIF_GCCTRL_OSCSEL_OFFSET)&AVR32_SCIF_GCCTRL_OSCSEL_MASK);

  // Restart the gc if it previously was enabled.
  if(true == restart_gc)
    AVR32_SCIF.gcctrl[gclk] |= AVR32_SCIF_GCCTRL_CEN_MASK ;
80004822:	f0 07 03 29 	ld.w	r9,r8[r7<<0x2]
80004826:	a1 a9       	sbr	r9,0x0
80004828:	f0 07 09 29 	st.w	r8[r7<<0x2],r9
8000482c:	d8 2a       	popm	r4-r7,pc,r12=0
8000482e:	00 00       	add	r0,r0
80004830:	80 00       	ld.sh	r0,r0[0x0]
80004832:	47 7e       	lddsp	lr,sp[0x1dc]

80004834 <scif_gc_enable>:
    return -1;
  }
#endif  // AVR32SFW_INPUT_CHECK

  // If the generic clock is already enabled, do nothing.
  if(!(AVR32_SCIF.gcctrl[gclk] & AVR32_SCIF_GCCTRL_CEN_MASK))
80004834:	f8 c9 ff e7 	sub	r9,r12,-25
80004838:	fe 78 08 00 	mov	r8,-63488
8000483c:	f0 09 03 28 	ld.w	r8,r8[r9<<0x2]
80004840:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80004844:	c0 91       	brne	80004856 <scif_gc_enable+0x22>
    AVR32_SCIF.gcctrl[gclk] |= AVR32_SCIF_GCCTRL_CEN_MASK;
80004846:	fe 78 08 00 	mov	r8,-63488
8000484a:	12 9c       	mov	r12,r9
8000484c:	f0 09 03 29 	ld.w	r9,r8[r9<<0x2]
80004850:	a1 a9       	sbr	r9,0x0
80004852:	f0 0c 09 29 	st.w	r8[r12<<0x2],r9

  return PASS;

}
80004856:	5e fd       	retal	0

80004858 <can0_int_tx_handler>:
__attribute__((__interrupt__))
#elif defined (__ICCAVR32__)
__interrupt
#endif
static void can0_int_tx_handler(void)
{
80004858:	d4 01       	pushm	lr
  U8 handle;
  handle = CANIF_mob_get_mob_txok(0);
8000485a:	fc 78 1c 00 	mov	r8,-189440
8000485e:	70 cc       	ld.w	r12,r8[0x30]
80004860:	f9 dc c2 06 	bfextu	r12,r12,0x10,0x6
  if (handle != 0x20)
80004864:	32 08       	mov	r8,32
80004866:	f0 0c 18 00 	cp.b	r12,r8
8000486a:	c0 f0       	breq	80004888 <can0_int_tx_handler+0x30>
  {
    CANIF_mob_clear_txok_status(0,handle);
8000486c:	30 19       	mov	r9,1
8000486e:	f2 0c 09 49 	lsl	r9,r9,r12
80004872:	fc 78 1c 00 	mov	r8,-189440
80004876:	f1 49 00 54 	st.w	r8[84],r9
    CANIF_mob_clear_status(0,handle); //   and reset MOb status
8000487a:	f8 0c 00 18 	add	r8,r12,r12<<0x1
8000487e:	a3 68       	lsl	r8,0x2
80004880:	e2 28 e3 a0 	sub	r8,189344
80004884:	30 f9       	mov	r9,15
80004886:	91 09       	st.w	r8[0x0],r9
  }
  can_lib_params.can_msg_callback_channel0(handle,CAN_STATUS_COMPLETED);
80004888:	48 38       	lddpc	r8,80004894 <can0_int_tx_handler+0x3c>
8000488a:	70 08       	ld.w	r8,r8[0x0]
8000488c:	30 0b       	mov	r11,0
8000488e:	5d 18       	icall	r8
}
80004890:	d4 02       	popm	lr
80004892:	d6 03       	rete
80004894:	00 00       	add	r0,r0
80004896:	cc 24       	brge	8000481a <scif_gc_setup+0x6a>

80004898 <can0_int_rx_handler>:
__attribute__((__interrupt__))
#elif defined (__ICCAVR32__)
__interrupt
#endif
static void can0_int_rx_handler(void)
{
80004898:	d4 01       	pushm	lr
  U8 handle;
  handle = CANIF_mob_get_mob_rxok(0) ;
8000489a:	fc 78 1c 00 	mov	r8,-189440
8000489e:	70 cc       	ld.w	r12,r8[0x30]
800048a0:	f9 dc c1 06 	bfextu	r12,r12,0x8,0x6
  if (handle != 0x20)
800048a4:	32 08       	mov	r8,32
800048a6:	f0 0c 18 00 	cp.b	r12,r8
800048aa:	c0 f0       	breq	800048c8 <can0_int_rx_handler+0x30>
  {
    CANIF_mob_clear_rxok_status(0,handle);
800048ac:	30 19       	mov	r9,1
800048ae:	f2 0c 09 49 	lsl	r9,r9,r12
800048b2:	fc 78 1c 00 	mov	r8,-189440
800048b6:	f1 49 00 4c 	st.w	r8[76],r9
    CANIF_mob_clear_status(0,handle); //   and reset MOb status
800048ba:	f8 0c 00 18 	add	r8,r12,r12<<0x1
800048be:	a3 68       	lsl	r8,0x2
800048c0:	e2 28 e3 a0 	sub	r8,189344
800048c4:	30 f9       	mov	r9,15
800048c6:	91 09       	st.w	r8[0x0],r9
  }
  can_lib_params.can_msg_callback_channel0(handle,CAN_STATUS_COMPLETED);
800048c8:	48 38       	lddpc	r8,800048d4 <can0_int_rx_handler+0x3c>
800048ca:	70 08       	ld.w	r8,r8[0x0]
800048cc:	30 0b       	mov	r11,0
800048ce:	5d 18       	icall	r8
}
800048d0:	d4 02       	popm	lr
800048d2:	d6 03       	rete
800048d4:	00 00       	add	r0,r0
800048d6:	cc 24       	brge	8000485a <can0_int_tx_handler+0x2>

800048d8 <can0_int_busoff_handler>:
__attribute__((__interrupt__))
#elif defined (__ICCAVR32__)
__interrupt
#endif
static void can0_int_busoff_handler(void)
{
800048d8:	d4 01       	pushm	lr
    CANIF_clr_interrupt_status(0);
800048da:	fc 78 1c 00 	mov	r8,-189440
800048de:	70 b9       	ld.w	r9,r8[0x2c]
800048e0:	91 a9       	st.w	r8[0x28],r9
    can_lib_params.can_msg_callback_channel0(0xFF,CAN_STATUS_BUSOFF);
800048e2:	48 58       	lddpc	r8,800048f4 <can0_int_busoff_handler+0x1c>
800048e4:	70 08       	ld.w	r8,r8[0x0]
800048e6:	30 4b       	mov	r11,4
800048e8:	e0 6c 00 ff 	mov	r12,255
800048ec:	5d 18       	icall	r8
}
800048ee:	d4 02       	popm	lr
800048f0:	d6 03       	rete
800048f2:	00 00       	add	r0,r0
800048f4:	00 00       	add	r0,r0
800048f6:	cc 24       	brge	8000487a <can0_int_tx_handler+0x22>

800048f8 <can0_int_cerr_handler>:
__attribute__((__interrupt__))
#elif defined (__ICCAVR32__)
__interrupt
#endif
static void can0_int_cerr_handler(void)
{
800048f8:	d4 01       	pushm	lr
  CANIF_clr_interrupt_status(0);
800048fa:	fc 78 1c 00 	mov	r8,-189440
800048fe:	70 b9       	ld.w	r9,r8[0x2c]
80004900:	91 a9       	st.w	r8[0x28],r9
  can_lib_params.can_msg_callback_channel0(0xFF,CAN_STATUS_ERROR);
80004902:	48 58       	lddpc	r8,80004914 <can0_int_cerr_handler+0x1c>
80004904:	70 08       	ld.w	r8,r8[0x0]
80004906:	30 2b       	mov	r11,2
80004908:	e0 6c 00 ff 	mov	r12,255
8000490c:	5d 18       	icall	r8
}
8000490e:	d4 02       	popm	lr
80004910:	d6 03       	rete
80004912:	00 00       	add	r0,r0
80004914:	00 00       	add	r0,r0
80004916:	cc 24       	brge	8000489a <can0_int_rx_handler+0x2>

80004918 <can0_int_wakeup_handler>:
__attribute__((__interrupt__))
#elif defined (__ICCAVR32__)
__interrupt
#endif
static void can0_int_wakeup_handler(void)
{
80004918:	d4 01       	pushm	lr
  CANIF_clr_interrupt_status(0);
8000491a:	fc 78 1c 00 	mov	r8,-189440
8000491e:	70 b9       	ld.w	r9,r8[0x2c]
80004920:	91 a9       	st.w	r8[0x28],r9
  can_lib_params.can_msg_callback_channel0(0xFF,CAN_STATUS_WAKEUP);
80004922:	48 58       	lddpc	r8,80004934 <can0_int_wakeup_handler+0x1c>
80004924:	70 08       	ld.w	r8,r8[0x0]
80004926:	30 3b       	mov	r11,3
80004928:	e0 6c 00 ff 	mov	r12,255
8000492c:	5d 18       	icall	r8
}
8000492e:	d4 02       	popm	lr
80004930:	d6 03       	rete
80004932:	00 00       	add	r0,r0
80004934:	00 00       	add	r0,r0
80004936:	cc 24       	brge	800048ba <can0_int_rx_handler+0x22>

80004938 <can1_int_tx_handler>:
__attribute__((__interrupt__))
#elif defined (__ICCAVR32__)
__interrupt
#endif
static void can1_int_tx_handler(void)
{
80004938:	d4 01       	pushm	lr
  U8 handle;
  handle = CANIF_mob_get_mob_txok(1) ;
8000493a:	fc 78 1c 00 	mov	r8,-189440
8000493e:	f0 fc 02 30 	ld.w	r12,r8[560]
80004942:	f9 dc c2 06 	bfextu	r12,r12,0x10,0x6
  if (handle != 0x20)
80004946:	32 08       	mov	r8,32
80004948:	f0 0c 18 00 	cp.b	r12,r8
8000494c:	c0 f0       	breq	8000496a <can1_int_tx_handler+0x32>
  {
    CANIF_mob_clear_txok_status(1,handle);
8000494e:	30 19       	mov	r9,1
80004950:	f2 0c 09 49 	lsl	r9,r9,r12
80004954:	fc 78 1c 00 	mov	r8,-189440
80004958:	f1 49 02 54 	st.w	r8[596],r9
    CANIF_mob_clear_status(1,handle); //   and reset MOb status
8000495c:	f8 0c 00 18 	add	r8,r12,r12<<0x1
80004960:	a3 68       	lsl	r8,0x2
80004962:	e2 28 e1 a0 	sub	r8,188832
80004966:	30 f9       	mov	r9,15
80004968:	91 09       	st.w	r8[0x0],r9
  }
  can_lib_params.can_msg_callback_channel1(handle,CAN_STATUS_COMPLETED);
8000496a:	48 48       	lddpc	r8,80004978 <can1_int_tx_handler+0x40>
8000496c:	70 18       	ld.w	r8,r8[0x4]
8000496e:	30 0b       	mov	r11,0
80004970:	5d 18       	icall	r8
}
80004972:	d4 02       	popm	lr
80004974:	d6 03       	rete
80004976:	00 00       	add	r0,r0
80004978:	00 00       	add	r0,r0
8000497a:	cc 24       	brge	800048fe <can0_int_cerr_handler+0x6>

8000497c <can1_int_rx_handler>:
__attribute__((__interrupt__))
#elif defined (__ICCAVR32__)
__interrupt
#endif
static void can1_int_rx_handler(void)
{
8000497c:	d4 01       	pushm	lr
  U8 handle;
  handle = CANIF_mob_get_mob_rxok(1) ;
8000497e:	fc 78 1c 00 	mov	r8,-189440
80004982:	f0 fc 02 30 	ld.w	r12,r8[560]
80004986:	f9 dc c1 06 	bfextu	r12,r12,0x8,0x6
  if (handle != 0x20)
8000498a:	32 08       	mov	r8,32
8000498c:	f0 0c 18 00 	cp.b	r12,r8
80004990:	c0 f0       	breq	800049ae <can1_int_rx_handler+0x32>
  {
    CANIF_mob_clear_rxok_status(1,handle);
80004992:	30 19       	mov	r9,1
80004994:	f2 0c 09 49 	lsl	r9,r9,r12
80004998:	fc 78 1c 00 	mov	r8,-189440
8000499c:	f1 49 02 4c 	st.w	r8[588],r9
    CANIF_mob_clear_status(1,handle); //   and reset MOb status
800049a0:	f8 0c 00 18 	add	r8,r12,r12<<0x1
800049a4:	a3 68       	lsl	r8,0x2
800049a6:	e2 28 e1 a0 	sub	r8,188832
800049aa:	30 f9       	mov	r9,15
800049ac:	91 09       	st.w	r8[0x0],r9
  }
  can_lib_params.can_msg_callback_channel1(handle,CAN_STATUS_COMPLETED);
800049ae:	48 48       	lddpc	r8,800049bc <can1_int_rx_handler+0x40>
800049b0:	70 18       	ld.w	r8,r8[0x4]
800049b2:	30 0b       	mov	r11,0
800049b4:	5d 18       	icall	r8
}
800049b6:	d4 02       	popm	lr
800049b8:	d6 03       	rete
800049ba:	00 00       	add	r0,r0
800049bc:	00 00       	add	r0,r0
800049be:	cc 24       	brge	80004942 <can1_int_tx_handler+0xa>

800049c0 <can1_int_busoff_handler>:
__attribute__((__interrupt__))
#elif defined (__ICCAVR32__)
__interrupt
#endif
static void can1_int_busoff_handler(void)
{
800049c0:	d4 01       	pushm	lr
    CANIF_clr_interrupt_status(1);
800049c2:	fc 78 1c 00 	mov	r8,-189440
800049c6:	f0 f9 02 2c 	ld.w	r9,r8[556]
800049ca:	f1 49 02 28 	st.w	r8[552],r9
    can_lib_params.can_msg_callback_channel1(0xFF,CAN_STATUS_BUSOFF);
800049ce:	48 58       	lddpc	r8,800049e0 <can1_int_busoff_handler+0x20>
800049d0:	70 18       	ld.w	r8,r8[0x4]
800049d2:	30 4b       	mov	r11,4
800049d4:	e0 6c 00 ff 	mov	r12,255
800049d8:	5d 18       	icall	r8
}
800049da:	d4 02       	popm	lr
800049dc:	d6 03       	rete
800049de:	00 00       	add	r0,r0
800049e0:	00 00       	add	r0,r0
800049e2:	cc 24       	brge	80004966 <can1_int_tx_handler+0x2e>

800049e4 <can1_int_cerr_handler>:
__attribute__((__interrupt__))
#elif defined (__ICCAVR32__)
__interrupt
#endif
static void can1_int_cerr_handler(void)
{
800049e4:	d4 01       	pushm	lr
  CANIF_clr_interrupt_status(1);
800049e6:	fc 78 1c 00 	mov	r8,-189440
800049ea:	f0 f9 02 2c 	ld.w	r9,r8[556]
800049ee:	f1 49 02 28 	st.w	r8[552],r9
  can_lib_params.can_msg_callback_channel1(0xFF,CAN_STATUS_ERROR);
800049f2:	48 58       	lddpc	r8,80004a04 <can1_int_cerr_handler+0x20>
800049f4:	70 18       	ld.w	r8,r8[0x4]
800049f6:	30 2b       	mov	r11,2
800049f8:	e0 6c 00 ff 	mov	r12,255
800049fc:	5d 18       	icall	r8
}
800049fe:	d4 02       	popm	lr
80004a00:	d6 03       	rete
80004a02:	00 00       	add	r0,r0
80004a04:	00 00       	add	r0,r0
80004a06:	cc 24       	brge	8000498a <can1_int_rx_handler+0xe>

80004a08 <can1_int_wakeup_handler>:
__attribute__((__interrupt__))
#elif defined (__ICCAVR32__)
__interrupt
#endif
static void can1_int_wakeup_handler(void)
{
80004a08:	d4 01       	pushm	lr
  CANIF_clr_interrupt_status(1);
80004a0a:	fc 78 1c 00 	mov	r8,-189440
80004a0e:	f0 f9 02 2c 	ld.w	r9,r8[556]
80004a12:	f1 49 02 28 	st.w	r8[552],r9
  can_lib_params.can_msg_callback_channel1(0xFF,CAN_STATUS_WAKEUP);
80004a16:	48 58       	lddpc	r8,80004a28 <can1_int_wakeup_handler+0x20>
80004a18:	70 18       	ld.w	r8,r8[0x4]
80004a1a:	30 3b       	mov	r11,3
80004a1c:	e0 6c 00 ff 	mov	r12,255
80004a20:	5d 18       	icall	r8
}
80004a22:	d4 02       	popm	lr
80004a24:	d6 03       	rete
80004a26:	00 00       	add	r0,r0
80004a28:	00 00       	add	r0,r0
80004a2a:	cc 24       	brge	800049ae <can1_int_rx_handler+0x32>

80004a2c <can_tx>:
U8 can_tx( U8 ch,
           U8 handle,
           U8 dlc,
           U8 req_type,
           const can_msg_t *can_msg)
{
80004a2c:	eb cd 40 f8 	pushm	r3-r7,lr
    if ((ch > 1) ||
80004a30:	30 1e       	mov	lr,1
80004a32:	f8 0e 18 00 	cp.b	lr,r12
80004a36:	f9 be 02 00 	movhs	lr,0
80004a3a:	30 17       	mov	r7,1
80004a3c:	30 f6       	mov	r6,15
80004a3e:	f6 06 18 00 	cp.b	r6,r11
80004a42:	f9 b7 02 00 	movhs	r7,0
80004a46:	0e 96       	mov	r6,r7
80004a48:	0c 4e       	or	lr,r6
80004a4a:	30 06       	mov	r6,0
80004a4c:	ec 0e 18 00 	cp.b	lr,r6
80004a50:	c7 d1       	brne	80004b4a <can_tx+0x11e>
80004a52:	30 8e       	mov	lr,8
80004a54:	fc 0a 18 00 	cp.b	r10,lr
80004a58:	e0 8b 00 79 	brhi	80004b4a <can_tx+0x11e>
        (handle > (NB_MOB_CHANNEL-1)) ||
        (dlc > 8))
        return  CAN_CMD_REFUSED;

    if (can_msg->ide_bit){
80004a5c:	70 0e       	ld.w	lr,r8[0x0]
80004a5e:	e6 1e 20 00 	andh	lr,0x2000,COH
80004a62:	c1 40       	breq	80004a8a <can_tx+0x5e>
             CANIF_set_ext_id(ch,
80004a64:	f6 0e 15 04 	lsl	lr,r11,0x4
80004a68:	fc 77 1c 00 	mov	r7,-189440
80004a6c:	f8 06 15 06 	lsl	r6,r12,0x6
80004a70:	2f f6       	sub	r6,-1
80004a72:	ee 06 03 35 	ld.w	r5,r7[r6<<0x3]
80004a76:	70 04       	ld.w	r4,r8[0x0]
80004a78:	bd b4       	sbr	r4,0x1d
80004a7a:	fc 05 09 04 	st.w	lr[r5],r4
                            handle,
                            can_msg->id);

             CANIF_set_ext_idmask(ch,
80004a7e:	ee 06 03 37 	ld.w	r7,r7[r6<<0x3]
80004a82:	0e 0e       	add	lr,r7
80004a84:	70 17       	ld.w	r7,r8[0x4]
80004a86:	9d 17       	st.w	lr[0x4],r7
80004a88:	c1 28       	rjmp	80004aac <can_tx+0x80>
                                handle,
                                can_msg->id_mask);
    }
    else {
             CANIF_set_std_id(ch,
80004a8a:	f6 0e 15 04 	lsl	lr,r11,0x4
80004a8e:	fc 77 1c 00 	mov	r7,-189440
80004a92:	f8 06 15 06 	lsl	r6,r12,0x6
80004a96:	2f f6       	sub	r6,-1
80004a98:	ee 06 03 35 	ld.w	r5,r7[r6<<0x3]
80004a9c:	70 04       	ld.w	r4,r8[0x0]
80004a9e:	fc 05 09 04 	st.w	lr[r5],r4
                            handle,
                            can_msg->id);
             CANIF_set_std_idmask(ch,
80004aa2:	ee 06 03 37 	ld.w	r7,r7[r6<<0x3]
80004aa6:	0e 0e       	add	lr,r7
80004aa8:	70 17       	ld.w	r7,r8[0x4]
80004aaa:	9d 17       	st.w	lr[0x4],r7
                                handle,
                                can_msg->id_mask);
    }
    CANIF_mob_clr_dlc(ch,handle);
80004aac:	16 97       	mov	r7,r11
80004aae:	f8 0e 15 09 	lsl	lr,r12,0x9
80004ab2:	2f 8e       	sub	lr,-8
80004ab4:	f6 0b 00 16 	add	r6,r11,r11<<0x1
80004ab8:	fc 06 00 2e 	add	lr,lr,r6<<0x2
80004abc:	e2 2e e3 ac 	sub	lr,189356
80004ac0:	7c 06       	ld.w	r6,lr[0x0]
80004ac2:	e0 16 ff f0 	andl	r6,0xfff0
80004ac6:	9d 06       	st.w	lr[0x0],r6
    CANIF_mob_set_dlc(ch,handle,dlc);
80004ac8:	7c 06       	ld.w	r6,lr[0x0]
80004aca:	ed ea 10 0a 	or	r10,r6,r10
80004ace:	9d 0a       	st.w	lr[0x0],r10
    if (req_type == CAN_REMOTE_FRAME){
80004ad0:	30 1a       	mov	r10,1
80004ad2:	f4 09 18 00 	cp.b	r9,r10
80004ad6:	c1 b1       	brne	80004b0c <can_tx+0xe0>
            CANIF_set_rtr(ch,handle);
80004ad8:	f6 09 15 04 	lsl	r9,r11,0x4
80004adc:	fc 7a 1c 00 	mov	r10,-189440
80004ae0:	f8 05 15 06 	lsl	r5,r12,0x6
80004ae4:	2f f5       	sub	r5,-1
80004ae6:	f4 05 03 34 	ld.w	r4,r10[r5<<0x3]
80004aea:	f2 04 03 03 	ld.w	r3,r9[r4]
80004aee:	30 16       	mov	r6,1
80004af0:	e7 d6 d3 c1 	bfins	r3,r6,0x1e,0x1
80004af4:	f2 04 09 03 	st.w	r9[r4],r3
            CANIF_set_rtrmask(ch,handle);
80004af8:	f4 05 03 3a 	ld.w	r10,r10[r5<<0x3]
80004afc:	14 09       	add	r9,r10
80004afe:	72 1a       	ld.w	r10,r9[0x4]
80004b00:	f5 d6 d3 c1 	bfins	r10,r6,0x1e,0x1
80004b04:	93 1a       	st.w	r9[0x4],r10
            CANIF_mob_set_automode(ch,handle);
80004b06:	7c 09       	ld.w	r9,lr[0x0]
80004b08:	a5 b9       	sbr	r9,0x5
80004b0a:	9d 09       	st.w	lr[0x0],r9
    }
    CANIF_set_data(ch,handle,((can_msg_t *)can_msg)->data.u64);
80004b0c:	fc 79 1c 00 	mov	r9,-189440
80004b10:	f8 0a 15 06 	lsl	r10,r12,0x6
80004b14:	2f fa       	sub	r10,-1
80004b16:	f2 0a 03 3a 	ld.w	r10,r9[r10<<0x3]
80004b1a:	a5 6b       	lsl	r11,0x4
80004b1c:	14 0b       	add	r11,r10
80004b1e:	f0 e4 00 08 	ld.d	r4,r8[8]
80004b22:	f6 e5 00 08 	st.d	r11[8],r4
    CANIF_config_tx(ch,handle);
80004b26:	7c 08       	ld.w	r8,lr[0x0]
80004b28:	a5 a8       	sbr	r8,0x4
80004b2a:	9d 08       	st.w	lr[0x0],r8
    CANIF_mob_enable(ch,handle);
80004b2c:	30 18       	mov	r8,1
80004b2e:	f0 07 09 48 	lsl	r8,r8,r7
80004b32:	f8 0a 15 09 	lsl	r10,r12,0x9
80004b36:	f2 0a 00 0a 	add	r10,r9,r10
80004b3a:	2c ca       	sub	r10,-52
80004b3c:	95 08       	st.w	r10[0x0],r8
#ifdef CAN_LIB_UNDER_INTERRUPT
    CANIF_mob_enable_interrupt(ch,handle);
80004b3e:	a9 7c       	lsl	r12,0x9
80004b40:	2c 0c       	sub	r12,-64
80004b42:	18 09       	add	r9,r12
80004b44:	93 08       	st.w	r9[0x0],r8
80004b46:	e3 cf 80 f8 	ldm	sp++,r3-r7,pc,r12=0
#endif
    return CAN_CMD_ACCEPTED;
80004b4a:	e0 6c 00 ff 	mov	r12,255
}
80004b4e:	e3 cd 80 f8 	ldm	sp++,r3-r7,pc

80004b52 <can_rx>:

U8 can_rx( U8 ch,
           U8 handle,
           U8 req_type,
           const can_msg_t *can_msg)
{
80004b52:	eb cd 40 e0 	pushm	r5-r7,lr
    if ((ch > 1) ||
80004b56:	30 18       	mov	r8,1
80004b58:	f8 08 18 00 	cp.b	r8,r12
80004b5c:	f9 b8 02 00 	movhs	r8,0
80004b60:	30 1e       	mov	lr,1
80004b62:	30 f7       	mov	r7,15
80004b64:	f6 07 18 00 	cp.b	r7,r11
80004b68:	f9 be 02 00 	movhs	lr,0
80004b6c:	1c 48       	or	r8,lr
80004b6e:	30 07       	mov	r7,0
80004b70:	ee 08 18 00 	cp.b	r8,r7
80004b74:	c0 50       	breq	80004b7e <can_rx+0x2c>
80004b76:	e0 6c 00 ff 	mov	r12,255
80004b7a:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
        (handle > (NB_MOB_CHANNEL-1)))
        return  CAN_CMD_REFUSED;
    if (can_msg->ide_bit){
80004b7e:	72 08       	ld.w	r8,r9[0x0]
80004b80:	e6 18 20 00 	andh	r8,0x2000,COH
80004b84:	c1 40       	breq	80004bac <can_rx+0x5a>
    	CANIF_set_ext_id(ch,
80004b86:	f6 08 15 04 	lsl	r8,r11,0x4
80004b8a:	fc 7e 1c 00 	mov	lr,-189440
80004b8e:	f8 07 15 06 	lsl	r7,r12,0x6
80004b92:	2f f7       	sub	r7,-1
80004b94:	fc 07 03 36 	ld.w	r6,lr[r7<<0x3]
80004b98:	72 05       	ld.w	r5,r9[0x0]
80004b9a:	bd b5       	sbr	r5,0x1d
80004b9c:	f0 06 09 05 	st.w	r8[r6],r5
                      handle,
                      can_msg->id);
        CANIF_set_ext_idmask(ch,
80004ba0:	fc 07 03 3e 	ld.w	lr,lr[r7<<0x3]
80004ba4:	1c 08       	add	r8,lr
80004ba6:	72 1e       	ld.w	lr,r9[0x4]
80004ba8:	91 1e       	st.w	r8[0x4],lr
80004baa:	c1 28       	rjmp	80004bce <can_rx+0x7c>
                          handle,
                          can_msg->id_mask);
    }
    else {
    	CANIF_set_std_id(ch,
80004bac:	f6 08 15 04 	lsl	r8,r11,0x4
80004bb0:	fc 7e 1c 00 	mov	lr,-189440
80004bb4:	f8 07 15 06 	lsl	r7,r12,0x6
80004bb8:	2f f7       	sub	r7,-1
80004bba:	fc 07 03 36 	ld.w	r6,lr[r7<<0x3]
80004bbe:	72 05       	ld.w	r5,r9[0x0]
80004bc0:	f0 06 09 05 	st.w	r8[r6],r5
                      handle,
                      can_msg->id);
        CANIF_set_std_idmask(ch,
80004bc4:	fc 07 03 3e 	ld.w	lr,lr[r7<<0x3]
80004bc8:	1c 08       	add	r8,lr
80004bca:	72 1e       	ld.w	lr,r9[0x4]
80004bcc:	91 1e       	st.w	r8[0x4],lr
                          handle,
                          can_msg->id_mask);
    }
    if (req_type == CAN_REMOTE_FRAME){
80004bce:	30 18       	mov	r8,1
80004bd0:	f0 0a 18 00 	cp.b	r10,r8
80004bd4:	c2 a1       	brne	80004c28 <can_rx+0xd6>
            CANIF_set_rtr(ch,handle);
80004bd6:	f6 08 15 04 	lsl	r8,r11,0x4
80004bda:	fc 7e 1c 00 	mov	lr,-189440
80004bde:	f8 0a 15 06 	lsl	r10,r12,0x6
80004be2:	2f fa       	sub	r10,-1
80004be4:	fc 0a 03 37 	ld.w	r7,lr[r10<<0x3]
80004be8:	f0 07 03 06 	ld.w	r6,r8[r7]
80004bec:	30 15       	mov	r5,1
80004bee:	ed d5 d3 c1 	bfins	r6,r5,0x1e,0x1
80004bf2:	f0 07 09 06 	st.w	r8[r7],r6
            CANIF_set_rtrmask(ch,handle);
80004bf6:	fc 0a 03 37 	ld.w	r7,lr[r10<<0x3]
80004bfa:	f0 07 00 07 	add	r7,r8,r7
80004bfe:	6e 16       	ld.w	r6,r7[0x4]
80004c00:	ed d5 d3 c1 	bfins	r6,r5,0x1e,0x1
80004c04:	8f 16       	st.w	r7[0x4],r6
            CANIF_mob_set_automode(ch,handle);
80004c06:	f6 0b 00 17 	add	r7,r11,r11<<0x1
80004c0a:	a3 67       	lsl	r7,0x2
80004c0c:	ee 0a 00 37 	add	r7,r7,r10<<0x3
80004c10:	e2 27 e3 ac 	sub	r7,189356
80004c14:	6e 06       	ld.w	r6,r7[0x0]
80004c16:	a5 b6       	sbr	r6,0x5
80004c18:	8f 06       	st.w	r7[0x0],r6
            CANIF_set_data(ch,handle,((can_msg_t *)can_msg)->data.u64);
80004c1a:	fc 0a 03 3a 	ld.w	r10,lr[r10<<0x3]
80004c1e:	14 08       	add	r8,r10
80004c20:	f2 e6 00 08 	ld.d	r6,r9[8]
80004c24:	f0 e7 00 08 	st.d	r8[8],r6
    }
    CANIF_config_rx(ch,handle);
80004c28:	f8 08 15 09 	lsl	r8,r12,0x9
80004c2c:	2f 88       	sub	r8,-8
80004c2e:	f6 0b 00 19 	add	r9,r11,r11<<0x1
80004c32:	f0 09 00 28 	add	r8,r8,r9<<0x2
80004c36:	e2 28 e3 ac 	sub	r8,189356
80004c3a:	70 09       	ld.w	r9,r8[0x0]
80004c3c:	a5 c9       	cbr	r9,0x4
80004c3e:	91 09       	st.w	r8[0x0],r9
    CANIF_mob_enable(ch,handle);
80004c40:	30 18       	mov	r8,1
80004c42:	f0 0b 09 4b 	lsl	r11,r8,r11
80004c46:	f8 08 15 09 	lsl	r8,r12,0x9
80004c4a:	e2 28 e3 cc 	sub	r8,189388
80004c4e:	91 0b       	st.w	r8[0x0],r11
#ifdef CAN_LIB_UNDER_INTERRUPT
    CANIF_mob_enable_interrupt(ch,handle);
80004c50:	a9 7c       	lsl	r12,0x9
80004c52:	e2 2c e3 c0 	sub	r12,189376
80004c56:	99 0b       	st.w	r12[0x0],r11
80004c58:	e3 cf 80 e0 	ldm	sp++,r5-r7,pc,r12=0

80004c5c <can_get_mob_data>:
}

Union64 can_get_mob_data( U8 ch ,
                           U8 handle)
{
    return ((CANIF_mob_get_ptr_data(ch,handle)->data));
80004c5c:	a7 6c       	lsl	r12,0x6
80004c5e:	2f fc       	sub	r12,-1
80004c60:	fc 78 1c 00 	mov	r8,-189440
80004c64:	f0 0c 03 38 	ld.w	r8,r8[r12<<0x3]
80004c68:	a5 6b       	lsl	r11,0x4
80004c6a:	f6 08 00 08 	add	r8,r11,r8
}
80004c6e:	70 2b       	ld.w	r11,r8[0x8]
80004c70:	70 3a       	ld.w	r10,r8[0xc]
80004c72:	5e fc       	retal	r12

80004c74 <can_get_mob_dlc>:

U8 can_get_mob_dlc( U8 ch ,
                    U8 handle)
{
    return (CANIF_mob_get_dlc(ch,handle));
80004c74:	a9 7c       	lsl	r12,0x9
80004c76:	2f 8c       	sub	r12,-8
80004c78:	f6 0b 00 1b 	add	r11,r11,r11<<0x1
80004c7c:	f8 0b 00 2c 	add	r12,r12,r11<<0x2
80004c80:	e2 2c e3 ac 	sub	r12,189356
80004c84:	78 0c       	ld.w	r12,r12[0x0]
}
80004c86:	f9 dc c0 04 	bfextu	r12,r12,0x0,0x4
80004c8a:	5e fc       	retal	r12

80004c8c <can_get_mob_id>:

U32 can_get_mob_id( U8 ch ,
                    U8 handle)
{
    return (CANIF_get_ext_id(ch,handle));
80004c8c:	a7 6c       	lsl	r12,0x6
80004c8e:	2f fc       	sub	r12,-1
80004c90:	fc 78 1c 00 	mov	r8,-189440
80004c94:	f0 0c 03 38 	ld.w	r8,r8[r12<<0x3]
80004c98:	a5 6b       	lsl	r11,0x4
80004c9a:	f6 08 03 0c 	ld.w	r12,r11[r8]
}
80004c9e:	f9 dc c0 1d 	bfextu	r12,r12,0x0,0x1d
80004ca2:	5e fc       	retal	r12

80004ca4 <can_enable_interrupt>:
  CANIF_clr_interrupt_status(1);
  can_lib_params.can_msg_callback_channel1(0xFF,CAN_STATUS_WAKEUP);
}

U8 can_enable_interrupt(U8 ch)
{
80004ca4:	d4 01       	pushm	lr
  if ((ch > 1))
80004ca6:	30 18       	mov	r8,1
80004ca8:	f0 0c 18 00 	cp.b	r12,r8
80004cac:	e0 88 00 05 	brls	80004cb6 <can_enable_interrupt+0x12>
80004cb0:	e0 6c 00 ff 	mov	r12,255
80004cb4:	d8 02       	popm	pc
        return  CAN_CMD_REFUSED;

  if (ch==0)
80004cb6:	58 0c       	cp.w	r12,0
80004cb8:	c2 51       	brne	80004d02 <can_enable_interrupt+0x5e>
  {
    INTC_register_interrupt(&can0_int_tx_handler, AVR32_CANIF_TXOK_IRQ_0, CAN0_INT_TX_LEVEL);
80004cba:	30 0a       	mov	r10,0
80004cbc:	e0 6b 01 23 	mov	r11,291
80004cc0:	4a 6c       	lddpc	r12,80004d58 <can_enable_interrupt+0xb4>
80004cc2:	f0 1f 00 27 	mcall	80004d5c <can_enable_interrupt+0xb8>
    INTC_register_interrupt(&can0_int_rx_handler, AVR32_CANIF_RXOK_IRQ_0, CAN0_INT_RX_LEVEL);
80004cc6:	30 0a       	mov	r10,0
80004cc8:	e0 6b 01 22 	mov	r11,290
80004ccc:	4a 5c       	lddpc	r12,80004d60 <can_enable_interrupt+0xbc>
80004cce:	f0 1f 00 24 	mcall	80004d5c <can_enable_interrupt+0xb8>
    INTC_register_interrupt(&can0_int_busoff_handler, AVR32_CANIF_BUS_OFF_IRQ_0, CAN0_INT_BOFF_LEVEL);
80004cd2:	30 0a       	mov	r10,0
80004cd4:	e0 6b 01 20 	mov	r11,288
80004cd8:	4a 3c       	lddpc	r12,80004d64 <can_enable_interrupt+0xc0>
80004cda:	f0 1f 00 21 	mcall	80004d5c <can_enable_interrupt+0xb8>
    INTC_register_interrupt(&can0_int_cerr_handler, AVR32_CANIF_ERROR_IRQ_0, CAN0_INT_ERR_LEVEL);
80004cde:	30 0a       	mov	r10,0
80004ce0:	e0 6b 01 21 	mov	r11,289
80004ce4:	4a 1c       	lddpc	r12,80004d68 <can_enable_interrupt+0xc4>
80004ce6:	f0 1f 00 1e 	mcall	80004d5c <can_enable_interrupt+0xb8>
    INTC_register_interrupt(&can0_int_wakeup_handler, AVR32_CANIF_WAKE_UP_IRQ_0, CAN0_INT_WAKE_UP_LEVEL);
80004cea:	30 0a       	mov	r10,0
80004cec:	e0 6b 01 24 	mov	r11,292
80004cf0:	49 fc       	lddpc	r12,80004d6c <can_enable_interrupt+0xc8>
80004cf2:	f0 1f 00 1b 	mcall	80004d5c <can_enable_interrupt+0xb8>
    CANIF_enable_interrupt(ch);
80004cf6:	e0 69 01 c9 	mov	r9,457
80004cfa:	fc 78 1c 00 	mov	r8,-189440
80004cfe:	91 79       	st.w	r8[0x1c],r9
80004d00:	d8 0a       	popm	pc,r12=0
  }
  else if (ch == 1)
80004d02:	30 18       	mov	r8,1
80004d04:	f0 0c 18 00 	cp.b	r12,r8
80004d08:	c0 20       	breq	80004d0c <can_enable_interrupt+0x68>
80004d0a:	d8 0a       	popm	pc,r12=0
  {
    INTC_register_interrupt(&can1_int_tx_handler, AVR32_CANIF_TXOK_IRQ_1, CAN1_INT_TX_LEVEL);
80004d0c:	30 0a       	mov	r10,0
80004d0e:	e0 6b 01 28 	mov	r11,296
80004d12:	49 8c       	lddpc	r12,80004d70 <can_enable_interrupt+0xcc>
80004d14:	f0 1f 00 12 	mcall	80004d5c <can_enable_interrupt+0xb8>
    INTC_register_interrupt(&can1_int_rx_handler, AVR32_CANIF_RXOK_IRQ_1, CAN1_INT_RX_LEVEL);
80004d18:	30 0a       	mov	r10,0
80004d1a:	e0 6b 01 27 	mov	r11,295
80004d1e:	49 6c       	lddpc	r12,80004d74 <can_enable_interrupt+0xd0>
80004d20:	f0 1f 00 0f 	mcall	80004d5c <can_enable_interrupt+0xb8>
    INTC_register_interrupt(&can1_int_busoff_handler, AVR32_CANIF_BUS_OFF_IRQ_1, CAN1_INT_BOFF_LEVEL);
80004d24:	30 0a       	mov	r10,0
80004d26:	e0 6b 01 25 	mov	r11,293
80004d2a:	49 4c       	lddpc	r12,80004d78 <can_enable_interrupt+0xd4>
80004d2c:	f0 1f 00 0c 	mcall	80004d5c <can_enable_interrupt+0xb8>
    INTC_register_interrupt(&can1_int_cerr_handler, AVR32_CANIF_ERROR_IRQ_1, CAN1_INT_ERR_LEVEL);
80004d30:	30 0a       	mov	r10,0
80004d32:	e0 6b 01 26 	mov	r11,294
80004d36:	49 2c       	lddpc	r12,80004d7c <can_enable_interrupt+0xd8>
80004d38:	f0 1f 00 09 	mcall	80004d5c <can_enable_interrupt+0xb8>
    INTC_register_interrupt(&can1_int_wakeup_handler, AVR32_CANIF_WAKE_UP_IRQ_1, CAN1_INT_WAKE_UP_LEVEL);
80004d3c:	30 0a       	mov	r10,0
80004d3e:	e0 6b 01 29 	mov	r11,297
80004d42:	49 0c       	lddpc	r12,80004d80 <can_enable_interrupt+0xdc>
80004d44:	f0 1f 00 06 	mcall	80004d5c <can_enable_interrupt+0xb8>
    CANIF_enable_interrupt(ch);
80004d48:	e0 69 01 c9 	mov	r9,457
80004d4c:	fc 78 1c 00 	mov	r8,-189440
80004d50:	f1 49 02 1c 	st.w	r8[540],r9
80004d54:	d8 0a       	popm	pc,r12=0
80004d56:	00 00       	add	r0,r0
80004d58:	80 00       	ld.sh	r0,r0[0x0]
80004d5a:	48 58       	lddpc	r8,80004d6c <can_enable_interrupt+0xc8>
80004d5c:	80 00       	ld.sh	r0,r0[0x0]
80004d5e:	69 14       	ld.w	r4,r4[0x44]
80004d60:	80 00       	ld.sh	r0,r0[0x0]
80004d62:	48 98       	lddpc	r8,80004d84 <can_init>
80004d64:	80 00       	ld.sh	r0,r0[0x0]
80004d66:	48 d8       	lddpc	r8,80004d98 <can_init+0x14>
80004d68:	80 00       	ld.sh	r0,r0[0x0]
80004d6a:	48 f8       	lddpc	r8,80004da4 <can_init+0x20>
80004d6c:	80 00       	ld.sh	r0,r0[0x0]
80004d6e:	49 18       	lddpc	r8,80004db0 <can_init+0x2c>
80004d70:	80 00       	ld.sh	r0,r0[0x0]
80004d72:	49 38       	lddpc	r8,80004dbc <can_init+0x38>
80004d74:	80 00       	ld.sh	r0,r0[0x0]
80004d76:	49 7c       	lddpc	r12,80004dd0 <can_init+0x4c>
80004d78:	80 00       	ld.sh	r0,r0[0x0]
80004d7a:	49 c0       	lddpc	r0,80004de8 <can_init+0x64>
80004d7c:	80 00       	ld.sh	r0,r0[0x0]
80004d7e:	49 e4       	lddpc	r4,80004df4 <can_init+0x70>
80004d80:	80 00       	ld.sh	r0,r0[0x0]
80004d82:	4a 08       	lddpc	r8,80004e00 <can_init+0x7c>

80004d84 <can_init>:

U8 can_init(U8 ch,
            U32 can_msg_ram_add,
            U8 operating_mode,
            void (*can_msg_callback_channel) (U8 handle, U8 event))
{
80004d84:	d4 21       	pushm	r4-r7,lr
80004d86:	18 96       	mov	r6,r12
80004d88:	14 95       	mov	r5,r10
80004d8a:	12 94       	mov	r4,r9
   if ( ch > 1)
80004d8c:	30 18       	mov	r8,1
80004d8e:	f0 0c 18 00 	cp.b	r12,r8
80004d92:	e0 8b 00 91 	brhi	80004eb4 <can_init+0x130>
         return  CAN_CMD_REFUSED;

   // Initialize CAN channel
   CANIF_set_reset(ch);
80004d96:	18 97       	mov	r7,r12
80004d98:	f8 08 15 09 	lsl	r8,r12,0x9
80004d9c:	e2 28 e3 f0 	sub	r8,189424
80004da0:	30 19       	mov	r9,1
80004da2:	91 09       	st.w	r8[0x0],r9
   while(CANIF_channel_enable_status(ch));
80004da4:	f8 09 15 09 	lsl	r9,r12,0x9
80004da8:	e2 29 e3 ec 	sub	r9,189420
80004dac:	72 08       	ld.w	r8,r9[0x0]
80004dae:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80004db2:	cf d1       	brne	80004dac <can_init+0x28>
   CANIF_clr_reset(ch);
80004db4:	ee 08 15 09 	lsl	r8,r7,0x9
80004db8:	e2 28 e3 f0 	sub	r8,189424
80004dbc:	30 09       	mov	r9,0
80004dbe:	91 09       	st.w	r8[0x0],r9

   CANIF_set_ram_add(ch,(unsigned long) can_msg_ram_add);
80004dc0:	ee 09 15 06 	lsl	r9,r7,0x6
80004dc4:	2f f9       	sub	r9,-1
80004dc6:	fc 78 1c 00 	mov	r8,-189440
80004dca:	f0 09 09 3b 	st.w	r8[r9<<0x3],r11
   if ((CANIF_bit_timing(ch))==0) return (0);
80004dce:	0e 9c       	mov	r12,r7
80004dd0:	f0 1f 00 3f 	mcall	80004ecc <can_init+0x148>
80004dd4:	c7 20       	breq	80004eb8 <can_init+0x134>
   switch(operating_mode)
80004dd6:	30 18       	mov	r8,1
80004dd8:	f0 05 18 00 	cp.b	r5,r8
80004ddc:	c1 50       	breq	80004e06 <can_init+0x82>
80004dde:	c0 63       	brcs	80004dea <can_init+0x66>
80004de0:	30 28       	mov	r8,2
80004de2:	f0 05 18 00 	cp.b	r5,r8
80004de6:	c2 d1       	brne	80004e40 <can_init+0xbc>
80004de8:	c1 e8       	rjmp	80004e24 <can_init+0xa0>
   {
    case CANIF_CHANNEL_MODE_NORMAL:
      CANIF_set_channel_mode(ch,0);
80004dea:	ee 08 15 09 	lsl	r8,r7,0x9
80004dee:	e2 28 e3 f4 	sub	r8,189428
80004df2:	70 09       	ld.w	r9,r8[0x0]
80004df4:	e4 19 fc ff 	andh	r9,0xfcff
80004df8:	91 09       	st.w	r8[0x0],r9
80004dfa:	70 09       	ld.w	r9,r8[0x0]
80004dfc:	91 09       	st.w	r8[0x0],r9
      CANIF_clr_overrun_mode(ch);
80004dfe:	70 09       	ld.w	r9,r8[0x0]
80004e00:	bb c9       	cbr	r9,0x1a
80004e02:	91 09       	st.w	r8[0x0],r9
      break;
80004e04:	c1 e8       	rjmp	80004e40 <can_init+0xbc>
    case CANIF_CHANNEL_MODE_LISTENING:
      CANIF_set_channel_mode(ch,1);
80004e06:	ee 08 15 09 	lsl	r8,r7,0x9
80004e0a:	e2 28 e3 f4 	sub	r8,189428
80004e0e:	70 09       	ld.w	r9,r8[0x0]
80004e10:	e4 19 fc ff 	andh	r9,0xfcff
80004e14:	91 09       	st.w	r8[0x0],r9
80004e16:	70 09       	ld.w	r9,r8[0x0]
80004e18:	b9 a9       	sbr	r9,0x18
80004e1a:	91 09       	st.w	r8[0x0],r9
      CANIF_set_overrun_mode(ch);
80004e1c:	70 09       	ld.w	r9,r8[0x0]
80004e1e:	bb a9       	sbr	r9,0x1a
80004e20:	91 09       	st.w	r8[0x0],r9
      break;
80004e22:	c0 f8       	rjmp	80004e40 <can_init+0xbc>
    case CANIF_CHANNEL_MODE_LOOPBACK:
      CANIF_set_channel_mode(ch,2);
80004e24:	ee 08 15 09 	lsl	r8,r7,0x9
80004e28:	e2 28 e3 f4 	sub	r8,189428
80004e2c:	70 09       	ld.w	r9,r8[0x0]
80004e2e:	e4 19 fc ff 	andh	r9,0xfcff
80004e32:	91 09       	st.w	r8[0x0],r9
80004e34:	70 09       	ld.w	r9,r8[0x0]
80004e36:	b9 b9       	sbr	r9,0x19
80004e38:	91 09       	st.w	r8[0x0],r9
      CANIF_clr_overrun_mode(ch);
80004e3a:	70 09       	ld.w	r9,r8[0x0]
80004e3c:	bb c9       	cbr	r9,0x1a
80004e3e:	91 09       	st.w	r8[0x0],r9
      break;
   }
   canif_clear_all_mob(ch,NB_MOB_CHANNEL);
80004e40:	31 0b       	mov	r11,16
80004e42:	0e 9c       	mov	r12,r7
80004e44:	f0 1f 00 23 	mcall	80004ed0 <can_init+0x14c>
   CANIF_enable(ch);
80004e48:	ee 08 15 09 	lsl	r8,r7,0x9
80004e4c:	e2 28 e3 f0 	sub	r8,189424
80004e50:	70 09       	ld.w	r9,r8[0x0]
80004e52:	a1 b9       	sbr	r9,0x1
80004e54:	91 09       	st.w	r8[0x0],r9
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_us_2_cy(unsigned long us, unsigned long fcpu_hz)
{
  return ((unsigned long long)us * fcpu_hz + 999999) / 1000000;
80004e56:	ee 78 42 40 	mov	r8,1000000
80004e5a:	30 09       	mov	r9,0
80004e5c:	e0 6a be 3f 	mov	r10,48703
80004e60:	ea 1a 93 76 	orh	r10,0x9376
80004e64:	30 1b       	mov	r11,1
80004e66:	f0 1f 00 1c 	mcall	80004ed4 <can_init+0x150>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80004e6a:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80004e6e:	f0 0a 00 0a 	add	r10,r8,r10
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80004e72:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80004e76:	14 38       	cp.w	r8,r10
80004e78:	e0 88 00 08 	brls	80004e88 <can_init+0x104>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80004e7c:	12 38       	cp.w	r8,r9
80004e7e:	fe 98 ff fa 	brls	80004e72 <can_init+0xee>
80004e82:	12 3a       	cp.w	r10,r9
80004e84:	c1 b3       	brcs	80004eba <can_init+0x136>
80004e86:	cf 6b       	rjmp	80004e72 <can_init+0xee>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80004e88:	12 38       	cp.w	r8,r9
80004e8a:	e0 8b 00 18 	brhi	80004eba <can_init+0x136>
80004e8e:	12 3a       	cp.w	r10,r9
80004e90:	c1 53       	brcs	80004eba <can_init+0x136>
80004e92:	cf 0b       	rjmp	80004e72 <can_init+0xee>
            return CAN_CMD_REFUSED;
   }
#endif

#ifdef CAN_LIB_UNDER_INTERRUPT
   switch(ch)
80004e94:	58 06       	cp.w	r6,0
80004e96:	c0 60       	breq	80004ea2 <can_init+0x11e>
80004e98:	30 18       	mov	r8,1
80004e9a:	f0 06 18 00 	cp.b	r6,r8
80004e9e:	c0 71       	brne	80004eac <can_init+0x128>
80004ea0:	c0 48       	rjmp	80004ea8 <can_init+0x124>
   {
    case 0:
        can_lib_params.can_msg_callback_channel0     = can_msg_callback_channel;
80004ea2:	48 e8       	lddpc	r8,80004ed8 <can_init+0x154>
80004ea4:	91 04       	st.w	r8[0x0],r4
        break;
80004ea6:	c0 38       	rjmp	80004eac <can_init+0x128>
    case 1:
        can_lib_params.can_msg_callback_channel1     = can_msg_callback_channel;
80004ea8:	48 c8       	lddpc	r8,80004ed8 <can_init+0x154>
80004eaa:	91 14       	st.w	r8[0x4],r4
        break;
   }
    can_enable_interrupt(ch);
80004eac:	0e 9c       	mov	r12,r7
80004eae:	f0 1f 00 0c 	mcall	80004edc <can_init+0x158>
80004eb2:	d8 2a       	popm	r4-r7,pc,r12=0
#endif

   return CAN_CMD_ACCEPTED;
80004eb4:	e0 6c 00 ff 	mov	r12,255
}
80004eb8:	d8 22       	popm	r4-r7,pc
 * - 3x bits of interframe.
 */
#define DELAY_HZ         (BAUDRATE_HZ/141.0)   /*Compute Maximum delay time*/
#define DELAY            (1000000 / DELAY_HZ)  /*Compute Delay in s*/
   delay_us(DELAY);
   if(!CANIF_channel_enable_status(ch)) {
80004eba:	ee 08 15 09 	lsl	r8,r7,0x9
80004ebe:	e2 28 e3 ec 	sub	r8,189420
80004ec2:	70 08       	ld.w	r8,r8[0x0]
80004ec4:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80004ec8:	ce 61       	brne	80004e94 <can_init+0x110>
80004eca:	cf 5b       	rjmp	80004eb4 <can_init+0x130>
80004ecc:	80 00       	ld.sh	r0,r0[0x0]
80004ece:	47 30       	lddsp	r0,sp[0x1cc]
80004ed0:	80 00       	ld.sh	r0,r0[0x0]
80004ed2:	46 e8       	lddsp	r8,sp[0x1b8]
80004ed4:	80 00       	ld.sh	r0,r0[0x0]
80004ed6:	78 5a       	ld.w	r10,r12[0x14]
80004ed8:	00 00       	add	r0,r0
80004eda:	cc 24       	brge	80004e5e <can_init+0xda>
80004edc:	80 00       	ld.sh	r0,r0[0x0]
80004ede:	4c a4       	lddpc	r4,80005004 <can_out_callback_channel1+0x124>

80004ee0 <can_out_callback_channel1>:
		mob_rx_bspd.can_msg);
	} 
}

/* Call Back called by can_drv, channel 1 */
void can_out_callback_channel1(U8 handle, U8 event){
80004ee0:	d4 21       	pushm	r4-r7,lr
80004ee2:	20 6d       	sub	sp,24
80004ee4:	16 94       	mov	r4,r11
	if (handle == mob_rx_speed_sens_fl.handle) {
80004ee6:	fe f8 03 66 	ld.w	r8,pc[870]
80004eea:	11 87       	ld.ub	r7,r8[0x0]
80004eec:	f8 07 18 00 	cp.b	r7,r12
80004ef0:	c2 f1       	brne	80004f4e <can_out_callback_channel1+0x6e>
		mob_rx_speed_sens_fl.can_msg->data.u64	= can_get_mob_data(CAN_BUS_1, handle).u64;
80004ef2:	fe f5 03 5a 	ld.w	r5,pc[858]
80004ef6:	6a 16       	ld.w	r6,r5[0x4]
80004ef8:	0e 9b       	mov	r11,r7
80004efa:	30 1c       	mov	r12,1
80004efc:	f0 1f 00 d5 	mcall	80005250 <can_out_callback_channel1+0x370>
80004f00:	ec eb 00 08 	st.d	r6[8],r10
		mob_rx_speed_sens_fl.can_msg->id		= can_get_mob_id(CAN_BUS_1, handle);
80004f04:	6a 16       	ld.w	r6,r5[0x4]
80004f06:	0e 9b       	mov	r11,r7
80004f08:	30 1c       	mov	r12,1
80004f0a:	f0 1f 00 d3 	mcall	80005254 <can_out_callback_channel1+0x374>
80004f0e:	8d 0c       	st.w	r6[0x0],r12
		mob_rx_speed_sens_fl.dlc				= can_get_mob_dlc(CAN_BUS_1, handle);
80004f10:	0e 9b       	mov	r11,r7
80004f12:	30 1c       	mov	r12,1
80004f14:	f0 1f 00 d1 	mcall	80005258 <can_out_callback_channel1+0x378>
80004f18:	eb 6c 00 08 	st.b	r5[8],r12
		mob_rx_speed_sens_fl.status				= event;
80004f1c:	eb 64 00 0a 	st.b	r5[10],r4
		
		xQueueOverwriteFromISR(queue_wheel_fl, &mob_rx_speed_sens_fl.can_msg->data.u16[0], NULL);
80004f20:	6a 1b       	ld.w	r11,r5[0x4]
80004f22:	30 29       	mov	r9,2
80004f24:	30 0a       	mov	r10,0
80004f26:	2f 8b       	sub	r11,-8
80004f28:	fe f8 03 34 	ld.w	r8,pc[820]
80004f2c:	70 0c       	ld.w	r12,r8[0x0]
80004f2e:	f0 1f 00 cd 	mcall	80005260 <can_out_callback_channel1+0x380>
		/* Empty message field */
		mob_rx_speed_sens_fl.can_msg->data.u64 = 0x0LL;
80004f32:	6a 18       	ld.w	r8,r5[0x4]
80004f34:	30 0a       	mov	r10,0
80004f36:	30 0b       	mov	r11,0
80004f38:	f0 eb 00 08 	st.d	r8[8],r10
		
		/* Prepare message reception */
		can_rx(CAN_BUS_1,
80004f3c:	6a 19       	ld.w	r9,r5[0x4]
80004f3e:	eb 3a 00 09 	ld.ub	r10,r5[9]
80004f42:	0b 8b       	ld.ub	r11,r5[0x0]
80004f44:	30 1c       	mov	r12,1
80004f46:	f0 1f 00 c8 	mcall	80005264 <can_out_callback_channel1+0x384>
80004f4a:	e0 8f 01 7f 	bral	80005248 <can_out_callback_channel1+0x368>
		mob_rx_speed_sens_fl.handle,
		mob_rx_speed_sens_fl.req_type,
		mob_rx_speed_sens_fl.can_msg);
		
	} else if (handle == mob_rx_speed_sens_fr.handle) {
80004f4e:	fe f8 03 1a 	ld.w	r8,pc[794]
80004f52:	11 87       	ld.ub	r7,r8[0x0]
80004f54:	f8 07 18 00 	cp.b	r7,r12
80004f58:	c2 f1       	brne	80004fb6 <can_out_callback_channel1+0xd6>
		mob_rx_speed_sens_fr.can_msg->data.u64	= can_get_mob_data(CAN_BUS_1, handle).u64;
80004f5a:	fe f5 03 0e 	ld.w	r5,pc[782]
80004f5e:	6a 16       	ld.w	r6,r5[0x4]
80004f60:	0e 9b       	mov	r11,r7
80004f62:	30 1c       	mov	r12,1
80004f64:	f0 1f 00 bb 	mcall	80005250 <can_out_callback_channel1+0x370>
80004f68:	ec eb 00 08 	st.d	r6[8],r10
		mob_rx_speed_sens_fr.can_msg->id		= can_get_mob_id(CAN_BUS_1, handle);
80004f6c:	6a 16       	ld.w	r6,r5[0x4]
80004f6e:	0e 9b       	mov	r11,r7
80004f70:	30 1c       	mov	r12,1
80004f72:	f0 1f 00 b9 	mcall	80005254 <can_out_callback_channel1+0x374>
80004f76:	8d 0c       	st.w	r6[0x0],r12
		mob_rx_speed_sens_fr.dlc				= can_get_mob_dlc(CAN_BUS_1, handle);
80004f78:	0e 9b       	mov	r11,r7
80004f7a:	30 1c       	mov	r12,1
80004f7c:	f0 1f 00 b7 	mcall	80005258 <can_out_callback_channel1+0x378>
80004f80:	eb 6c 00 08 	st.b	r5[8],r12
		mob_rx_speed_sens_fr.status				= event;
80004f84:	eb 64 00 0a 	st.b	r5[10],r4
		
		xQueueOverwriteFromISR(queue_wheel_fr, &mob_rx_speed_sens_fr.can_msg->data.u16[0], NULL);
80004f88:	6a 1b       	ld.w	r11,r5[0x4]
80004f8a:	30 29       	mov	r9,2
80004f8c:	30 0a       	mov	r10,0
80004f8e:	2f 8b       	sub	r11,-8
80004f90:	fe f8 02 dc 	ld.w	r8,pc[732]
80004f94:	70 0c       	ld.w	r12,r8[0x0]
80004f96:	f0 1f 00 b3 	mcall	80005260 <can_out_callback_channel1+0x380>
		/* Empty message field */
		mob_rx_speed_sens_fr.can_msg->data.u64 = 0x0LL;
80004f9a:	6a 18       	ld.w	r8,r5[0x4]
80004f9c:	30 0a       	mov	r10,0
80004f9e:	30 0b       	mov	r11,0
80004fa0:	f0 eb 00 08 	st.d	r8[8],r10
		
		/* Prepare message reception */
		can_rx(CAN_BUS_1,
80004fa4:	6a 19       	ld.w	r9,r5[0x4]
80004fa6:	eb 3a 00 09 	ld.ub	r10,r5[9]
80004faa:	0b 8b       	ld.ub	r11,r5[0x0]
80004fac:	30 1c       	mov	r12,1
80004fae:	f0 1f 00 ae 	mcall	80005264 <can_out_callback_channel1+0x384>
80004fb2:	e0 8f 01 4b 	bral	80005248 <can_out_callback_channel1+0x368>
		mob_rx_speed_sens_fr.handle,
		mob_rx_speed_sens_fr.req_type,
		mob_rx_speed_sens_fr.can_msg);
	} else if (handle == mob_rx_speed_sens_rl.handle) {
80004fb6:	fe f8 02 ba 	ld.w	r8,pc[698]
80004fba:	11 87       	ld.ub	r7,r8[0x0]
80004fbc:	f8 07 18 00 	cp.b	r7,r12
80004fc0:	c2 e1       	brne	8000501c <can_out_callback_channel1+0x13c>
		mob_rx_speed_sens_rl.can_msg->data.u64	= can_get_mob_data(CAN_BUS_1, handle).u64;
80004fc2:	fe f5 02 ae 	ld.w	r5,pc[686]
80004fc6:	6a 16       	ld.w	r6,r5[0x4]
80004fc8:	0e 9b       	mov	r11,r7
80004fca:	30 1c       	mov	r12,1
80004fcc:	f0 1f 00 a1 	mcall	80005250 <can_out_callback_channel1+0x370>
80004fd0:	ec eb 00 08 	st.d	r6[8],r10
		mob_rx_speed_sens_rl.can_msg->id			= can_get_mob_id(CAN_BUS_1, handle);
80004fd4:	6a 16       	ld.w	r6,r5[0x4]
80004fd6:	0e 9b       	mov	r11,r7
80004fd8:	30 1c       	mov	r12,1
80004fda:	f0 1f 00 9f 	mcall	80005254 <can_out_callback_channel1+0x374>
80004fde:	8d 0c       	st.w	r6[0x0],r12
		mob_rx_speed_sens_rl.dlc					= can_get_mob_dlc(CAN_BUS_1, handle);
80004fe0:	0e 9b       	mov	r11,r7
80004fe2:	30 1c       	mov	r12,1
80004fe4:	f0 1f 00 9d 	mcall	80005258 <can_out_callback_channel1+0x378>
80004fe8:	eb 6c 00 08 	st.b	r5[8],r12
		mob_rx_speed_sens_rl.status				= event;
80004fec:	eb 64 00 0a 	st.b	r5[10],r4

		xQueueOverwriteFromISR(queue_wheel_rl, &mob_rx_speed_sens_rl.can_msg->data.u16[0], NULL);
80004ff0:	6a 1b       	ld.w	r11,r5[0x4]
80004ff2:	30 29       	mov	r9,2
80004ff4:	30 0a       	mov	r10,0
80004ff6:	2f 8b       	sub	r11,-8
80004ff8:	fe f8 02 7c 	ld.w	r8,pc[636]
80004ffc:	70 0c       	ld.w	r12,r8[0x0]
80004ffe:	f0 1f 00 99 	mcall	80005260 <can_out_callback_channel1+0x380>
	
		/* Empty message field */
		mob_rx_speed_sens_rl.can_msg->data.u64 = 0x0LL;
80005002:	6a 18       	ld.w	r8,r5[0x4]
80005004:	30 0a       	mov	r10,0
80005006:	30 0b       	mov	r11,0
80005008:	f0 eb 00 08 	st.d	r8[8],r10
		
		/* Prepare message reception */
		can_rx(CAN_BUS_1, 
8000500c:	6a 19       	ld.w	r9,r5[0x4]
8000500e:	eb 3a 00 09 	ld.ub	r10,r5[9]
80005012:	0b 8b       	ld.ub	r11,r5[0x0]
80005014:	30 1c       	mov	r12,1
80005016:	f0 1f 00 94 	mcall	80005264 <can_out_callback_channel1+0x384>
8000501a:	c1 79       	rjmp	80005248 <can_out_callback_channel1+0x368>
		mob_rx_speed_sens_rl.handle,
		mob_rx_speed_sens_rl.req_type,
		mob_rx_speed_sens_rl.can_msg);
		
	} else if (handle == mob_rx_speed_sens_rr.handle) {
8000501c:	fe f8 02 5c 	ld.w	r8,pc[604]
80005020:	11 87       	ld.ub	r7,r8[0x0]
80005022:	f8 07 18 00 	cp.b	r7,r12
80005026:	c2 e1       	brne	80005082 <can_out_callback_channel1+0x1a2>
		mob_rx_speed_sens_rr.can_msg->data.u64	= can_get_mob_data(CAN_BUS_1, handle).u64;
80005028:	fe f5 02 50 	ld.w	r5,pc[592]
8000502c:	6a 16       	ld.w	r6,r5[0x4]
8000502e:	0e 9b       	mov	r11,r7
80005030:	30 1c       	mov	r12,1
80005032:	f0 1f 00 88 	mcall	80005250 <can_out_callback_channel1+0x370>
80005036:	ec eb 00 08 	st.d	r6[8],r10
		mob_rx_speed_sens_rr.can_msg->id		= can_get_mob_id(CAN_BUS_1, handle);
8000503a:	6a 16       	ld.w	r6,r5[0x4]
8000503c:	0e 9b       	mov	r11,r7
8000503e:	30 1c       	mov	r12,1
80005040:	f0 1f 00 85 	mcall	80005254 <can_out_callback_channel1+0x374>
80005044:	8d 0c       	st.w	r6[0x0],r12
		mob_rx_speed_sens_rr.dlc				= can_get_mob_dlc(CAN_BUS_1, handle);
80005046:	0e 9b       	mov	r11,r7
80005048:	30 1c       	mov	r12,1
8000504a:	f0 1f 00 84 	mcall	80005258 <can_out_callback_channel1+0x378>
8000504e:	eb 6c 00 08 	st.b	r5[8],r12
		mob_rx_speed_sens_rr.status				= event;
80005052:	eb 64 00 0a 	st.b	r5[10],r4

		xQueueOverwriteFromISR(queue_wheel_rr, &mob_rx_speed_sens_rr.can_msg->data.u16[0], NULL);
80005056:	6a 1b       	ld.w	r11,r5[0x4]
80005058:	30 29       	mov	r9,2
8000505a:	30 0a       	mov	r10,0
8000505c:	2f 8b       	sub	r11,-8
8000505e:	fe f8 02 1e 	ld.w	r8,pc[542]
80005062:	70 0c       	ld.w	r12,r8[0x0]
80005064:	f0 1f 00 7f 	mcall	80005260 <can_out_callback_channel1+0x380>
		
		/* Empty message field */
		mob_rx_speed_sens_rr.can_msg->data.u64 = 0x0LL;
80005068:	6a 18       	ld.w	r8,r5[0x4]
8000506a:	30 0a       	mov	r10,0
8000506c:	30 0b       	mov	r11,0
8000506e:	f0 eb 00 08 	st.d	r8[8],r10
		
		/* Prepare message reception */
		can_rx(CAN_BUS_1,
80005072:	6a 19       	ld.w	r9,r5[0x4]
80005074:	eb 3a 00 09 	ld.ub	r10,r5[9]
80005078:	0b 8b       	ld.ub	r11,r5[0x0]
8000507a:	30 1c       	mov	r12,1
8000507c:	f0 1f 00 7a 	mcall	80005264 <can_out_callback_channel1+0x384>
80005080:	ce 48       	rjmp	80005248 <can_out_callback_channel1+0x368>
		mob_rx_speed_sens_rr.handle,
		mob_rx_speed_sens_rr.req_type,
		mob_rx_speed_sens_rr.can_msg);
	
	}	else if (handle == mob_rx_trq_sens1.handle) {
80005082:	fe f8 01 fe 	ld.w	r8,pc[510]
80005086:	11 87       	ld.ub	r7,r8[0x0]
80005088:	f8 07 18 00 	cp.b	r7,r12
8000508c:	c3 51       	brne	800050f6 <can_out_callback_channel1+0x216>
		mob_rx_trq_sens1.can_msg->data.u64	= can_get_mob_data(CAN_BUS_1, handle).u64;
8000508e:	4f d5       	lddpc	r5,80005280 <can_out_callback_channel1+0x3a0>
80005090:	6a 16       	ld.w	r6,r5[0x4]
80005092:	0e 9b       	mov	r11,r7
80005094:	30 1c       	mov	r12,1
80005096:	f0 1f 00 6f 	mcall	80005250 <can_out_callback_channel1+0x370>
8000509a:	ec eb 00 08 	st.d	r6[8],r10
		mob_rx_trq_sens1.can_msg->id			= can_get_mob_id(CAN_BUS_1, handle);
8000509e:	6a 16       	ld.w	r6,r5[0x4]
800050a0:	0e 9b       	mov	r11,r7
800050a2:	30 1c       	mov	r12,1
800050a4:	f0 1f 00 6c 	mcall	80005254 <can_out_callback_channel1+0x374>
800050a8:	8d 0c       	st.w	r6[0x0],r12
		mob_rx_trq_sens1.dlc					= can_get_mob_dlc(CAN_BUS_1, handle);
800050aa:	0e 9b       	mov	r11,r7
800050ac:	30 1c       	mov	r12,1
800050ae:	f0 1f 00 6b 	mcall	80005258 <can_out_callback_channel1+0x378>
800050b2:	eb 6c 00 08 	st.b	r5[8],r12
		mob_rx_trq_sens1.status					= event;
800050b6:	eb 64 00 0a 	st.b	r5[10],r4
		
		xQueueOverwriteFromISR(queue_trq_sens1, &mob_rx_trq_sens1.can_msg->data.s16[0], NULL);
800050ba:	6a 1b       	ld.w	r11,r5[0x4]
800050bc:	30 29       	mov	r9,2
800050be:	30 0a       	mov	r10,0
800050c0:	2f 8b       	sub	r11,-8
800050c2:	4f 18       	lddpc	r8,80005284 <can_out_callback_channel1+0x3a4>
800050c4:	70 0c       	ld.w	r12,r8[0x0]
800050c6:	f0 1f 00 67 	mcall	80005260 <can_out_callback_channel1+0x380>
		xQueueOverwriteFromISR(queue_trq_sens1_err, &mob_rx_trq_sens1.can_msg->data.u8[2], NULL);
800050ca:	6a 1b       	ld.w	r11,r5[0x4]
800050cc:	30 29       	mov	r9,2
800050ce:	30 0a       	mov	r10,0
800050d0:	2f 6b       	sub	r11,-10
800050d2:	4e e8       	lddpc	r8,80005288 <can_out_callback_channel1+0x3a8>
800050d4:	70 0c       	ld.w	r12,r8[0x0]
800050d6:	f0 1f 00 63 	mcall	80005260 <can_out_callback_channel1+0x380>
		asm("nop");
800050da:	d7 03       	nop
		/* Empty message field */
		mob_rx_trq_sens1.can_msg->data.u64 = 0x0LL;
800050dc:	6a 18       	ld.w	r8,r5[0x4]
800050de:	30 0a       	mov	r10,0
800050e0:	30 0b       	mov	r11,0
800050e2:	f0 eb 00 08 	st.d	r8[8],r10
		
		/* Prepare message reception */
		can_rx(CAN_BUS_1, 
800050e6:	6a 19       	ld.w	r9,r5[0x4]
800050e8:	eb 3a 00 09 	ld.ub	r10,r5[9]
800050ec:	0b 8b       	ld.ub	r11,r5[0x0]
800050ee:	30 1c       	mov	r12,1
800050f0:	f0 1f 00 5d 	mcall	80005264 <can_out_callback_channel1+0x384>
800050f4:	ca a8       	rjmp	80005248 <can_out_callback_channel1+0x368>
		mob_rx_trq_sens1.handle,
		mob_rx_trq_sens1.req_type,
		mob_rx_trq_sens1.can_msg);
	
	} else if (handle == mob_rx_bms_precharge.handle) {
800050f6:	4e 68       	lddpc	r8,8000528c <can_out_callback_channel1+0x3ac>
800050f8:	11 87       	ld.ub	r7,r8[0x0]
800050fa:	f8 07 18 00 	cp.b	r7,r12
800050fe:	c3 31       	brne	80005164 <can_out_callback_channel1+0x284>
		mob_rx_bms_precharge.can_msg->data.u64	= can_get_mob_data(CAN_BUS_1, handle).u64;
80005100:	4e 35       	lddpc	r5,8000528c <can_out_callback_channel1+0x3ac>
80005102:	6a 16       	ld.w	r6,r5[0x4]
80005104:	0e 9b       	mov	r11,r7
80005106:	30 1c       	mov	r12,1
80005108:	f0 1f 00 52 	mcall	80005250 <can_out_callback_channel1+0x370>
8000510c:	ec eb 00 08 	st.d	r6[8],r10
		mob_rx_bms_precharge.can_msg->id		= can_get_mob_id(CAN_BUS_1, handle);
80005110:	6a 16       	ld.w	r6,r5[0x4]
80005112:	0e 9b       	mov	r11,r7
80005114:	30 1c       	mov	r12,1
80005116:	f0 1f 00 50 	mcall	80005254 <can_out_callback_channel1+0x374>
8000511a:	8d 0c       	st.w	r6[0x0],r12
		mob_rx_bms_precharge.dlc				= can_get_mob_dlc(CAN_BUS_1, handle);
8000511c:	0e 9b       	mov	r11,r7
8000511e:	30 1c       	mov	r12,1
80005120:	f0 1f 00 4e 	mcall	80005258 <can_out_callback_channel1+0x378>
80005124:	eb 6c 00 08 	st.b	r5[8],r12
		mob_rx_bms_precharge.status				= event;
80005128:	eb 64 00 0a 	st.b	r5[10],r4
		
		bms_can_msg_t bms_can_msg;
		bms_can_msg.data.u64 = mob_rx_bms_precharge.can_msg->data.u64;
8000512c:	6a 18       	ld.w	r8,r5[0x4]
8000512e:	f0 ea 00 08 	ld.d	r10,r8[8]
80005132:	fa eb 00 0c 	st.d	sp[12],r10
		bms_can_msg.id = mob_rx_bms_precharge.can_msg->id;
80005136:	70 08       	ld.w	r8,r8[0x0]
80005138:	50 58       	stdsp	sp[0x14],r8
		xQueueSendToBackFromISR(queue_bms_rx, &bms_can_msg, NULL);
8000513a:	30 09       	mov	r9,0
8000513c:	12 9a       	mov	r10,r9
8000513e:	fa cb ff f4 	sub	r11,sp,-12
80005142:	4d 48       	lddpc	r8,80005290 <can_out_callback_channel1+0x3b0>
80005144:	70 0c       	ld.w	r12,r8[0x0]
80005146:	f0 1f 00 47 	mcall	80005260 <can_out_callback_channel1+0x380>
		/* Empty message field */
		mob_rx_bms_precharge.can_msg->data.u64 = 0x0LL;
8000514a:	6a 18       	ld.w	r8,r5[0x4]
8000514c:	30 0a       	mov	r10,0
8000514e:	30 0b       	mov	r11,0
80005150:	f0 eb 00 08 	st.d	r8[8],r10
		/* Prepare message reception */
		can_rx(CAN_BUS_1,
80005154:	6a 19       	ld.w	r9,r5[0x4]
80005156:	eb 3a 00 09 	ld.ub	r10,r5[9]
8000515a:	0b 8b       	ld.ub	r11,r5[0x0]
8000515c:	30 1c       	mov	r12,1
8000515e:	f0 1f 00 42 	mcall	80005264 <can_out_callback_channel1+0x384>
80005162:	c7 38       	rjmp	80005248 <can_out_callback_channel1+0x368>
		mob_rx_bms_precharge.handle,
		mob_rx_bms_precharge.req_type,
		mob_rx_bms_precharge.can_msg);
		
	} else if (handle == mob_rx_bms_battvolt.handle) {
80005164:	4c c8       	lddpc	r8,80005294 <can_out_callback_channel1+0x3b4>
80005166:	11 87       	ld.ub	r7,r8[0x0]
80005168:	f8 07 18 00 	cp.b	r7,r12
8000516c:	c3 21       	brne	800051d0 <can_out_callback_channel1+0x2f0>
		mob_rx_bms_battvolt.can_msg->data.u64	= can_get_mob_data(CAN_BUS_1, handle).u64;
8000516e:	4c a5       	lddpc	r5,80005294 <can_out_callback_channel1+0x3b4>
80005170:	6a 16       	ld.w	r6,r5[0x4]
80005172:	0e 9b       	mov	r11,r7
80005174:	30 1c       	mov	r12,1
80005176:	f0 1f 00 37 	mcall	80005250 <can_out_callback_channel1+0x370>
8000517a:	ec eb 00 08 	st.d	r6[8],r10
		mob_rx_bms_battvolt.can_msg->id			= can_get_mob_id(CAN_BUS_1, handle);
8000517e:	6a 16       	ld.w	r6,r5[0x4]
80005180:	0e 9b       	mov	r11,r7
80005182:	30 1c       	mov	r12,1
80005184:	f0 1f 00 34 	mcall	80005254 <can_out_callback_channel1+0x374>
80005188:	8d 0c       	st.w	r6[0x0],r12
		mob_rx_bms_battvolt.dlc					= can_get_mob_dlc(CAN_BUS_1, handle);
8000518a:	0e 9b       	mov	r11,r7
8000518c:	30 1c       	mov	r12,1
8000518e:	f0 1f 00 33 	mcall	80005258 <can_out_callback_channel1+0x378>
80005192:	eb 6c 00 08 	st.b	r5[8],r12
		mob_rx_bms_battvolt.status				= event;
80005196:	eb 64 00 0a 	st.b	r5[10],r4
		
		bms_can_msg_t bms_can_msg;
		bms_can_msg.data.u64 = mob_rx_bms_battvolt.can_msg->data.u64;
8000519a:	6a 18       	ld.w	r8,r5[0x4]
8000519c:	f0 ea 00 08 	ld.d	r10,r8[8]
800051a0:	fa eb 00 00 	st.d	sp[0],r10
		bms_can_msg.id = mob_rx_bms_battvolt.can_msg->id;
800051a4:	70 08       	ld.w	r8,r8[0x0]
800051a6:	50 28       	stdsp	sp[0x8],r8
		
		xQueueSendToBackFromISR(queue_bms_rx, &bms_can_msg, NULL);
800051a8:	30 09       	mov	r9,0
800051aa:	12 9a       	mov	r10,r9
800051ac:	1a 9b       	mov	r11,sp
800051ae:	4b 98       	lddpc	r8,80005290 <can_out_callback_channel1+0x3b0>
800051b0:	70 0c       	ld.w	r12,r8[0x0]
800051b2:	f0 1f 00 2c 	mcall	80005260 <can_out_callback_channel1+0x380>
		/* Empty message field */
		mob_rx_bms_battvolt.can_msg->data.u64 = 0x0LL;
800051b6:	6a 18       	ld.w	r8,r5[0x4]
800051b8:	30 0a       	mov	r10,0
800051ba:	30 0b       	mov	r11,0
800051bc:	f0 eb 00 08 	st.d	r8[8],r10
		/* Prepare message reception */
		can_rx(CAN_BUS_1,
800051c0:	6a 19       	ld.w	r9,r5[0x4]
800051c2:	eb 3a 00 09 	ld.ub	r10,r5[9]
800051c6:	0b 8b       	ld.ub	r11,r5[0x0]
800051c8:	30 1c       	mov	r12,1
800051ca:	f0 1f 00 27 	mcall	80005264 <can_out_callback_channel1+0x384>
800051ce:	c3 d8       	rjmp	80005248 <can_out_callback_channel1+0x368>
		mob_rx_bms_battvolt.handle,
		mob_rx_bms_battvolt.req_type,
		mob_rx_bms_battvolt.can_msg);	
	} else if (handle == mob_brk.handle) {
800051d0:	4b 28       	lddpc	r8,80005298 <can_out_callback_channel1+0x3b8>
800051d2:	11 87       	ld.ub	r7,r8[0x0]
800051d4:	f8 07 18 00 	cp.b	r7,r12
800051d8:	c3 81       	brne	80005248 <can_out_callback_channel1+0x368>
		mob_brk.can_msg->data.u64	= can_get_mob_data(CAN_BUS_1, handle).u64;
800051da:	4b 05       	lddpc	r5,80005298 <can_out_callback_channel1+0x3b8>
800051dc:	6a 16       	ld.w	r6,r5[0x4]
800051de:	0e 9b       	mov	r11,r7
800051e0:	30 1c       	mov	r12,1
800051e2:	f0 1f 00 1c 	mcall	80005250 <can_out_callback_channel1+0x370>
800051e6:	ec eb 00 08 	st.d	r6[8],r10
		mob_brk.can_msg->id			= can_get_mob_id(CAN_BUS_1, handle);
800051ea:	6a 16       	ld.w	r6,r5[0x4]
800051ec:	0e 9b       	mov	r11,r7
800051ee:	30 1c       	mov	r12,1
800051f0:	f0 1f 00 19 	mcall	80005254 <can_out_callback_channel1+0x374>
800051f4:	8d 0c       	st.w	r6[0x0],r12
		mob_brk.dlc					= can_get_mob_dlc(CAN_BUS_1, handle);
800051f6:	0e 9b       	mov	r11,r7
800051f8:	30 1c       	mov	r12,1
800051fa:	f0 1f 00 18 	mcall	80005258 <can_out_callback_channel1+0x378>
800051fe:	eb 6c 00 08 	st.b	r5[8],r12
		mob_brk.status				= event;
80005202:	eb 64 00 0a 	st.b	r5[10],r4
		
		if (mob_brk.can_msg->id == (CANR_FCN_DATA_ID | CANR_GRP_SENS_BRK_ID | CANR_MODULE_ID0_ID)) {
80005206:	6a 1b       	ld.w	r11,r5[0x4]
80005208:	76 08       	ld.w	r8,r11[0x0]
8000520a:	e0 48 06 18 	cp.w	r8,1560
8000520e:	c0 91       	brne	80005220 <can_out_callback_channel1+0x340>
			xQueueSendToBackFromISR( queue_brake_front, &mob_brk.can_msg->data.u16[0], NULL );
80005210:	30 09       	mov	r9,0
80005212:	12 9a       	mov	r10,r9
80005214:	2f 8b       	sub	r11,-8
80005216:	4a 28       	lddpc	r8,8000529c <can_out_callback_channel1+0x3bc>
80005218:	70 0c       	ld.w	r12,r8[0x0]
8000521a:	f0 1f 00 12 	mcall	80005260 <can_out_callback_channel1+0x380>
8000521e:	c0 88       	rjmp	8000522e <can_out_callback_channel1+0x34e>
		} else {
			xQueueSendToBackFromISR( queue_brake_rear, &mob_brk.can_msg->data.u16[0], NULL );
80005220:	30 09       	mov	r9,0
80005222:	12 9a       	mov	r10,r9
80005224:	2f 8b       	sub	r11,-8
80005226:	49 f8       	lddpc	r8,800052a0 <can_out_callback_channel1+0x3c0>
80005228:	70 0c       	ld.w	r12,r8[0x0]
8000522a:	f0 1f 00 0e 	mcall	80005260 <can_out_callback_channel1+0x380>
		}
		/* Empty message field */
		mob_brk.can_msg->data.u64 = 0x0LL;
8000522e:	49 b8       	lddpc	r8,80005298 <can_out_callback_channel1+0x3b8>
80005230:	70 19       	ld.w	r9,r8[0x4]
80005232:	30 0a       	mov	r10,0
80005234:	30 0b       	mov	r11,0
80005236:	f2 eb 00 08 	st.d	r9[8],r10
		/* Prepare message reception */
		can_rx(CAN_BUS_1,
8000523a:	70 19       	ld.w	r9,r8[0x4]
8000523c:	f1 3a 00 09 	ld.ub	r10,r8[9]
80005240:	11 8b       	ld.ub	r11,r8[0x0]
80005242:	30 1c       	mov	r12,1
80005244:	f0 1f 00 08 	mcall	80005264 <can_out_callback_channel1+0x384>
		mob_brk.handle,
		mob_brk.req_type,
		mob_brk.can_msg);
	}
}
80005248:	2f ad       	sub	sp,-24
8000524a:	d8 22       	popm	r4-r7,pc
8000524c:	00 00       	add	r0,r0
8000524e:	00 20       	rsub	r0,r0
80005250:	80 00       	ld.sh	r0,r0[0x0]
80005252:	4c 5c       	lddpc	r12,80005364 <can_out_callback_channel0+0xc0>
80005254:	80 00       	ld.sh	r0,r0[0x0]
80005256:	4c 8c       	lddpc	r12,80005374 <can_out_callback_channel0+0xd0>
80005258:	80 00       	ld.sh	r0,r0[0x0]
8000525a:	4c 74       	lddpc	r4,80005374 <can_out_callback_channel0+0xd0>
8000525c:	00 00       	add	r0,r0
8000525e:	cf 70       	breq	8000524c <can_out_callback_channel1+0x36c>
80005260:	80 00       	ld.sh	r0,r0[0x0]
80005262:	2c 6c       	sub	r12,-58
80005264:	80 00       	ld.sh	r0,r0[0x0]
80005266:	4b 52       	lddpc	r2,80005338 <can_out_callback_channel0+0x94>
80005268:	00 00       	add	r0,r0
8000526a:	01 a0       	ld.ub	r0,r0[0x2]
8000526c:	00 00       	add	r0,r0
8000526e:	cf 68       	rjmp	8000545a <can_out_callback_channel0+0x1b6>
80005270:	00 00       	add	r0,r0
80005272:	00 14       	sub	r4,r0
80005274:	00 00       	add	r0,r0
80005276:	cf 7c       	rcall	80005464 <can_out_callback_channel0+0x1c0>
80005278:	00 00       	add	r0,r0
8000527a:	00 38       	cp.w	r8,r0
8000527c:	00 00       	add	r0,r0
8000527e:	cf 64       	brge	8000526a <can_out_callback_channel1+0x38a>
80005280:	00 00       	add	r0,r0
80005282:	01 b8       	ld.ub	r8,r0[0x3]
80005284:	00 00       	add	r0,r0
80005286:	cf 80       	breq	80005276 <can_out_callback_channel1+0x396>
80005288:	00 00       	add	r0,r0
8000528a:	cf 6c       	rcall	80005476 <can_out_callback_channel0+0x1d2>
8000528c:	00 00       	add	r0,r0
8000528e:	00 ac       	st.w	r0++,r12
80005290:	00 00       	add	r0,r0
80005292:	cf 4c       	rcall	8000547a <can_out_callback_channel0+0x1d6>
80005294:	00 00       	add	r0,r0
80005296:	01 34       	ld.ub	r4,r0++
80005298:	00 00       	add	r0,r0
8000529a:	01 58       	ld.sh	r8,--r0
8000529c:	00 00       	add	r0,r0
8000529e:	cf 88       	rjmp	8000548e <can_out_callback_channel0+0x1ea>
800052a0:	00 00       	add	r0,r0
800052a2:	cf 60       	breq	8000528e <can_out_callback_channel1+0x3ae>

800052a4 <can_out_callback_channel0>:
		, mob_rx_bspd.can_msg
	);
	asm("nop");
}

void can_out_callback_channel0(U8 handle, U8 event){
800052a4:	d4 21       	pushm	r4-r7,lr
800052a6:	20 6d       	sub	sp,24
800052a8:	16 94       	mov	r4,r11
	if (handle == mob_rx_dash_pri.handle) {
800052aa:	4e d8       	lddpc	r8,8000545c <can_out_callback_channel0+0x1b8>
800052ac:	11 87       	ld.ub	r7,r8[0x0]
800052ae:	f8 07 18 00 	cp.b	r7,r12
800052b2:	c3 41       	brne	8000531a <can_out_callback_channel0+0x76>
		mob_rx_dash_pri.can_msg->data.u64	= can_get_mob_data(CAN_BUS_0, handle).u64;
800052b4:	4e a5       	lddpc	r5,8000545c <can_out_callback_channel0+0x1b8>
800052b6:	6a 16       	ld.w	r6,r5[0x4]
800052b8:	0e 9b       	mov	r11,r7
800052ba:	30 0c       	mov	r12,0
800052bc:	f0 1f 00 69 	mcall	80005460 <can_out_callback_channel0+0x1bc>
800052c0:	ec eb 00 08 	st.d	r6[8],r10
		mob_rx_dash_pri.can_msg->id			= can_get_mob_id(CAN_BUS_0, handle);
800052c4:	6a 16       	ld.w	r6,r5[0x4]
800052c6:	0e 9b       	mov	r11,r7
800052c8:	30 0c       	mov	r12,0
800052ca:	f0 1f 00 67 	mcall	80005464 <can_out_callback_channel0+0x1c0>
800052ce:	8d 0c       	st.w	r6[0x0],r12
		mob_rx_dash_pri.dlc					= can_get_mob_dlc(CAN_BUS_0, handle);
800052d0:	0e 9b       	mov	r11,r7
800052d2:	30 0c       	mov	r12,0
800052d4:	f0 1f 00 65 	mcall	80005468 <can_out_callback_channel0+0x1c4>
800052d8:	eb 6c 00 08 	st.b	r5[8],r12
		mob_rx_dash_pri.status				= event;
800052dc:	eb 64 00 0a 	st.b	r5[10],r4
		
		dash_can_msg_t dash_can_msg;
		
		dash_can_msg.data.u64 = mob_rx_dash_pri.can_msg->data.u64;
800052e0:	6a 18       	ld.w	r8,r5[0x4]
800052e2:	f0 ea 00 08 	ld.d	r10,r8[8]
800052e6:	fa eb 00 0c 	st.d	sp[12],r10
		dash_can_msg.id = mob_rx_dash_pri.can_msg->id;
800052ea:	70 08       	ld.w	r8,r8[0x0]
800052ec:	fb 58 00 14 	st.h	sp[20],r8
		xQueueSendToBackFromISR(queue_dash_msg, &dash_can_msg, NULL);
800052f0:	30 09       	mov	r9,0
800052f2:	12 9a       	mov	r10,r9
800052f4:	fa cb ff f4 	sub	r11,sp,-12
800052f8:	4d d8       	lddpc	r8,8000546c <can_out_callback_channel0+0x1c8>
800052fa:	70 0c       	ld.w	r12,r8[0x0]
800052fc:	f0 1f 00 5d 	mcall	80005470 <can_out_callback_channel0+0x1cc>
		/* Empty message field */
		mob_rx_dash_pri.can_msg->data.u64 = 0x0LL;
80005300:	6a 18       	ld.w	r8,r5[0x4]
80005302:	30 0a       	mov	r10,0
80005304:	30 0b       	mov	r11,0
80005306:	f0 eb 00 08 	st.d	r8[8],r10
		
		/* Prepare message reception */
		can_rx(CAN_BUS_0,
8000530a:	6a 19       	ld.w	r9,r5[0x4]
8000530c:	eb 3a 00 09 	ld.ub	r10,r5[9]
80005310:	0b 8b       	ld.ub	r11,r5[0x0]
80005312:	30 0c       	mov	r12,0
80005314:	f0 1f 00 58 	mcall	80005474 <can_out_callback_channel0+0x1d0>
80005318:	c9 f8       	rjmp	80005456 <can_out_callback_channel0+0x1b2>
		mob_rx_dash_pri.handle,
		mob_rx_dash_pri.req_type,
		mob_rx_dash_pri.can_msg);
		
	} else if (handle == mob_rx_dash_data.handle) {
8000531a:	4d 88       	lddpc	r8,80005478 <can_out_callback_channel0+0x1d4>
8000531c:	11 87       	ld.ub	r7,r8[0x0]
8000531e:	f8 07 18 00 	cp.b	r7,r12
80005322:	c3 21       	brne	80005386 <can_out_callback_channel0+0xe2>
		mob_rx_dash_data.can_msg->data.u64	= can_get_mob_data(CAN_BUS_0, handle).u64;
80005324:	4d 55       	lddpc	r5,80005478 <can_out_callback_channel0+0x1d4>
80005326:	6a 16       	ld.w	r6,r5[0x4]
80005328:	0e 9b       	mov	r11,r7
8000532a:	30 0c       	mov	r12,0
8000532c:	f0 1f 00 4d 	mcall	80005460 <can_out_callback_channel0+0x1bc>
80005330:	ec eb 00 08 	st.d	r6[8],r10
		mob_rx_dash_data.can_msg->id			= can_get_mob_id(CAN_BUS_0, handle);
80005334:	6a 16       	ld.w	r6,r5[0x4]
80005336:	0e 9b       	mov	r11,r7
80005338:	30 0c       	mov	r12,0
8000533a:	f0 1f 00 4b 	mcall	80005464 <can_out_callback_channel0+0x1c0>
8000533e:	8d 0c       	st.w	r6[0x0],r12
		mob_rx_dash_data.dlc					= can_get_mob_dlc(CAN_BUS_0, handle);
80005340:	0e 9b       	mov	r11,r7
80005342:	30 0c       	mov	r12,0
80005344:	f0 1f 00 49 	mcall	80005468 <can_out_callback_channel0+0x1c4>
80005348:	eb 6c 00 08 	st.b	r5[8],r12
		mob_rx_dash_data.status				= event;
8000534c:	eb 64 00 0a 	st.b	r5[10],r4
		
		dash_can_msg_t dash_can_msg;
		
		dash_can_msg.data.u64 = mob_rx_dash_data.can_msg->data.u64;
80005350:	6a 18       	ld.w	r8,r5[0x4]
80005352:	f0 ea 00 08 	ld.d	r10,r8[8]
80005356:	fa eb 00 00 	st.d	sp[0],r10
		dash_can_msg.id = mob_rx_dash_data.can_msg->id;
8000535a:	70 08       	ld.w	r8,r8[0x0]
8000535c:	ba 48       	st.h	sp[0x8],r8
		xQueueSendToBackFromISR(queue_dash_msg, &dash_can_msg, NULL);
8000535e:	30 09       	mov	r9,0
80005360:	12 9a       	mov	r10,r9
80005362:	1a 9b       	mov	r11,sp
80005364:	4c 28       	lddpc	r8,8000546c <can_out_callback_channel0+0x1c8>
80005366:	70 0c       	ld.w	r12,r8[0x0]
80005368:	f0 1f 00 42 	mcall	80005470 <can_out_callback_channel0+0x1cc>
		/* Empty message field */
		mob_rx_dash_data.can_msg->data.u64 = 0x0LL;
8000536c:	6a 18       	ld.w	r8,r5[0x4]
8000536e:	30 0a       	mov	r10,0
80005370:	30 0b       	mov	r11,0
80005372:	f0 eb 00 08 	st.d	r8[8],r10
		
		/* Prepare message reception */
		can_rx(CAN_BUS_0, 
80005376:	6a 19       	ld.w	r9,r5[0x4]
80005378:	eb 3a 00 09 	ld.ub	r10,r5[9]
8000537c:	0b 8b       	ld.ub	r11,r5[0x0]
8000537e:	30 0c       	mov	r12,0
80005380:	f0 1f 00 3d 	mcall	80005474 <can_out_callback_channel0+0x1d0>
80005384:	c6 98       	rjmp	80005456 <can_out_callback_channel0+0x1b2>
		mob_rx_dash_data.handle,
		mob_rx_dash_data.req_type,
		mob_rx_dash_data.can_msg);
		
	} else if (handle == mob_rx_trq_sens0.handle) {
80005386:	4b e8       	lddpc	r8,8000547c <can_out_callback_channel0+0x1d8>
80005388:	11 87       	ld.ub	r7,r8[0x0]
8000538a:	f8 07 18 00 	cp.b	r7,r12
8000538e:	c3 51       	brne	800053f8 <can_out_callback_channel0+0x154>
		mob_rx_trq_sens0.can_msg->data.u64	= can_get_mob_data(CAN_BUS_0, handle).u64;
80005390:	4b b5       	lddpc	r5,8000547c <can_out_callback_channel0+0x1d8>
80005392:	6a 16       	ld.w	r6,r5[0x4]
80005394:	0e 9b       	mov	r11,r7
80005396:	30 0c       	mov	r12,0
80005398:	f0 1f 00 32 	mcall	80005460 <can_out_callback_channel0+0x1bc>
8000539c:	ec eb 00 08 	st.d	r6[8],r10
		mob_rx_trq_sens0.can_msg->id		= can_get_mob_id(CAN_BUS_0, handle);
800053a0:	6a 16       	ld.w	r6,r5[0x4]
800053a2:	0e 9b       	mov	r11,r7
800053a4:	30 0c       	mov	r12,0
800053a6:	f0 1f 00 30 	mcall	80005464 <can_out_callback_channel0+0x1c0>
800053aa:	8d 0c       	st.w	r6[0x0],r12
		mob_rx_trq_sens0.dlc				= can_get_mob_dlc(CAN_BUS_0, handle);
800053ac:	0e 9b       	mov	r11,r7
800053ae:	30 0c       	mov	r12,0
800053b0:	f0 1f 00 2e 	mcall	80005468 <can_out_callback_channel0+0x1c4>
800053b4:	eb 6c 00 08 	st.b	r5[8],r12
		mob_rx_trq_sens0.status				= event;
800053b8:	eb 64 00 0a 	st.b	r5[10],r4
	
		xQueueOverwriteFromISR(queue_trq_sens0, &mob_rx_trq_sens0.can_msg->data.s16[0], NULL);
800053bc:	6a 1b       	ld.w	r11,r5[0x4]
800053be:	30 29       	mov	r9,2
800053c0:	30 0a       	mov	r10,0
800053c2:	2f 8b       	sub	r11,-8
800053c4:	4a f8       	lddpc	r8,80005480 <can_out_callback_channel0+0x1dc>
800053c6:	70 0c       	ld.w	r12,r8[0x0]
800053c8:	f0 1f 00 2a 	mcall	80005470 <can_out_callback_channel0+0x1cc>
		xQueueOverwriteFromISR(queue_trq_sens0_err, &mob_rx_trq_sens0.can_msg->data.u8[2], NULL);
800053cc:	6a 1b       	ld.w	r11,r5[0x4]
800053ce:	30 29       	mov	r9,2
800053d0:	30 0a       	mov	r10,0
800053d2:	2f 6b       	sub	r11,-10
800053d4:	4a c8       	lddpc	r8,80005484 <can_out_callback_channel0+0x1e0>
800053d6:	70 0c       	ld.w	r12,r8[0x0]
800053d8:	f0 1f 00 26 	mcall	80005470 <can_out_callback_channel0+0x1cc>
		asm("nop");
800053dc:	d7 03       	nop
		/* Empty message field */
		mob_rx_trq_sens0.can_msg->data.u64 = 0x0LL;
800053de:	6a 18       	ld.w	r8,r5[0x4]
800053e0:	30 0a       	mov	r10,0
800053e2:	30 0b       	mov	r11,0
800053e4:	f0 eb 00 08 	st.d	r8[8],r10
		
		/* Prepare message reception */
		can_rx(CAN_BUS_0, 
800053e8:	6a 19       	ld.w	r9,r5[0x4]
800053ea:	eb 3a 00 09 	ld.ub	r10,r5[9]
800053ee:	0b 8b       	ld.ub	r11,r5[0x0]
800053f0:	30 0c       	mov	r12,0
800053f2:	f0 1f 00 21 	mcall	80005474 <can_out_callback_channel0+0x1d0>
800053f6:	c3 08       	rjmp	80005456 <can_out_callback_channel0+0x1b2>
		mob_rx_trq_sens0.handle,
		mob_rx_trq_sens0.req_type,
		mob_rx_trq_sens0.can_msg);
		
	}	else if (handle == mob_rx_bspd.handle) {
800053f8:	4a 48       	lddpc	r8,80005488 <can_out_callback_channel0+0x1e4>
800053fa:	11 87       	ld.ub	r7,r8[0x0]
800053fc:	f8 07 18 00 	cp.b	r7,r12
80005400:	c2 b1       	brne	80005456 <can_out_callback_channel0+0x1b2>
		mob_rx_bspd.can_msg->data.u64	= can_get_mob_data(CAN_BUS_0, handle).u64;
80005402:	4a 25       	lddpc	r5,80005488 <can_out_callback_channel0+0x1e4>
80005404:	6a 16       	ld.w	r6,r5[0x4]
80005406:	0e 9b       	mov	r11,r7
80005408:	30 0c       	mov	r12,0
8000540a:	f0 1f 00 16 	mcall	80005460 <can_out_callback_channel0+0x1bc>
8000540e:	ec eb 00 08 	st.d	r6[8],r10
		mob_rx_bspd.can_msg->id			= can_get_mob_id(CAN_BUS_0, handle);
80005412:	6a 16       	ld.w	r6,r5[0x4]
80005414:	0e 9b       	mov	r11,r7
80005416:	30 0c       	mov	r12,0
80005418:	f0 1f 00 13 	mcall	80005464 <can_out_callback_channel0+0x1c0>
8000541c:	8d 0c       	st.w	r6[0x0],r12
		mob_rx_bspd.dlc					= can_get_mob_dlc(CAN_BUS_0, handle);
8000541e:	0e 9b       	mov	r11,r7
80005420:	30 0c       	mov	r12,0
80005422:	f0 1f 00 12 	mcall	80005468 <can_out_callback_channel0+0x1c4>
80005426:	eb 6c 00 08 	st.b	r5[8],r12
		mob_rx_bspd.status				= event;
8000542a:	eb 64 00 0a 	st.b	r5[10],r4
		
		xQueueOverwriteFromISR( queue_bspd, &mob_rx_bspd.can_msg->data.u8[0], NULL );
8000542e:	6a 1b       	ld.w	r11,r5[0x4]
80005430:	30 29       	mov	r9,2
80005432:	30 0a       	mov	r10,0
80005434:	2f 8b       	sub	r11,-8
80005436:	49 68       	lddpc	r8,8000548c <can_out_callback_channel0+0x1e8>
80005438:	70 0c       	ld.w	r12,r8[0x0]
8000543a:	f0 1f 00 0e 	mcall	80005470 <can_out_callback_channel0+0x1cc>
		/* Empty message field */
		mob_rx_bspd.can_msg->data.u64 = 0x0LL;
8000543e:	6a 18       	ld.w	r8,r5[0x4]
80005440:	30 0a       	mov	r10,0
80005442:	30 0b       	mov	r11,0
80005444:	f0 eb 00 08 	st.d	r8[8],r10
		/* Prepare message reception */
		can_rx(CAN_BUS_0,
80005448:	6a 19       	ld.w	r9,r5[0x4]
8000544a:	eb 3a 00 09 	ld.ub	r10,r5[9]
8000544e:	0b 8b       	ld.ub	r11,r5[0x0]
80005450:	30 0c       	mov	r12,0
80005452:	f0 1f 00 09 	mcall	80005474 <can_out_callback_channel0+0x1d0>
		mob_rx_bspd.handle,
		mob_rx_bspd.req_type,
		mob_rx_bspd.can_msg);
	} 
}
80005456:	2f ad       	sub	sp,-24
80005458:	d8 22       	popm	r4-r7,pc
8000545a:	00 00       	add	r0,r0
8000545c:	00 00       	add	r0,r0
8000545e:	01 4c       	ld.w	r12,--r0
80005460:	80 00       	ld.sh	r0,r0[0x0]
80005462:	4c 5c       	lddpc	r12,80005574 <ecu_can_init+0xe4>
80005464:	80 00       	ld.sh	r0,r0[0x0]
80005466:	4c 8c       	lddpc	r12,80005584 <ecu_can_init+0xf4>
80005468:	80 00       	ld.sh	r0,r0[0x0]
8000546a:	4c 74       	lddpc	r4,80005584 <ecu_can_init+0xf4>
8000546c:	00 00       	add	r0,r0
8000546e:	cf 74       	brge	8000545c <can_out_callback_channel0+0x1b8>
80005470:	80 00       	ld.sh	r0,r0[0x0]
80005472:	2c 6c       	sub	r12,-58
80005474:	80 00       	ld.sh	r0,r0[0x0]
80005476:	4b 52       	lddpc	r2,80005548 <ecu_can_init+0xb8>
80005478:	00 00       	add	r0,r0
8000547a:	01 84       	ld.ub	r4,r0[0x0]
8000547c:	00 00       	add	r0,r0
8000547e:	01 ac       	ld.ub	r12,r0[0x2]
80005480:	00 00       	add	r0,r0
80005482:	cf 58       	rjmp	8000566c <vListInsertEnd+0x6>
80005484:	00 00       	add	r0,r0
80005486:	cf 84       	brge	80005476 <can_out_callback_channel0+0x1d2>
80005488:	00 00       	add	r0,r0
8000548a:	00 2c       	rsub	r12,r0
8000548c:	00 00       	add	r0,r0
8000548e:	cf 78       	rjmp	8000567c <vListInsertEnd+0x16>

80005490 <ecu_can_init>:
/* Allocate CAN mobs */
volatile can_msg_t mob_ram_ch0[NB_MOB_CHANNEL] __attribute__ ((section (".hsb_ram_loc")));
volatile can_msg_t mob_ram_ch1[NB_MOB_CHANNEL] __attribute__ ((section (".hsb_ram_loc")));


void ecu_can_init(void) {
80005490:	d4 31       	pushm	r0-r7,lr
	/* Setup the generic clock for CAN output */
	scif_gc_setup(
80005492:	30 09       	mov	r9,0
80005494:	12 9a       	mov	r10,r9
80005496:	30 3b       	mov	r11,3
80005498:	30 1c       	mov	r12,1
8000549a:	f0 1f 00 53 	mcall	800055e4 <ecu_can_init+0x154>
		SCIF_GCCTRL_OSC0,
		AVR32_SCIF_GC_NO_DIV_CLOCK,
		0
	);
	/* Now enable the generic clock input for the CAN module */
	scif_gc_enable(AVR32_SCIF_GCLK_CANIF);
8000549e:	30 1c       	mov	r12,1
800054a0:	f0 1f 00 52 	mcall	800055e8 <ecu_can_init+0x158>
		{CAN1_RX_PIN, CAN1_RX_FUNCTION},
		{CAN1_TX_PIN, CAN1_TX_FUNCTION}
	};
	
	/* Assign GPIO to CAN. */
	gpio_enable_module(CAN_GPIO_MAP, sizeof(CAN_GPIO_MAP) / sizeof(CAN_GPIO_MAP[0]));
800054a4:	30 4b       	mov	r11,4
800054a6:	4d 2c       	lddpc	r12,800055ec <ecu_can_init+0x15c>
800054a8:	f0 1f 00 52 	mcall	800055f0 <ecu_can_init+0x160>
	

	/* Initialize interrupt vectors. */
	INTC_init_interrupts();
800054ac:	f0 1f 00 52 	mcall	800055f4 <ecu_can_init+0x164>
	
	/* Allocate channel message box */
	mob_rx_speed_sens_fl.handle	= 0;
800054b0:	4d 27       	lddpc	r7,800055f8 <ecu_can_init+0x168>
800054b2:	30 08       	mov	r8,0
800054b4:	ae 88       	st.b	r7[0x0],r8
	mob_rx_speed_sens_fr.handle	= 1;
800054b6:	4d 25       	lddpc	r5,800055fc <ecu_can_init+0x16c>
800054b8:	30 18       	mov	r8,1
800054ba:	aa 88       	st.b	r5[0x0],r8
	mob_rx_speed_sens_rl.handle	= 2;
800054bc:	4d 14       	lddpc	r4,80005600 <ecu_can_init+0x170>
800054be:	30 28       	mov	r8,2
800054c0:	a8 88       	st.b	r4[0x0],r8
	mob_rx_speed_sens_rr.handle	= 3;
800054c2:	4d 13       	lddpc	r3,80005604 <ecu_can_init+0x174>
800054c4:	30 38       	mov	r8,3
800054c6:	a6 88       	st.b	r3[0x0],r8
	mob_rx_dash_pri.handle		= 4;
800054c8:	4d 02       	lddpc	r2,80005608 <ecu_can_init+0x178>
800054ca:	30 48       	mov	r8,4
800054cc:	a4 88       	st.b	r2[0x0],r8
	mob_tx_dash.handle			= 5;
800054ce:	30 59       	mov	r9,5
800054d0:	4c f8       	lddpc	r8,8000560c <ecu_can_init+0x17c>
800054d2:	b0 89       	st.b	r8[0x0],r9
	mob_rx_trq_sens0.handle		= 6;
800054d4:	4c f0       	lddpc	r0,80005610 <ecu_can_init+0x180>
800054d6:	30 68       	mov	r8,6
800054d8:	a0 88       	st.b	r0[0x0],r8
	mob_rx_trq_sens1.handle     = 7;
800054da:	30 78       	mov	r8,7
800054dc:	4c e9       	lddpc	r9,80005614 <ecu_can_init+0x184>
800054de:	b2 88       	st.b	r9[0x0],r8
	mob_ecu_slow_data.handle	= 8;
800054e0:	30 89       	mov	r9,8
800054e2:	4c e8       	lddpc	r8,80005618 <ecu_can_init+0x188>
800054e4:	b0 89       	st.b	r8[0x0],r9
	mob_rx_bms_precharge.handle	= 9;
800054e6:	30 98       	mov	r8,9
800054e8:	4c d9       	lddpc	r9,8000561c <ecu_can_init+0x18c>
800054ea:	b2 88       	st.b	r9[0x0],r8
	mob_brk.handle				= 10;
800054ec:	30 a8       	mov	r8,10
800054ee:	4c d9       	lddpc	r9,80005620 <ecu_can_init+0x190>
800054f0:	b2 88       	st.b	r9[0x0],r8
	mob_ecu_fast_data.handle	= 11;
800054f2:	30 b9       	mov	r9,11
800054f4:	4c c8       	lddpc	r8,80005624 <ecu_can_init+0x194>
800054f6:	b0 89       	st.b	r8[0x0],r9
	mob_rx_bms_battvolt.handle  = 12;
800054f8:	30 c8       	mov	r8,12
800054fa:	4c c9       	lddpc	r9,80005628 <ecu_can_init+0x198>
800054fc:	b2 88       	st.b	r9[0x0],r8
	mob_rx_bspd.handle			= 13;
800054fe:	30 d8       	mov	r8,13
80005500:	4c b9       	lddpc	r9,8000562c <ecu_can_init+0x19c>
80005502:	b2 88       	st.b	r9[0x0],r8
	mob_rx_dash_data.handle		= 14;
80005504:	4c b1       	lddpc	r1,80005630 <ecu_can_init+0x1a0>
80005506:	30 e8       	mov	r8,14
80005508:	a2 88       	st.b	r1[0x0],r8
	mob_slip_current.handle     = 15;
8000550a:	30 f9       	mov	r9,15
8000550c:	4c a8       	lddpc	r8,80005634 <ecu_can_init+0x1a4>
8000550e:	b0 89       	st.b	r8[0x0],r9


	/* Initialize CAN channels */
	can_init(CAN_BUS_0, ((uint32_t)&mob_ram_ch0[0]), CANIF_CHANNEL_MODE_NORMAL,	can_out_callback_channel0);
80005510:	4c a6       	lddpc	r6,80005638 <ecu_can_init+0x1a8>
80005512:	4c b9       	lddpc	r9,8000563c <ecu_can_init+0x1ac>
80005514:	30 0a       	mov	r10,0
80005516:	0c 9b       	mov	r11,r6
80005518:	14 9c       	mov	r12,r10
8000551a:	f0 1f 00 4a 	mcall	80005640 <ecu_can_init+0x1b0>
	can_init(CAN_BUS_1, ((uint32_t)&mob_ram_ch1[0]), CANIF_CHANNEL_MODE_NORMAL,	can_out_callback_channel1);
8000551e:	4c a9       	lddpc	r9,80005644 <ecu_can_init+0x1b4>
80005520:	30 0a       	mov	r10,0
80005522:	ec cb ff 00 	sub	r11,r6,-256
80005526:	30 1c       	mov	r12,1
80005528:	f0 1f 00 46 	mcall	80005640 <ecu_can_init+0x1b0>
	
	
	/* Prepare for message reception */	
	can_rx(
8000552c:	6e 19       	ld.w	r9,r7[0x4]
8000552e:	ef 3a 00 09 	ld.ub	r10,r7[9]
80005532:	0f 8b       	ld.ub	r11,r7[0x0]
80005534:	30 1c       	mov	r12,1
80005536:	f0 1f 00 45 	mcall	80005648 <ecu_can_init+0x1b8>
		, mob_rx_speed_sens_fl.handle
		, mob_rx_speed_sens_fl.req_type
		, mob_rx_speed_sens_fl.can_msg
	);
	
	can_rx(
8000553a:	6a 19       	ld.w	r9,r5[0x4]
8000553c:	eb 3a 00 09 	ld.ub	r10,r5[9]
80005540:	0b 8b       	ld.ub	r11,r5[0x0]
80005542:	30 1c       	mov	r12,1
80005544:	f0 1f 00 41 	mcall	80005648 <ecu_can_init+0x1b8>
		, mob_rx_speed_sens_fr.req_type
		, mob_rx_speed_sens_fr.can_msg
	);
	
	
	can_rx(
80005548:	68 19       	ld.w	r9,r4[0x4]
8000554a:	e9 3a 00 09 	ld.ub	r10,r4[9]
8000554e:	09 8b       	ld.ub	r11,r4[0x0]
80005550:	30 1c       	mov	r12,1
80005552:	f0 1f 00 3e 	mcall	80005648 <ecu_can_init+0x1b8>
		, mob_rx_speed_sens_rl.handle
		, mob_rx_speed_sens_rl.req_type
		, mob_rx_speed_sens_rl.can_msg
	);
	
	can_rx(
80005556:	66 19       	ld.w	r9,r3[0x4]
80005558:	e7 3a 00 09 	ld.ub	r10,r3[9]
8000555c:	07 8b       	ld.ub	r11,r3[0x0]
8000555e:	30 1c       	mov	r12,1
80005560:	f0 1f 00 3a 	mcall	80005648 <ecu_can_init+0x1b8>
		, mob_rx_speed_sens_rr.handle
		, mob_rx_speed_sens_rr.req_type
		, mob_rx_speed_sens_rr.can_msg
	);
	
	can_rx(
80005564:	64 19       	ld.w	r9,r2[0x4]
80005566:	e5 3a 00 09 	ld.ub	r10,r2[9]
8000556a:	05 8b       	ld.ub	r11,r2[0x0]
8000556c:	30 0c       	mov	r12,0
8000556e:	f0 1f 00 37 	mcall	80005648 <ecu_can_init+0x1b8>
		, mob_rx_dash_pri.handle
		, mob_rx_dash_pri.req_type
		, mob_rx_dash_pri.can_msg
	);
	
	can_rx(
80005572:	62 19       	ld.w	r9,r1[0x4]
80005574:	e3 3a 00 09 	ld.ub	r10,r1[9]
80005578:	03 8b       	ld.ub	r11,r1[0x0]
8000557a:	30 0c       	mov	r12,0
8000557c:	f0 1f 00 33 	mcall	80005648 <ecu_can_init+0x1b8>
		, mob_rx_dash_data.handle
		, mob_rx_dash_data.req_type
		, mob_rx_dash_data.can_msg
	);
	
	can_rx(
80005580:	60 19       	ld.w	r9,r0[0x4]
80005582:	e1 3a 00 09 	ld.ub	r10,r0[9]
80005586:	01 8b       	ld.ub	r11,r0[0x0]
80005588:	30 0c       	mov	r12,0
8000558a:	f0 1f 00 30 	mcall	80005648 <ecu_can_init+0x1b8>
		, mob_rx_trq_sens0.handle
		, mob_rx_trq_sens0.req_type
		, mob_rx_trq_sens0.can_msg
	);

	can_rx(
8000558e:	4a 28       	lddpc	r8,80005614 <ecu_can_init+0x184>
80005590:	70 19       	ld.w	r9,r8[0x4]
80005592:	f1 3a 00 09 	ld.ub	r10,r8[9]
80005596:	11 8b       	ld.ub	r11,r8[0x0]
80005598:	30 1c       	mov	r12,1
8000559a:	f0 1f 00 2c 	mcall	80005648 <ecu_can_init+0x1b8>
		, mob_rx_trq_sens1.req_type
		, mob_rx_trq_sens1.can_msg
	);

	
	can_rx(
8000559e:	4a 08       	lddpc	r8,8000561c <ecu_can_init+0x18c>
800055a0:	70 19       	ld.w	r9,r8[0x4]
800055a2:	f1 3a 00 09 	ld.ub	r10,r8[9]
800055a6:	11 8b       	ld.ub	r11,r8[0x0]
800055a8:	30 1c       	mov	r12,1
800055aa:	f0 1f 00 28 	mcall	80005648 <ecu_can_init+0x1b8>
		, mob_rx_bms_precharge.handle
		, mob_rx_bms_precharge.req_type
		, mob_rx_bms_precharge.can_msg
	);
	
	can_rx(
800055ae:	49 f8       	lddpc	r8,80005628 <ecu_can_init+0x198>
800055b0:	70 19       	ld.w	r9,r8[0x4]
800055b2:	f1 3a 00 09 	ld.ub	r10,r8[9]
800055b6:	11 8b       	ld.ub	r11,r8[0x0]
800055b8:	30 1c       	mov	r12,1
800055ba:	f0 1f 00 24 	mcall	80005648 <ecu_can_init+0x1b8>
		, mob_rx_bms_battvolt.handle
		, mob_rx_bms_battvolt.req_type
		, mob_rx_bms_battvolt.can_msg
	);
	
	can_rx(
800055be:	49 98       	lddpc	r8,80005620 <ecu_can_init+0x190>
800055c0:	70 19       	ld.w	r9,r8[0x4]
800055c2:	f1 3a 00 09 	ld.ub	r10,r8[9]
800055c6:	11 8b       	ld.ub	r11,r8[0x0]
800055c8:	30 1c       	mov	r12,1
800055ca:	f0 1f 00 20 	mcall	80005648 <ecu_can_init+0x1b8>
		, mob_brk.handle
		, mob_brk.req_type
		, mob_brk.can_msg
	);
	
	can_rx(
800055ce:	49 88       	lddpc	r8,8000562c <ecu_can_init+0x19c>
800055d0:	70 19       	ld.w	r9,r8[0x4]
800055d2:	f1 3a 00 09 	ld.ub	r10,r8[9]
800055d6:	11 8b       	ld.ub	r11,r8[0x0]
800055d8:	30 0c       	mov	r12,0
800055da:	f0 1f 00 1c 	mcall	80005648 <ecu_can_init+0x1b8>
		CAN_BUS_0
		, mob_rx_bspd.handle
		, mob_rx_bspd.req_type
		, mob_rx_bspd.can_msg
	);
	asm("nop");
800055de:	d7 03       	nop
}
800055e0:	d8 32       	popm	r0-r7,pc
800055e2:	00 00       	add	r0,r0
800055e4:	80 00       	ld.sh	r0,r0[0x0]
800055e6:	47 b0       	lddsp	r0,sp[0x1ec]
800055e8:	80 00       	ld.sh	r0,r0[0x0]
800055ea:	48 34       	lddpc	r4,800055f4 <ecu_can_init+0x164>
800055ec:	80 00       	ld.sh	r0,r0[0x0]
800055ee:	80 50       	ld.sh	r0,r0[0xa]
800055f0:	80 00       	ld.sh	r0,r0[0x0]
800055f2:	67 58       	ld.w	r8,r3[0x54]
800055f4:	80 00       	ld.sh	r0,r0[0x0]
800055f6:	69 94       	ld.w	r4,r4[0x64]
800055f8:	00 00       	add	r0,r0
800055fa:	00 20       	rsub	r0,r0
800055fc:	00 00       	add	r0,r0
800055fe:	01 a0       	ld.ub	r0,r0[0x2]
80005600:	00 00       	add	r0,r0
80005602:	00 14       	sub	r4,r0
80005604:	00 00       	add	r0,r0
80005606:	00 38       	cp.w	r8,r0
80005608:	00 00       	add	r0,r0
8000560a:	01 4c       	ld.w	r12,--r0
8000560c:	00 00       	add	r0,r0
8000560e:	00 a0       	st.w	r0++,r0
80005610:	00 00       	add	r0,r0
80005612:	01 ac       	ld.ub	r12,r0[0x2]
80005614:	00 00       	add	r0,r0
80005616:	01 b8       	ld.ub	r8,r0[0x3]
80005618:	00 00       	add	r0,r0
8000561a:	01 40       	ld.w	r0,--r0
8000561c:	00 00       	add	r0,r0
8000561e:	00 ac       	st.w	r0++,r12
80005620:	00 00       	add	r0,r0
80005622:	01 58       	ld.sh	r8,--r0
80005624:	00 00       	add	r0,r0
80005626:	00 64       	and	r4,r0
80005628:	00 00       	add	r0,r0
8000562a:	01 34       	ld.ub	r4,r0++
8000562c:	00 00       	add	r0,r0
8000562e:	00 2c       	rsub	r12,r0
80005630:	00 00       	add	r0,r0
80005632:	01 84       	ld.ub	r4,r0[0x0]
80005634:	00 00       	add	r0,r0
80005636:	00 e8       	st.h	--r0,r8
80005638:	00 00       	add	r0,r0
8000563a:	02 00       	add	r0,r1
8000563c:	80 00       	ld.sh	r0,r0[0x0]
8000563e:	52 a4       	stdsp	sp[0xa8],r4
80005640:	80 00       	ld.sh	r0,r0[0x0]
80005642:	4d 84       	lddpc	r4,800057a0 <xPortStartScheduler+0x20>
80005644:	80 00       	ld.sh	r0,r0[0x0]
80005646:	4e e0       	lddpc	r0,800057fc <SCALLYield+0x24>
80005648:	80 00       	ld.sh	r0,r0[0x0]
8000564a:	4b 52       	lddpc	r2,8000571c <pxPortInitialiseStack+0x40>

8000564c <vListInitialise>:
void vListInitialise( xList *pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( xListItem * ) &( pxList->xListEnd );
8000564c:	f8 c8 ff f8 	sub	r8,r12,-8
80005650:	99 18       	st.w	r12[0x4],r8

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
80005652:	3f f9       	mov	r9,-1
80005654:	99 29       	st.w	r12[0x8],r9

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( xListItem * ) &( pxList->xListEnd );
80005656:	99 38       	st.w	r12[0xc],r8
	pxList->xListEnd.pxPrevious = ( xListItem * ) &( pxList->xListEnd );
80005658:	99 48       	st.w	r12[0x10],r8

	pxList->uxNumberOfItems = ( unsigned portBASE_TYPE ) 0U;
8000565a:	30 08       	mov	r8,0
8000565c:	99 08       	st.w	r12[0x0],r8
}
8000565e:	5e fc       	retal	r12

80005660 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( xListItem *pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
80005660:	30 08       	mov	r8,0
80005662:	99 48       	st.w	r12[0x10],r8
}
80005664:	5e fc       	retal	r12

80005666 <vListInsertEnd>:

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	pvListGetOwnerOfNextEntry.  This means it has to be the item pointed to by
	the pxIndex member. */
	pxIndex = pxList->pxIndex;
80005666:	78 18       	ld.w	r8,r12[0x4]

	pxNewListItem->pxNext = pxIndex->pxNext;
80005668:	70 19       	ld.w	r9,r8[0x4]
8000566a:	97 19       	st.w	r11[0x4],r9
	pxNewListItem->pxPrevious = pxList->pxIndex;
8000566c:	78 19       	ld.w	r9,r12[0x4]
8000566e:	97 29       	st.w	r11[0x8],r9
	pxIndex->pxNext->pxPrevious = ( volatile xListItem * ) pxNewListItem;
80005670:	70 19       	ld.w	r9,r8[0x4]
80005672:	93 2b       	st.w	r9[0x8],r11
	pxIndex->pxNext = ( volatile xListItem * ) pxNewListItem;
80005674:	91 1b       	st.w	r8[0x4],r11
	pxList->pxIndex = ( volatile xListItem * ) pxNewListItem;
80005676:	99 1b       	st.w	r12[0x4],r11

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
80005678:	97 4c       	st.w	r11[0x10],r12

	( pxList->uxNumberOfItems )++;
8000567a:	78 08       	ld.w	r8,r12[0x0]
8000567c:	2f f8       	sub	r8,-1
8000567e:	99 08       	st.w	r12[0x0],r8
}
80005680:	5e fc       	retal	r12

80005682 <vListInsert>:
{
volatile xListItem *pxIterator;
portTickType xValueOfInsertion;

	/* Insert the new list item into the list, sorted in ulListItem order. */
	xValueOfInsertion = pxNewListItem->xItemValue;
80005682:	76 0a       	ld.w	r10,r11[0x0]
	are stored in ready lists (all of which have the same ulListItem value)
	get an equal share of the CPU.  However, if the xItemValue is the same as
	the back marker the iteration loop below will not end.  This means we need
	to guard against this by checking the value first and modifying the
	algorithm slightly if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
80005684:	5b fa       	cp.w	r10,-1
80005686:	c0 31       	brne	8000568c <vListInsert+0xa>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
80005688:	78 48       	ld.w	r8,r12[0x10]
8000568a:	c0 c8       	rjmp	800056a2 <vListInsert+0x20>
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		See http://www.freertos.org/FAQHelp.html for more tips.
		**********************************************************************/

		for( pxIterator = ( xListItem * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext )
8000568c:	f8 c8 ff f8 	sub	r8,r12,-8
80005690:	70 19       	ld.w	r9,r8[0x4]
80005692:	72 09       	ld.w	r9,r9[0x0]
80005694:	12 3a       	cp.w	r10,r9
80005696:	c0 63       	brcs	800056a2 <vListInsert+0x20>
80005698:	70 18       	ld.w	r8,r8[0x4]
8000569a:	70 19       	ld.w	r9,r8[0x4]
8000569c:	72 09       	ld.w	r9,r9[0x0]
8000569e:	12 3a       	cp.w	r10,r9
800056a0:	cf c2       	brcc	80005698 <vListInsert+0x16>
			/* There is nothing to do here, we are just iterating to the
			wanted insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
800056a2:	70 19       	ld.w	r9,r8[0x4]
800056a4:	97 19       	st.w	r11[0x4],r9
	pxNewListItem->pxNext->pxPrevious = ( volatile xListItem * ) pxNewListItem;
800056a6:	93 2b       	st.w	r9[0x8],r11
	pxNewListItem->pxPrevious = pxIterator;
800056a8:	97 28       	st.w	r11[0x8],r8
	pxIterator->pxNext = ( volatile xListItem * ) pxNewListItem;
800056aa:	91 1b       	st.w	r8[0x4],r11

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
800056ac:	97 4c       	st.w	r11[0x10],r12

	( pxList->uxNumberOfItems )++;
800056ae:	78 08       	ld.w	r8,r12[0x0]
800056b0:	2f f8       	sub	r8,-1
800056b2:	99 08       	st.w	r12[0x0],r8
}
800056b4:	5e fc       	retal	r12

800056b6 <vListRemove>:

void vListRemove( xListItem *pxItemToRemove )
{
xList * pxList;

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
800056b6:	78 18       	ld.w	r8,r12[0x4]
800056b8:	78 29       	ld.w	r9,r12[0x8]
800056ba:	91 29       	st.w	r8[0x8],r9
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
800056bc:	78 28       	ld.w	r8,r12[0x8]
800056be:	78 19       	ld.w	r9,r12[0x4]
800056c0:	91 19       	st.w	r8[0x4],r9

	/* The list item knows which list it is in.  Obtain the list from the list
	item. */
	pxList = ( xList * ) pxItemToRemove->pvContainer;
800056c2:	78 48       	ld.w	r8,r12[0x10]

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
800056c4:	70 19       	ld.w	r9,r8[0x4]
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
800056c6:	18 39       	cp.w	r9,r12
800056c8:	f9 f9 00 02 	ld.weq	r9,r12[0x8]
800056cc:	f1 f9 0a 01 	st.weq	r8[0x4],r9
	}

	pxItemToRemove->pvContainer = NULL;
800056d0:	30 09       	mov	r9,0
800056d2:	99 49       	st.w	r12[0x10],r9
	( pxList->uxNumberOfItems )--;
800056d4:	70 09       	ld.w	r9,r8[0x0]
800056d6:	20 19       	sub	r9,1
800056d8:	91 09       	st.w	r8[0x0],r9
}
800056da:	5e fc       	retal	r12

800056dc <pxPortInitialiseStack>:
	/* Setup the initial stack of the task.  The stack is set exactly as
	expected by the portRESTORE_CONTEXT() macro. */

	/* When the task starts, it will expect to find the function parameter in R12. */
	pxTopOfStack--;
	*pxTopOfStack-- = ( portSTACK_TYPE ) 0x08080808;					/* R8 */
800056dc:	e0 68 08 08 	mov	r8,2056
800056e0:	ea 18 08 08 	orh	r8,0x808
800056e4:	18 d8       	st.w	--r12,r8
	*pxTopOfStack-- = ( portSTACK_TYPE ) 0x09090909;					/* R9 */
800056e6:	e0 68 09 09 	mov	r8,2313
800056ea:	ea 18 09 09 	orh	r8,0x909
800056ee:	18 d8       	st.w	--r12,r8
	*pxTopOfStack-- = ( portSTACK_TYPE ) 0x0A0A0A0A;					/* R10 */
800056f0:	e0 68 0a 0a 	mov	r8,2570
800056f4:	ea 18 0a 0a 	orh	r8,0xa0a
800056f8:	18 d8       	st.w	--r12,r8
	*pxTopOfStack-- = ( portSTACK_TYPE ) 0x0B0B0B0B;					/* R11 */
800056fa:	e0 68 0b 0b 	mov	r8,2827
800056fe:	ea 18 0b 0b 	orh	r8,0xb0b
80005702:	18 d8       	st.w	--r12,r8
	*pxTopOfStack-- = ( portSTACK_TYPE ) pvParameters;					/* R12 */
80005704:	18 da       	st.w	--r12,r10
	*pxTopOfStack-- = ( portSTACK_TYPE ) 0xDEADBEEF;					/* R14/LR */
80005706:	e0 68 be ef 	mov	r8,48879
8000570a:	ea 18 de ad 	orh	r8,0xdead
8000570e:	18 d8       	st.w	--r12,r8
	*pxTopOfStack-- = ( portSTACK_TYPE ) pxCode + portINSTRUCTION_SIZE; /* R15/PC */
80005710:	18 db       	st.w	--r12,r11
	*pxTopOfStack-- = ( portSTACK_TYPE ) portINITIAL_SR;				/* SR */
80005712:	fc 18 00 40 	movh	r8,0x40
80005716:	18 d8       	st.w	--r12,r8
	*pxTopOfStack-- = ( portSTACK_TYPE ) 0xFF0000FF;					/* R0 */
80005718:	e0 68 00 ff 	mov	r8,255
8000571c:	ea 18 ff 00 	orh	r8,0xff00
80005720:	18 d8       	st.w	--r12,r8
	*pxTopOfStack-- = ( portSTACK_TYPE ) 0x01010101;					/* R1 */
80005722:	e0 68 01 01 	mov	r8,257
80005726:	ea 18 01 01 	orh	r8,0x101
8000572a:	18 d8       	st.w	--r12,r8
	*pxTopOfStack-- = ( portSTACK_TYPE ) 0x02020202;					/* R2 */
8000572c:	e0 68 02 02 	mov	r8,514
80005730:	ea 18 02 02 	orh	r8,0x202
80005734:	18 d8       	st.w	--r12,r8
	*pxTopOfStack-- = ( portSTACK_TYPE ) 0x03030303;					/* R3 */
80005736:	e0 68 03 03 	mov	r8,771
8000573a:	ea 18 03 03 	orh	r8,0x303
8000573e:	18 d8       	st.w	--r12,r8
	*pxTopOfStack-- = ( portSTACK_TYPE ) 0x04040404;					/* R4 */
80005740:	e0 68 04 04 	mov	r8,1028
80005744:	ea 18 04 04 	orh	r8,0x404
80005748:	18 d8       	st.w	--r12,r8
	*pxTopOfStack-- = ( portSTACK_TYPE ) 0x05050505;					/* R5 */
8000574a:	e0 68 05 05 	mov	r8,1285
8000574e:	ea 18 05 05 	orh	r8,0x505
80005752:	18 d8       	st.w	--r12,r8
	*pxTopOfStack-- = ( portSTACK_TYPE ) 0x06060606;					/* R6 */
80005754:	e0 68 06 06 	mov	r8,1542
80005758:	ea 18 06 06 	orh	r8,0x606
8000575c:	18 d8       	st.w	--r12,r8
	*pxTopOfStack-- = ( portSTACK_TYPE ) 0x07070707;					/* R7 */
8000575e:	e0 68 07 07 	mov	r8,1799
80005762:	ea 18 07 07 	orh	r8,0x707
80005766:	18 d8       	st.w	--r12,r8
	*pxTopOfStack = ( portSTACK_TYPE ) portNO_CRITICAL_NESTING;			/* ulCriticalNesting */
80005768:	30 08       	mov	r8,0
8000576a:	18 d8       	st.w	--r12,r8

	return pxTopOfStack;
}
8000576c:	5e fc       	retal	r12
8000576e:	d7 03       	nop

80005770 <vPortEnterCritical>:
be saved to the stack.  Instead the critical section nesting level is stored
in a variable, which is then saved as part of the stack context. */
__attribute__((__noinline__)) void vPortEnterCritical( void )
{
	/* Disable interrupts */
	portDISABLE_INTERRUPTS();
80005770:	d3 03       	ssrf	0x10

	/* Now interrupts are disabled ulCriticalNesting can be accessed
	 directly.  Increment ulCriticalNesting to keep a count of how many times
	 portENTER_CRITICAL() has been called. */
	ulCriticalNesting++;
80005772:	48 38       	lddpc	r8,8000577c <vPortEnterCritical+0xc>
80005774:	70 09       	ld.w	r9,r8[0x0]
80005776:	2f f9       	sub	r9,-1
80005778:	91 09       	st.w	r8[0x0],r9
}
8000577a:	5e fc       	retal	r12
8000577c:	00 00       	add	r0,r0
8000577e:	01 dc       	ld.ub	r12,r0[0x5]

80005780 <xPortStartScheduler>:
	return pxTopOfStack;
}
/*-----------------------------------------------------------*/

portBASE_TYPE xPortStartScheduler( void )
{
80005780:	d4 01       	pushm	lr
	};

#endif

	/* Disable all interrupt/exception. */
	portDISABLE_INTERRUPTS();
80005782:	d3 03       	ssrf	0x10
		/* Start the timer/counter. */
		tc_start(tc, configTICK_TC_CHANNEL);
	}
	#else
	{
		INTC_register_interrupt(&vTick, AVR32_CORE_COMPARE_IRQ, AVR32_INTC_INT0);
80005784:	30 0a       	mov	r10,0
80005786:	14 9b       	mov	r11,r10
80005788:	49 2c       	lddpc	r12,800057d0 <xPortStartScheduler+0x50>
8000578a:	f0 1f 00 13 	mcall	800057d4 <xPortStartScheduler+0x54>
/* Schedule the COUNT&COMPARE match interrupt in (configCPU_CLOCK_HZ/configTICK_RATE_HZ)
clock cycles from now. */
#if( configTICK_USE_TC==0 )
	static void prvScheduleFirstTick(void)
	{
		Set_system_register(AVR32_COMPARE, configCPU_CLOCK_HZ/configTICK_RATE_HZ);
8000578e:	e0 68 bb 80 	mov	r8,48000
80005792:	e3 b8 00 43 	mtsr	0x10c,r8
		Set_system_register(AVR32_COUNT, 0);
80005796:	30 08       	mov	r8,0
80005798:	e3 b8 00 42 	mtsr	0x108,r8
	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	prvSetupTimerInterrupt();

	/* Start the first task. */
	portRESTORE_CONTEXT();
8000579c:	e0 68 cc fc 	mov	r8,52476
800057a0:	ea 18 00 00 	orh	r8,0x0
800057a4:	70 00       	ld.w	r0,r8[0x0]
800057a6:	60 0d       	ld.w	sp,r0[0x0]
800057a8:	1b 00       	ld.w	r0,sp++
800057aa:	e0 68 01 dc 	mov	r8,476
800057ae:	ea 18 00 00 	orh	r8,0x0
800057b2:	91 00       	st.w	r8[0x0],r0
800057b4:	e3 cd 00 ff 	ldm	sp++,r0-r7
800057b8:	2f ed       	sub	sp,-8
800057ba:	e3 cd 5f 00 	ldm	sp++,r8-r12,lr
800057be:	fa f0 ff e0 	ld.w	r0,sp[-32]
800057c2:	e3 b0 00 00 	mtsr	0x0,r0
800057c6:	fa f0 ff dc 	ld.w	r0,sp[-36]
800057ca:	fa ff ff e4 	ld.w	pc,sp[-28]

	/* Should not get here! */
	return 0;
}
800057ce:	d8 0a       	popm	pc,r12=0
800057d0:	80 00       	ld.sh	r0,r0[0x0]
800057d2:	58 9c       	cp.w	r12,9
800057d4:	80 00       	ld.sh	r0,r0[0x0]
800057d6:	69 14       	ld.w	r4,r4[0x44]

800057d8 <SCALLYield>:
/*-----------------------------------------------------------*/
__attribute__((__naked__)) void SCALLYield( void );
__attribute__((__naked__)) void SCALLYield( void )
{
	/* Save the context of the interrupted task. */
	portSAVE_CONTEXT_SCALL();
800057d8:	20 6d       	sub	sp,24
800057da:	eb cd 00 ff 	pushm	r0-r7
800057de:	fa c7 ff c0 	sub	r7,sp,-64
800057e2:	ee f0 ff f8 	ld.w	r0,r7[-8]
800057e6:	ef 40 ff e0 	st.w	r7[-32],r0
800057ea:	ee f0 ff fc 	ld.w	r0,r7[-4]
800057ee:	ef 40 ff e4 	st.w	r7[-28],r0
800057f2:	eb c7 5f 00 	stm	--r7,r8-r12,lr
800057f6:	e0 68 01 dc 	mov	r8,476
800057fa:	ea 18 00 00 	orh	r8,0x0
800057fe:	70 00       	ld.w	r0,r8[0x0]
80005800:	1a d0       	st.w	--sp,r0
80005802:	f0 1f 00 1a 	mcall	80005868 <LABEL_RET_SCALL_260+0x14>
80005806:	e0 68 cc fc 	mov	r8,52476
8000580a:	ea 18 00 00 	orh	r8,0x0
8000580e:	70 00       	ld.w	r0,r8[0x0]
80005810:	81 0d       	st.w	r0[0x0],sp
	vTaskSwitchContext();
80005812:	f0 1f 00 17 	mcall	8000586c <LABEL_RET_SCALL_260+0x18>
	portRESTORE_CONTEXT_SCALL();
80005816:	e0 68 cc fc 	mov	r8,52476
8000581a:	ea 18 00 00 	orh	r8,0x0
8000581e:	70 00       	ld.w	r0,r8[0x0]
80005820:	60 0d       	ld.w	sp,r0[0x0]
80005822:	1b 00       	ld.w	r0,sp++
80005824:	e0 68 01 dc 	mov	r8,476
80005828:	ea 18 00 00 	orh	r8,0x0
8000582c:	91 00       	st.w	r8[0x0],r0
8000582e:	fa c7 ff d8 	sub	r7,sp,-40
80005832:	e3 c7 5f 00 	ldm	r7++,r8-r12,lr
80005836:	ee f0 ff e0 	ld.w	r0,r7[-32]
8000583a:	e0 61 01 dc 	mov	r1,476
8000583e:	ea 11 00 00 	orh	r1,0x0
80005842:	62 02       	ld.w	r2,r1[0x0]
80005844:	58 02       	cp.w	r2,0
80005846:	c0 70       	breq	80005854 <LABEL_RET_SCALL_260>
80005848:	e4 c2 00 01 	sub	r2,r2,1
8000584c:	83 02       	st.w	r1[0x0],r2
8000584e:	58 02       	cp.w	r2,0
80005850:	c0 21       	brne	80005854 <LABEL_RET_SCALL_260>
80005852:	b1 c0       	cbr	r0,0x10

80005854 <LABEL_RET_SCALL_260>:
80005854:	ef 40 ff f8 	st.w	r7[-8],r0
80005858:	ee f0 ff e4 	ld.w	r0,r7[-28]
8000585c:	ef 40 ff fc 	st.w	r7[-4],r0
80005860:	e3 cd 00 ff 	ldm	sp++,r0-r7
80005864:	2f ad       	sub	sp,-24
80005866:	d6 13       	rets
80005868:	80 00       	ld.sh	r0,r0[0x0]
8000586a:	57 70       	stdsp	sp[0x1dc],r0
8000586c:	80 00       	ld.sh	r0,r0[0x0]
8000586e:	59 30       	cp.w	r0,19

80005870 <prvClearCcInt>:
		Set_system_register(AVR32_COUNT, 0);
	}

	__attribute__((__noinline__)) static void prvClearCcInt(void)
	{
		Set_system_register(AVR32_COMPARE, Get_system_register(AVR32_COMPARE));
80005870:	e1 b8 00 43 	mfsr	r8,0x10c
80005874:	e3 b8 00 43 	mtsr	0x10c,r8
	}
80005878:	5e fc       	retal	r12
8000587a:	d7 03       	nop

8000587c <vPortExitCritical>:
}
/*-----------------------------------------------------------*/

__attribute__((__noinline__)) void vPortExitCritical( void )
{
	if(ulCriticalNesting > portNO_CRITICAL_NESTING)
8000587c:	48 78       	lddpc	r8,80005898 <vPortExitCritical+0x1c>
8000587e:	70 08       	ld.w	r8,r8[0x0]
80005880:	58 08       	cp.w	r8,0
80005882:	5e 0c       	reteq	r12
	{
		ulCriticalNesting--;
80005884:	48 58       	lddpc	r8,80005898 <vPortExitCritical+0x1c>
80005886:	70 09       	ld.w	r9,r8[0x0]
80005888:	20 19       	sub	r9,1
8000588a:	91 09       	st.w	r8[0x0],r9
		if( ulCriticalNesting == portNO_CRITICAL_NESTING )
8000588c:	70 08       	ld.w	r8,r8[0x0]
8000588e:	58 08       	cp.w	r8,0
80005890:	5e 1c       	retne	r12
		{
			/* Enable all interrupt/exception. */
			portENABLE_INTERRUPTS();
80005892:	d5 03       	csrf	0x10
80005894:	5e fc       	retal	r12
80005896:	00 00       	add	r0,r0
80005898:	00 00       	add	r0,r0
8000589a:	01 dc       	ld.ub	r12,r0[0x5]

8000589c <vTick>:
/* The preemptive scheduler is defined as "naked" as the full context is saved
on entry as part of the context switch. */
__attribute__((__naked__)) static void vTick( void )
{
	/* Save the context of the interrupted task. */
	portSAVE_CONTEXT_OS_INT();
8000589c:	eb cd 00 ff 	pushm	r0-r7
800058a0:	e0 68 01 dc 	mov	r8,476
800058a4:	ea 18 00 00 	orh	r8,0x0
800058a8:	70 00       	ld.w	r0,r8[0x0]
800058aa:	1a d0       	st.w	--sp,r0
800058ac:	7a 90       	ld.w	r0,sp[0x24]
800058ae:	e1 d0 c2 c3 	bfextu	r0,r0,0x16,0x3
800058b2:	58 10       	cp.w	r0,1
800058b4:	e0 8b 00 08 	brhi	800058c4 <LABEL_INT_SKIP_SAVE_CONTEXT_234>
800058b8:	e0 68 cc fc 	mov	r8,52476
800058bc:	ea 18 00 00 	orh	r8,0x0
800058c0:	70 00       	ld.w	r0,r8[0x0]
800058c2:	81 0d       	st.w	r0[0x0],sp

800058c4 <LABEL_INT_SKIP_SAVE_CONTEXT_234>:
	#if( configTICK_USE_TC==1 )
		/* Clear the interrupt flag. */
		prvClearTcInt();
	#else
		/* Clear the interrupt flag. */
		prvClearCcInt();
800058c4:	f0 1f 00 12 	mcall	8000590c <LABEL_INT_SKIP_RESTORE_CONTEXT_251+0x14>
	#endif

	/* Because FreeRTOS is not supposed to run with nested interrupts, put all OS
	calls in a critical section . */
	portENTER_CRITICAL();
800058c8:	f0 1f 00 12 	mcall	80005910 <LABEL_INT_SKIP_RESTORE_CONTEXT_251+0x18>
		vTaskIncrementTick();
800058cc:	f0 1f 00 12 	mcall	80005914 <LABEL_INT_SKIP_RESTORE_CONTEXT_251+0x1c>
	portEXIT_CRITICAL();
800058d0:	f0 1f 00 12 	mcall	80005918 <LABEL_INT_SKIP_RESTORE_CONTEXT_251+0x20>

	/* Restore the context of the "elected task". */
	portRESTORE_CONTEXT_OS_INT();
800058d4:	7a 90       	ld.w	r0,sp[0x24]
800058d6:	e1 d0 c2 c3 	bfextu	r0,r0,0x16,0x3
800058da:	58 10       	cp.w	r0,1
800058dc:	e0 8b 00 0e 	brhi	800058f8 <LABEL_INT_SKIP_RESTORE_CONTEXT_251>
800058e0:	f0 1f 00 0c 	mcall	80005910 <LABEL_INT_SKIP_RESTORE_CONTEXT_251+0x18>
800058e4:	f0 1f 00 0e 	mcall	8000591c <LABEL_INT_SKIP_RESTORE_CONTEXT_251+0x24>
800058e8:	f0 1f 00 0c 	mcall	80005918 <LABEL_INT_SKIP_RESTORE_CONTEXT_251+0x20>
800058ec:	e0 68 cc fc 	mov	r8,52476
800058f0:	ea 18 00 00 	orh	r8,0x0
800058f4:	70 00       	ld.w	r0,r8[0x0]
800058f6:	60 0d       	ld.w	sp,r0[0x0]

800058f8 <LABEL_INT_SKIP_RESTORE_CONTEXT_251>:
800058f8:	1b 00       	ld.w	r0,sp++
800058fa:	e0 68 01 dc 	mov	r8,476
800058fe:	ea 18 00 00 	orh	r8,0x0
80005902:	91 00       	st.w	r8[0x0],r0
80005904:	e3 cd 00 ff 	ldm	sp++,r0-r7
80005908:	d6 03       	rete
8000590a:	00 00       	add	r0,r0
8000590c:	80 00       	ld.sh	r0,r0[0x0]
8000590e:	58 70       	cp.w	r0,7
80005910:	80 00       	ld.sh	r0,r0[0x0]
80005912:	57 70       	stdsp	sp[0x1dc],r0
80005914:	80 00       	ld.sh	r0,r0[0x0]
80005916:	5a e4       	cp.w	r4,-18
80005918:	80 00       	ld.sh	r0,r0[0x0]
8000591a:	58 7c       	cp.w	r12,7
8000591c:	80 00       	ld.sh	r0,r0[0x0]
8000591e:	59 30       	cp.w	r0,19

80005920 <vTaskSuspendAll>:

void vTaskSuspendAll( void )
{
	/* A critical section is not required as the variable is of type
	portBASE_TYPE. */
	++uxSchedulerSuspended;
80005920:	48 38       	lddpc	r8,8000592c <vTaskSuspendAll+0xc>
80005922:	70 09       	ld.w	r9,r8[0x0]
80005924:	2f f9       	sub	r9,-1
80005926:	91 09       	st.w	r8[0x0],r9
}
80005928:	5e fc       	retal	r12
8000592a:	00 00       	add	r0,r0
8000592c:	00 00       	add	r0,r0
8000592e:	cd 2c       	rcall	80005ad2 <xTaskRemoveFromEventList+0x6e>

80005930 <vTaskSwitchContext>:
#endif
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
	if( uxSchedulerSuspended != ( unsigned portBASE_TYPE ) pdFALSE )
80005930:	49 a8       	lddpc	r8,80005998 <vTaskSwitchContext+0x68>
80005932:	70 08       	ld.w	r8,r8[0x0]
80005934:	58 08       	cp.w	r8,0
80005936:	c0 b1       	brne	8000594c <vTaskSwitchContext+0x1c>

		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();

		/* Find the highest priority queue that contains ready tasks. */
		while( listLIST_IS_EMPTY( &( pxReadyTasksLists[ uxTopReadyPriority ] ) ) )
80005938:	49 98       	lddpc	r8,8000599c <vTaskSwitchContext+0x6c>
8000593a:	70 08       	ld.w	r8,r8[0x0]
8000593c:	f0 08 00 28 	add	r8,r8,r8<<0x2
80005940:	49 89       	lddpc	r9,800059a0 <vTaskSwitchContext+0x70>
80005942:	f2 08 03 28 	ld.w	r8,r9[r8<<0x2]
80005946:	58 08       	cp.w	r8,0
80005948:	c0 60       	breq	80005954 <vTaskSwitchContext+0x24>
8000594a:	c1 18       	rjmp	8000596c <vTaskSwitchContext+0x3c>
{
	if( uxSchedulerSuspended != ( unsigned portBASE_TYPE ) pdFALSE )
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xMissedYield = pdTRUE;
8000594c:	30 19       	mov	r9,1
8000594e:	49 68       	lddpc	r8,800059a4 <vTaskSwitchContext+0x74>
80005950:	91 09       	st.w	r8[0x0],r9
80005952:	5e fc       	retal	r12

		/* Find the highest priority queue that contains ready tasks. */
		while( listLIST_IS_EMPTY( &( pxReadyTasksLists[ uxTopReadyPriority ] ) ) )
		{
			configASSERT( uxTopReadyPriority );
			--uxTopReadyPriority;
80005954:	49 28       	lddpc	r8,8000599c <vTaskSwitchContext+0x6c>

		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();

		/* Find the highest priority queue that contains ready tasks. */
		while( listLIST_IS_EMPTY( &( pxReadyTasksLists[ uxTopReadyPriority ] ) ) )
80005956:	49 3a       	lddpc	r10,800059a0 <vTaskSwitchContext+0x70>
		{
			configASSERT( uxTopReadyPriority );
			--uxTopReadyPriority;
80005958:	70 09       	ld.w	r9,r8[0x0]
8000595a:	20 19       	sub	r9,1
8000595c:	91 09       	st.w	r8[0x0],r9

		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();

		/* Find the highest priority queue that contains ready tasks. */
		while( listLIST_IS_EMPTY( &( pxReadyTasksLists[ uxTopReadyPriority ] ) ) )
8000595e:	70 09       	ld.w	r9,r8[0x0]
80005960:	f2 09 00 29 	add	r9,r9,r9<<0x2
80005964:	f4 09 03 29 	ld.w	r9,r10[r9<<0x2]
80005968:	58 09       	cp.w	r9,0
8000596a:	cf 70       	breq	80005958 <vTaskSwitchContext+0x28>
			--uxTopReadyPriority;
		}

		/* listGET_OWNER_OF_NEXT_ENTRY walks through the list, so the tasks of the
		same priority get an equal share of the processor time. */
		listGET_OWNER_OF_NEXT_ENTRY( pxCurrentTCB, &( pxReadyTasksLists[ uxTopReadyPriority ] ) );
8000596c:	48 c8       	lddpc	r8,8000599c <vTaskSwitchContext+0x6c>
8000596e:	70 08       	ld.w	r8,r8[0x0]
80005970:	f0 08 00 28 	add	r8,r8,r8<<0x2
80005974:	48 b9       	lddpc	r9,800059a0 <vTaskSwitchContext+0x70>
80005976:	f2 08 00 28 	add	r8,r9,r8<<0x2
8000597a:	70 19       	ld.w	r9,r8[0x4]
8000597c:	72 19       	ld.w	r9,r9[0x4]
8000597e:	91 19       	st.w	r8[0x4],r9
80005980:	f0 ca ff f8 	sub	r10,r8,-8
80005984:	14 39       	cp.w	r9,r10
80005986:	f3 f9 00 01 	ld.weq	r9,r9[0x4]
8000598a:	f1 f9 0a 01 	st.weq	r8[0x4],r9
8000598e:	70 18       	ld.w	r8,r8[0x4]
80005990:	70 39       	ld.w	r9,r8[0xc]
80005992:	48 68       	lddpc	r8,800059a8 <vTaskSwitchContext+0x78>
80005994:	91 09       	st.w	r8[0x0],r9
80005996:	5e fc       	retal	r12
80005998:	00 00       	add	r0,r0
8000599a:	cd 2c       	rcall	80005b3e <vTaskIncrementTick+0x5a>
8000599c:	00 00       	add	r0,r0
8000599e:	cd 64       	brge	8000594a <vTaskSwitchContext+0x1a>
800059a0:	00 00       	add	r0,r0
800059a2:	cc 48       	rjmp	80005b2a <vTaskIncrementTick+0x46>
800059a4:	00 00       	add	r0,r0
800059a6:	cd 4c       	rcall	80005b4e <vTaskIncrementTick+0x6a>
800059a8:	00 00       	add	r0,r0
800059aa:	cc fc       	rcall	80005b48 <vTaskIncrementTick+0x64>

800059ac <vTaskSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( xTimeOutType * const pxTimeOut )
{
	configASSERT( pxTimeOut );
	pxTimeOut->xOverflowCount = xNumOfOverflows;
800059ac:	48 48       	lddpc	r8,800059bc <vTaskSetTimeOutState+0x10>
800059ae:	70 08       	ld.w	r8,r8[0x0]
800059b0:	99 08       	st.w	r12[0x0],r8
	pxTimeOut->xTimeOnEntering = xTickCount;
800059b2:	48 48       	lddpc	r8,800059c0 <vTaskSetTimeOutState+0x14>
800059b4:	70 08       	ld.w	r8,r8[0x0]
800059b6:	99 18       	st.w	r12[0x4],r8
}
800059b8:	5e fc       	retal	r12
800059ba:	00 00       	add	r0,r0
800059bc:	00 00       	add	r0,r0
800059be:	cc 40       	breq	80005946 <vTaskSwitchContext+0x16>
800059c0:	00 00       	add	r0,r0
800059c2:	cd 28       	rjmp	80005b66 <vTaskIncrementTick+0x82>

800059c4 <vTaskMissedYield>:
}
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
	xMissedYield = pdTRUE;
800059c4:	30 19       	mov	r9,1
800059c6:	48 28       	lddpc	r8,800059cc <vTaskMissedYield+0x8>
800059c8:	91 09       	st.w	r8[0x0],r9
}
800059ca:	5e fc       	retal	r12
800059cc:	00 00       	add	r0,r0
800059ce:	cd 4c       	rcall	80005b76 <vTaskIncrementTick+0x92>

800059d0 <xTaskCheckForTimeOut>:
	pxTimeOut->xTimeOnEntering = xTickCount;
}
/*-----------------------------------------------------------*/

portBASE_TYPE xTaskCheckForTimeOut( xTimeOutType * const pxTimeOut, portTickType * const pxTicksToWait )
{
800059d0:	eb cd 40 c0 	pushm	r6-r7,lr
800059d4:	18 97       	mov	r7,r12
800059d6:	16 96       	mov	r6,r11
portBASE_TYPE xReturn;

	configASSERT( pxTimeOut );
	configASSERT( pxTicksToWait );

	taskENTER_CRITICAL();
800059d8:	f0 1f 00 15 	mcall	80005a2c <xTaskCheckForTimeOut+0x5c>
	{
		#if ( INCLUDE_vTaskSuspend == 1 )
			/* If INCLUDE_vTaskSuspend is set to 1 and the block time specified is
			the maximum block time then the task should block indefinitely, and
			therefore never time out. */
			if( *pxTicksToWait == portMAX_DELAY )
800059dc:	6c 08       	ld.w	r8,r6[0x0]
800059de:	5b f8       	cp.w	r8,-1
800059e0:	c0 31       	brne	800059e6 <xTaskCheckForTimeOut+0x16>
800059e2:	30 07       	mov	r7,0
800059e4:	c1 f8       	rjmp	80005a22 <xTaskCheckForTimeOut+0x52>
				xReturn = pdFALSE;
			}
			else /* We are not blocking indefinitely, perform the checks below. */
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( ( portTickType ) xTickCount >= ( portTickType ) pxTimeOut->xTimeOnEntering ) )
800059e6:	49 39       	lddpc	r9,80005a30 <xTaskCheckForTimeOut+0x60>
800059e8:	72 09       	ld.w	r9,r9[0x0]
800059ea:	6e 0a       	ld.w	r10,r7[0x0]
800059ec:	12 3a       	cp.w	r10,r9
800059ee:	c0 70       	breq	800059fc <xTaskCheckForTimeOut+0x2c>
800059f0:	49 19       	lddpc	r9,80005a34 <xTaskCheckForTimeOut+0x64>
800059f2:	72 09       	ld.w	r9,r9[0x0]
800059f4:	6e 1a       	ld.w	r10,r7[0x4]
800059f6:	12 3a       	cp.w	r10,r9
800059f8:	e0 88 00 14 	brls	80005a20 <xTaskCheckForTimeOut+0x50>
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
		}
		else if( ( ( portTickType ) ( ( portTickType ) xTickCount - ( portTickType ) pxTimeOut->xTimeOnEntering ) ) < ( portTickType ) *pxTicksToWait )
800059fc:	48 e9       	lddpc	r9,80005a34 <xTaskCheckForTimeOut+0x64>
800059fe:	72 0a       	ld.w	r10,r9[0x0]
80005a00:	6e 19       	ld.w	r9,r7[0x4]
80005a02:	12 1a       	sub	r10,r9
80005a04:	14 38       	cp.w	r8,r10
80005a06:	e0 88 00 0d 	brls	80005a20 <xTaskCheckForTimeOut+0x50>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= ( ( portTickType ) xTickCount - ( portTickType ) pxTimeOut->xTimeOnEntering );
80005a0a:	48 ba       	lddpc	r10,80005a34 <xTaskCheckForTimeOut+0x64>
80005a0c:	74 0a       	ld.w	r10,r10[0x0]
80005a0e:	14 19       	sub	r9,r10
80005a10:	f2 08 00 08 	add	r8,r9,r8
80005a14:	8d 08       	st.w	r6[0x0],r8
			vTaskSetTimeOutState( pxTimeOut );
80005a16:	0e 9c       	mov	r12,r7
80005a18:	f0 1f 00 08 	mcall	80005a38 <xTaskCheckForTimeOut+0x68>
80005a1c:	30 07       	mov	r7,0
80005a1e:	c0 28       	rjmp	80005a22 <xTaskCheckForTimeOut+0x52>
80005a20:	30 17       	mov	r7,1
		else
		{
			xReturn = pdTRUE;
		}
	}
	taskEXIT_CRITICAL();
80005a22:	f0 1f 00 07 	mcall	80005a3c <xTaskCheckForTimeOut+0x6c>

	return xReturn;
}
80005a26:	0e 9c       	mov	r12,r7
80005a28:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80005a2c:	80 00       	ld.sh	r0,r0[0x0]
80005a2e:	57 70       	stdsp	sp[0x1dc],r0
80005a30:	00 00       	add	r0,r0
80005a32:	cc 40       	breq	800059ba <vTaskSetTimeOutState+0xe>
80005a34:	00 00       	add	r0,r0
80005a36:	cd 28       	rjmp	80005bda <vTaskIncrementTick+0xf6>
80005a38:	80 00       	ld.sh	r0,r0[0x0]
80005a3a:	59 ac       	cp.w	r12,26
80005a3c:	80 00       	ld.sh	r0,r0[0x0]
80005a3e:	58 7c       	cp.w	r12,7

80005a40 <xTaskGetTickCount>:
 *----------------------------------------------------------*/



portTickType xTaskGetTickCount( void )
{
80005a40:	eb cd 40 80 	pushm	r7,lr
portTickType xTicks;

	/* Critical section required if running on a 16 bit processor. */
	taskENTER_CRITICAL();
80005a44:	f0 1f 00 05 	mcall	80005a58 <xTaskGetTickCount+0x18>
	{
		xTicks = xTickCount;
80005a48:	48 58       	lddpc	r8,80005a5c <xTaskGetTickCount+0x1c>
80005a4a:	70 07       	ld.w	r7,r8[0x0]
	}
	taskEXIT_CRITICAL();
80005a4c:	f0 1f 00 05 	mcall	80005a60 <xTaskGetTickCount+0x20>

	return xTicks;
}
80005a50:	0e 9c       	mov	r12,r7
80005a52:	e3 cd 80 80 	ldm	sp++,r7,pc
80005a56:	00 00       	add	r0,r0
80005a58:	80 00       	ld.sh	r0,r0[0x0]
80005a5a:	57 70       	stdsp	sp[0x1dc],r0
80005a5c:	00 00       	add	r0,r0
80005a5e:	cd 28       	rjmp	80005c02 <xTaskResumeAll+0xa>
80005a60:	80 00       	ld.sh	r0,r0[0x0]
80005a62:	58 7c       	cp.w	r12,7

80005a64 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xTaskRemoveFromEventList( const xList * const pxEventList )
{
80005a64:	eb cd 40 c0 	pushm	r6-r7,lr
	get called - the lock count on the queue will get modified instead.  This
	means we can always expect exclusive access to the event list here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
80005a68:	78 38       	ld.w	r8,r12[0xc]
80005a6a:	70 37       	ld.w	r7,r8[0xc]
	configASSERT( pxUnblockedTCB );
	vListRemove( &( pxUnblockedTCB->xEventListItem ) );
80005a6c:	ee c6 ff e8 	sub	r6,r7,-24
80005a70:	0c 9c       	mov	r12,r6
80005a72:	f0 1f 00 16 	mcall	80005ac8 <xTaskRemoveFromEventList+0x64>

	if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
80005a76:	49 68       	lddpc	r8,80005acc <xTaskRemoveFromEventList+0x68>
80005a78:	70 08       	ld.w	r8,r8[0x0]
80005a7a:	58 08       	cp.w	r8,0
80005a7c:	c1 71       	brne	80005aaa <xTaskRemoveFromEventList+0x46>
	{
		vListRemove( &( pxUnblockedTCB->xGenericListItem ) );
80005a7e:	ee c6 ff fc 	sub	r6,r7,-4
80005a82:	0c 9c       	mov	r12,r6
80005a84:	f0 1f 00 11 	mcall	80005ac8 <xTaskRemoveFromEventList+0x64>
		prvAddTaskToReadyQueue( pxUnblockedTCB );
80005a88:	6e bc       	ld.w	r12,r7[0x2c]
80005a8a:	49 28       	lddpc	r8,80005ad0 <xTaskRemoveFromEventList+0x6c>
80005a8c:	70 08       	ld.w	r8,r8[0x0]
80005a8e:	10 3c       	cp.w	r12,r8
80005a90:	e0 88 00 04 	brls	80005a98 <xTaskRemoveFromEventList+0x34>
80005a94:	48 f8       	lddpc	r8,80005ad0 <xTaskRemoveFromEventList+0x6c>
80005a96:	91 0c       	st.w	r8[0x0],r12
80005a98:	f8 0c 00 2c 	add	r12,r12,r12<<0x2
80005a9c:	0c 9b       	mov	r11,r6
80005a9e:	48 e8       	lddpc	r8,80005ad4 <xTaskRemoveFromEventList+0x70>
80005aa0:	f0 0c 00 2c 	add	r12,r8,r12<<0x2
80005aa4:	f0 1f 00 0d 	mcall	80005ad8 <xTaskRemoveFromEventList+0x74>
80005aa8:	c0 58       	rjmp	80005ab2 <xTaskRemoveFromEventList+0x4e>
	}
	else
	{
		/* We cannot access the delayed or ready lists, so will hold this
		task pending until the scheduler is resumed. */
		vListInsertEnd( ( xList * ) &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
80005aaa:	0c 9b       	mov	r11,r6
80005aac:	48 cc       	lddpc	r12,80005adc <xTaskRemoveFromEventList+0x78>
80005aae:	f0 1f 00 0b 	mcall	80005ad8 <xTaskRemoveFromEventList+0x74>
	}

	if( pxUnblockedTCB->uxPriority >= pxCurrentTCB->uxPriority )
80005ab2:	48 c8       	lddpc	r8,80005ae0 <xTaskRemoveFromEventList+0x7c>
80005ab4:	70 08       	ld.w	r8,r8[0x0]
80005ab6:	6e bc       	ld.w	r12,r7[0x2c]
80005ab8:	70 b8       	ld.w	r8,r8[0x2c]
	{
		xReturn = pdFALSE;
	}

	return xReturn;
}
80005aba:	10 3c       	cp.w	r12,r8
80005abc:	f9 bc 02 01 	movhs	r12,1
80005ac0:	f9 bc 03 00 	movlo	r12,0
80005ac4:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80005ac8:	80 00       	ld.sh	r0,r0[0x0]
80005aca:	56 b6       	stdsp	sp[0x1ac],r6
80005acc:	00 00       	add	r0,r0
80005ace:	cd 2c       	rcall	80005c72 <xTaskResumeAll+0x7a>
80005ad0:	00 00       	add	r0,r0
80005ad2:	cd 64       	brge	80005a7e <xTaskRemoveFromEventList+0x1a>
80005ad4:	00 00       	add	r0,r0
80005ad6:	cc 48       	rjmp	80005c5e <xTaskResumeAll+0x66>
80005ad8:	80 00       	ld.sh	r0,r0[0x0]
80005ada:	56 66       	stdsp	sp[0x198],r6
80005adc:	00 00       	add	r0,r0
80005ade:	cd 00       	breq	80005a7e <xTaskRemoveFromEventList+0x1a>
80005ae0:	00 00       	add	r0,r0
80005ae2:	cc fc       	rcall	80005c80 <xTaskResumeAll+0x88>

80005ae4 <vTaskIncrementTick>:
 * documented in task.h
 *----------------------------------------------------------*/


void vTaskIncrementTick( void )
{
80005ae4:	eb cd 40 fc 	pushm	r2-r7,lr
tskTCB * pxTCB;

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
80005ae8:	4b 98       	lddpc	r8,80005bcc <vTaskIncrementTick+0xe8>
80005aea:	70 08       	ld.w	r8,r8[0x0]
80005aec:	58 08       	cp.w	r8,0
80005aee:	c6 91       	brne	80005bc0 <vTaskIncrementTick+0xdc>
	{
		++xTickCount;
80005af0:	4b 88       	lddpc	r8,80005bd0 <vTaskIncrementTick+0xec>
80005af2:	70 09       	ld.w	r9,r8[0x0]
80005af4:	2f f9       	sub	r9,-1
80005af6:	91 09       	st.w	r8[0x0],r9
		if( xTickCount == ( portTickType ) 0 )
80005af8:	70 08       	ld.w	r8,r8[0x0]
80005afa:	58 08       	cp.w	r8,0
80005afc:	c1 a1       	brne	80005b30 <vTaskIncrementTick+0x4c>
			/* Tick count has overflowed so we need to swap the delay lists.
			If there are any items in pxDelayedTaskList here then there is
			an error! */
			configASSERT( ( listLIST_IS_EMPTY( pxDelayedTaskList ) ) );

			pxTemp = pxDelayedTaskList;
80005afe:	4b 68       	lddpc	r8,80005bd4 <vTaskIncrementTick+0xf0>
80005b00:	70 0a       	ld.w	r10,r8[0x0]
			pxDelayedTaskList = pxOverflowDelayedTaskList;
80005b02:	4b 69       	lddpc	r9,80005bd8 <vTaskIncrementTick+0xf4>
80005b04:	72 0b       	ld.w	r11,r9[0x0]
80005b06:	91 0b       	st.w	r8[0x0],r11
			pxOverflowDelayedTaskList = pxTemp;
80005b08:	93 0a       	st.w	r9[0x0],r10
			xNumOfOverflows++;
80005b0a:	4b 59       	lddpc	r9,80005bdc <vTaskIncrementTick+0xf8>
80005b0c:	72 0a       	ld.w	r10,r9[0x0]
80005b0e:	2f fa       	sub	r10,-1
80005b10:	93 0a       	st.w	r9[0x0],r10

			if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
80005b12:	70 08       	ld.w	r8,r8[0x0]
80005b14:	70 08       	ld.w	r8,r8[0x0]
80005b16:	58 08       	cp.w	r8,0
80005b18:	c0 51       	brne	80005b22 <vTaskIncrementTick+0x3e>
				/* The new current delayed list is empty.  Set
				xNextTaskUnblockTime to the maximum possible value so it is
				extremely unlikely that the
				if( xTickCount >= xNextTaskUnblockTime ) test will pass until
				there is an item in the delayed list. */
				xNextTaskUnblockTime = portMAX_DELAY;
80005b1a:	3f f9       	mov	r9,-1
80005b1c:	4b 18       	lddpc	r8,80005be0 <vTaskIncrementTick+0xfc>
80005b1e:	91 09       	st.w	r8[0x0],r9
80005b20:	c0 88       	rjmp	80005b30 <vTaskIncrementTick+0x4c>
			{
				/* The new current delayed list is not empty, get the value of
				the item at the head of the delayed list.  This is the time at
				which the task at the head of the delayed list should be removed
				from the Blocked state. */
				pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
80005b22:	4a d8       	lddpc	r8,80005bd4 <vTaskIncrementTick+0xf0>
80005b24:	70 08       	ld.w	r8,r8[0x0]
80005b26:	70 38       	ld.w	r8,r8[0xc]
80005b28:	70 38       	ld.w	r8,r8[0xc]
				xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
80005b2a:	70 19       	ld.w	r9,r8[0x4]
80005b2c:	4a d8       	lddpc	r8,80005be0 <vTaskIncrementTick+0xfc>
80005b2e:	91 09       	st.w	r8[0x0],r9
			}
		}

		/* See if this tick has made a timeout expire. */
		prvCheckDelayedTasks();
80005b30:	4a 88       	lddpc	r8,80005bd0 <vTaskIncrementTick+0xec>
80005b32:	70 09       	ld.w	r9,r8[0x0]
80005b34:	4a b8       	lddpc	r8,80005be0 <vTaskIncrementTick+0xfc>
80005b36:	70 08       	ld.w	r8,r8[0x0]
80005b38:	10 39       	cp.w	r9,r8
80005b3a:	c4 73       	brcs	80005bc8 <vTaskIncrementTick+0xe4>
80005b3c:	4a 68       	lddpc	r8,80005bd4 <vTaskIncrementTick+0xf0>
80005b3e:	70 08       	ld.w	r8,r8[0x0]
80005b40:	70 08       	ld.w	r8,r8[0x0]
80005b42:	58 08       	cp.w	r8,0
80005b44:	c0 c0       	breq	80005b5c <vTaskIncrementTick+0x78>
80005b46:	4a 48       	lddpc	r8,80005bd4 <vTaskIncrementTick+0xf0>
80005b48:	70 08       	ld.w	r8,r8[0x0]
80005b4a:	70 38       	ld.w	r8,r8[0xc]
80005b4c:	70 37       	ld.w	r7,r8[0xc]
80005b4e:	6e 18       	ld.w	r8,r7[0x4]
80005b50:	4a 09       	lddpc	r9,80005bd0 <vTaskIncrementTick+0xec>
80005b52:	72 09       	ld.w	r9,r9[0x0]
80005b54:	12 38       	cp.w	r8,r9
80005b56:	e0 88 00 14 	brls	80005b7e <vTaskIncrementTick+0x9a>
80005b5a:	c0 e8       	rjmp	80005b76 <vTaskIncrementTick+0x92>
80005b5c:	3f f9       	mov	r9,-1
80005b5e:	4a 18       	lddpc	r8,80005be0 <vTaskIncrementTick+0xfc>
80005b60:	91 09       	st.w	r8[0x0],r9
80005b62:	e3 cd 80 fc 	ldm	sp++,r2-r7,pc
80005b66:	6a 08       	ld.w	r8,r5[0x0]
80005b68:	70 38       	ld.w	r8,r8[0xc]
80005b6a:	70 37       	ld.w	r7,r8[0xc]
80005b6c:	6e 18       	ld.w	r8,r7[0x4]
80005b6e:	64 09       	ld.w	r9,r2[0x0]
80005b70:	12 38       	cp.w	r8,r9
80005b72:	e0 88 00 0a 	brls	80005b86 <vTaskIncrementTick+0xa2>
80005b76:	49 b9       	lddpc	r9,80005be0 <vTaskIncrementTick+0xfc>
80005b78:	93 08       	st.w	r9[0x0],r8
80005b7a:	e3 cd 80 fc 	ldm	sp++,r2-r7,pc
80005b7e:	49 a4       	lddpc	r4,80005be4 <vTaskIncrementTick+0x100>
80005b80:	49 a3       	lddpc	r3,80005be8 <vTaskIncrementTick+0x104>
80005b82:	49 55       	lddpc	r5,80005bd4 <vTaskIncrementTick+0xf0>
80005b84:	49 32       	lddpc	r2,80005bd0 <vTaskIncrementTick+0xec>
80005b86:	ee c6 ff fc 	sub	r6,r7,-4
80005b8a:	0c 9c       	mov	r12,r6
80005b8c:	f0 1f 00 18 	mcall	80005bec <vTaskIncrementTick+0x108>
80005b90:	6e a8       	ld.w	r8,r7[0x28]
80005b92:	58 08       	cp.w	r8,0
80005b94:	c0 50       	breq	80005b9e <vTaskIncrementTick+0xba>
80005b96:	ee cc ff e8 	sub	r12,r7,-24
80005b9a:	f0 1f 00 15 	mcall	80005bec <vTaskIncrementTick+0x108>
80005b9e:	6e bc       	ld.w	r12,r7[0x2c]
80005ba0:	68 08       	ld.w	r8,r4[0x0]
80005ba2:	10 3c       	cp.w	r12,r8
80005ba4:	e9 fc ba 00 	st.whi	r4[0x0],r12
80005ba8:	f8 0c 00 2c 	add	r12,r12,r12<<0x2
80005bac:	0c 9b       	mov	r11,r6
80005bae:	e6 0c 00 2c 	add	r12,r3,r12<<0x2
80005bb2:	f0 1f 00 10 	mcall	80005bf0 <vTaskIncrementTick+0x10c>
80005bb6:	6a 08       	ld.w	r8,r5[0x0]
80005bb8:	70 08       	ld.w	r8,r8[0x0]
80005bba:	58 08       	cp.w	r8,0
80005bbc:	cd 51       	brne	80005b66 <vTaskIncrementTick+0x82>
80005bbe:	cc fb       	rjmp	80005b5c <vTaskIncrementTick+0x78>
	}
	else
	{
		++uxMissedTicks;
80005bc0:	48 d8       	lddpc	r8,80005bf4 <vTaskIncrementTick+0x110>
80005bc2:	70 09       	ld.w	r9,r8[0x0]
80005bc4:	2f f9       	sub	r9,-1
80005bc6:	91 09       	st.w	r8[0x0],r9
80005bc8:	e3 cd 80 fc 	ldm	sp++,r2-r7,pc
80005bcc:	00 00       	add	r0,r0
80005bce:	cd 2c       	rcall	80005d72 <vTaskDelayUntil+0x36>
80005bd0:	00 00       	add	r0,r0
80005bd2:	cd 28       	rjmp	80005d76 <vTaskDelayUntil+0x3a>
80005bd4:	00 00       	add	r0,r0
80005bd6:	cc 34       	brge	80005b5c <vTaskIncrementTick+0x78>
80005bd8:	00 00       	add	r0,r0
80005bda:	cc 44       	brge	80005b62 <vTaskIncrementTick+0x7e>
80005bdc:	00 00       	add	r0,r0
80005bde:	cc 40       	breq	80005b66 <vTaskIncrementTick+0x82>
80005be0:	00 00       	add	r0,r0
80005be2:	01 e0       	ld.ub	r0,r0[0x6]
80005be4:	00 00       	add	r0,r0
80005be6:	cd 64       	brge	80005b92 <vTaskIncrementTick+0xae>
80005be8:	00 00       	add	r0,r0
80005bea:	cc 48       	rjmp	80005d72 <vTaskDelayUntil+0x36>
80005bec:	80 00       	ld.sh	r0,r0[0x0]
80005bee:	56 b6       	stdsp	sp[0x1ac],r6
80005bf0:	80 00       	ld.sh	r0,r0[0x0]
80005bf2:	56 66       	stdsp	sp[0x198],r6
80005bf4:	00 00       	add	r0,r0
80005bf6:	cc 2c       	rcall	80005d7a <vTaskDelayUntil+0x3e>

80005bf8 <xTaskResumeAll>:
	++uxSchedulerSuspended;
}
/*----------------------------------------------------------*/

signed portBASE_TYPE xTaskResumeAll( void )
{
80005bf8:	eb cd 40 fe 	pushm	r1-r7,lr
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
80005bfc:	f0 1f 00 2c 	mcall	80005cac <xTaskResumeAll+0xb4>
	{
		--uxSchedulerSuspended;
80005c00:	4a c8       	lddpc	r8,80005cb0 <xTaskResumeAll+0xb8>
80005c02:	70 09       	ld.w	r9,r8[0x0]
80005c04:	20 19       	sub	r9,1
80005c06:	91 09       	st.w	r8[0x0],r9

		if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
80005c08:	70 08       	ld.w	r8,r8[0x0]
80005c0a:	58 08       	cp.w	r8,0
80005c0c:	c4 91       	brne	80005c9e <xTaskResumeAll+0xa6>
		{
			if( uxCurrentNumberOfTasks > ( unsigned portBASE_TYPE ) 0 )
80005c0e:	4a a8       	lddpc	r8,80005cb4 <xTaskResumeAll+0xbc>
80005c10:	70 08       	ld.w	r8,r8[0x0]
80005c12:	58 08       	cp.w	r8,0
80005c14:	c4 50       	breq	80005c9e <xTaskResumeAll+0xa6>
80005c16:	30 04       	mov	r4,0
			{
				portBASE_TYPE xYieldRequired = pdFALSE;

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
80005c18:	4a 85       	lddpc	r5,80005cb8 <xTaskResumeAll+0xc0>
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY(  ( ( xList * ) &xPendingReadyList ) );
					vListRemove( &( pxTCB->xEventListItem ) );
					vListRemove( &( pxTCB->xGenericListItem ) );
					prvAddTaskToReadyQueue( pxTCB );
80005c1a:	4a 93       	lddpc	r3,80005cbc <xTaskResumeAll+0xc4>
80005c1c:	4a 92       	lddpc	r2,80005cc0 <xTaskResumeAll+0xc8>

					/* If we have moved a task that has a priority higher than
					the current task then we should yield. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
80005c1e:	4a a1       	lddpc	r1,80005cc4 <xTaskResumeAll+0xcc>
80005c20:	c1 e8       	rjmp	80005c5c <xTaskResumeAll+0x64>

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY(  ( ( xList * ) &xPendingReadyList ) );
80005c22:	6a 38       	ld.w	r8,r5[0xc]
80005c24:	70 37       	ld.w	r7,r8[0xc]
					vListRemove( &( pxTCB->xEventListItem ) );
80005c26:	ee cc ff e8 	sub	r12,r7,-24
80005c2a:	f0 1f 00 28 	mcall	80005cc8 <xTaskResumeAll+0xd0>
					vListRemove( &( pxTCB->xGenericListItem ) );
80005c2e:	ee c6 ff fc 	sub	r6,r7,-4
80005c32:	0c 9c       	mov	r12,r6
80005c34:	f0 1f 00 25 	mcall	80005cc8 <xTaskResumeAll+0xd0>
					prvAddTaskToReadyQueue( pxTCB );
80005c38:	6e bc       	ld.w	r12,r7[0x2c]
80005c3a:	66 08       	ld.w	r8,r3[0x0]
80005c3c:	10 3c       	cp.w	r12,r8
80005c3e:	e7 fc ba 00 	st.whi	r3[0x0],r12
80005c42:	f8 0c 00 2c 	add	r12,r12,r12<<0x2
80005c46:	0c 9b       	mov	r11,r6
80005c48:	e4 0c 00 2c 	add	r12,r2,r12<<0x2
80005c4c:	f0 1f 00 20 	mcall	80005ccc <xTaskResumeAll+0xd4>

					/* If we have moved a task that has a priority higher than
					the current task then we should yield. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
80005c50:	62 08       	ld.w	r8,r1[0x0]
80005c52:	6e b9       	ld.w	r9,r7[0x2c]
80005c54:	70 b8       	ld.w	r8,r8[0x2c]
80005c56:	10 39       	cp.w	r9,r8
80005c58:	f9 b4 02 01 	movhs	r4,1
			{
				portBASE_TYPE xYieldRequired = pdFALSE;

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
80005c5c:	6a 08       	ld.w	r8,r5[0x0]
80005c5e:	58 08       	cp.w	r8,0
80005c60:	ce 11       	brne	80005c22 <xTaskResumeAll+0x2a>
				}

				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does not
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0 )
80005c62:	49 c8       	lddpc	r8,80005cd0 <xTaskResumeAll+0xd8>
80005c64:	70 08       	ld.w	r8,r8[0x0]
80005c66:	58 08       	cp.w	r8,0
80005c68:	c0 f0       	breq	80005c86 <xTaskResumeAll+0x8e>
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0 )
80005c6a:	49 a8       	lddpc	r8,80005cd0 <xTaskResumeAll+0xd8>
80005c6c:	70 08       	ld.w	r8,r8[0x0]
80005c6e:	58 08       	cp.w	r8,0
80005c70:	c1 10       	breq	80005c92 <xTaskResumeAll+0x9a>
					{
						vTaskIncrementTick();
						--uxMissedTicks;
80005c72:	49 87       	lddpc	r7,80005cd0 <xTaskResumeAll+0xd8>
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0 )
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0 )
					{
						vTaskIncrementTick();
80005c74:	f0 1f 00 18 	mcall	80005cd4 <xTaskResumeAll+0xdc>
						--uxMissedTicks;
80005c78:	6e 08       	ld.w	r8,r7[0x0]
80005c7a:	20 18       	sub	r8,1
80005c7c:	8f 08       	st.w	r7[0x0],r8
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does not
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0 )
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0 )
80005c7e:	6e 08       	ld.w	r8,r7[0x0]
80005c80:	58 08       	cp.w	r8,0
80005c82:	cf 91       	brne	80005c74 <xTaskResumeAll+0x7c>
80005c84:	c0 78       	rjmp	80005c92 <xTaskResumeAll+0x9a>
						xYieldRequired = pdTRUE;
					}
					#endif
				}

				if( ( xYieldRequired == pdTRUE ) || ( xMissedYield == pdTRUE ) )
80005c86:	58 14       	cp.w	r4,1
80005c88:	c0 50       	breq	80005c92 <xTaskResumeAll+0x9a>
80005c8a:	49 48       	lddpc	r8,80005cd8 <xTaskResumeAll+0xe0>
80005c8c:	70 08       	ld.w	r8,r8[0x0]
80005c8e:	58 18       	cp.w	r8,1
80005c90:	c0 71       	brne	80005c9e <xTaskResumeAll+0xa6>
				{
					xAlreadyYielded = pdTRUE;
					xMissedYield = pdFALSE;
80005c92:	30 09       	mov	r9,0
80005c94:	49 18       	lddpc	r8,80005cd8 <xTaskResumeAll+0xe0>
80005c96:	91 09       	st.w	r8[0x0],r9
					portYIELD_WITHIN_API();
80005c98:	d7 33       	scall
80005c9a:	30 17       	mov	r7,1
80005c9c:	c0 28       	rjmp	80005ca0 <xTaskResumeAll+0xa8>
80005c9e:	30 07       	mov	r7,0
				}
			}
		}
	}
	taskEXIT_CRITICAL();
80005ca0:	f0 1f 00 0f 	mcall	80005cdc <xTaskResumeAll+0xe4>

	return xAlreadyYielded;
}
80005ca4:	0e 9c       	mov	r12,r7
80005ca6:	e3 cd 80 fe 	ldm	sp++,r1-r7,pc
80005caa:	00 00       	add	r0,r0
80005cac:	80 00       	ld.sh	r0,r0[0x0]
80005cae:	57 70       	stdsp	sp[0x1dc],r0
80005cb0:	00 00       	add	r0,r0
80005cb2:	cd 2c       	rcall	80005e56 <prvIdleTask+0x42>
80005cb4:	00 00       	add	r0,r0
80005cb6:	cd 48       	rjmp	80005e5e <prvIdleTask+0x4a>
80005cb8:	00 00       	add	r0,r0
80005cba:	cd 00       	breq	80005c5a <xTaskResumeAll+0x62>
80005cbc:	00 00       	add	r0,r0
80005cbe:	cd 64       	brge	80005c6a <xTaskResumeAll+0x72>
80005cc0:	00 00       	add	r0,r0
80005cc2:	cc 48       	rjmp	80005e4a <prvIdleTask+0x36>
80005cc4:	00 00       	add	r0,r0
80005cc6:	cc fc       	rcall	80005e64 <prvIdleTask+0x50>
80005cc8:	80 00       	ld.sh	r0,r0[0x0]
80005cca:	56 b6       	stdsp	sp[0x1ac],r6
80005ccc:	80 00       	ld.sh	r0,r0[0x0]
80005cce:	56 66       	stdsp	sp[0x198],r6
80005cd0:	00 00       	add	r0,r0
80005cd2:	cc 2c       	rcall	80005e56 <prvIdleTask+0x42>
80005cd4:	80 00       	ld.sh	r0,r0[0x0]
80005cd6:	5a e4       	cp.w	r4,-18
80005cd8:	00 00       	add	r0,r0
80005cda:	cd 4c       	rcall	80005e82 <prvIdleTask+0x6e>
80005cdc:	80 00       	ld.sh	r0,r0[0x0]
80005cde:	58 7c       	cp.w	r12,7

80005ce0 <prvAddCurrentTaskToDelayedList>:
	#endif
}
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( portTickType xTimeToWake )
{
80005ce0:	eb cd 40 80 	pushm	r7,lr
80005ce4:	18 97       	mov	r7,r12
	/* The list item will be inserted in wake time order. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
80005ce6:	49 08       	lddpc	r8,80005d24 <prvAddCurrentTaskToDelayedList+0x44>
80005ce8:	70 08       	ld.w	r8,r8[0x0]
80005cea:	91 1c       	st.w	r8[0x4],r12

	if( xTimeToWake < xTickCount )
80005cec:	48 f8       	lddpc	r8,80005d28 <prvAddCurrentTaskToDelayedList+0x48>
80005cee:	70 08       	ld.w	r8,r8[0x0]
80005cf0:	10 3c       	cp.w	r12,r8
80005cf2:	c0 a2       	brcc	80005d06 <prvAddCurrentTaskToDelayedList+0x26>
	{
		/* Wake time has overflowed.  Place this item in the overflow list. */
		vListInsert( ( xList * ) pxOverflowDelayedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
80005cf4:	48 c8       	lddpc	r8,80005d24 <prvAddCurrentTaskToDelayedList+0x44>
80005cf6:	70 0b       	ld.w	r11,r8[0x0]
80005cf8:	48 d8       	lddpc	r8,80005d2c <prvAddCurrentTaskToDelayedList+0x4c>
80005cfa:	70 0c       	ld.w	r12,r8[0x0]
80005cfc:	2f cb       	sub	r11,-4
80005cfe:	f0 1f 00 0d 	mcall	80005d30 <prvAddCurrentTaskToDelayedList+0x50>
80005d02:	e3 cd 80 80 	ldm	sp++,r7,pc
	}
	else
	{
		/* The wake time has not overflowed, so we can use the current block list. */
		vListInsert( ( xList * ) pxDelayedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
80005d06:	48 88       	lddpc	r8,80005d24 <prvAddCurrentTaskToDelayedList+0x44>
80005d08:	70 0b       	ld.w	r11,r8[0x0]
80005d0a:	48 b8       	lddpc	r8,80005d34 <prvAddCurrentTaskToDelayedList+0x54>
80005d0c:	70 0c       	ld.w	r12,r8[0x0]
80005d0e:	2f cb       	sub	r11,-4
80005d10:	f0 1f 00 08 	mcall	80005d30 <prvAddCurrentTaskToDelayedList+0x50>

		/* If the task entering the blocked state was placed at the head of the
		list of blocked tasks then xNextTaskUnblockTime needs to be updated
		too. */
		if( xTimeToWake < xNextTaskUnblockTime )
80005d14:	48 98       	lddpc	r8,80005d38 <prvAddCurrentTaskToDelayedList+0x58>
80005d16:	70 08       	ld.w	r8,r8[0x0]
80005d18:	10 37       	cp.w	r7,r8
80005d1a:	c0 32       	brcc	80005d20 <prvAddCurrentTaskToDelayedList+0x40>
		{
			xNextTaskUnblockTime = xTimeToWake;
80005d1c:	48 78       	lddpc	r8,80005d38 <prvAddCurrentTaskToDelayedList+0x58>
80005d1e:	91 07       	st.w	r8[0x0],r7
80005d20:	e3 cd 80 80 	ldm	sp++,r7,pc
80005d24:	00 00       	add	r0,r0
80005d26:	cc fc       	rcall	80005ec4 <xTaskGenericCreate+0x30>
80005d28:	00 00       	add	r0,r0
80005d2a:	cd 28       	rjmp	80005ece <xTaskGenericCreate+0x3a>
80005d2c:	00 00       	add	r0,r0
80005d2e:	cc 44       	brge	80005cb6 <xTaskResumeAll+0xbe>
80005d30:	80 00       	ld.sh	r0,r0[0x0]
80005d32:	56 82       	stdsp	sp[0x1a0],r2
80005d34:	00 00       	add	r0,r0
80005d36:	cc 34       	brge	80005cbc <xTaskResumeAll+0xc4>
80005d38:	00 00       	add	r0,r0
80005d3a:	01 e0       	ld.ub	r0,r0[0x6]

80005d3c <vTaskDelayUntil>:
 *----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( portTickType * const pxPreviousWakeTime, portTickType xTimeIncrement )
	{
80005d3c:	eb cd 40 c0 	pushm	r6-r7,lr
80005d40:	18 96       	mov	r6,r12
80005d42:	16 97       	mov	r7,r11
	portBASE_TYPE xAlreadyYielded, xShouldDelay = pdFALSE;

		configASSERT( pxPreviousWakeTime );
		configASSERT( ( xTimeIncrement > 0 ) );

		vTaskSuspendAll();
80005d44:	f0 1f 00 18 	mcall	80005da4 <vTaskDelayUntil+0x68>
		{
			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
80005d48:	6c 08       	ld.w	r8,r6[0x0]
80005d4a:	10 07       	add	r7,r8

			if( xTickCount < *pxPreviousWakeTime )
80005d4c:	49 79       	lddpc	r9,80005da8 <vTaskDelayUntil+0x6c>
80005d4e:	72 09       	ld.w	r9,r9[0x0]
80005d50:	12 38       	cp.w	r8,r9
80005d52:	e0 88 00 0c 	brls	80005d6a <vTaskDelayUntil+0x2e>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xTickCount ) )
80005d56:	0e 38       	cp.w	r8,r7
80005d58:	e0 88 00 22 	brls	80005d9c <vTaskDelayUntil+0x60>
80005d5c:	49 38       	lddpc	r8,80005da8 <vTaskDelayUntil+0x6c>
80005d5e:	70 08       	ld.w	r8,r8[0x0]
					xShouldDelay = pdTRUE;
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
80005d60:	8d 07       	st.w	r6[0x0],r7

			if( xShouldDelay != pdFALSE )
80005d62:	10 37       	cp.w	r7,r8
80005d64:	e0 88 00 14 	brls	80005d8c <vTaskDelayUntil+0x50>
80005d68:	c0 a8       	rjmp	80005d7c <vTaskDelayUntil+0x40>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xTickCount ) )
80005d6a:	0e 38       	cp.w	r8,r7
80005d6c:	e0 8b 00 16 	brhi	80005d98 <vTaskDelayUntil+0x5c>
80005d70:	48 e8       	lddpc	r8,80005da8 <vTaskDelayUntil+0x6c>
80005d72:	70 08       	ld.w	r8,r8[0x0]
80005d74:	10 37       	cp.w	r7,r8
80005d76:	e0 8b 00 11 	brhi	80005d98 <vTaskDelayUntil+0x5c>
80005d7a:	c1 18       	rjmp	80005d9c <vTaskDelayUntil+0x60>
				traceTASK_DELAY_UNTIL();

				/* We must remove ourselves from the ready list before adding
				ourselves to the blocked list as the same list item is used for
				both lists. */
				vListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
80005d7c:	48 c8       	lddpc	r8,80005dac <vTaskDelayUntil+0x70>
80005d7e:	70 0c       	ld.w	r12,r8[0x0]
80005d80:	2f cc       	sub	r12,-4
80005d82:	f0 1f 00 0c 	mcall	80005db0 <vTaskDelayUntil+0x74>
				prvAddCurrentTaskToDelayedList( xTimeToWake );
80005d86:	0e 9c       	mov	r12,r7
80005d88:	f0 1f 00 0b 	mcall	80005db4 <vTaskDelayUntil+0x78>
			}
		}
		xAlreadyYielded = xTaskResumeAll();
80005d8c:	f0 1f 00 0b 	mcall	80005db8 <vTaskDelayUntil+0x7c>

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( !xAlreadyYielded )
80005d90:	c0 81       	brne	80005da0 <vTaskDelayUntil+0x64>
		{
			portYIELD_WITHIN_API();
80005d92:	d7 33       	scall
80005d94:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
					xShouldDelay = pdTRUE;
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
80005d98:	8d 07       	st.w	r6[0x0],r7
80005d9a:	cf 1b       	rjmp	80005d7c <vTaskDelayUntil+0x40>
80005d9c:	8d 07       	st.w	r6[0x0],r7
80005d9e:	cf 7b       	rjmp	80005d8c <vTaskDelayUntil+0x50>
80005da0:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80005da4:	80 00       	ld.sh	r0,r0[0x0]
80005da6:	59 20       	cp.w	r0,18
80005da8:	00 00       	add	r0,r0
80005daa:	cd 28       	rjmp	80005f4e <xTaskGenericCreate+0xba>
80005dac:	00 00       	add	r0,r0
80005dae:	cc fc       	rcall	80005f4c <xTaskGenericCreate+0xb8>
80005db0:	80 00       	ld.sh	r0,r0[0x0]
80005db2:	56 b6       	stdsp	sp[0x1ac],r6
80005db4:	80 00       	ld.sh	r0,r0[0x0]
80005db6:	5c e0       	tnbz	r0
80005db8:	80 00       	ld.sh	r0,r0[0x0]
80005dba:	5b f8       	cp.w	r8,-1

80005dbc <vTaskPlaceOnEventList>:
	}
}
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( const xList * const pxEventList, portTickType xTicksToWait )
{
80005dbc:	eb cd 40 c0 	pushm	r6-r7,lr
80005dc0:	16 96       	mov	r6,r11
	SCHEDULER SUSPENDED. */

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event. */
	vListInsert( ( xList * ) pxEventList, ( xListItem * ) &( pxCurrentTCB->xEventListItem ) );
80005dc2:	48 e7       	lddpc	r7,80005df8 <vTaskPlaceOnEventList+0x3c>
80005dc4:	6e 0b       	ld.w	r11,r7[0x0]
80005dc6:	2e 8b       	sub	r11,-24
80005dc8:	f0 1f 00 0d 	mcall	80005dfc <vTaskPlaceOnEventList+0x40>

	/* We must remove ourselves from the ready list before adding ourselves
	to the blocked list as the same list item is used for both lists.  We have
	exclusive access to the ready lists as the scheduler is locked. */
	vListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
80005dcc:	6e 0c       	ld.w	r12,r7[0x0]
80005dce:	2f cc       	sub	r12,-4
80005dd0:	f0 1f 00 0c 	mcall	80005e00 <vTaskPlaceOnEventList+0x44>


	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( xTicksToWait == portMAX_DELAY )
80005dd4:	5b f6       	cp.w	r6,-1
80005dd6:	c0 81       	brne	80005de6 <vTaskPlaceOnEventList+0x2a>
		{
			/* Add ourselves to the suspended task list instead of a delayed task
			list to ensure we are not woken by a timing event.  We will block
			indefinitely. */
			vListInsertEnd( ( xList * ) &xSuspendedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
80005dd8:	6e 0b       	ld.w	r11,r7[0x0]
80005dda:	2f cb       	sub	r11,-4
80005ddc:	48 ac       	lddpc	r12,80005e04 <vTaskPlaceOnEventList+0x48>
80005dde:	f0 1f 00 0b 	mcall	80005e08 <vTaskPlaceOnEventList+0x4c>
80005de2:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
		}
		else
		{
			/* Calculate the time at which the task should be woken if the event does
			not occur.  This may overflow but this doesn't matter. */
			xTimeToWake = xTickCount + xTicksToWait;
80005de6:	48 a8       	lddpc	r8,80005e0c <vTaskPlaceOnEventList+0x50>
80005de8:	70 0c       	ld.w	r12,r8[0x0]
			prvAddCurrentTaskToDelayedList( xTimeToWake );
80005dea:	ec 0c 00 0c 	add	r12,r6,r12
80005dee:	f0 1f 00 09 	mcall	80005e10 <vTaskPlaceOnEventList+0x54>
80005df2:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80005df6:	00 00       	add	r0,r0
80005df8:	00 00       	add	r0,r0
80005dfa:	cc fc       	rcall	80005f98 <xTaskGenericCreate+0x104>
80005dfc:	80 00       	ld.sh	r0,r0[0x0]
80005dfe:	56 82       	stdsp	sp[0x1a0],r2
80005e00:	80 00       	ld.sh	r0,r0[0x0]
80005e02:	56 b6       	stdsp	sp[0x1ac],r6
80005e04:	00 00       	add	r0,r0
80005e06:	cd 50       	breq	80005db0 <vTaskDelayUntil+0x74>
80005e08:	80 00       	ld.sh	r0,r0[0x0]
80005e0a:	56 66       	stdsp	sp[0x198],r6
80005e0c:	00 00       	add	r0,r0
80005e0e:	cd 28       	rjmp	80005fb2 <xTaskGenericCreate+0x11e>
80005e10:	80 00       	ld.sh	r0,r0[0x0]
80005e12:	5c e0       	tnbz	r0

80005e14 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
80005e14:	eb cd 40 f8 	pushm	r3-r7,lr
	{
		portBASE_TYPE xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		if( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0 )
80005e18:	49 57       	lddpc	r7,80005e6c <prvIdleTask+0x58>
		{
			vTaskSuspendAll();
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
80005e1a:	49 64       	lddpc	r4,80005e70 <prvIdleTask+0x5c>

				taskENTER_CRITICAL();
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( ( ( xList * ) &xTasksWaitingTermination ) );
					vListRemove( &( pxTCB->xGenericListItem ) );
					--uxCurrentNumberOfTasks;
80005e1c:	49 63       	lddpc	r3,80005e74 <prvIdleTask+0x60>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( unsigned portBASE_TYPE ) 1 )
80005e1e:	49 75       	lddpc	r5,80005e78 <prvIdleTask+0x64>
	{
		portBASE_TYPE xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		if( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0 )
80005e20:	6e 08       	ld.w	r8,r7[0x0]
80005e22:	58 08       	cp.w	r8,0
80005e24:	c1 e0       	breq	80005e60 <prvIdleTask+0x4c>
		{
			vTaskSuspendAll();
80005e26:	f0 1f 00 16 	mcall	80005e7c <prvIdleTask+0x68>
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
80005e2a:	68 06       	ld.w	r6,r4[0x0]
			xTaskResumeAll();
80005e2c:	f0 1f 00 15 	mcall	80005e80 <prvIdleTask+0x6c>

			if( xListIsEmpty == pdFALSE )
80005e30:	58 06       	cp.w	r6,0
80005e32:	c1 70       	breq	80005e60 <prvIdleTask+0x4c>
			{
				tskTCB *pxTCB;

				taskENTER_CRITICAL();
80005e34:	f0 1f 00 14 	mcall	80005e84 <prvIdleTask+0x70>
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( ( ( xList * ) &xTasksWaitingTermination ) );
80005e38:	68 38       	ld.w	r8,r4[0xc]
80005e3a:	70 36       	ld.w	r6,r8[0xc]
					vListRemove( &( pxTCB->xGenericListItem ) );
80005e3c:	ec cc ff fc 	sub	r12,r6,-4
80005e40:	f0 1f 00 12 	mcall	80005e88 <prvIdleTask+0x74>
					--uxCurrentNumberOfTasks;
80005e44:	66 08       	ld.w	r8,r3[0x0]
80005e46:	20 18       	sub	r8,1
80005e48:	87 08       	st.w	r3[0x0],r8
					--uxTasksDeleted;
80005e4a:	6e 08       	ld.w	r8,r7[0x0]
80005e4c:	20 18       	sub	r8,1
80005e4e:	8f 08       	st.w	r7[0x0],r8
				}
				taskEXIT_CRITICAL();
80005e50:	f0 1f 00 0f 	mcall	80005e8c <prvIdleTask+0x78>

	static void prvDeleteTCB( tskTCB *pxTCB )
	{
		/* Free up the memory allocated by the scheduler for the task.  It is up to
		the task to free any memory allocated at the application level. */
		vPortFreeAligned( pxTCB->pxStack );
80005e54:	6c cc       	ld.w	r12,r6[0x30]
80005e56:	f0 1f 00 0f 	mcall	80005e90 <prvIdleTask+0x7c>
		vPortFree( pxTCB );
80005e5a:	0c 9c       	mov	r12,r6
80005e5c:	f0 1f 00 0d 	mcall	80005e90 <prvIdleTask+0x7c>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( unsigned portBASE_TYPE ) 1 )
80005e60:	6a 08       	ld.w	r8,r5[0x0]
80005e62:	58 18       	cp.w	r8,1
80005e64:	fe 98 ff de 	brls	80005e20 <prvIdleTask+0xc>
			{
				taskYIELD();
80005e68:	d7 33       	scall
80005e6a:	cd bb       	rjmp	80005e20 <prvIdleTask+0xc>
80005e6c:	00 00       	add	r0,r0
80005e6e:	cc 3c       	rcall	80005ff4 <xTaskGenericCreate+0x160>
80005e70:	00 00       	add	r0,r0
80005e72:	cc e8       	rjmp	8000600e <xTaskGenericCreate+0x17a>
80005e74:	00 00       	add	r0,r0
80005e76:	cd 48       	rjmp	8000601e <xTaskGenericCreate+0x18a>
80005e78:	00 00       	add	r0,r0
80005e7a:	cc 48       	rjmp	80006002 <xTaskGenericCreate+0x16e>
80005e7c:	80 00       	ld.sh	r0,r0[0x0]
80005e7e:	59 20       	cp.w	r0,18
80005e80:	80 00       	ld.sh	r0,r0[0x0]
80005e82:	5b f8       	cp.w	r8,-1
80005e84:	80 00       	ld.sh	r0,r0[0x0]
80005e86:	57 70       	stdsp	sp[0x1dc],r0
80005e88:	80 00       	ld.sh	r0,r0[0x0]
80005e8a:	56 b6       	stdsp	sp[0x1ac],r6
80005e8c:	80 00       	ld.sh	r0,r0[0x0]
80005e8e:	58 7c       	cp.w	r12,7
80005e90:	80 00       	ld.sh	r0,r0[0x0]
80005e92:	2b 5c       	sub	r12,-75

80005e94 <xTaskGenericCreate>:
/*-----------------------------------------------------------
 * TASK CREATION API documented in task.h
 *----------------------------------------------------------*/

signed portBASE_TYPE xTaskGenericCreate( pdTASK_CODE pxTaskCode, const signed char * const pcName, unsigned short usStackDepth, void *pvParameters, unsigned portBASE_TYPE uxPriority, xTaskHandle *pxCreatedTask, portSTACK_TYPE *puxStackBuffer, const xMemoryRegion * const xRegions )
{
80005e94:	d4 31       	pushm	r0-r7,lr
80005e96:	20 1d       	sub	sp,4
80005e98:	fa c4 ff d8 	sub	r4,sp,-40
80005e9c:	50 0c       	stdsp	sp[0x0],r12
80005e9e:	16 91       	mov	r1,r11
80005ea0:	14 97       	mov	r7,r10
80005ea2:	12 90       	mov	r0,r9
80005ea4:	10 93       	mov	r3,r8
80005ea6:	68 02       	ld.w	r2,r4[0x0]
80005ea8:	68 16       	ld.w	r6,r4[0x4]
{
tskTCB *pxNewTCB;

	/* Allocate space for the TCB.  Where the memory comes from depends on
	the implementation of the port malloc function. */
	pxNewTCB = ( tskTCB * ) pvPortMalloc( sizeof( tskTCB ) );
80005eaa:	34 4c       	mov	r12,68
80005eac:	f0 1f 00 5b 	mcall	80006018 <xTaskGenericCreate+0x184>
80005eb0:	18 95       	mov	r5,r12

	if( pxNewTCB != NULL )
80005eb2:	c0 31       	brne	80005eb8 <xTaskGenericCreate+0x24>
80005eb4:	3f fc       	mov	r12,-1
80005eb6:	ca d8       	rjmp	80006010 <xTaskGenericCreate+0x17c>
	{
		/* Allocate space for the stack used by the task being created.
		The base of the stack memory stored in the TCB so the task can
		be deleted later if required. */
		pxNewTCB->pxStack = ( portSTACK_TYPE * ) pvPortMallocAligned( ( ( ( size_t )usStackDepth ) * sizeof( portSTACK_TYPE ) ), puxStackBuffer );
80005eb8:	58 06       	cp.w	r6,0
80005eba:	e0 81 00 ad 	brne	80006014 <xTaskGenericCreate+0x180>
80005ebe:	0e 9c       	mov	r12,r7
80005ec0:	5c 7c       	castu.h	r12
80005ec2:	a3 6c       	lsl	r12,0x2
80005ec4:	f0 1f 00 55 	mcall	80006018 <xTaskGenericCreate+0x184>
80005ec8:	18 96       	mov	r6,r12
80005eca:	8b cc       	st.w	r5[0x30],r12

		if( pxNewTCB->pxStack == NULL )
80005ecc:	c0 61       	brne	80005ed8 <xTaskGenericCreate+0x44>
		{
			/* Could not allocate the stack.  Delete the allocated TCB. */
			vPortFree( pxNewTCB );
80005ece:	0a 9c       	mov	r12,r5
80005ed0:	f0 1f 00 53 	mcall	8000601c <xTaskGenericCreate+0x188>
80005ed4:	3f fc       	mov	r12,-1
80005ed6:	c9 d8       	rjmp	80006010 <xTaskGenericCreate+0x17c>
			pxNewTCB = NULL;
		}
		else
		{
			/* Just to help debugging. */
			memset( pxNewTCB->pxStack, tskSTACK_FILL_BYTE, usStackDepth * sizeof( portSTACK_TYPE ) );
80005ed8:	5c 77       	castu.h	r7
80005eda:	ee 0a 15 02 	lsl	r10,r7,0x2
80005ede:	e0 6b 00 a5 	mov	r11,165
80005ee2:	0c 9c       	mov	r12,r6
80005ee4:	f0 1f 00 4f 	mcall	80006020 <xTaskGenericCreate+0x18c>
		portSTACK_GROWTH is used to make the result positive or negative as
		required by the port. */
		#if( portSTACK_GROWTH < 0 )
		{
			pxTopOfStack = pxNewTCB->pxStack + ( usStackDepth - ( unsigned short ) 1 );
			pxTopOfStack = ( portSTACK_TYPE * ) ( ( ( unsigned long ) pxTopOfStack ) & ( ( unsigned long ) ~portBYTE_ALIGNMENT_MASK  ) );
80005ee8:	ee c6 00 01 	sub	r6,r7,1
80005eec:	6a c8       	ld.w	r8,r5[0x30]
80005eee:	f0 06 00 26 	add	r6,r8,r6<<0x2
80005ef2:	e0 16 ff fc 	andl	r6,0xfffc
{
	/* Store the function name in the TCB. */
	#if configMAX_TASK_NAME_LEN > 1
	{
		/* Don't bring strncpy into the build unnecessarily. */
		strncpy( ( char * ) pxTCB->pcTaskName, ( const char * ) pcName, ( unsigned short ) configMAX_TASK_NAME_LEN );
80005ef6:	31 0a       	mov	r10,16
80005ef8:	02 9b       	mov	r11,r1
80005efa:	ea cc ff cc 	sub	r12,r5,-52
80005efe:	f0 1f 00 4a 	mcall	80006024 <xTaskGenericCreate+0x190>
	}
	#endif
	pxTCB->pcTaskName[ ( unsigned short ) configMAX_TASK_NAME_LEN - ( unsigned short ) 1 ] = ( signed char ) '\0';
80005f02:	30 08       	mov	r8,0
80005f04:	eb 68 00 43 	st.b	r5[67],r8
80005f08:	58 73       	cp.w	r3,7
80005f0a:	e6 07 17 80 	movls	r7,r3
80005f0e:	f9 b7 0b 07 	movhi	r7,7
	if( uxPriority >= configMAX_PRIORITIES )
	{
		uxPriority = configMAX_PRIORITIES - ( unsigned portBASE_TYPE ) 1U;
	}

	pxTCB->uxPriority = uxPriority;
80005f12:	8b b7       	st.w	r5[0x2c],r7
	{
		pxTCB->uxBasePriority = uxPriority;
	}
	#endif

	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
80005f14:	ea c4 ff fc 	sub	r4,r5,-4
80005f18:	08 9c       	mov	r12,r4
80005f1a:	f0 1f 00 44 	mcall	80006028 <xTaskGenericCreate+0x194>
	vListInitialiseItem( &( pxTCB->xEventListItem ) );
80005f1e:	ea cc ff e8 	sub	r12,r5,-24
80005f22:	f0 1f 00 42 	mcall	80006028 <xTaskGenericCreate+0x194>

	/* Set the pxTCB as a link back from the xListItem.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxTCB->xGenericListItem ), pxTCB );
80005f26:	8b 45       	st.w	r5[0x10],r5

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) uxPriority );
80005f28:	ee 07 11 08 	rsub	r7,r7,8
80005f2c:	8b 67       	st.w	r5[0x18],r7
	listSET_LIST_ITEM_OWNER( &( pxTCB->xEventListItem ), pxTCB );
80005f2e:	8b 95       	st.w	r5[0x24],r5
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
		}
		#else
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
80005f30:	00 9a       	mov	r10,r0
80005f32:	40 0b       	lddsp	r11,sp[0x0]
80005f34:	0c 9c       	mov	r12,r6
80005f36:	f0 1f 00 3e 	mcall	8000602c <xTaskGenericCreate+0x198>
80005f3a:	8b 0c       	st.w	r5[0x0],r12
		if( ( void * ) pxCreatedTask != NULL )
		{
			/* Pass the TCB out - in an anonymous way.  The calling function/
			task can use this as a handle to delete the task later if
			required.*/
			*pxCreatedTask = ( xTaskHandle ) pxNewTCB;
80005f3c:	58 02       	cp.w	r2,0
80005f3e:	e5 f5 1a 00 	st.wne	r2[0x0],r5
		}

		/* We are going to manipulate the task queues to add this task to a
		ready list, so must make sure no interrupts occur. */
		taskENTER_CRITICAL();
80005f42:	f0 1f 00 3c 	mcall	80006030 <xTaskGenericCreate+0x19c>
		{
			uxCurrentNumberOfTasks++;
80005f46:	4b c8       	lddpc	r8,80006034 <xTaskGenericCreate+0x1a0>
80005f48:	70 09       	ld.w	r9,r8[0x0]
80005f4a:	2f f9       	sub	r9,-1
80005f4c:	91 09       	st.w	r8[0x0],r9
			if( pxCurrentTCB == NULL )
80005f4e:	4b b8       	lddpc	r8,80006038 <xTaskGenericCreate+0x1a4>
80005f50:	70 08       	ld.w	r8,r8[0x0]
80005f52:	58 08       	cp.w	r8,0
80005f54:	c2 61       	brne	80005fa0 <xTaskGenericCreate+0x10c>
			{
				/* There are no other tasks, or all the other tasks are in
				the suspended state - make this the current task. */
				pxCurrentTCB =  pxNewTCB;
80005f56:	4b 98       	lddpc	r8,80006038 <xTaskGenericCreate+0x1a4>
80005f58:	91 05       	st.w	r8[0x0],r5

				if( uxCurrentNumberOfTasks == ( unsigned portBASE_TYPE ) 1 )
80005f5a:	4b 78       	lddpc	r8,80006034 <xTaskGenericCreate+0x1a0>
80005f5c:	70 08       	ld.w	r8,r8[0x0]
80005f5e:	58 18       	cp.w	r8,1
80005f60:	c2 b1       	brne	80005fb6 <xTaskGenericCreate+0x122>
80005f62:	4b 77       	lddpc	r7,8000603c <xTaskGenericCreate+0x1a8>

/*-----------------------------------------------------------
 * TASK CREATION API documented in task.h
 *----------------------------------------------------------*/

signed portBASE_TYPE xTaskGenericCreate( pdTASK_CODE pxTaskCode, const signed char * const pcName, unsigned short usStackDepth, void *pvParameters, unsigned portBASE_TYPE uxPriority, xTaskHandle *pxCreatedTask, portSTACK_TYPE *puxStackBuffer, const xMemoryRegion * const xRegions )
80005f64:	ee c6 ff 60 	sub	r6,r7,-160
{
unsigned portBASE_TYPE uxPriority;

	for( uxPriority = ( unsigned portBASE_TYPE ) 0U; uxPriority < configMAX_PRIORITIES; uxPriority++ )
	{
		vListInitialise( ( xList * ) &( pxReadyTasksLists[ uxPriority ] ) );
80005f68:	0e 9c       	mov	r12,r7
80005f6a:	f0 1f 00 36 	mcall	80006040 <xTaskGenericCreate+0x1ac>
80005f6e:	2e c7       	sub	r7,-20

static void prvInitialiseTaskLists( void )
{
unsigned portBASE_TYPE uxPriority;

	for( uxPriority = ( unsigned portBASE_TYPE ) 0U; uxPriority < configMAX_PRIORITIES; uxPriority++ )
80005f70:	0c 37       	cp.w	r7,r6
80005f72:	cf b1       	brne	80005f68 <xTaskGenericCreate+0xd4>
	{
		vListInitialise( ( xList * ) &( pxReadyTasksLists[ uxPriority ] ) );
	}

	vListInitialise( ( xList * ) &xDelayedTaskList1 );
80005f74:	4b 47       	lddpc	r7,80006044 <xTaskGenericCreate+0x1b0>
80005f76:	0e 9c       	mov	r12,r7
80005f78:	f0 1f 00 32 	mcall	80006040 <xTaskGenericCreate+0x1ac>
	vListInitialise( ( xList * ) &xDelayedTaskList2 );
80005f7c:	4b 36       	lddpc	r6,80006048 <xTaskGenericCreate+0x1b4>
80005f7e:	0c 9c       	mov	r12,r6
80005f80:	f0 1f 00 30 	mcall	80006040 <xTaskGenericCreate+0x1ac>
	vListInitialise( ( xList * ) &xPendingReadyList );
80005f84:	4b 2c       	lddpc	r12,8000604c <xTaskGenericCreate+0x1b8>
80005f86:	f0 1f 00 2f 	mcall	80006040 <xTaskGenericCreate+0x1ac>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( ( xList * ) &xTasksWaitingTermination );
80005f8a:	4b 2c       	lddpc	r12,80006050 <xTaskGenericCreate+0x1bc>
80005f8c:	f0 1f 00 2d 	mcall	80006040 <xTaskGenericCreate+0x1ac>
	}
	#endif

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( ( xList * ) &xSuspendedTaskList );
80005f90:	4b 1c       	lddpc	r12,80006054 <xTaskGenericCreate+0x1c0>
80005f92:	f0 1f 00 2c 	mcall	80006040 <xTaskGenericCreate+0x1ac>
	}
	#endif

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
80005f96:	4b 18       	lddpc	r8,80006058 <xTaskGenericCreate+0x1c4>
80005f98:	91 07       	st.w	r8[0x0],r7
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
80005f9a:	4b 18       	lddpc	r8,8000605c <xTaskGenericCreate+0x1c8>
80005f9c:	91 06       	st.w	r8[0x0],r6
80005f9e:	c0 c8       	rjmp	80005fb6 <xTaskGenericCreate+0x122>
			else
			{
				/* If the scheduler is not already running, make this task the
				current task if it is the highest priority task to be created
				so far. */
				if( xSchedulerRunning == pdFALSE )
80005fa0:	4b 08       	lddpc	r8,80006060 <xTaskGenericCreate+0x1cc>
80005fa2:	70 08       	ld.w	r8,r8[0x0]
80005fa4:	58 08       	cp.w	r8,0
80005fa6:	c0 81       	brne	80005fb6 <xTaskGenericCreate+0x122>
				{
					if( pxCurrentTCB->uxPriority <= uxPriority )
80005fa8:	4a 48       	lddpc	r8,80006038 <xTaskGenericCreate+0x1a4>
80005faa:	70 08       	ld.w	r8,r8[0x0]
80005fac:	70 b8       	ld.w	r8,r8[0x2c]
80005fae:	10 33       	cp.w	r3,r8
80005fb0:	c0 33       	brcs	80005fb6 <xTaskGenericCreate+0x122>
					{
						pxCurrentTCB = pxNewTCB;
80005fb2:	4a 28       	lddpc	r8,80006038 <xTaskGenericCreate+0x1a4>
80005fb4:	91 05       	st.w	r8[0x0],r5
				}
			}

			/* Remember the top priority to make context switching faster.  Use
			the priority in pxNewTCB as this has been capped to a valid value. */
			if( pxNewTCB->uxPriority > uxTopUsedPriority )
80005fb6:	6a b8       	ld.w	r8,r5[0x2c]
80005fb8:	4a b9       	lddpc	r9,80006064 <xTaskGenericCreate+0x1d0>
80005fba:	72 09       	ld.w	r9,r9[0x0]
80005fbc:	12 38       	cp.w	r8,r9
80005fbe:	e0 88 00 04 	brls	80005fc6 <xTaskGenericCreate+0x132>
			{
				uxTopUsedPriority = pxNewTCB->uxPriority;
80005fc2:	4a 99       	lddpc	r9,80006064 <xTaskGenericCreate+0x1d0>
80005fc4:	93 08       	st.w	r9[0x0],r8
			{
				/* Add a counter into the TCB for tracing only. */
				pxNewTCB->uxTCBNumber = uxTaskNumber;
			}
			#endif
			uxTaskNumber++;
80005fc6:	4a 98       	lddpc	r8,80006068 <xTaskGenericCreate+0x1d4>
80005fc8:	70 09       	ld.w	r9,r8[0x0]
80005fca:	2f f9       	sub	r9,-1
80005fcc:	91 09       	st.w	r8[0x0],r9

			prvAddTaskToReadyQueue( pxNewTCB );
80005fce:	6a b8       	ld.w	r8,r5[0x2c]
80005fd0:	4a 79       	lddpc	r9,8000606c <xTaskGenericCreate+0x1d8>
80005fd2:	72 09       	ld.w	r9,r9[0x0]
80005fd4:	12 38       	cp.w	r8,r9
80005fd6:	e0 88 00 04 	brls	80005fde <xTaskGenericCreate+0x14a>
80005fda:	4a 59       	lddpc	r9,8000606c <xTaskGenericCreate+0x1d8>
80005fdc:	93 08       	st.w	r9[0x0],r8
80005fde:	6a bc       	ld.w	r12,r5[0x2c]
80005fe0:	f8 0c 00 2c 	add	r12,r12,r12<<0x2
80005fe4:	08 9b       	mov	r11,r4
80005fe6:	49 68       	lddpc	r8,8000603c <xTaskGenericCreate+0x1a8>
80005fe8:	f0 0c 00 2c 	add	r12,r8,r12<<0x2
80005fec:	f0 1f 00 21 	mcall	80006070 <xTaskGenericCreate+0x1dc>

			xReturn = pdPASS;
			traceTASK_CREATE( pxNewTCB );
		}
		taskEXIT_CRITICAL();
80005ff0:	f0 1f 00 21 	mcall	80006074 <xTaskGenericCreate+0x1e0>
		traceTASK_CREATE_FAILED();
	}

	if( xReturn == pdPASS )
	{
		if( xSchedulerRunning != pdFALSE )
80005ff4:	49 b8       	lddpc	r8,80006060 <xTaskGenericCreate+0x1cc>
80005ff6:	70 08       	ld.w	r8,r8[0x0]
80005ff8:	58 08       	cp.w	r8,0
80005ffa:	c0 a0       	breq	8000600e <xTaskGenericCreate+0x17a>
		{
			/* If the created task is of a higher priority than the current task
			then it should run now. */
			if( pxCurrentTCB->uxPriority < uxPriority )
80005ffc:	48 f8       	lddpc	r8,80006038 <xTaskGenericCreate+0x1a4>
80005ffe:	70 08       	ld.w	r8,r8[0x0]
80006000:	70 b8       	ld.w	r8,r8[0x2c]
80006002:	10 33       	cp.w	r3,r8
80006004:	e0 88 00 05 	brls	8000600e <xTaskGenericCreate+0x17a>
			{
				portYIELD_WITHIN_API();
80006008:	d7 33       	scall
8000600a:	30 1c       	mov	r12,1
8000600c:	c0 28       	rjmp	80006010 <xTaskGenericCreate+0x17c>
8000600e:	30 1c       	mov	r12,1
			}
		}
	}

	return xReturn;
}
80006010:	2f fd       	sub	sp,-4
80006012:	d8 32       	popm	r0-r7,pc
	if( pxNewTCB != NULL )
	{
		/* Allocate space for the stack used by the task being created.
		The base of the stack memory stored in the TCB so the task can
		be deleted later if required. */
		pxNewTCB->pxStack = ( portSTACK_TYPE * ) pvPortMallocAligned( ( ( ( size_t )usStackDepth ) * sizeof( portSTACK_TYPE ) ), puxStackBuffer );
80006014:	99 c6       	st.w	r12[0x30],r6
80006016:	c6 1b       	rjmp	80005ed8 <xTaskGenericCreate+0x44>
80006018:	80 00       	ld.sh	r0,r0[0x0]
8000601a:	2b 60       	sub	r0,-74
8000601c:	80 00       	ld.sh	r0,r0[0x0]
8000601e:	2b 5c       	sub	r12,-75
80006020:	80 00       	ld.sh	r0,r0[0x0]
80006022:	7c 06       	ld.w	r6,lr[0x0]
80006024:	80 00       	ld.sh	r0,r0[0x0]
80006026:	7c 14       	ld.w	r4,lr[0x4]
80006028:	80 00       	ld.sh	r0,r0[0x0]
8000602a:	56 60       	stdsp	sp[0x198],r0
8000602c:	80 00       	ld.sh	r0,r0[0x0]
8000602e:	56 dc       	stdsp	sp[0x1b4],r12
80006030:	80 00       	ld.sh	r0,r0[0x0]
80006032:	57 70       	stdsp	sp[0x1dc],r0
80006034:	00 00       	add	r0,r0
80006036:	cd 48       	rjmp	800061de <wdt_scheduler+0x2a>
80006038:	00 00       	add	r0,r0
8000603a:	cc fc       	rcall	800061d8 <wdt_scheduler+0x24>
8000603c:	00 00       	add	r0,r0
8000603e:	cc 48       	rjmp	800061c6 <wdt_scheduler+0x12>
80006040:	80 00       	ld.sh	r0,r0[0x0]
80006042:	56 4c       	stdsp	sp[0x190],r12
80006044:	00 00       	add	r0,r0
80006046:	cd 14       	brge	80005fe8 <xTaskGenericCreate+0x154>
80006048:	00 00       	add	r0,r0
8000604a:	cd 30       	breq	80005ff0 <xTaskGenericCreate+0x15c>
8000604c:	00 00       	add	r0,r0
8000604e:	cd 00       	breq	80005fee <xTaskGenericCreate+0x15a>
80006050:	00 00       	add	r0,r0
80006052:	cc e8       	rjmp	800061ee <wdt_scheduler+0x3a>
80006054:	00 00       	add	r0,r0
80006056:	cd 50       	breq	80006000 <xTaskGenericCreate+0x16c>
80006058:	00 00       	add	r0,r0
8000605a:	cc 34       	brge	80005fe0 <xTaskGenericCreate+0x14c>
8000605c:	00 00       	add	r0,r0
8000605e:	cc 44       	brge	80005fe6 <xTaskGenericCreate+0x152>
80006060:	00 00       	add	r0,r0
80006062:	cc 38       	rjmp	800061e8 <wdt_scheduler+0x34>
80006064:	00 00       	add	r0,r0
80006066:	cc 30       	breq	80005fec <xTaskGenericCreate+0x158>
80006068:	00 00       	add	r0,r0
8000606a:	cd 44       	brge	80006012 <xTaskGenericCreate+0x17e>
8000606c:	00 00       	add	r0,r0
8000606e:	cd 64       	brge	8000601a <xTaskGenericCreate+0x186>
80006070:	80 00       	ld.sh	r0,r0[0x0]
80006072:	56 66       	stdsp	sp[0x198],r6
80006074:	80 00       	ld.sh	r0,r0[0x0]
80006076:	58 7c       	cp.w	r12,7

80006078 <vTaskStartScheduler>:
 * PUBLIC SCHEDULER CONTROL documented in task.h
 *----------------------------------------------------------*/


void vTaskStartScheduler( void )
{
80006078:	d4 01       	pushm	lr
portBASE_TYPE xReturn;

	/* Add the idle task at the lowest priority. */
	xReturn = xTaskCreate( prvIdleTask, ( signed char * ) "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), ( xTaskHandle * ) NULL );
8000607a:	30 09       	mov	r9,0
8000607c:	1a d9       	st.w	--sp,r9
8000607e:	1a d9       	st.w	--sp,r9
80006080:	1a d9       	st.w	--sp,r9
80006082:	12 98       	mov	r8,r9
80006084:	e0 6a 01 00 	mov	r10,256
80006088:	48 9b       	lddpc	r11,800060ac <vTaskStartScheduler+0x34>
8000608a:	48 ac       	lddpc	r12,800060b0 <vTaskStartScheduler+0x38>
8000608c:	f0 1f 00 0a 	mcall	800060b4 <vTaskStartScheduler+0x3c>
			xReturn = xTimerCreateTimerTask();
		}
	}
	#endif

	if( xReturn == pdPASS )
80006090:	2f dd       	sub	sp,-12
80006092:	58 1c       	cp.w	r12,1
80006094:	c0 a1       	brne	800060a8 <vTaskStartScheduler+0x30>
		so interrupts will automatically get re-enabled when the first task
		starts to run.

		STEPPING THROUGH HERE USING A DEBUGGER CAN CAUSE BIG PROBLEMS IF THE
		DEBUGGER ALLOWS INTERRUPTS TO BE PROCESSED. */
		portDISABLE_INTERRUPTS();
80006096:	d3 03       	ssrf	0x10

		xSchedulerRunning = pdTRUE;
80006098:	30 19       	mov	r9,1
8000609a:	48 88       	lddpc	r8,800060b8 <vTaskStartScheduler+0x40>
8000609c:	91 09       	st.w	r8[0x0],r9
		xTickCount = ( portTickType ) 0;
8000609e:	30 09       	mov	r9,0
800060a0:	48 78       	lddpc	r8,800060bc <vTaskStartScheduler+0x44>
800060a2:	91 09       	st.w	r8[0x0],r9
		the run time counter time base. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() )
800060a4:	f0 1f 00 07 	mcall	800060c0 <vTaskStartScheduler+0x48>
800060a8:	d8 02       	popm	pc
800060aa:	00 00       	add	r0,r0
800060ac:	80 00       	ld.sh	r0,r0[0x0]
800060ae:	80 70       	ld.sh	r0,r0[0xe]
800060b0:	80 00       	ld.sh	r0,r0[0x0]
800060b2:	5e 14       	retne	r4
800060b4:	80 00       	ld.sh	r0,r0[0x0]
800060b6:	5e 94       	retgt	r4
800060b8:	00 00       	add	r0,r0
800060ba:	cc 38       	rjmp	80006240 <main+0x10>
800060bc:	00 00       	add	r0,r0
800060be:	cd 28       	rjmp	80006262 <main+0x32>
800060c0:	80 00       	ld.sh	r0,r0[0x0]
800060c2:	57 80       	stdsp	sp[0x1e0],r0

800060c4 <get_and_send_periodic_data>:
		fsm_ecu_init(&ecu_data);
		wdt_enable(&opt);
	}
}

uint16_t get_and_send_periodic_data(fsm_ecu_data_t *ecu_data, uint16_t data_timer) {
800060c4:	eb cd 40 c0 	pushm	r6-r7,lr
800060c8:	18 96       	mov	r6,r12
800060ca:	16 97       	mov	r7,r11
	if ((data_timer % TIMER_10_HZ) == 0) {
800060cc:	16 98       	mov	r8,r11
800060ce:	5c 78       	castu.h	r8
800060d0:	e0 6b cc cd 	mov	r11,52429
800060d4:	ea 1b cc cc 	orh	r11,0xcccc
800060d8:	f0 0b 06 4a 	mulu.d	r10,r8,r11
800060dc:	f6 09 16 02 	lsr	r9,r11,0x2
800060e0:	f2 09 00 29 	add	r9,r9,r9<<0x2
800060e4:	12 18       	sub	r8,r9
800060e6:	30 0a       	mov	r10,0
800060e8:	f4 08 19 00 	cp.h	r8,r10
800060ec:	c1 21       	brne	80006110 <get_and_send_periodic_data+0x4c>
		ecu_can_inverter_read_reg(VDC_REG);
800060ee:	e0 6c 00 eb 	mov	r12,235
800060f2:	f0 1f 00 2b 	mcall	8000619c <get_and_send_periodic_data+0xd8>
		ecu_can_inverter_read_reg(RPM_REG);
800060f6:	33 0c       	mov	r12,48
800060f8:	f0 1f 00 29 	mcall	8000619c <get_and_send_periodic_data+0xd8>
		ecu_can_send_fast_data(ecu_data->inverter_vdc, ecu_data->ecu_error, ecu_data->rpm, ecu_data->trq_cmd);
800060fc:	ed 09 00 16 	ld.sh	r9,r6[22]
80006100:	ed 1a 00 40 	ld.uh	r10,r6[64]
80006104:	ed 1b 00 5a 	ld.uh	r11,r6[90]
80006108:	ed 1c 00 3e 	ld.uh	r12,r6[62]
8000610c:	f0 1f 00 25 	mcall	800061a0 <get_and_send_periodic_data+0xdc>
	}
	
	if ((data_timer % TIMER_2_HZ) == 0) {
80006110:	0e 98       	mov	r8,r7
80006112:	5c 78       	castu.h	r8
80006114:	e0 6b 85 1f 	mov	r11,34079
80006118:	ea 1b 51 eb 	orh	r11,0x51eb
8000611c:	f0 0b 06 4a 	mulu.d	r10,r8,r11
80006120:	f6 09 16 03 	lsr	r9,r11,0x3
80006124:	f2 09 00 29 	add	r9,r9,r9<<0x2
80006128:	f2 09 00 29 	add	r9,r9,r9<<0x2
8000612c:	12 18       	sub	r8,r9
8000612e:	30 0a       	mov	r10,0
80006130:	f4 08 19 00 	cp.h	r8,r10
80006134:	c0 b1       	brne	8000614a <get_and_send_periodic_data+0x86>
		if (ecu_data->state == STATE_ERROR) {
80006136:	6c 08       	ld.w	r8,r6[0x0]
80006138:	58 88       	cp.w	r8,8
8000613a:	c0 51       	brne	80006144 <get_and_send_periodic_data+0x80>
			ecu_can_send_alive(1);
8000613c:	30 1c       	mov	r12,1
8000613e:	f0 1f 00 1a 	mcall	800061a4 <get_and_send_periodic_data+0xe0>
80006142:	c0 48       	rjmp	8000614a <get_and_send_periodic_data+0x86>
			} else {
			ecu_can_send_alive(0);
80006144:	30 0c       	mov	r12,0
80006146:	f0 1f 00 18 	mcall	800061a4 <get_and_send_periodic_data+0xe0>
		}
	}
	
	if ((data_timer % TIMER_1_HZ) == 0) {
8000614a:	0e 98       	mov	r8,r7
8000614c:	5c 78       	castu.h	r8
8000614e:	e0 6b 85 1f 	mov	r11,34079
80006152:	ea 1b 51 eb 	orh	r11,0x51eb
80006156:	f0 0b 06 4a 	mulu.d	r10,r8,r11
8000615a:	f6 09 16 04 	lsr	r9,r11,0x4
8000615e:	f2 09 10 32 	mul	r9,r9,50
80006162:	12 18       	sub	r8,r9
80006164:	30 09       	mov	r9,0
80006166:	f2 08 19 00 	cp.h	r8,r9
8000616a:	c1 51       	brne	80006194 <get_and_send_periodic_data+0xd0>
		ecu_can_inverter_read_reg(MOTOR_TEMP_REG);
8000616c:	34 9c       	mov	r12,73
8000616e:	f0 1f 00 0c 	mcall	8000619c <get_and_send_periodic_data+0xd8>
		ecu_can_inverter_read_reg(IGBT_TEMP_REG);
80006172:	34 ac       	mov	r12,74
80006174:	f0 1f 00 0a 	mcall	8000619c <get_and_send_periodic_data+0xd8>
		ecu_can_send_slow_data(ecu_data->motor_temp, ecu_data->inverter_temp, ecu_data->config_max_trq);
80006178:	ed 3a 00 69 	ld.ub	r10,r6[105]
8000617c:	ed 1b 00 44 	ld.uh	r11,r6[68]
80006180:	ed 1c 00 42 	ld.uh	r12,r6[66]
80006184:	f0 1f 00 09 	mcall	800061a8 <get_and_send_periodic_data+0xe4>
		save_state(&mcp2515_spiModule, ecu_data);
80006188:	0c 9b       	mov	r11,r6
8000618a:	48 9c       	lddpc	r12,800061ac <get_and_send_periodic_data+0xe8>
8000618c:	f0 1f 00 09 	mcall	800061b0 <get_and_send_periodic_data+0xec>
		data_timer = 0;
		asm("nop");
80006190:	d7 03       	nop
80006192:	30 07       	mov	r7,0
	}
	return data_timer;
80006194:	0e 9c       	mov	r12,r7
80006196:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
8000619a:	00 00       	add	r0,r0
8000619c:	80 00       	ld.sh	r0,r0[0x0]
8000619e:	2a 94       	sub	r4,-87
800061a0:	80 00       	ld.sh	r0,r0[0x0]
800061a2:	2a 58       	sub	r8,-91
800061a4:	80 00       	ld.sh	r0,r0[0x0]
800061a6:	28 c0       	sub	r0,-116
800061a8:	80 00       	ld.sh	r0,r0[0x0]
800061aa:	2a 1c       	sub	r12,-95
800061ac:	00 00       	add	r0,r0
800061ae:	d0 20       	acall	0x2
800061b0:	80 00       	ld.sh	r0,r0[0x0]
800061b2:	31 b8       	mov	r8,27

800061b4 <wdt_scheduler>:
		portEXIT_CRITICAL();
	}
}


void wdt_scheduler(void) {
800061b4:	d4 01       	pushm	lr
	// Watchdog reset
	if(AVR32_PM.RCAUSE.wdt) {
800061b6:	fe 78 04 00 	mov	r8,-64512
800061ba:	f0 f8 01 80 	ld.w	r8,r8[384]
800061be:	e2 18 00 08 	andl	r8,0x8,COH
800061c2:	c0 b0       	breq	800061d8 <wdt_scheduler+0x24>
		power_on_reset = 0;
800061c4:	30 09       	mov	r9,0
800061c6:	49 38       	lddpc	r8,80006210 <wdt_scheduler+0x5c>
800061c8:	b0 89       	st.b	r8[0x0],r9
		load_state(&mcp2515_spiModule, &ecu_data);
800061ca:	49 3b       	lddpc	r11,80006214 <wdt_scheduler+0x60>
800061cc:	49 3c       	lddpc	r12,80006218 <wdt_scheduler+0x64>
800061ce:	f0 1f 00 14 	mcall	8000621c <wdt_scheduler+0x68>
		wdt_reenable();
800061d2:	f0 1f 00 14 	mcall	80006220 <wdt_scheduler+0x6c>
800061d6:	d8 02       	popm	pc
	} else if (AVR32_PM.RCAUSE.por) {
800061d8:	fe 78 04 00 	mov	r8,-64512
800061dc:	f0 f8 01 80 	ld.w	r8,r8[384]
800061e0:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
800061e4:	c0 b0       	breq	800061fa <wdt_scheduler+0x46>
		power_on_reset = 1;
800061e6:	30 19       	mov	r9,1
800061e8:	48 a8       	lddpc	r8,80006210 <wdt_scheduler+0x5c>
800061ea:	b0 89       	st.b	r8[0x0],r9
		fsm_ecu_init(&ecu_data);
800061ec:	48 ac       	lddpc	r12,80006214 <wdt_scheduler+0x60>
800061ee:	f0 1f 00 0e 	mcall	80006224 <wdt_scheduler+0x70>
		wdt_enable(&opt);
800061f2:	48 ec       	lddpc	r12,80006228 <wdt_scheduler+0x74>
800061f4:	f0 1f 00 0e 	mcall	8000622c <wdt_scheduler+0x78>
800061f8:	d8 02       	popm	pc
	} else {
		power_on_reset = 0;
800061fa:	30 09       	mov	r9,0
800061fc:	48 58       	lddpc	r8,80006210 <wdt_scheduler+0x5c>
800061fe:	b0 89       	st.b	r8[0x0],r9
		fsm_ecu_init(&ecu_data);
80006200:	48 5c       	lddpc	r12,80006214 <wdt_scheduler+0x60>
80006202:	f0 1f 00 09 	mcall	80006224 <wdt_scheduler+0x70>
		wdt_enable(&opt);
80006206:	48 9c       	lddpc	r12,80006228 <wdt_scheduler+0x74>
80006208:	f0 1f 00 09 	mcall	8000622c <wdt_scheduler+0x78>
8000620c:	d8 02       	popm	pc
8000620e:	00 00       	add	r0,r0
80006210:	00 00       	add	r0,r0
80006212:	cd 70       	breq	800061c0 <wdt_scheduler+0xc>
80006214:	00 00       	add	r0,r0
80006216:	cf 8c       	rcall	80006406 <task_watchdog+0x16>
80006218:	00 00       	add	r0,r0
8000621a:	d0 20       	acall	0x2
8000621c:	80 00       	ld.sh	r0,r0[0x0]
8000621e:	30 ac       	mov	r12,10
80006220:	80 00       	ld.sh	r0,r0[0x0]
80006222:	21 e8       	sub	r8,30
80006224:	80 00       	ld.sh	r0,r0[0x0]
80006226:	35 28       	mov	r8,82
80006228:	00 00       	add	r0,r0
8000622a:	01 e8       	ld.ub	r8,r0[0x6]
8000622c:	80 00       	ld.sh	r0,r0[0x0]
8000622e:	22 28       	sub	r8,34

80006230 <main>:
struct spi_device spi_init_module(void);
void wdt_scheduler(void);
uint16_t get_and_send_periodic_data(fsm_ecu_data_t *ecu_data, uint16_t data_timer);


int main(void){	
80006230:	eb cd 40 e0 	pushm	r5-r7,lr
	board_init();
80006234:	f0 1f 00 50 	mcall	80006374 <main+0x144>
	spi_init_pins();
80006238:	f0 1f 00 50 	mcall	80006378 <main+0x148>
	mcp2515_spiModule = spi_init_module();
8000623c:	f0 1f 00 50 	mcall	8000637c <main+0x14c>
80006240:	4d 08       	lddpc	r8,80006380 <main+0x150>
80006242:	b0 8c       	st.b	r8[0x0],r12
	queue_from_inverter	= xQueueCreate(QUEUE_INVERTER_RX_LEN, sizeof(inverter_can_msg_t));
80006244:	30 0a       	mov	r10,0
80006246:	30 cb       	mov	r11,12
80006248:	30 5c       	mov	r12,5
8000624a:	f0 1f 00 4f 	mcall	80006384 <main+0x154>
8000624e:	4c f8       	lddpc	r8,80006388 <main+0x158>
80006250:	91 0c       	st.w	r8[0x0],r12
	queue_to_inverter	= xQueueCreate(QUEUE_INVERTER_RX_LEN+5, sizeof(inverter_can_msg_t));
80006252:	30 0a       	mov	r10,0
80006254:	30 cb       	mov	r11,12
80006256:	30 ac       	mov	r12,10
80006258:	f0 1f 00 4b 	mcall	80006384 <main+0x154>
8000625c:	4c c8       	lddpc	r8,8000638c <main+0x15c>
8000625e:	91 0c       	st.w	r8[0x0],r12
	queue_wheel_fl		= xQueueCreate(1, sizeof(uint16_t));	
80006260:	30 0a       	mov	r10,0
80006262:	30 2b       	mov	r11,2
80006264:	30 1c       	mov	r12,1
80006266:	f0 1f 00 48 	mcall	80006384 <main+0x154>
8000626a:	4c a8       	lddpc	r8,80006390 <main+0x160>
8000626c:	91 0c       	st.w	r8[0x0],r12
	queue_wheel_fr		= xQueueCreate(1, sizeof(uint16_t));	
8000626e:	30 0a       	mov	r10,0
80006270:	30 2b       	mov	r11,2
80006272:	30 1c       	mov	r12,1
80006274:	f0 1f 00 44 	mcall	80006384 <main+0x154>
80006278:	4c 78       	lddpc	r8,80006394 <main+0x164>
8000627a:	91 0c       	st.w	r8[0x0],r12
	queue_wheel_rl		= xQueueCreate(1, sizeof(uint16_t));	
8000627c:	30 0a       	mov	r10,0
8000627e:	30 2b       	mov	r11,2
80006280:	30 1c       	mov	r12,1
80006282:	f0 1f 00 41 	mcall	80006384 <main+0x154>
80006286:	4c 58       	lddpc	r8,80006398 <main+0x168>
80006288:	91 0c       	st.w	r8[0x0],r12
	queue_wheel_rr		= xQueueCreate(1, sizeof(uint16_t));
8000628a:	30 0a       	mov	r10,0
8000628c:	30 2b       	mov	r11,2
8000628e:	30 1c       	mov	r12,1
80006290:	f0 1f 00 3d 	mcall	80006384 <main+0x154>
80006294:	4c 28       	lddpc	r8,8000639c <main+0x16c>
80006296:	91 0c       	st.w	r8[0x0],r12
	//queue_traction_control = xQueueCreate(1, sizeof(int16_t));
	queue_dash_msg		= xQueueCreate(QUEUE_DASH_MSG_LEN, sizeof(dash_can_msg_t));	
80006298:	30 0a       	mov	r10,0
8000629a:	30 cb       	mov	r11,12
8000629c:	30 5c       	mov	r12,5
8000629e:	f0 1f 00 3a 	mcall	80006384 <main+0x154>
800062a2:	4c 08       	lddpc	r8,800063a0 <main+0x170>
800062a4:	91 0c       	st.w	r8[0x0],r12
	queue_trq_sens0		= xQueueCreate(1, sizeof(int16_t));
800062a6:	30 0a       	mov	r10,0
800062a8:	30 2b       	mov	r11,2
800062aa:	30 1c       	mov	r12,1
800062ac:	f0 1f 00 36 	mcall	80006384 <main+0x154>
800062b0:	4b d8       	lddpc	r8,800063a4 <main+0x174>
800062b2:	91 0c       	st.w	r8[0x0],r12
	queue_trq_sens1		= xQueueCreate(1, sizeof(int16_t));
800062b4:	30 0a       	mov	r10,0
800062b6:	30 2b       	mov	r11,2
800062b8:	30 1c       	mov	r12,1
800062ba:	f0 1f 00 33 	mcall	80006384 <main+0x154>
800062be:	4b b8       	lddpc	r8,800063a8 <main+0x178>
800062c0:	91 0c       	st.w	r8[0x0],r12
	queue_bms_rx		= xQueueCreate(QUEUE_BMS_RX_LEN, sizeof(bms_can_msg_t));
800062c2:	30 0a       	mov	r10,0
800062c4:	30 cb       	mov	r11,12
800062c6:	30 5c       	mov	r12,5
800062c8:	f0 1f 00 2f 	mcall	80006384 <main+0x154>
800062cc:	4b 88       	lddpc	r8,800063ac <main+0x17c>
800062ce:	91 0c       	st.w	r8[0x0],r12
	queue_brake_front	= xQueueCreate(2, sizeof(uint16_t));
800062d0:	30 0a       	mov	r10,0
800062d2:	30 2b       	mov	r11,2
800062d4:	16 9c       	mov	r12,r11
800062d6:	f0 1f 00 2c 	mcall	80006384 <main+0x154>
800062da:	4b 68       	lddpc	r8,800063b0 <main+0x180>
800062dc:	91 0c       	st.w	r8[0x0],r12
	queue_brake_rear	= xQueueCreate(2, sizeof(uint16_t));
800062de:	30 0a       	mov	r10,0
800062e0:	30 2b       	mov	r11,2
800062e2:	16 9c       	mov	r12,r11
800062e4:	f0 1f 00 28 	mcall	80006384 <main+0x154>
800062e8:	4b 38       	lddpc	r8,800063b4 <main+0x184>
800062ea:	91 0c       	st.w	r8[0x0],r12
	queue_bspd			= xQueueCreate(1, sizeof(uint8_t));
800062ec:	30 0a       	mov	r10,0
800062ee:	30 1b       	mov	r11,1
800062f0:	16 9c       	mov	r12,r11
800062f2:	f0 1f 00 25 	mcall	80006384 <main+0x154>
800062f6:	4b 18       	lddpc	r8,800063b8 <main+0x188>
800062f8:	91 0c       	st.w	r8[0x0],r12
	queue_trq_sens0_err = xQueueCreate(1, sizeof(uint8_t));
800062fa:	30 0a       	mov	r10,0
800062fc:	30 1b       	mov	r11,1
800062fe:	16 9c       	mov	r12,r11
80006300:	f0 1f 00 21 	mcall	80006384 <main+0x154>
80006304:	4a e8       	lddpc	r8,800063bc <main+0x18c>
80006306:	91 0c       	st.w	r8[0x0],r12
	queue_trq_sens1_err = xQueueCreate(1, sizeof(uint8_t));
80006308:	30 0a       	mov	r10,0
8000630a:	30 1b       	mov	r11,1
8000630c:	16 9c       	mov	r12,r11
8000630e:	f0 1f 00 1e 	mcall	80006384 <main+0x154>
80006312:	4a c8       	lddpc	r8,800063c0 <main+0x190>
80006314:	91 0c       	st.w	r8[0x0],r12
	
	xTaskCreate(
80006316:	4a c5       	lddpc	r5,800063c4 <main+0x194>
80006318:	30 07       	mov	r7,0
8000631a:	1a d7       	st.w	--sp,r7
8000631c:	1a d7       	st.w	--sp,r7
8000631e:	4a b6       	lddpc	r6,800063c8 <main+0x198>
80006320:	1a d6       	st.w	--sp,r6
80006322:	30 18       	mov	r8,1
80006324:	0a 99       	mov	r9,r5
80006326:	e0 6a 01 00 	mov	r10,256
8000632a:	4a 9b       	lddpc	r11,800063cc <main+0x19c>
8000632c:	4a 9c       	lddpc	r12,800063d0 <main+0x1a0>
8000632e:	f0 1f 00 2a 	mcall	800063d4 <main+0x1a4>
		, (void *) &task_check_alive[0]
		, TASK_MAIN_PRIORITY
		, (xTaskHandle *) &task_handles[0]
	);
	
 	xTaskCreate(
80006332:	1a d7       	st.w	--sp,r7
80006334:	1a d7       	st.w	--sp,r7
80006336:	2f c6       	sub	r6,-4
80006338:	1a d6       	st.w	--sp,r6
8000633a:	30 18       	mov	r8,1
8000633c:	ea c9 ff fc 	sub	r9,r5,-4
80006340:	e0 6a 01 00 	mov	r10,256
80006344:	4a 5b       	lddpc	r11,800063d8 <main+0x1a8>
80006346:	4a 6c       	lddpc	r12,800063dc <main+0x1ac>
80006348:	f0 1f 00 23 	mcall	800063d4 <main+0x1a4>
 		, (void *) &task_check_alive[1]
 		, TASK_SPI_CAN_PRIORITY
 		, (xTaskHandle *) &task_handles[1]
 	);
	 	 
	xTaskCreate(
8000634c:	1a d7       	st.w	--sp,r7
8000634e:	1a d7       	st.w	--sp,r7
80006350:	1a d7       	st.w	--sp,r7
80006352:	30 28       	mov	r8,2
80006354:	0e 99       	mov	r9,r7
80006356:	e0 6a 01 00 	mov	r10,256
8000635a:	4a 2b       	lddpc	r11,800063e0 <main+0x1b0>
8000635c:	4a 2c       	lddpc	r12,800063e4 <main+0x1b4>
8000635e:	f0 1f 00 1e 	mcall	800063d4 <main+0x1a4>
	 	, TASK_WATCHDOG_PRIORITY
	 	, NULL
	);
		
	#ifdef USE_WDT
		wdt_scheduler();
80006362:	2f 7d       	sub	sp,-36
80006364:	f0 1f 00 21 	mcall	800063e8 <main+0x1b8>
	#else
		fsm_ecu_init(&ecu_data);
	#endif
	vTaskStartScheduler();
80006368:	f0 1f 00 21 	mcall	800063ec <main+0x1bc>
}
8000636c:	0e 9c       	mov	r12,r7
8000636e:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
80006372:	00 00       	add	r0,r0
80006374:	80 00       	ld.sh	r0,r0[0x0]
80006376:	6c e8       	ld.w	r8,r6[0x38]
80006378:	80 00       	ld.sh	r0,r0[0x0]
8000637a:	35 14       	mov	r4,81
8000637c:	80 00       	ld.sh	r0,r0[0x0]
8000637e:	34 8c       	mov	r12,72
80006380:	00 00       	add	r0,r0
80006382:	d0 20       	acall	0x2
80006384:	80 00       	ld.sh	r0,r0[0x0]
80006386:	30 04       	mov	r4,0
80006388:	00 00       	add	r0,r0
8000638a:	cf 50       	breq	80006374 <main+0x144>
8000638c:	00 00       	add	r0,r0
8000638e:	cf 5c       	rcall	80006578 <task_spi_can+0xd0>
80006390:	00 00       	add	r0,r0
80006392:	cf 70       	breq	80006380 <main+0x150>
80006394:	00 00       	add	r0,r0
80006396:	cf 68       	rjmp	80006582 <task_spi_can+0xda>
80006398:	00 00       	add	r0,r0
8000639a:	cf 7c       	rcall	80006588 <task_spi_can+0xe0>
8000639c:	00 00       	add	r0,r0
8000639e:	cf 64       	brge	8000638a <main+0x15a>
800063a0:	00 00       	add	r0,r0
800063a2:	cf 74       	brge	80006390 <main+0x160>
800063a4:	00 00       	add	r0,r0
800063a6:	cf 58       	rjmp	80006590 <task_spi_can+0xe8>
800063a8:	00 00       	add	r0,r0
800063aa:	cf 80       	breq	8000639a <main+0x16a>
800063ac:	00 00       	add	r0,r0
800063ae:	cf 4c       	rcall	80006596 <task_spi_can+0xee>
800063b0:	00 00       	add	r0,r0
800063b2:	cf 88       	rjmp	800065a2 <task_spi_can+0xfa>
800063b4:	00 00       	add	r0,r0
800063b6:	cf 60       	breq	800063a2 <main+0x172>
800063b8:	00 00       	add	r0,r0
800063ba:	cf 78       	rjmp	800065a8 <task_spi_can+0x100>
800063bc:	00 00       	add	r0,r0
800063be:	cf 84       	brge	800063ae <main+0x17e>
800063c0:	00 00       	add	r0,r0
800063c2:	cf 6c       	rcall	800065ae <task_spi_can+0x106>
800063c4:	00 00       	add	r0,r0
800063c6:	cd 74       	brge	80006374 <main+0x144>
800063c8:	00 00       	add	r0,r0
800063ca:	cd 68       	rjmp	80006576 <task_spi_can+0xce>
800063cc:	80 00       	ld.sh	r0,r0[0x0]
800063ce:	80 78       	ld.sh	r8,r0[0xe]
800063d0:	80 00       	ld.sh	r0,r0[0x0]
800063d2:	66 10       	ld.w	r0,r3[0x4]
800063d4:	80 00       	ld.sh	r0,r0[0x0]
800063d6:	5e 94       	retgt	r4
800063d8:	80 00       	ld.sh	r0,r0[0x0]
800063da:	80 84       	ld.uh	r4,r0[0x0]
800063dc:	80 00       	ld.sh	r0,r0[0x0]
800063de:	64 a8       	ld.w	r8,r2[0x28]
800063e0:	80 00       	ld.sh	r0,r0[0x0]
800063e2:	80 90       	ld.uh	r0,r0[0x2]
800063e4:	80 00       	ld.sh	r0,r0[0x0]
800063e6:	63 f0       	ld.w	r0,r1[0x7c]
800063e8:	80 00       	ld.sh	r0,r0[0x0]
800063ea:	61 b4       	ld.w	r4,r0[0x6c]
800063ec:	80 00       	ld.sh	r0,r0[0x0]
800063ee:	60 78       	ld.w	r8,r0[0x1c]

800063f0 <task_watchdog>:


static portTASK_FUNCTION(task_watchdog, pvParameters) {
800063f0:	d4 31       	pushm	r0-r7,lr
800063f2:	20 1d       	sub	sp,4
	portTickType first_run = xTaskGetTickCount();
800063f4:	f0 1f 00 22 	mcall	8000647c <task_watchdog+0x8c>
800063f8:	fa c2 ff fc 	sub	r2,sp,-4
800063fc:	04 dc       	st.w	--r2,r12
	short task;
	static uint8_t seppuku = 0;
	static uint8_t por_timer = 0;
	while (1) {
		vTaskDelayUntil(&first_run, TASK_WATCHDOG_PERIOD);
800063fe:	33 c1       	mov	r1,60
		 * Check if tasks update their flags. If not, restart ECU by not
		 * clearing the watchdog timer.
		 */
		portENTER_CRITICAL();
		for (task = 0; task < NUMBER_OF_TASKS-1; task++) {
			if (task_check_alive[task] == pdFALSE) {
80006400:	4a 07       	lddpc	r7,80006480 <task_watchdog+0x90>
				seppuku++;
80006402:	4a 16       	lddpc	r6,80006484 <task_watchdog+0x94>
				gpio_set_pin_high(LED1);	
			}
			/* Task has well-behaved. Reset flag and wait for next round. */
			task_check_alive[task] = pdFALSE;
80006404:	30 05       	mov	r5,0
		}
		
		if (power_on_reset == 1) {
80006406:	4a 10       	lddpc	r0,80006488 <task_watchdog+0x98>
80006408:	30 13       	mov	r3,1
		} else {
			por_timer = 0;
		}
		
		if (por_timer < 10) {
			if (!seppuku) {
8000640a:	30 04       	mov	r4,0
	portTickType first_run = xTaskGetTickCount();
	short task;
	static uint8_t seppuku = 0;
	static uint8_t por_timer = 0;
	while (1) {
		vTaskDelayUntil(&first_run, TASK_WATCHDOG_PERIOD);
8000640c:	02 9b       	mov	r11,r1
8000640e:	1a 9c       	mov	r12,sp
80006410:	f0 1f 00 1f 	mcall	8000648c <task_watchdog+0x9c>
		/* Perform routine work.
		 * Check if tasks update their flags. If not, restart ECU by not
		 * clearing the watchdog timer.
		 */
		portENTER_CRITICAL();
80006414:	f0 1f 00 1f 	mcall	80006490 <task_watchdog+0xa0>
		for (task = 0; task < NUMBER_OF_TASKS-1; task++) {
			if (task_check_alive[task] == pdFALSE) {
80006418:	6e 08       	ld.w	r8,r7[0x0]
8000641a:	58 08       	cp.w	r8,0
8000641c:	c0 71       	brne	8000642a <task_watchdog+0x3a>
				seppuku++;
8000641e:	0d 88       	ld.ub	r8,r6[0x0]
80006420:	2f f8       	sub	r8,-1
80006422:	ac 88       	st.b	r6[0x0],r8
				gpio_set_pin_high(LED1);	
80006424:	35 3c       	mov	r12,83
80006426:	f0 1f 00 1c 	mcall	80006494 <task_watchdog+0xa4>
			}
			/* Task has well-behaved. Reset flag and wait for next round. */
			task_check_alive[task] = pdFALSE;
8000642a:	8f 05       	st.w	r7[0x0],r5
		 * Check if tasks update their flags. If not, restart ECU by not
		 * clearing the watchdog timer.
		 */
		portENTER_CRITICAL();
		for (task = 0; task < NUMBER_OF_TASKS-1; task++) {
			if (task_check_alive[task] == pdFALSE) {
8000642c:	6e 18       	ld.w	r8,r7[0x4]
8000642e:	58 08       	cp.w	r8,0
80006430:	c0 71       	brne	8000643e <task_watchdog+0x4e>
				seppuku++;
80006432:	0d 88       	ld.ub	r8,r6[0x0]
80006434:	2f f8       	sub	r8,-1
80006436:	ac 88       	st.b	r6[0x0],r8
				gpio_set_pin_high(LED1);	
80006438:	35 3c       	mov	r12,83
8000643a:	f0 1f 00 17 	mcall	80006494 <task_watchdog+0xa4>
			}
			/* Task has well-behaved. Reset flag and wait for next round. */
			task_check_alive[task] = pdFALSE;
8000643e:	8f 15       	st.w	r7[0x4],r5
		}
		
		if (power_on_reset == 1) {
80006440:	01 88       	ld.ub	r8,r0[0x0]
80006442:	e6 08 18 00 	cp.b	r8,r3
80006446:	c0 b1       	brne	8000645c <task_watchdog+0x6c>
			por_timer++;
80006448:	49 49       	lddpc	r9,80006498 <task_watchdog+0xa8>
8000644a:	13 88       	ld.ub	r8,r9[0x0]
8000644c:	2f f8       	sub	r8,-1
8000644e:	b2 88       	st.b	r9[0x0],r8
		} else {
			por_timer = 0;
		}
		
		if (por_timer < 10) {
80006450:	30 99       	mov	r9,9
80006452:	f2 08 18 00 	cp.b	r8,r9
80006456:	e0 8b 00 0d 	brhi	80006470 <task_watchdog+0x80>
8000645a:	c0 38       	rjmp	80006460 <task_watchdog+0x70>
		}
		
		if (power_on_reset == 1) {
			por_timer++;
		} else {
			por_timer = 0;
8000645c:	48 f8       	lddpc	r8,80006498 <task_watchdog+0xa8>
8000645e:	b0 84       	st.b	r8[0x0],r4
		}
		
		if (por_timer < 10) {
			if (!seppuku) {
80006460:	0d 88       	ld.ub	r8,r6[0x0]
80006462:	e8 08 18 00 	cp.b	r8,r4
80006466:	c0 41       	brne	8000646e <task_watchdog+0x7e>
				/* Clear watchdog timer */
				wdt_clear();
80006468:	f0 1f 00 0d 	mcall	8000649c <task_watchdog+0xac>
8000646c:	c0 28       	rjmp	80006470 <task_watchdog+0x80>
			} else {
				asm("nop");
8000646e:	d7 03       	nop
			}
		}
		portEXIT_CRITICAL();
80006470:	f0 1f 00 0c 	mcall	800064a0 <task_watchdog+0xb0>
		gpio_toggle_pin(LED2);
80006474:	35 2c       	mov	r12,82
80006476:	f0 1f 00 0c 	mcall	800064a4 <task_watchdog+0xb4>
	}
8000647a:	cc 9b       	rjmp	8000640c <task_watchdog+0x1c>
8000647c:	80 00       	ld.sh	r0,r0[0x0]
8000647e:	5a 40       	cp.w	r0,-28
80006480:	00 00       	add	r0,r0
80006482:	cd 74       	brge	80006430 <task_watchdog+0x40>
80006484:	00 00       	add	r0,r0
80006486:	cd 71       	brne	80006434 <task_watchdog+0x44>
80006488:	00 00       	add	r0,r0
8000648a:	cd 70       	breq	80006438 <task_watchdog+0x48>
8000648c:	80 00       	ld.sh	r0,r0[0x0]
8000648e:	5d 3c       	musfr	r12
80006490:	80 00       	ld.sh	r0,r0[0x0]
80006492:	57 70       	stdsp	sp[0x1dc],r0
80006494:	80 00       	ld.sh	r0,r0[0x0]
80006496:	68 ce       	ld.w	lr,r4[0x30]
80006498:	00 00       	add	r0,r0
8000649a:	cd 7c       	rcall	80006648 <task_main+0x38>
8000649c:	80 00       	ld.sh	r0,r0[0x0]
8000649e:	22 04       	sub	r4,32
800064a0:	80 00       	ld.sh	r0,r0[0x0]
800064a2:	58 7c       	cp.w	r12,7
800064a4:	80 00       	ld.sh	r0,r0[0x0]
800064a6:	68 fa       	ld.w	r10,r4[0x3c]

800064a8 <task_spi_can>:
		portEXIT_CRITICAL();	
		gpio_toggle_pin(LED4);
	}
}
	
static portTASK_FUNCTION(task_spi_can, pvParameters) {
800064a8:	d4 31       	pushm	r0-r7,lr
800064aa:	20 4d       	sub	sp,16
800064ac:	18 92       	mov	r2,r12
	volatile signed portBASE_TYPE *pxTaskHasExecuted = ( volatile signed portBASE_TYPE * ) pvParameters;
	portTickType first_run = xTaskGetTickCount();
800064ae:	f0 1f 00 4a 	mcall	800065d4 <task_spi_can+0x12c>
800064b2:	fa c3 ff f0 	sub	r3,sp,-16
800064b6:	06 dc       	st.w	--r3,r12
	inverter_can_msg_t inverter_can_msg;
	mcp2515_init (&mcp2515_spiModule);
800064b8:	4c 8c       	lddpc	r12,800065d8 <task_spi_can+0x130>
800064ba:	f0 1f 00 49 	mcall	800065dc <task_spi_can+0x134>
	
	while(1) {
		vTaskDelayUntil(&first_run, TASK_SPI_CAN_PERIOD);
800064be:	30 51       	mov	r1,5
800064c0:	36 e0       	mov	r0,110
		if (gpio_pin_is_low(INT1)) { // Data has been received. Start reception of data
			//portENTER_CRITICAL(); // unsure if this is necessary?
			
			uint8_t canintfRegister;
			canintfRegister = mcp2515_readRegister(&mcp2515_spiModule,CANINTF); // read the interrupt register
800064c2:	4c 67       	lddpc	r7,800065d8 <task_spi_can+0x130>
				
			}
			
			if ( messageReceivedOnBuffer1){
				inverter_can_msg.data.u64 = 0x00L;
				inverter_can_msg.dlc = mcp2515_getReceivedMessage(&mcp2515_spiModule,1,inverter_can_msg.data.u8,6);
800064c4:	30 14       	mov	r4,1
	portTickType first_run = xTaskGetTickCount();
	inverter_can_msg_t inverter_can_msg;
	mcp2515_init (&mcp2515_spiModule);
	
	while(1) {
		vTaskDelayUntil(&first_run, TASK_SPI_CAN_PERIOD);
800064c6:	02 9b       	mov	r11,r1
800064c8:	06 9c       	mov	r12,r3
800064ca:	f0 1f 00 46 	mcall	800065e0 <task_spi_can+0x138>
800064ce:	00 9c       	mov	r12,r0
800064d0:	f0 1f 00 45 	mcall	800065e4 <task_spi_can+0x13c>
		if (gpio_pin_is_low(INT1)) { // Data has been received. Start reception of data
800064d4:	c3 31       	brne	8000653a <task_spi_can+0x92>
			//portENTER_CRITICAL(); // unsure if this is necessary?
			
			uint8_t canintfRegister;
			canintfRegister = mcp2515_readRegister(&mcp2515_spiModule,CANINTF); // read the interrupt register
800064d6:	32 cb       	mov	r11,44
800064d8:	0e 9c       	mov	r12,r7
800064da:	f0 1f 00 44 	mcall	800065e8 <task_spi_can+0x140>
			
			bool messageReceivedOnBuffer0 = canintfRegister & ( 1 << RX0IF);	// determine where messages have come from
800064de:	18 96       	mov	r6,r12
			bool messageReceivedOnBuffer1 = canintfRegister & ( 1 << RX1IF);
			
			if ( messageReceivedOnBuffer0){
800064e0:	f1 dc c0 01 	bfextu	r8,r12,0x0,0x1
800064e4:	c1 60       	breq	80006510 <task_spi_can+0x68>
				gpio_toggle_pin(LED3);
800064e6:	35 1c       	mov	r12,81
800064e8:	f0 1f 00 41 	mcall	800065ec <task_spi_can+0x144>
				inverter_can_msg.data.u64 = 0x00L;
800064ec:	30 08       	mov	r8,0
800064ee:	30 09       	mov	r9,0
800064f0:	fa e9 00 00 	st.d	sp[0],r8
				inverter_can_msg.dlc = mcp2515_getReceivedMessage(&mcp2515_spiModule,0,inverter_can_msg.data.u8,6);
800064f4:	30 69       	mov	r9,6
800064f6:	1a 9a       	mov	r10,sp
800064f8:	30 0b       	mov	r11,0
800064fa:	0e 9c       	mov	r12,r7
800064fc:	f0 1f 00 3d 	mcall	800065f0 <task_spi_can+0x148>
80006500:	50 2c       	stdsp	sp[0x8],r12
				xQueueSendToBack( queue_from_inverter, &inverter_can_msg, 0 );
80006502:	30 09       	mov	r9,0
80006504:	12 9a       	mov	r10,r9
80006506:	1a 9b       	mov	r11,sp
80006508:	4b b8       	lddpc	r8,800065f4 <task_spi_can+0x14c>
8000650a:	70 0c       	ld.w	r12,r8[0x0]
8000650c:	f0 1f 00 3b 	mcall	800065f8 <task_spi_can+0x150>
				
			}
			
			if ( messageReceivedOnBuffer1){
80006510:	e2 16 00 02 	andl	r6,0x2,COH
80006514:	c1 30       	breq	8000653a <task_spi_can+0x92>
				inverter_can_msg.data.u64 = 0x00L;
80006516:	30 08       	mov	r8,0
80006518:	30 09       	mov	r9,0
8000651a:	fa e9 00 00 	st.d	sp[0],r8
				inverter_can_msg.dlc = mcp2515_getReceivedMessage(&mcp2515_spiModule,1,inverter_can_msg.data.u8,6);
8000651e:	30 69       	mov	r9,6
80006520:	1a 9a       	mov	r10,sp
80006522:	08 9b       	mov	r11,r4
80006524:	0e 9c       	mov	r12,r7
80006526:	f0 1f 00 33 	mcall	800065f0 <task_spi_can+0x148>
8000652a:	50 2c       	stdsp	sp[0x8],r12
				xQueueSendToBack( queue_from_inverter, &inverter_can_msg, 0 );
8000652c:	30 09       	mov	r9,0
8000652e:	12 9a       	mov	r10,r9
80006530:	1a 9b       	mov	r11,sp
80006532:	4b 18       	lddpc	r8,800065f4 <task_spi_can+0x14c>
80006534:	70 0c       	ld.w	r12,r8[0x0]
80006536:	f0 1f 00 31 	mcall	800065f8 <task_spi_can+0x150>
			
			//portEXIT_CRITICAL();
		}
		

		uint8_t TXBuffer0controlReg = mcp2515_readRegister(&mcp2515_spiModule, TXB0CTRL);	//check if transmit register 0 is ready to receive new data
8000653a:	33 0b       	mov	r11,48
8000653c:	0e 9c       	mov	r12,r7
8000653e:	f0 1f 00 2b 	mcall	800065e8 <task_spi_can+0x140>
80006542:	18 95       	mov	r5,r12
		bool TXbuffer0Empty = !(TXBuffer0controlReg & (1 << TXREQ));
		uint8_t TXBuffer1controlReg = mcp2515_readRegister(&mcp2515_spiModule, TXB1CTRL); //check if transmit register 1 is ready to receive new data
80006544:	34 0b       	mov	r11,64
80006546:	0e 9c       	mov	r12,r7
80006548:	f0 1f 00 28 	mcall	800065e8 <task_spi_can+0x140>
8000654c:	18 96       	mov	r6,r12
		bool TXbuffer1Empty = !(TXBuffer1controlReg & ( 1 << TXREQ));
		
		bool messageSent = false;	
				
		if ( TXbuffer0Empty && !messageSent){
8000654e:	e2 15 00 08 	andl	r5,0x8,COH
80006552:	c1 a1       	brne	80006586 <task_spi_can+0xde>
			inverter_can_msg.dlc = 0;
80006554:	30 0a       	mov	r10,0
80006556:	50 2a       	stdsp	sp[0x8],r10
			inverter_can_msg.data.u64 = 0x00L;
80006558:	30 08       	mov	r8,0
8000655a:	30 09       	mov	r9,0
8000655c:	fa e9 00 00 	st.d	sp[0],r8
			
			if ( xQueueReceive(queue_to_inverter, &inverter_can_msg,0) == pdTRUE){
80006560:	14 99       	mov	r9,r10
80006562:	1a 9b       	mov	r11,sp
80006564:	4a 68       	lddpc	r8,800065fc <task_spi_can+0x154>
80006566:	70 0c       	ld.w	r12,r8[0x0]
80006568:	f0 1f 00 26 	mcall	80006600 <task_spi_can+0x158>
8000656c:	58 1c       	cp.w	r12,1
8000656e:	c0 c1       	brne	80006586 <task_spi_can+0xde>
				mcp2515_sendCanMessage(&mcp2515_spiModule,inverter_can_msg.dlc,inverter_can_msg.data.u8,INVERTER_ADDR_RX,0);
80006570:	30 08       	mov	r8,0
80006572:	e0 69 01 00 	mov	r9,256
80006576:	1a 9a       	mov	r10,sp
80006578:	fb 3b 00 0b 	ld.ub	r11,sp[11]
8000657c:	0e 9c       	mov	r12,r7
8000657e:	f0 1f 00 22 	mcall	80006604 <task_spi_can+0x15c>
80006582:	08 98       	mov	r8,r4
80006584:	c0 28       	rjmp	80006588 <task_spi_can+0xe0>
80006586:	30 08       	mov	r8,0
				messageSent = true;
			}
		}
		
		if ( TXbuffer1Empty && !messageSent){
80006588:	e2 16 00 08 	andl	r6,0x8,COH
8000658c:	c1 a1       	brne	800065c0 <task_spi_can+0x118>
8000658e:	58 08       	cp.w	r8,0
80006590:	c1 81       	brne	800065c0 <task_spi_can+0x118>
			inverter_can_msg.dlc = 0;
80006592:	30 0a       	mov	r10,0
80006594:	50 2a       	stdsp	sp[0x8],r10
			inverter_can_msg.data.u64 = 0x00L;
80006596:	30 08       	mov	r8,0
80006598:	30 09       	mov	r9,0
8000659a:	fa e9 00 00 	st.d	sp[0],r8
			
			if (xQueueReceive(queue_to_inverter, & inverter_can_msg,0) == pdTRUE){
8000659e:	14 99       	mov	r9,r10
800065a0:	1a 9b       	mov	r11,sp
800065a2:	49 78       	lddpc	r8,800065fc <task_spi_can+0x154>
800065a4:	70 0c       	ld.w	r12,r8[0x0]
800065a6:	f0 1f 00 17 	mcall	80006600 <task_spi_can+0x158>
800065aa:	58 1c       	cp.w	r12,1
800065ac:	c0 a1       	brne	800065c0 <task_spi_can+0x118>
				mcp2515_sendCanMessage(&mcp2515_spiModule,inverter_can_msg.dlc,inverter_can_msg.data.u8,INVERTER_ADDR_RX,1);
800065ae:	08 98       	mov	r8,r4
800065b0:	e0 69 01 00 	mov	r9,256
800065b4:	1a 9a       	mov	r10,sp
800065b6:	fb 3b 00 0b 	ld.ub	r11,sp[11]
800065ba:	0e 9c       	mov	r12,r7
800065bc:	f0 1f 00 12 	mcall	80006604 <task_spi_can+0x15c>
				messageSent = true;
			}
		}
		gpio_toggle_pin(LED3);
800065c0:	35 1c       	mov	r12,81
800065c2:	f0 1f 00 0b 	mcall	800065ec <task_spi_can+0x144>
		portENTER_CRITICAL();
800065c6:	f0 1f 00 11 	mcall	80006608 <task_spi_can+0x160>
		*pxTaskHasExecuted = pdTRUE;
800065ca:	85 04       	st.w	r2[0x0],r4
		portEXIT_CRITICAL();
800065cc:	f0 1f 00 10 	mcall	8000660c <task_spi_can+0x164>
	}
800065d0:	c7 bb       	rjmp	800064c6 <task_spi_can+0x1e>
800065d2:	00 00       	add	r0,r0
800065d4:	80 00       	ld.sh	r0,r0[0x0]
800065d6:	5a 40       	cp.w	r0,-28
800065d8:	00 00       	add	r0,r0
800065da:	d0 20       	acall	0x2
800065dc:	80 00       	ld.sh	r0,r0[0x0]
800065de:	33 2c       	mov	r12,50
800065e0:	80 00       	ld.sh	r0,r0[0x0]
800065e2:	5d 3c       	musfr	r12
800065e4:	80 00       	ld.sh	r0,r0[0x0]
800065e6:	68 b8       	ld.w	r8,r4[0x2c]
800065e8:	80 00       	ld.sh	r0,r0[0x0]
800065ea:	32 48       	mov	r8,36
800065ec:	80 00       	ld.sh	r0,r0[0x0]
800065ee:	68 fa       	ld.w	r10,r4[0x3c]
800065f0:	80 00       	ld.sh	r0,r0[0x0]
800065f2:	33 a8       	mov	r8,58
800065f4:	00 00       	add	r0,r0
800065f6:	cf 50       	breq	800065e0 <task_spi_can+0x138>
800065f8:	80 00       	ld.sh	r0,r0[0x0]
800065fa:	2e 88       	sub	r8,-24
800065fc:	00 00       	add	r0,r0
800065fe:	cf 5c       	rcall	800067e8 <gpio_configure_pin+0x60>
80006600:	80 00       	ld.sh	r0,r0[0x0]
80006602:	2d 6c       	sub	r12,-42
80006604:	80 00       	ld.sh	r0,r0[0x0]
80006606:	34 00       	mov	r0,64
80006608:	80 00       	ld.sh	r0,r0[0x0]
8000660a:	57 70       	stdsp	sp[0x1dc],r0
8000660c:	80 00       	ld.sh	r0,r0[0x0]
8000660e:	58 7c       	cp.w	r12,7

80006610 <task_main>:
		gpio_toggle_pin(LED2);
	}
}


static portTASK_FUNCTION( task_main, pvParameters ) {	
80006610:	eb cd 40 fe 	pushm	r1-r7,lr
80006614:	20 1d       	sub	sp,4
80006616:	18 94       	mov	r4,r12
	volatile signed portBASE_TYPE *pxTaskHasExecuted = ( volatile signed portBASE_TYPE * ) pvParameters;
	ecu_can_inverter_disable_drive();
80006618:	f0 1f 00 14 	mcall	80006668 <task_main+0x58>
	portTickType first_run = xTaskGetTickCount();
8000661c:	f0 1f 00 14 	mcall	8000666c <task_main+0x5c>
80006620:	fa c5 ff fc 	sub	r5,sp,-4
80006624:	0a dc       	st.w	--r5,r12
	while(1) {
		vTaskDelayUntil(&first_run, TASK_MAIN_PERIOD);
80006626:	31 43       	mov	r3,20
		/* Run state machine */
		ecu_data.state = fsm_ecu_run_state(ecu_data.state, &ecu_data);
80006628:	49 26       	lddpc	r6,80006670 <task_main+0x60>
		data_timer = get_and_send_periodic_data(&ecu_data, data_timer);
8000662a:	49 37       	lddpc	r7,80006674 <task_main+0x64>
	
		portENTER_CRITICAL();
		data_timer++;
		*pxTaskHasExecuted = pdTRUE;
8000662c:	30 12       	mov	r2,1
		portEXIT_CRITICAL();	
		gpio_toggle_pin(LED4);
8000662e:	35 01       	mov	r1,80
static portTASK_FUNCTION( task_main, pvParameters ) {	
	volatile signed portBASE_TYPE *pxTaskHasExecuted = ( volatile signed portBASE_TYPE * ) pvParameters;
	ecu_can_inverter_disable_drive();
	portTickType first_run = xTaskGetTickCount();
	while(1) {
		vTaskDelayUntil(&first_run, TASK_MAIN_PERIOD);
80006630:	06 9b       	mov	r11,r3
80006632:	1a 9c       	mov	r12,sp
80006634:	f0 1f 00 11 	mcall	80006678 <task_main+0x68>
		/* Run state machine */
		ecu_data.state = fsm_ecu_run_state(ecu_data.state, &ecu_data);
80006638:	0c 9b       	mov	r11,r6
8000663a:	6c 0c       	ld.w	r12,r6[0x0]
8000663c:	f0 1f 00 10 	mcall	8000667c <task_main+0x6c>
80006640:	8d 0c       	st.w	r6[0x0],r12
		data_timer = get_and_send_periodic_data(&ecu_data, data_timer);
80006642:	8e 0b       	ld.sh	r11,r7[0x0]
80006644:	5c 7b       	castu.h	r11
80006646:	0c 9c       	mov	r12,r6
80006648:	f0 1f 00 0e 	mcall	80006680 <task_main+0x70>
8000664c:	ae 0c       	st.h	r7[0x0],r12
	
		portENTER_CRITICAL();
8000664e:	f0 1f 00 0e 	mcall	80006684 <task_main+0x74>
		data_timer++;
80006652:	8e 08       	ld.sh	r8,r7[0x0]
80006654:	2f f8       	sub	r8,-1
80006656:	ae 08       	st.h	r7[0x0],r8
		*pxTaskHasExecuted = pdTRUE;
80006658:	89 02       	st.w	r4[0x0],r2
		portEXIT_CRITICAL();	
8000665a:	f0 1f 00 0c 	mcall	80006688 <task_main+0x78>
		gpio_toggle_pin(LED4);
8000665e:	02 9c       	mov	r12,r1
80006660:	f0 1f 00 0b 	mcall	8000668c <task_main+0x7c>
80006664:	ce 6b       	rjmp	80006630 <task_main+0x20>
80006666:	00 00       	add	r0,r0
80006668:	80 00       	ld.sh	r0,r0[0x0]
8000666a:	2b 38       	sub	r8,-77
8000666c:	80 00       	ld.sh	r0,r0[0x0]
8000666e:	5a 40       	cp.w	r0,-28
80006670:	00 00       	add	r0,r0
80006672:	cf 8c       	rcall	80006862 <gpio_configure_pin+0xda>
80006674:	00 00       	add	r0,r0
80006676:	01 e4       	ld.ub	r4,r0[0x6]
80006678:	80 00       	ld.sh	r0,r0[0x0]
8000667a:	5d 3c       	musfr	r12
8000667c:	80 00       	ld.sh	r0,r0[0x0]
8000667e:	36 08       	mov	r8,96
80006680:	80 00       	ld.sh	r0,r0[0x0]
80006682:	60 c4       	ld.w	r4,r0[0x30]
80006684:	80 00       	ld.sh	r0,r0[0x0]
80006686:	57 70       	stdsp	sp[0x1dc],r0
80006688:	80 00       	ld.sh	r0,r0[0x0]
8000668a:	58 7c       	cp.w	r12,7
8000668c:	80 00       	ld.sh	r0,r0[0x0]
8000668e:	68 fa       	ld.w	r10,r4[0x3c]

80006690 <flashc_set_wait_state>:
}


void flashc_set_wait_state(unsigned int wait_state)
{
	u_avr32_flashc_fcr_t u_avr32_flashc_fcr = {AVR32_FLASHC.fcr};
80006690:	fe 68 00 00 	mov	r8,-131072
80006694:	70 09       	ld.w	r9,r8[0x0]
	u_avr32_flashc_fcr.FCR.fws = wait_state;
80006696:	f3 dc d0 c1 	bfins	r9,r12,0x6,0x1
	AVR32_FLASHC.fcr = u_avr32_flashc_fcr.fcr;
8000669a:	91 09       	st.w	r8[0x0],r9
}
8000669c:	5e fc       	retal	r12
8000669e:	d7 03       	nop

800066a0 <flashc_set_bus_freq>:


void flashc_set_bus_freq(unsigned int cpu_f_hz)
{
800066a0:	d4 01       	pushm	lr
	if (cpu_f_hz >= AVR32_FLASHC_FWS_0_MAX_FREQ) {
800066a2:	e0 68 8a 3f 	mov	r8,35391
800066a6:	ea 18 01 f7 	orh	r8,0x1f7
800066aa:	10 3c       	cp.w	r12,r8
800066ac:	e0 88 00 06 	brls	800066b8 <flashc_set_bus_freq+0x18>
		// Set 1 WS.
		flashc_set_wait_state(1);
800066b0:	30 1c       	mov	r12,1
800066b2:	f0 1f 00 04 	mcall	800066c0 <flashc_set_bus_freq+0x20>
800066b6:	d8 02       	popm	pc
	} else {
		// Set 0 WS.
		flashc_set_wait_state(0);
800066b8:	30 0c       	mov	r12,0
800066ba:	f0 1f 00 02 	mcall	800066c0 <flashc_set_bus_freq+0x20>
800066be:	d8 02       	popm	pc
800066c0:	80 00       	ld.sh	r0,r0[0x0]
800066c2:	66 90       	ld.w	r0,r3[0x24]

800066c4 <gpio_enable_module_pin>:
 *
 * \return \ref GPIO_SUCCESS or \ref GPIO_INVALID_ARGUMENT.
 */
uint32_t gpio_enable_module_pin(uint32_t pin, uint32_t function)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
800066c4:	f8 08 16 05 	lsr	r8,r12,0x5
800066c8:	a9 78       	lsl	r8,0x9
800066ca:	e0 28 e0 00 	sub	r8,57344

	/* Enable the correct function. */
	switch (function) {
800066ce:	58 7b       	cp.w	r11,7
800066d0:	e0 8b 00 05 	brhi	800066da <gpio_enable_module_pin+0x16>
800066d4:	4a 09       	lddpc	r9,80006754 <gpio_enable_module_pin+0x90>
800066d6:	f2 0b 03 2f 	ld.w	pc,r9[r11<<0x2]
800066da:	5e ff       	retal	1
	case 0: /* A function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
800066dc:	30 19       	mov	r9,1
800066de:	f2 0c 09 49 	lsl	r9,r9,r12
800066e2:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
800066e4:	91 a9       	st.w	r8[0x28],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
800066e6:	91 e9       	st.w	r8[0x38],r9
#endif
		break;
800066e8:	c3 18       	rjmp	8000674a <gpio_enable_module_pin+0x86>

	case 1: /* B function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
800066ea:	30 19       	mov	r9,1
800066ec:	f2 0c 09 49 	lsl	r9,r9,r12
800066f0:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
800066f2:	91 a9       	st.w	r8[0x28],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
800066f4:	91 e9       	st.w	r8[0x38],r9
#endif
		break;
800066f6:	c2 a8       	rjmp	8000674a <gpio_enable_module_pin+0x86>

	case 2: /* C function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
800066f8:	30 19       	mov	r9,1
800066fa:	f2 0c 09 49 	lsl	r9,r9,r12
800066fe:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
80006700:	91 99       	st.w	r8[0x24],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
80006702:	91 e9       	st.w	r8[0x38],r9
#endif
		break;
80006704:	c2 38       	rjmp	8000674a <gpio_enable_module_pin+0x86>

	case 3: /* D function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
80006706:	30 19       	mov	r9,1
80006708:	f2 0c 09 49 	lsl	r9,r9,r12
8000670c:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
8000670e:	91 99       	st.w	r8[0x24],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
80006710:	91 e9       	st.w	r8[0x38],r9
#endif
		break;
80006712:	c1 c8       	rjmp	8000674a <gpio_enable_module_pin+0x86>

#if (AVR32_GPIO_H_VERSION >= 210)
	case 4: /* E function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
80006714:	30 19       	mov	r9,1
80006716:	f2 0c 09 49 	lsl	r9,r9,r12
8000671a:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
8000671c:	91 a9       	st.w	r8[0x28],r9
		gpio_port->pmr2s = 1 << (pin & 0x1F);
8000671e:	91 d9       	st.w	r8[0x34],r9
		break;
80006720:	c1 58       	rjmp	8000674a <gpio_enable_module_pin+0x86>

	case 5: /* F function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
80006722:	30 19       	mov	r9,1
80006724:	f2 0c 09 49 	lsl	r9,r9,r12
80006728:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
8000672a:	91 a9       	st.w	r8[0x28],r9
		gpio_port->pmr2s = 1 << (pin & 0x1F);
8000672c:	91 d9       	st.w	r8[0x34],r9
		break;
8000672e:	c0 e8       	rjmp	8000674a <gpio_enable_module_pin+0x86>

	case 6: /* G function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
80006730:	30 19       	mov	r9,1
80006732:	f2 0c 09 49 	lsl	r9,r9,r12
80006736:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
80006738:	91 99       	st.w	r8[0x24],r9
		gpio_port->pmr2s = 1 << (pin & 0x1F);
8000673a:	91 d9       	st.w	r8[0x34],r9
		break;
8000673c:	c0 78       	rjmp	8000674a <gpio_enable_module_pin+0x86>

	case 7: /* H function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
8000673e:	30 19       	mov	r9,1
80006740:	f2 0c 09 49 	lsl	r9,r9,r12
80006744:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
80006746:	91 99       	st.w	r8[0x24],r9
		gpio_port->pmr2s = 1 << (pin & 0x1F);
80006748:	91 d9       	st.w	r8[0x34],r9
	default:
		return GPIO_INVALID_ARGUMENT;
	}

	/* Disable GPIO control. */
	gpio_port->gperc = 1 << (pin & 0x1F);
8000674a:	30 19       	mov	r9,1
8000674c:	f2 0c 09 4c 	lsl	r12,r9,r12
80006750:	91 2c       	st.w	r8[0x8],r12
80006752:	5e fd       	retal	0
80006754:	80 00       	ld.sh	r0,r0[0x0]
80006756:	80 9c       	ld.uh	r12,r0[0x2]

80006758 <gpio_enable_module>:
 * \param size The number of pins in \a gpiomap.
 *
 * \return \ref GPIO_SUCCESS or \ref GPIO_INVALID_ARGUMENT.
 */
uint32_t gpio_enable_module(const gpio_map_t gpiomap, uint32_t size)
{
80006758:	d4 21       	pushm	r4-r7,lr
8000675a:	18 97       	mov	r7,r12
8000675c:	16 94       	mov	r4,r11
	uint32_t status = GPIO_SUCCESS;
	uint32_t i;

	for (i = 0; i < size; i++) {
8000675e:	58 0b       	cp.w	r11,0
80006760:	c0 31       	brne	80006766 <gpio_enable_module+0xe>
80006762:	30 05       	mov	r5,0
80006764:	c0 d8       	rjmp	8000677e <gpio_enable_module+0x26>
80006766:	30 06       	mov	r6,0
80006768:	0c 95       	mov	r5,r6
		status |= gpio_enable_module_pin(gpiomap->pin, gpiomap->function);
8000676a:	6e 1b       	ld.w	r11,r7[0x4]
8000676c:	6e 0c       	ld.w	r12,r7[0x0]
8000676e:	f0 1f 00 06 	mcall	80006784 <gpio_enable_module+0x2c>
80006772:	18 45       	or	r5,r12
		gpiomap++;
80006774:	2f 87       	sub	r7,-8
uint32_t gpio_enable_module(const gpio_map_t gpiomap, uint32_t size)
{
	uint32_t status = GPIO_SUCCESS;
	uint32_t i;

	for (i = 0; i < size; i++) {
80006776:	2f f6       	sub	r6,-1
80006778:	0c 34       	cp.w	r4,r6
8000677a:	fe 9b ff f8 	brhi	8000676a <gpio_enable_module+0x12>
		status |= gpio_enable_module_pin(gpiomap->pin, gpiomap->function);
		gpiomap++;
	}

	return status;
}
8000677e:	0a 9c       	mov	r12,r5
80006780:	d8 22       	popm	r4-r7,pc
80006782:	00 00       	add	r0,r0
80006784:	80 00       	ld.sh	r0,r0[0x0]
80006786:	66 c4       	ld.w	r4,r3[0x30]

80006788 <gpio_configure_pin>:
 * \param pin The pin number.
 * \param flags The configuration.
 */
void gpio_configure_pin(uint32_t pin, uint32_t flags)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80006788:	f8 08 16 05 	lsr	r8,r12,0x5
8000678c:	a9 78       	lsl	r8,0x9
8000678e:	e0 28 e0 00 	sub	r8,57344

	/* Both pull-up and pull-down set means buskeeper */
#if defined(AVR32_GPIO_200_H_INCLUDED) || defined(AVR32_GPIO_210_H_INCLUDED) ||	\
	defined(AVR32_GPIO_212_H_INCLUDED)
	if (flags & GPIO_PULL_DOWN) {
80006792:	16 99       	mov	r9,r11
80006794:	e2 19 00 08 	andl	r9,0x8,COH
80006798:	c0 70       	breq	800067a6 <gpio_configure_pin+0x1e>
		gpio_port->pders = 1 << (pin & 0x1F);
8000679a:	30 19       	mov	r9,1
8000679c:	f2 0c 09 49 	lsl	r9,r9,r12
800067a0:	f1 49 00 84 	st.w	r8[132],r9
800067a4:	c0 68       	rjmp	800067b0 <gpio_configure_pin+0x28>
	} else {
		gpio_port->pderc = 1 << (pin & 0x1F);
800067a6:	30 19       	mov	r9,1
800067a8:	f2 0c 09 49 	lsl	r9,r9,r12
800067ac:	f1 49 00 88 	st.w	r8[136],r9
	}

#endif
	if (flags & GPIO_PULL_UP) {
800067b0:	16 99       	mov	r9,r11
800067b2:	e2 19 00 04 	andl	r9,0x4,COH
800067b6:	c0 70       	breq	800067c4 <gpio_configure_pin+0x3c>
		gpio_port->puers = 1 << (pin & 0x1F);
800067b8:	30 19       	mov	r9,1
800067ba:	f2 0c 09 49 	lsl	r9,r9,r12
800067be:	f1 49 00 74 	st.w	r8[116],r9
800067c2:	c0 68       	rjmp	800067ce <gpio_configure_pin+0x46>
	} else {
		gpio_port->puerc = 1 << (pin & 0x1F);
800067c4:	30 19       	mov	r9,1
800067c6:	f2 0c 09 49 	lsl	r9,r9,r12
800067ca:	f1 49 00 78 	st.w	r8[120],r9
	}

	/* Enable open-drain mode if requested */
#if defined(AVR32_GPIO_200_H_INCLUDED) || defined(AVR32_GPIO_210_H_INCLUDED) ||	\
	defined(AVR32_GPIO_212_H_INCLUDED)
	if (flags & GPIO_OPEN_DRAIN) {
800067ce:	16 99       	mov	r9,r11
800067d0:	e2 19 00 40 	andl	r9,0x40,COH
800067d4:	c0 70       	breq	800067e2 <gpio_configure_pin+0x5a>
		gpio_port->odmers = 1 << (pin & 0x1F);
800067d6:	30 19       	mov	r9,1
800067d8:	f2 0c 09 49 	lsl	r9,r9,r12
800067dc:	f1 49 00 e4 	st.w	r8[228],r9
800067e0:	c0 68       	rjmp	800067ec <gpio_configure_pin+0x64>
	} else {
		gpio_port->odmerc = 1 << (pin & 0x1F);
800067e2:	30 19       	mov	r9,1
800067e4:	f2 0c 09 49 	lsl	r9,r9,r12
800067e8:	f1 49 00 e8 	st.w	r8[232],r9
#endif

#if defined(AVR32_GPIO_200_H_INCLUDED) || defined(AVR32_GPIO_210_H_INCLUDED) ||	\
	defined(AVR32_GPIO_212_H_INCLUDED)
	/* Select drive strength */
	if (flags & GPIO_DRIVE_LOW) {
800067ec:	16 99       	mov	r9,r11
800067ee:	e2 19 00 10 	andl	r9,0x10,COH
800067f2:	c0 70       	breq	80006800 <gpio_configure_pin+0x78>
		gpio_port->odcr0s = 1 << (pin & 0x1F);
800067f4:	30 19       	mov	r9,1
800067f6:	f2 0c 09 49 	lsl	r9,r9,r12
800067fa:	f1 49 01 04 	st.w	r8[260],r9
800067fe:	c0 68       	rjmp	8000680a <gpio_configure_pin+0x82>
	} else {
		gpio_port->odcr0c = 1 << (pin & 0x1F);
80006800:	30 19       	mov	r9,1
80006802:	f2 0c 09 49 	lsl	r9,r9,r12
80006806:	f1 49 01 08 	st.w	r8[264],r9
	}

	if (flags & GPIO_DRIVE_HIGH) {
8000680a:	16 99       	mov	r9,r11
8000680c:	e2 19 00 20 	andl	r9,0x20,COH
80006810:	c0 70       	breq	8000681e <gpio_configure_pin+0x96>
		gpio_port->odcr1s = 1 << (pin & 0x1F);
80006812:	30 19       	mov	r9,1
80006814:	f2 0c 09 49 	lsl	r9,r9,r12
80006818:	f1 49 01 14 	st.w	r8[276],r9
8000681c:	c0 68       	rjmp	80006828 <gpio_configure_pin+0xa0>
	} else {
		gpio_port->odcr1c = 1 << (pin & 0x1F);
8000681e:	30 19       	mov	r9,1
80006820:	f2 0c 09 49 	lsl	r9,r9,r12
80006824:	f1 49 01 18 	st.w	r8[280],r9
	}

#endif

	/* Select interrupt level for group */
	if (flags & GPIO_INTERRUPT) {
80006828:	16 99       	mov	r9,r11
8000682a:	e2 19 00 80 	andl	r9,0x80,COH
8000682e:	c2 40       	breq	80006876 <gpio_configure_pin+0xee>
		if (flags & GPIO_BOTHEDGES) {
80006830:	16 99       	mov	r9,r11
80006832:	e2 19 01 80 	andl	r9,0x180,COH
80006836:	c0 90       	breq	80006848 <gpio_configure_pin+0xc0>
			gpio_port->imr0c = 1 << (pin & 0x1F);
80006838:	30 19       	mov	r9,1
8000683a:	f2 0c 09 49 	lsl	r9,r9,r12
8000683e:	f1 49 00 a8 	st.w	r8[168],r9
			gpio_port->imr1c = 1 << (pin & 0x1F);
80006842:	f1 49 00 b8 	st.w	r8[184],r9
80006846:	c1 88       	rjmp	80006876 <gpio_configure_pin+0xee>
		} else if (flags & GPIO_RISING) {
80006848:	16 99       	mov	r9,r11
8000684a:	e2 19 02 80 	andl	r9,0x280,COH
8000684e:	c0 90       	breq	80006860 <gpio_configure_pin+0xd8>
			gpio_port->imr0s = 1 << (pin & 0x1F);
80006850:	30 19       	mov	r9,1
80006852:	f2 0c 09 49 	lsl	r9,r9,r12
80006856:	f1 49 00 a4 	st.w	r8[164],r9
			gpio_port->imr1c = 1 << (pin & 0x1F);
8000685a:	f1 49 00 b8 	st.w	r8[184],r9
8000685e:	c0 c8       	rjmp	80006876 <gpio_configure_pin+0xee>
		} else if (flags & GPIO_FALLING) {
80006860:	16 99       	mov	r9,r11
80006862:	e2 19 03 80 	andl	r9,0x380,COH
80006866:	c0 80       	breq	80006876 <gpio_configure_pin+0xee>
			gpio_port->imr0c = 1 << (pin & 0x1F);
80006868:	30 19       	mov	r9,1
8000686a:	f2 0c 09 49 	lsl	r9,r9,r12
8000686e:	f1 49 00 a8 	st.w	r8[168],r9
			gpio_port->imr1s = 1 << (pin & 0x1F);
80006872:	f1 49 00 b4 	st.w	r8[180],r9
		}
	}

	/* Select direction and initial pin state */
	if (flags & GPIO_DIR_OUTPUT) {
80006876:	f3 db c0 01 	bfextu	r9,r11,0x0,0x1
8000687a:	c1 50       	breq	800068a4 <gpio_configure_pin+0x11c>
		if (flags & GPIO_INIT_HIGH) {
8000687c:	e2 1b 00 02 	andl	r11,0x2,COH
80006880:	c0 70       	breq	8000688e <gpio_configure_pin+0x106>
			gpio_port->ovrs = 1 << (pin & 0x1F);
80006882:	30 19       	mov	r9,1
80006884:	f2 0c 09 49 	lsl	r9,r9,r12
80006888:	f1 49 00 54 	st.w	r8[84],r9
8000688c:	c0 68       	rjmp	80006898 <gpio_configure_pin+0x110>
		} else {
			gpio_port->ovrc = 1 << (pin & 0x1F);
8000688e:	30 19       	mov	r9,1
80006890:	f2 0c 09 49 	lsl	r9,r9,r12
80006894:	f1 49 00 58 	st.w	r8[88],r9
		}

		gpio_port->oders = 1 << (pin & 0x1F);
80006898:	30 19       	mov	r9,1
8000689a:	f2 0c 09 49 	lsl	r9,r9,r12
8000689e:	f1 49 00 44 	st.w	r8[68],r9
800068a2:	c0 68       	rjmp	800068ae <gpio_configure_pin+0x126>
	} else {
		gpio_port->oderc = 1 << (pin & 0x1F);
800068a4:	30 19       	mov	r9,1
800068a6:	f2 0c 09 49 	lsl	r9,r9,r12
800068aa:	f1 49 00 48 	st.w	r8[72],r9
	}

	/* Enable GPIO */
	gpio_port->gpers = 1 << (pin & 0x1F);
800068ae:	30 19       	mov	r9,1
800068b0:	f2 0c 09 4c 	lsl	r12,r9,r12
800068b4:	91 1c       	st.w	r8[0x4],r12
}
800068b6:	5e fc       	retal	r12

800068b8 <gpio_get_pin_value>:
 *
 * \return The pin value.
 */
bool gpio_get_pin_value(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
800068b8:	f8 08 16 05 	lsr	r8,r12,0x5
800068bc:	a9 78       	lsl	r8,0x9
800068be:	e0 28 e0 00 	sub	r8,57344
	
	return (gpio_port->pvr >> (pin & 0x1F)) & 1;
800068c2:	71 88       	ld.w	r8,r8[0x60]
800068c4:	f0 0c 0a 4c 	lsr	r12,r8,r12
}
800068c8:	f9 dc c0 01 	bfextu	r12,r12,0x0,0x1
800068cc:	5e fc       	retal	r12

800068ce <gpio_set_pin_high>:
 *
 * \note The function \ref gpio_configure_pin must be called before.
 */
void gpio_set_pin_high(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
800068ce:	f8 08 16 05 	lsr	r8,r12,0x5
800068d2:	a9 78       	lsl	r8,0x9
800068d4:	e0 28 e0 00 	sub	r8,57344
	
	/* Value to be driven on the I/O line: 1. */
	gpio_port->ovrs  = 1 << (pin & 0x1F);
800068d8:	30 19       	mov	r9,1
800068da:	f2 0c 09 4c 	lsl	r12,r9,r12
800068de:	f1 4c 00 54 	st.w	r8[84],r12
}
800068e2:	5e fc       	retal	r12

800068e4 <gpio_set_pin_low>:
 *
 * \note The function \ref gpio_configure_pin must be called before.
 */
void gpio_set_pin_low(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
800068e4:	f8 08 16 05 	lsr	r8,r12,0x5
800068e8:	a9 78       	lsl	r8,0x9
800068ea:	e0 28 e0 00 	sub	r8,57344
	
	/* Value to be driven on the I/O line: 0. */
	gpio_port->ovrc  = 1 << (pin & 0x1F);
800068ee:	30 19       	mov	r9,1
800068f0:	f2 0c 09 4c 	lsl	r12,r9,r12
800068f4:	f1 4c 00 58 	st.w	r8[88],r12
}
800068f8:	5e fc       	retal	r12

800068fa <gpio_toggle_pin>:
 *
 * \note The function \ref gpio_configure_pin must be called before.
 */
void gpio_toggle_pin(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
800068fa:	f8 08 16 05 	lsr	r8,r12,0x5
800068fe:	a9 78       	lsl	r8,0x9
80006900:	e0 28 e0 00 	sub	r8,57344
	
	/* Toggle the I/O line. */
	gpio_port->ovrt  = 1 << (pin & 0x1F);
80006904:	30 19       	mov	r9,1
80006906:	f2 0c 09 4c 	lsl	r12,r9,r12
8000690a:	f1 4c 00 5c 	st.w	r8[92],r12
}
8000690e:	5e fc       	retal	r12

80006910 <_unhandled_interrupt>:
__attribute__((__interrupt__))
#elif (defined __ICCAVR32__)
__interrupt
#endif
static void _unhandled_interrupt(void)
{
80006910:	c0 08       	rjmp	80006910 <_unhandled_interrupt>
80006912:	d7 03       	nop

80006914 <INTC_register_interrupt>:
 */
void INTC_register_interrupt(__int_handler handler, uint32_t irq,
	uint32_t int_level)
{
	// Determine the group of the IRQ.
	uint32_t int_grp = irq / AVR32_INTC_MAX_NUM_IRQS_PER_GRP;
80006914:	f6 08 16 05 	lsr	r8,r11,0x5

	/* Store in _int_line_handler_table_x the pointer to the interrupt
	handler, so that _get_interrupt_handler can retrieve it when the
	interrupt is vectored. */
	_int_handler_table[int_grp]
		._int_line_handler_table[irq % AVR32_INTC_MAX_NUM_IRQS_PER_GRP]
80006918:	49 99       	lddpc	r9,8000697c <INTC_register_interrupt+0x68>
8000691a:	f2 08 00 39 	add	r9,r9,r8<<0x3
8000691e:	f7 db c0 05 	bfextu	r11,r11,0x0,0x5
80006922:	72 19       	ld.w	r9,r9[0x4]
	uint32_t int_grp = irq / AVR32_INTC_MAX_NUM_IRQS_PER_GRP;

	/* Store in _int_line_handler_table_x the pointer to the interrupt
	handler, so that _get_interrupt_handler can retrieve it when the
	interrupt is vectored. */
	_int_handler_table[int_grp]
80006924:	f2 0b 09 2c 	st.w	r9[r11<<0x2],r12
	/* Program the corresponding IPRX register to set the interrupt priority
	level and the interrupt vector offset that will be fetched by the core
	interrupt system.
	NOTE: The _intx functions are intermediate assembly functions between
	the core interrupt system and the user interrupt handler. */
	if (int_level == AVR32_INTC_INT0) {
80006928:	58 0a       	cp.w	r10,0
8000692a:	c0 91       	brne	8000693c <INTC_register_interrupt+0x28>
		AVR32_INTC.ipr[int_grp] = IPR_INT0;
8000692c:	49 59       	lddpc	r9,80006980 <INTC_register_interrupt+0x6c>
8000692e:	49 6a       	lddpc	r10,80006984 <INTC_register_interrupt+0x70>
80006930:	12 1a       	sub	r10,r9
80006932:	fe 79 00 00 	mov	r9,-65536
80006936:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
8000693a:	5e fc       	retal	r12
	} else if (int_level == AVR32_INTC_INT1) {
8000693c:	58 1a       	cp.w	r10,1
8000693e:	c0 a1       	brne	80006952 <INTC_register_interrupt+0x3e>
		AVR32_INTC.ipr[int_grp] = IPR_INT1;
80006940:	49 09       	lddpc	r9,80006980 <INTC_register_interrupt+0x6c>
80006942:	49 2a       	lddpc	r10,80006988 <INTC_register_interrupt+0x74>
80006944:	12 1a       	sub	r10,r9
80006946:	bf aa       	sbr	r10,0x1e
80006948:	fe 79 00 00 	mov	r9,-65536
8000694c:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
80006950:	5e fc       	retal	r12
	} else if (int_level == AVR32_INTC_INT2) {
80006952:	58 2a       	cp.w	r10,2
80006954:	c0 a1       	brne	80006968 <INTC_register_interrupt+0x54>
		AVR32_INTC.ipr[int_grp] = IPR_INT2;
80006956:	48 b9       	lddpc	r9,80006980 <INTC_register_interrupt+0x6c>
80006958:	48 da       	lddpc	r10,8000698c <INTC_register_interrupt+0x78>
8000695a:	12 1a       	sub	r10,r9
8000695c:	bf ba       	sbr	r10,0x1f
8000695e:	fe 79 00 00 	mov	r9,-65536
80006962:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
80006966:	5e fc       	retal	r12
	} else {
		AVR32_INTC.ipr[int_grp] = IPR_INT3;
80006968:	48 69       	lddpc	r9,80006980 <INTC_register_interrupt+0x6c>
8000696a:	48 aa       	lddpc	r10,80006990 <INTC_register_interrupt+0x7c>
8000696c:	12 1a       	sub	r10,r9
8000696e:	ea 1a c0 00 	orh	r10,0xc000
80006972:	fe 79 00 00 	mov	r9,-65536
80006976:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
8000697a:	5e fc       	retal	r12
8000697c:	80 00       	ld.sh	r0,r0[0x0]
8000697e:	80 bc       	ld.uh	r12,r0[0x6]
80006980:	80 00       	ld.sh	r0,r0[0x0]
80006982:	7e 00       	ld.w	r0,pc[0x0]
80006984:	80 00       	ld.sh	r0,r0[0x0]
80006986:	7f 04       	ld.w	r4,pc[0x40]
80006988:	80 00       	ld.sh	r0,r0[0x0]
8000698a:	7f 12       	ld.w	r2,pc[0x44]
8000698c:	80 00       	ld.sh	r0,r0[0x0]
8000698e:	7f 20       	ld.w	r0,pc[0x48]
80006990:	80 00       	ld.sh	r0,r0[0x0]
80006992:	7f 2e       	ld.w	lr,pc[0x48]

80006994 <INTC_init_interrupts>:
/**
 * \brief Initializes the hardware interrupt controller driver.
 *
 */
void INTC_init_interrupts(void)
{
80006994:	d4 21       	pushm	r4-r7,lr
 * \brief Init EVBA address. This operation may or may not have been done by the
 * C startup process.
 */
static __inline__ void INTC_init_evba(void)
{
  Set_system_register(AVR32_EVBA, (int32_t)&_evba );
80006996:	49 18       	lddpc	r8,800069d8 <INTC_init_interrupts+0x44>
80006998:	e3 b8 00 01 	mtsr	0x4,r8
8000699c:	49 0e       	lddpc	lr,800069dc <INTC_init_interrupts+0x48>
8000699e:	30 07       	mov	r7,0
800069a0:	0e 94       	mov	r4,r7
			int_req < _int_handler_table[int_grp].num_irqs;
			int_req++)
		{
			/* Assign _unhandled_interrupt as the default interrupt
			handler. */
			_int_handler_table[int_grp]
800069a2:	49 0c       	lddpc	r12,800069e0 <INTC_init_interrupts+0x4c>

		/* Set the interrupt group priority register to its default
		value.
		By default, all interrupt groups are linked to the interrupt
		priority level 0 and to the interrupt vector _int0. */
		AVR32_INTC.ipr[int_grp] = IPR_INT0;
800069a4:	49 05       	lddpc	r5,800069e4 <INTC_init_interrupts+0x50>
800069a6:	10 15       	sub	r5,r8
800069a8:	fe 76 00 00 	mov	r6,-65536
800069ac:	c1 18       	rjmp	800069ce <INTC_init_interrupts+0x3a>
 * \brief Init EVBA address. This operation may or may not have been done by the
 * C startup process.
 */
static __inline__ void INTC_init_evba(void)
{
  Set_system_register(AVR32_EVBA, (int32_t)&_evba );
800069ae:	08 98       	mov	r8,r4
			int_req++)
		{
			/* Assign _unhandled_interrupt as the default interrupt
			handler. */
			_int_handler_table[int_grp]
				._int_line_handler_table[int_req]
800069b0:	7c 1b       	ld.w	r11,lr[0x4]

	// For all interrupt groups,
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
800069b2:	7c 0a       	ld.w	r10,lr[0x0]
			int_req < _int_handler_table[int_grp].num_irqs;
			int_req++)
		{
			/* Assign _unhandled_interrupt as the default interrupt
			handler. */
			_int_handler_table[int_grp]
800069b4:	f6 08 09 2c 	st.w	r11[r8<<0x2],r12
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
			int_req < _int_handler_table[int_grp].num_irqs;
			int_req++)
800069b8:	2f f8       	sub	r8,-1

	// For all interrupt groups,
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
800069ba:	10 3a       	cp.w	r10,r8
800069bc:	fe 9b ff fc 	brhi	800069b4 <INTC_init_interrupts+0x20>

		/* Set the interrupt group priority register to its default
		value.
		By default, all interrupt groups are linked to the interrupt
		priority level 0 and to the interrupt vector _int0. */
		AVR32_INTC.ipr[int_grp] = IPR_INT0;
800069c0:	ec 07 09 25 	st.w	r6[r7<<0x2],r5
	uint32_t int_grp, int_req;

	INTC_init_evba();

	// For all interrupt groups,
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
800069c4:	2f f7       	sub	r7,-1
800069c6:	2f 8e       	sub	lr,-8
800069c8:	e0 47 00 2f 	cp.w	r7,47
800069cc:	c0 50       	breq	800069d6 <INTC_init_interrupts+0x42>
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
800069ce:	7c 08       	ld.w	r8,lr[0x0]
800069d0:	58 08       	cp.w	r8,0
800069d2:	ce e1       	brne	800069ae <INTC_init_interrupts+0x1a>
800069d4:	cf 6b       	rjmp	800069c0 <INTC_init_interrupts+0x2c>
800069d6:	d8 22       	popm	r4-r7,pc
800069d8:	80 00       	ld.sh	r0,r0[0x0]
800069da:	7e 00       	ld.w	r0,pc[0x0]
800069dc:	80 00       	ld.sh	r0,r0[0x0]
800069de:	80 bc       	ld.uh	r12,r0[0x6]
800069e0:	80 00       	ld.sh	r0,r0[0x0]
800069e2:	69 10       	ld.w	r0,r4[0x44]
800069e4:	80 00       	ld.sh	r0,r0[0x0]
800069e6:	7f 04       	ld.w	r4,pc[0x40]

800069e8 <_get_interrupt_handler>:
__int_handler _get_interrupt_handler(uint32_t int_level)
{
	/* ICR3 is mapped first, ICR0 last.
	Code in exception.S puts int_level in R12 which is used by the compiler
	to pass a single argument to a function. */
	uint32_t int_grp = AVR32_INTC.icr[AVR32_INTC_INT3 - int_level];
800069e8:	fe 78 00 00 	mov	r8,-65536
800069ec:	e0 69 00 83 	mov	r9,131
800069f0:	f2 0c 01 0c 	sub	r12,r9,r12
800069f4:	f0 0c 03 29 	ld.w	r9,r8[r12<<0x2]
	uint32_t int_req = AVR32_INTC.irr[int_grp];
800069f8:	f2 ca ff c0 	sub	r10,r9,-64
800069fc:	f0 0a 03 28 	ld.w	r8,r8[r10<<0x2]
	exception.S will provide the interrupt handler with a clean interrupt
	stack frame, with nothing more pushed onto the stack. The interrupt
	handler must manage the `rete' instruction, which can be done using
	pure assembly, inline assembly or the `__attribute__((__interrupt__))'
	C function attribute.*/
	return (int_req)
80006a00:	58 08       	cp.w	r8,0
80006a02:	c0 21       	brne	80006a06 <_get_interrupt_handler+0x1e>
80006a04:	5e fd       	retal	0
		? _int_handler_table[int_grp]._int_line_handler_table[32
80006a06:	f0 08 12 00 	clz	r8,r8
80006a0a:	48 5a       	lddpc	r10,80006a1c <_get_interrupt_handler+0x34>
80006a0c:	f4 09 00 39 	add	r9,r10,r9<<0x3
80006a10:	f0 08 11 1f 	rsub	r8,r8,31
80006a14:	72 19       	ld.w	r9,r9[0x4]
	exception.S will provide the interrupt handler with a clean interrupt
	stack frame, with nothing more pushed onto the stack. The interrupt
	handler must manage the `rete' instruction, which can be done using
	pure assembly, inline assembly or the `__attribute__((__interrupt__))'
	C function attribute.*/
	return (int_req)
80006a16:	f2 08 03 2c 	ld.w	r12,r9[r8<<0x2]
		? _int_handler_table[int_grp]._int_line_handler_table[32
			- clz(int_req) - 1]
		: NULL;
}
80006a1a:	5e fc       	retal	r12
80006a1c:	80 00       	ld.sh	r0,r0[0x0]
80006a1e:	80 bc       	ld.uh	r12,r0[0x6]

80006a20 <_stext>:

  .global _stext
  .type _stext, @function
_stext:
  // Set initial stack pointer.
  lda.w   sp, _estack
80006a20:	e0 7d 00 00 	mov	sp,65536

  // Set up EVBA so interrupts can be enabled.
  lda.w   r0, _evba
  mtsr    AVR32_EVBA, r0
80006a24:	fe c0 ec 24 	sub	r0,pc,-5084

  // Enable the exception processing.
  csrf    AVR32_SR_EM_OFFSET
80006a28:	e3 b0 00 01 	mtsr	0x4,r0

  // Load initialized data having a global lifetime from the data LMA.
  lda.w   r0, _data
  lda.w   r1, _edata
80006a2c:	d5 53       	csrf	0x15
  cp      r0, r1
80006a2e:	30 40       	mov	r0,4
  brhs    idata_load_loop_end
80006a30:	e0 61 04 00 	mov	r1,1024
  lda.w   r2, _data_lma
idata_load_loop:
  ld.d    r4, r2++
80006a34:	02 30       	cp.w	r0,r1
  st.d    r0++, r4
80006a36:	c0 72       	brcc	80006a44 <idata_load_loop_end>
  cp      r0, r1
80006a38:	fe c2 e8 00 	sub	r2,pc,-6144

80006a3c <idata_load_loop>:
  brlo    idata_load_loop
idata_load_loop_end:

  // Clear uninitialized data having a global lifetime in the blank static storage section.
  lda.w   r0, __bss_start
80006a3c:	a5 05       	ld.d	r4,r2++
  lda.w   r1, _end
80006a3e:	a1 24       	st.d	r0++,r4
  cp      r0, r1
80006a40:	02 30       	cp.w	r0,r1
  brhs    udata_clear_loop_end
80006a42:	cf d3       	brcs	80006a3c <idata_load_loop>

80006a44 <idata_load_loop_end>:
  mov     r2, 0
80006a44:	e0 60 04 00 	mov	r0,1024
  mov     r3, 0
udata_clear_loop:
  st.d    r0++, r2
80006a48:	e0 61 d0 28 	mov	r1,53288
  cp      r0, r1
  brlo    udata_clear_loop
80006a4c:	02 30       	cp.w	r0,r1
  // Safety: Set the default "return" @ to the exit routine address.
  lda.w   lr, exit
#endif

  // Start the show.
  lda.w   pc, main
80006a4e:	c0 62       	brcc	80006a5a <udata_clear_loop_end>
80006a50:	30 02       	mov	r2,0
80006a52:	30 03       	mov	r3,0

80006a54 <udata_clear_loop>:
80006a54:	a1 22       	st.d	r0++,r2
80006a56:	02 30       	cp.w	r0,r1
80006a58:	cf e3       	brcs	80006a54 <udata_clear_loop>

80006a5a <udata_clear_loop_end>:
80006a5a:	fe cf 08 2a 	sub	pc,pc,2090
80006a5e:	d7 03       	nop

80006a60 <osc_priv_enable_rc120m>:

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80006a60:	e1 b9 00 00 	mfsr	r9,0x0
	cpu_irq_disable();
80006a64:	d3 03       	ssrf	0x10
void osc_priv_enable_rc120m(void)
{
	irqflags_t flags;

	flags = cpu_irq_save();
	AVR32_SCIF.unlock = 0xaa000000 | AVR32_SCIF_RC120MCR;
80006a66:	fe 78 08 00 	mov	r8,-63488
80006a6a:	35 8a       	mov	r10,88
80006a6c:	ea 1a aa 00 	orh	r10,0xaa00
80006a70:	91 6a       	st.w	r8[0x18],r10
	AVR32_SCIF.rc120mcr = 1U << AVR32_SCIF_RC120MCR_EN;
80006a72:	30 1a       	mov	r10,1
80006a74:	f1 4a 00 58 	st.w	r8[88],r10
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80006a78:	12 98       	mov	r8,r9
80006a7a:	e6 18 00 01 	andh	r8,0x1,COH
80006a7e:	c0 21       	brne	80006a82 <osc_priv_enable_rc120m+0x22>
      cpu_irq_enable();
80006a80:	d5 03       	csrf	0x10
	cpu_irq_restore(flags);
}
80006a82:	5e fc       	retal	r12

80006a84 <osc_priv_enable_rc8m>:
{
	irqflags_t flags;
	uint32_t   rccr8;
    uint32_t* calibration_bits = (uint32_t*)0x80800200;
	/* Wait for the CALIB field to be updated from fuses after reset */
	while (!(AVR32_SCIF.rccr8 & AVR32_SCIF_RCCR8_FCD_MASK)) {
80006a84:	fe 79 08 00 	mov	r9,-63488
80006a88:	73 28       	ld.w	r8,r9[0x48]
80006a8a:	e6 18 00 01 	andh	r8,0x1,COH
80006a8e:	cf d0       	breq	80006a88 <osc_priv_enable_rc8m+0x4>

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80006a90:	e1 b9 00 00 	mfsr	r9,0x0
	cpu_irq_disable();
80006a94:	d3 03       	ssrf	0x10
		/* Do nothing */
	}

	/* Enable the oscillator without touching the CALIB and FCD fields */
	flags = cpu_irq_save();
	rccr8 = AVR32_SCIF.rccr8;
80006a96:	fe 78 08 00 	mov	r8,-63488
80006a9a:	71 2b       	ld.w	r11,r8[0x48]
	rccr8 &= AVR32_SCIF_RCCR8_FCD_MASK | ((*calibration_bits)&AVR32_SCIF_RCCR8_CALIB_MASK);
80006a9c:	e0 6a 02 00 	mov	r10,512
80006aa0:	ea 1a 80 80 	orh	r10,0x8080
80006aa4:	15 ba       	ld.ub	r10,r10[0x3]
80006aa6:	b1 aa       	sbr	r10,0x10
80006aa8:	16 6a       	and	r10,r11
	rccr8 |= 1U << AVR32_SCIF_RCOSC8_EN;
80006aaa:	b9 aa       	sbr	r10,0x18
	AVR32_SCIF.unlock = 0xaa000000 | AVR32_SCIF_RCCR8;
80006aac:	34 8b       	mov	r11,72
80006aae:	ea 1b aa 00 	orh	r11,0xaa00
80006ab2:	91 6b       	st.w	r8[0x18],r11
	AVR32_SCIF.rccr8 = rccr8;
80006ab4:	f1 4a 00 48 	st.w	r8[72],r10
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80006ab8:	12 98       	mov	r8,r9
80006aba:	e6 18 00 01 	andh	r8,0x1,COH
80006abe:	c0 21       	brne	80006ac2 <osc_priv_enable_rc8m+0x3e>
      cpu_irq_enable();
80006ac0:	d5 03       	csrf	0x10
	cpu_irq_restore(flags);
}
80006ac2:	5e fc       	retal	r12

80006ac4 <osc_priv_enable_osc32>:

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80006ac4:	e1 b9 00 00 	mfsr	r9,0x0
	cpu_irq_disable();
80006ac8:	d3 03       	ssrf	0x10
void osc_priv_enable_osc32(void)
{
	irqflags_t flags;

	flags = cpu_irq_save();
	AVR32_SCIF.unlock = 0xaa000000 | AVR32_SCIF_OSCCTRL32;
80006aca:	fe 78 08 00 	mov	r8,-63488
80006ace:	34 ca       	mov	r10,76
80006ad0:	ea 1a aa 00 	orh	r10,0xaa00
80006ad4:	91 6a       	st.w	r8[0x18],r10
	AVR32_SCIF.oscctrl32 =
80006ad6:	e2 6a 01 01 	mov	r10,131329
80006ada:	f1 4a 00 4c 	st.w	r8[76],r10
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80006ade:	12 98       	mov	r8,r9
80006ae0:	e6 18 00 01 	andh	r8,0x1,COH
80006ae4:	c0 21       	brne	80006ae8 <osc_priv_enable_osc32+0x24>
      cpu_irq_enable();
80006ae6:	d5 03       	csrf	0x10
			(OSC32_STARTUP_VALUE << AVR32_SCIF_OSCCTRL32_STARTUP)
			| (OSC32_MODE_VALUE << AVR32_SCIF_OSCCTRL32_MODE)
			| (1U << AVR32_SCIF_OSCCTRL32_OSC32EN);
	cpu_irq_restore(flags);
}
80006ae8:	5e fc       	retal	r12

80006aea <osc_priv_enable_osc0>:

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80006aea:	e1 b9 00 00 	mfsr	r9,0x0
	cpu_irq_disable();
80006aee:	d3 03       	ssrf	0x10
void osc_priv_enable_osc0(void)
{
	irqflags_t flags;

	flags = cpu_irq_save();
	AVR32_SCIF.unlock = 0xaa000000 | AVR32_SCIF_OSCCTRL;
80006af0:	fe 78 08 00 	mov	r8,-63488
80006af4:	32 4a       	mov	r10,36
80006af6:	ea 1a aa 00 	orh	r10,0xaa00
80006afa:	91 6a       	st.w	r8[0x18],r10
	AVR32_SCIF.oscctrl[0] =
80006afc:	e0 7a 0c 07 	mov	r10,68615
80006b00:	91 9a       	st.w	r8[0x24],r10
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80006b02:	12 98       	mov	r8,r9
80006b04:	e6 18 00 01 	andh	r8,0x1,COH
80006b08:	c0 21       	brne	80006b0c <osc_priv_enable_osc0+0x22>
      cpu_irq_enable();
80006b0a:	d5 03       	csrf	0x10
			(OSC0_STARTUP_VALUE << AVR32_SCIF_OSCCTRL_STARTUP)
			| (OSC0_GAIN_VALUE << AVR32_SCIF_OSCCTRL_GAIN)
			| (OSC0_MODE_VALUE << AVR32_SCIF_OSCCTRL_MODE)
			| (1U << AVR32_SCIF_OSCCTRL_OSCEN);
	cpu_irq_restore(flags);
}
80006b0c:	5e fc       	retal	r12

80006b0e <pll_enable>:

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80006b0e:	e1 b9 00 00 	mfsr	r9,0x0
	cpu_irq_disable();
80006b12:	d3 03       	ssrf	0x10
	irqflags_t flags;

	Assert(pll_id < NR_PLLS);

	flags = cpu_irq_save();
	AVR32_SCIF.unlock = 0xaa000000 | (AVR32_SCIF_PLL + (4 * pll_id));
80006b14:	2f 9b       	sub	r11,-7
80006b16:	f6 0a 15 02 	lsl	r10,r11,0x2
80006b1a:	ea 1a aa 00 	orh	r10,0xaa00
80006b1e:	fe 78 08 00 	mov	r8,-63488
80006b22:	91 6a       	st.w	r8[0x18],r10
	AVR32_SCIF.pll[pll_id] = cfg->ctrl | (1U << AVR32_SCIF_PLLEN);
80006b24:	78 0a       	ld.w	r10,r12[0x0]
80006b26:	a1 aa       	sbr	r10,0x0
80006b28:	f0 0b 09 2a 	st.w	r8[r11<<0x2],r10
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80006b2c:	12 98       	mov	r8,r9
80006b2e:	e6 18 00 01 	andh	r8,0x1,COH
80006b32:	c0 21       	brne	80006b36 <pll_enable+0x28>
      cpu_irq_enable();
80006b34:	d5 03       	csrf	0x10
	cpu_irq_restore(flags);
}
80006b36:	5e fc       	retal	r12

80006b38 <osc_enable>:
extern void osc_priv_enable_rc120m(void);
extern void osc_priv_disable_rc120m(void);
extern bool osc_priv_rc120m_is_ready(void);

static inline void osc_enable(uint8_t id)
{
80006b38:	d4 01       	pushm	lr
	switch (id) {
80006b3a:	30 28       	mov	r8,2
80006b3c:	f0 0c 18 00 	cp.b	r12,r8
80006b40:	c1 50       	breq	80006b6a <osc_enable+0x32>
80006b42:	e0 8b 00 05 	brhi	80006b4c <osc_enable+0x14>
80006b46:	58 0c       	cp.w	r12,0
80006b48:	c1 61       	brne	80006b74 <osc_enable+0x3c>
80006b4a:	c0 a8       	rjmp	80006b5e <osc_enable+0x26>
80006b4c:	30 38       	mov	r8,3
80006b4e:	f0 0c 18 00 	cp.b	r12,r8
80006b52:	c0 90       	breq	80006b64 <osc_enable+0x2c>
80006b54:	30 48       	mov	r8,4
80006b56:	f0 0c 18 00 	cp.b	r12,r8
80006b5a:	c0 d1       	brne	80006b74 <osc_enable+0x3c>
80006b5c:	c0 a8       	rjmp	80006b70 <osc_enable+0x38>
#ifdef BOARD_OSC0_HZ
	case OSC_ID_OSC0:
		osc_priv_enable_osc0();
80006b5e:	f0 1f 00 07 	mcall	80006b78 <osc_enable+0x40>
		break;
80006b62:	d8 02       	popm	pc
		break;
#endif

#ifdef BOARD_OSC32_HZ
	case OSC_ID_OSC32:
		osc_priv_enable_osc32();
80006b64:	f0 1f 00 06 	mcall	80006b7c <osc_enable+0x44>
		break;
80006b68:	d8 02       	popm	pc
#endif

	case OSC_ID_RC8M:
		osc_priv_enable_rc8m();
80006b6a:	f0 1f 00 06 	mcall	80006b80 <osc_enable+0x48>
		break;
80006b6e:	d8 02       	popm	pc

	case OSC_ID_RC120M:
		osc_priv_enable_rc120m();
80006b70:	f0 1f 00 05 	mcall	80006b84 <osc_enable+0x4c>
80006b74:	d8 02       	popm	pc
80006b76:	00 00       	add	r0,r0
80006b78:	80 00       	ld.sh	r0,r0[0x0]
80006b7a:	6a ea       	ld.w	r10,r5[0x38]
80006b7c:	80 00       	ld.sh	r0,r0[0x0]
80006b7e:	6a c4       	ld.w	r4,r5[0x30]
80006b80:	80 00       	ld.sh	r0,r0[0x0]
80006b82:	6a 84       	ld.w	r4,r5[0x20]
80006b84:	80 00       	ld.sh	r0,r0[0x0]
80006b86:	6a 60       	ld.w	r0,r5[0x18]

80006b88 <sysclk_set_source>:

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80006b88:	e1 b9 00 00 	mfsr	r9,0x0
	cpu_irq_disable();
80006b8c:	d3 03       	ssrf	0x10
	irqflags_t flags;

	Assert(src <= SYSCLK_SRC_RC120M);

	flags = cpu_irq_save();
	AVR32_PM.unlock = 0xaa000000 | AVR32_PM_MCCTRL;
80006b8e:	fe 78 04 00 	mov	r8,-64512
80006b92:	fc 1a aa 00 	movh	r10,0xaa00
80006b96:	f1 4a 00 58 	st.w	r8[88],r10
	AVR32_PM.mcctrl = src;
80006b9a:	91 0c       	st.w	r8[0x0],r12
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80006b9c:	12 98       	mov	r8,r9
80006b9e:	e6 18 00 01 	andh	r8,0x1,COH
80006ba2:	c0 21       	brne	80006ba6 <sysclk_set_source+0x1e>
      cpu_irq_enable();
80006ba4:	d5 03       	csrf	0x10
	cpu_irq_restore(flags);
}
80006ba6:	5e fc       	retal	r12

80006ba8 <sysclk_set_prescalers>:
 * \param pbc_shift The PBC clock will be divided by \f$2^{pbc\_shift}\f$
 */
void sysclk_set_prescalers(unsigned int cpu_shift,
		unsigned int pba_shift, unsigned int pbb_shift,
		unsigned int pbc_shift)
{
80006ba8:	eb cd 40 80 	pushm	r7,lr
	uint32_t   pbc_cksel = 0;

	Assert(cpu_shift <= pba_shift);
	Assert(cpu_shift <= pbb_shift);

	if (cpu_shift > 0)
80006bac:	58 0c       	cp.w	r12,0
80006bae:	c0 30       	breq	80006bb4 <sysclk_set_prescalers+0xc>
		cpu_cksel = ((cpu_shift - 1) << AVR32_PM_CPUSEL_CPUSEL)
80006bb0:	20 1c       	sub	r12,1
80006bb2:	a7 bc       	sbr	r12,0x7
				| (1U << AVR32_PM_CPUDIV);

	if (pba_shift > 0)
80006bb4:	58 0b       	cp.w	r11,0
80006bb6:	c0 30       	breq	80006bbc <sysclk_set_prescalers+0x14>
		pba_cksel = ((pba_shift - 1) << AVR32_PM_PBASEL_PBSEL)
80006bb8:	20 1b       	sub	r11,1
80006bba:	a7 bb       	sbr	r11,0x7
				| (1U << AVR32_PM_PBADIV);

	if (pbb_shift > 0)
80006bbc:	58 0a       	cp.w	r10,0
80006bbe:	c0 30       	breq	80006bc4 <sysclk_set_prescalers+0x1c>
		pbb_cksel = ((pbb_shift - 1) << AVR32_PM_PBBSEL_PBSEL)
80006bc0:	20 1a       	sub	r10,1
80006bc2:	a7 ba       	sbr	r10,0x7
				| (1U << AVR32_PM_PBBDIV);

	if (pbc_shift > 0)
80006bc4:	58 09       	cp.w	r9,0
80006bc6:	c0 30       	breq	80006bcc <sysclk_set_prescalers+0x24>
		pbc_cksel = ((pbc_shift - 1) << AVR32_PM_PBCSEL_PBSEL)
80006bc8:	20 19       	sub	r9,1
80006bca:	a7 b9       	sbr	r9,0x7

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80006bcc:	e1 be 00 00 	mfsr	lr,0x0
	cpu_irq_disable();
80006bd0:	d3 03       	ssrf	0x10
				| (1U << AVR32_PM_PBCDIV);

	flags = cpu_irq_save();
	AVR32_PM.unlock = 0xaa000000 | AVR32_PM_CPUSEL;
80006bd2:	fe 78 04 00 	mov	r8,-64512
80006bd6:	30 47       	mov	r7,4
80006bd8:	ea 17 aa 00 	orh	r7,0xaa00
80006bdc:	f1 47 00 58 	st.w	r8[88],r7
	AVR32_PM.cpusel = cpu_cksel;
80006be0:	91 1c       	st.w	r8[0x4],r12
	AVR32_PM.unlock = 0xaa000000 | AVR32_PM_PBASEL;
80006be2:	30 cc       	mov	r12,12
80006be4:	ea 1c aa 00 	orh	r12,0xaa00
80006be8:	f1 4c 00 58 	st.w	r8[88],r12
	AVR32_PM.pbasel = pba_cksel;
80006bec:	91 3b       	st.w	r8[0xc],r11
	AVR32_PM.unlock = 0xaa000000 | AVR32_PM_PBBSEL;
80006bee:	31 0b       	mov	r11,16
80006bf0:	ea 1b aa 00 	orh	r11,0xaa00
80006bf4:	f1 4b 00 58 	st.w	r8[88],r11
	AVR32_PM.pbbsel = pbb_cksel;
80006bf8:	91 4a       	st.w	r8[0x10],r10
	AVR32_PM.unlock = 0xaa000000 | AVR32_PM_PBCSEL;
80006bfa:	31 4a       	mov	r10,20
80006bfc:	ea 1a aa 00 	orh	r10,0xaa00
80006c00:	f1 4a 00 58 	st.w	r8[88],r10
	AVR32_PM.pbcsel = pbc_cksel;
80006c04:	91 59       	st.w	r8[0x14],r9
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80006c06:	1c 98       	mov	r8,lr
80006c08:	e6 18 00 01 	andh	r8,0x1,COH
80006c0c:	c0 21       	brne	80006c10 <sysclk_set_prescalers+0x68>
      cpu_irq_enable();
80006c0e:	d5 03       	csrf	0x10
	cpu_irq_restore(flags);
}
80006c10:	e3 cd 80 80 	ldm	sp++,r7,pc

80006c14 <sysclk_priv_enable_module>:
 * \param bus_id Bus index, given by the \c AVR32_PM_CLK_GRP_xxx definitions.
 * \param module_index Index of the module to be enabled. This is the
 * bit number in the corresponding xxxMASK register.
 */
void sysclk_priv_enable_module(unsigned int bus_id, unsigned int module_index)
{
80006c14:	d4 01       	pushm	lr

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80006c16:	e1 b9 00 00 	mfsr	r9,0x0
	cpu_irq_disable();
80006c1a:	d3 03       	ssrf	0x10
	uint32_t   mask;

	flags = cpu_irq_save();

	/* Enable the clock */
	mask = *(&AVR32_PM.cpumask + bus_id);
80006c1c:	a3 6c       	lsl	r12,0x2
80006c1e:	fe 7a 04 20 	mov	r10,-64480
80006c22:	f8 0a 00 08 	add	r8,r12,r10
80006c26:	70 0a       	ld.w	r10,r8[0x0]
	mask |= 1U << module_index;
80006c28:	30 1e       	mov	lr,1
80006c2a:	fc 0b 09 4b 	lsl	r11,lr,r11
80006c2e:	14 4b       	or	r11,r10
	AVR32_PM.unlock = 0xaa000020 + (4 * bus_id);
80006c30:	32 0a       	mov	r10,32
80006c32:	ea 1a aa 00 	orh	r10,0xaa00
80006c36:	14 0c       	add	r12,r10
80006c38:	fe 7a 04 00 	mov	r10,-64512
80006c3c:	f5 4c 00 58 	st.w	r10[88],r12
	*(&AVR32_PM.cpumask + bus_id) = mask;
80006c40:	91 0b       	st.w	r8[0x0],r11
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80006c42:	12 98       	mov	r8,r9
80006c44:	e6 18 00 01 	andh	r8,0x1,COH
80006c48:	c0 21       	brne	80006c4c <sysclk_priv_enable_module+0x38>
      cpu_irq_enable();
80006c4a:	d5 03       	csrf	0x10

	cpu_irq_restore(flags);
}
80006c4c:	d8 02       	popm	pc
80006c4e:	d7 03       	nop

80006c50 <sysclk_init>:
}
#endif // CONFIG_USBCLK_SOURCE


void sysclk_init(void)
{
80006c50:	d4 01       	pushm	lr
80006c52:	20 1d       	sub	sp,4
	/* Set up system clock dividers if different from defaults */
	if ((CONFIG_SYSCLK_CPU_DIV > 0) || (CONFIG_SYSCLK_PBA_DIV > 0) ||
			(CONFIG_SYSCLK_PBB_DIV > 0) || (CONFIG_SYSCLK_PBC_DIV > 0)) {
		sysclk_set_prescalers(CONFIG_SYSCLK_CPU_DIV,
80006c54:	30 19       	mov	r9,1
80006c56:	12 9a       	mov	r10,r9
80006c58:	12 9b       	mov	r11,r9
80006c5a:	30 0c       	mov	r12,0
80006c5c:	f0 1f 00 1e 	mcall	80006cd4 <sysclk_init+0x84>

static inline bool pll_is_locked(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	return !!(AVR32_SCIF.pclksr & (1U << (AVR32_SCIF_PLL0_LOCK + pll_id)));
80006c60:	fe 78 08 00 	mov	r8,-63488
80006c64:	70 58       	ld.w	r8,r8[0x14]

static inline void pll_enable_config_defaults(unsigned int pll_id)
{
	struct pll_config pllcfg;

	if (pll_is_locked(pll_id)) {
80006c66:	e2 18 00 10 	andl	r8,0x10,COH
80006c6a:	c2 91       	brne	80006cbc <sysclk_init+0x6c>
static inline bool osc_is_ready(uint8_t id)
{
	switch (id) {
#ifdef BOARD_OSC0_HZ
	case OSC_ID_OSC0:
		return !!(AVR32_SCIF.pclksr & (1 << AVR32_SCIF_OSC0RDY));
80006c6c:	fe 78 08 00 	mov	r8,-63488
80006c70:	70 58       	ld.w	r8,r8[0x14]

static inline void pll_enable_source(enum pll_source src)
{
	switch (src) {
	case PLL_SRC_OSC0:
		if (!osc_is_ready(OSC_ID_OSC0)) {
80006c72:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80006c76:	c0 a1       	brne	80006c8a <sysclk_init+0x3a>
			osc_enable(OSC_ID_OSC0);
80006c78:	30 0c       	mov	r12,0
80006c7a:	f0 1f 00 18 	mcall	80006cd8 <sysclk_init+0x88>
80006c7e:	fe 79 08 00 	mov	r9,-63488
80006c82:	72 58       	ld.w	r8,r9[0x14]
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
80006c84:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80006c88:	cf d0       	breq	80006c82 <sysclk_init+0x32>
static inline void pll_config_set_option(struct pll_config *cfg,
		unsigned int option)
{
	Assert(option < PLL_NR_OPTIONS);

	cfg->ctrl |= 1U << (AVR32_SCIF_PLLOPT + option);
80006c8a:	31 08       	mov	r8,16
80006c8c:	a3 b8       	sbr	r8,0x3
80006c8e:	50 08       	stdsp	sp[0x0],r8
		pll_config_set_option(cfg, PLL_OPT_VCO_RANGE_LOW);

	Assert(mul > 2 && mul <= 16);
	Assert(div > 0 && div <= 15);

	cfg->ctrl |= ((mul - 1) << AVR32_SCIF_PLLMUL)
80006c90:	10 99       	mov	r9,r8
80006c92:	ea 19 3f 00 	orh	r9,0x3f00
80006c96:	e8 19 01 00 	orl	r9,0x100
80006c9a:	30 68       	mov	r8,6
80006c9c:	20 18       	sub	r8,1
80006c9e:	f3 e8 11 08 	or	r8,r9,r8<<0x10
80006ca2:	fa cc ff fc 	sub	r12,sp,-4
80006ca6:	18 d8       	st.w	--r12,r8
#endif
	default:
		Assert(false);
		break;
	}
	pll_enable(&pllcfg, pll_id);
80006ca8:	30 0b       	mov	r11,0
80006caa:	1a 9c       	mov	r12,sp
80006cac:	f0 1f 00 0c 	mcall	80006cdc <sysclk_init+0x8c>

static inline bool pll_is_locked(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	return !!(AVR32_SCIF.pclksr & (1U << (AVR32_SCIF_PLL0_LOCK + pll_id)));
80006cb0:	fe 79 08 00 	mov	r9,-63488
80006cb4:	72 58       	ld.w	r8,r9[0x14]
	default:
		Assert(false);
		break;
	}
	pll_enable(&pllcfg, pll_id);
	while (!pll_is_locked(pll_id));
80006cb6:	e2 18 00 10 	andl	r8,0x10,COH
80006cba:	cf d0       	breq	80006cb4 <sysclk_init+0x64>

#ifdef CONFIG_PLL0_SOURCE
	case SYSCLK_SRC_PLL0: {
		pll_enable_config_defaults(0);
		// Set a flash wait state depending on the new cpu frequency.
		flash_set_bus_freq(sysclk_get_cpu_hz());
80006cbc:	e0 6c 6c 00 	mov	r12,27648
80006cc0:	ea 1c 02 dc 	orh	r12,0x2dc
80006cc4:	f0 1f 00 07 	mcall	80006ce0 <sysclk_init+0x90>
		sysclk_set_source(SYSCLK_SRC_PLL0);
80006cc8:	30 3c       	mov	r12,3
80006cca:	f0 1f 00 07 	mcall	80006ce4 <sysclk_init+0x94>

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = true;
#endif
}
80006cce:	2f fd       	sub	sp,-4
80006cd0:	d8 02       	popm	pc
80006cd2:	00 00       	add	r0,r0
80006cd4:	80 00       	ld.sh	r0,r0[0x0]
80006cd6:	6b a8       	ld.w	r8,r5[0x68]
80006cd8:	80 00       	ld.sh	r0,r0[0x0]
80006cda:	6b 38       	ld.w	r8,r5[0x4c]
80006cdc:	80 00       	ld.sh	r0,r0[0x0]
80006cde:	6b 0e       	ld.w	lr,r5[0x40]
80006ce0:	80 00       	ld.sh	r0,r0[0x0]
80006ce2:	66 a0       	ld.w	r0,r3[0x28]
80006ce4:	80 00       	ld.sh	r0,r0[0x0]
80006ce6:	6b 88       	ld.w	r8,r5[0x60]

80006ce8 <board_init>:
#include <conf_board.h>
#include "ecu_can.h"
#include "mcp2515.h"

void board_init(void)
{
80006ce8:	d4 01       	pushm	lr
	/* This function is meant to contain board-specific initialization code
	 * for, e.g., the I/O pins. The initialization can rely on application-
	 * specific board configuration, found in conf_board.h.
	 */
	#ifdef USE_WDT
		wdt_disable();
80006cea:	f0 1f 00 25 	mcall	80006d7c <board_init+0x94>
	#endif
	/* Disable all interrupts. */
	Disable_global_interrupt();
80006cee:	d3 03       	ssrf	0x10
	sysclk_init();
80006cf0:	f0 1f 00 24 	mcall	80006d80 <board_init+0x98>
	delay_init(sysclk_get_cpu_hz());
	
	gpio_configure_pin(LED1,  GPIO_INIT_HIGH|GPIO_DIR_OUTPUT);
80006cf4:	30 3b       	mov	r11,3
80006cf6:	35 3c       	mov	r12,83
80006cf8:	f0 1f 00 23 	mcall	80006d84 <board_init+0x9c>
	gpio_configure_pin(LED2,  GPIO_INIT_HIGH|GPIO_DIR_OUTPUT);
80006cfc:	30 3b       	mov	r11,3
80006cfe:	35 2c       	mov	r12,82
80006d00:	f0 1f 00 21 	mcall	80006d84 <board_init+0x9c>
	gpio_configure_pin(LED3,  GPIO_INIT_HIGH|GPIO_DIR_OUTPUT);
80006d04:	30 3b       	mov	r11,3
80006d06:	35 1c       	mov	r12,81
80006d08:	f0 1f 00 1f 	mcall	80006d84 <board_init+0x9c>
	gpio_configure_pin(LED4,  GPIO_INIT_HIGH|GPIO_DIR_OUTPUT);
80006d0c:	30 3b       	mov	r11,3
80006d0e:	35 0c       	mov	r12,80
80006d10:	f0 1f 00 1d 	mcall	80006d84 <board_init+0x9c>
	gpio_configure_pin(AIR_PLUS,GPIO_INIT_LOW|GPIO_DIR_OUTPUT);
80006d14:	30 1b       	mov	r11,1
80006d16:	30 4c       	mov	r12,4
80006d18:	f0 1f 00 1b 	mcall	80006d84 <board_init+0x9c>
	gpio_configure_pin(FRG_PIN,GPIO_INIT_LOW|GPIO_DIR_OUTPUT);
80006d1c:	30 1b       	mov	r11,1
80006d1e:	30 9c       	mov	r12,9
80006d20:	f0 1f 00 19 	mcall	80006d84 <board_init+0x9c>
	gpio_configure_pin(RFE_PIN,GPIO_INIT_LOW|GPIO_DIR_OUTPUT);
80006d24:	30 1b       	mov	r11,1
80006d26:	31 0c       	mov	r12,16
80006d28:	f0 1f 00 17 	mcall	80006d84 <board_init+0x9c>
	gpio_configure_pin(INVERTER_BTB,GPIO_PULL_DOWN|GPIO_DIR_INPUT);
80006d2c:	30 8b       	mov	r11,8
80006d2e:	37 dc       	mov	r12,125
80006d30:	f0 1f 00 15 	mcall	80006d84 <board_init+0x9c>
	
	
	gpio_configure_pin(INVERTER_DIN1, GPIO_INIT_LOW|GPIO_DIR_OUTPUT);
80006d34:	30 1b       	mov	r11,1
80006d36:	30 5c       	mov	r12,5
80006d38:	f0 1f 00 13 	mcall	80006d84 <board_init+0x9c>
	gpio_configure_pin(INVERTER_DIN2, GPIO_INIT_LOW|GPIO_DIR_OUTPUT);
80006d3c:	30 1b       	mov	r11,1
80006d3e:	30 6c       	mov	r12,6
80006d40:	f0 1f 00 11 	mcall	80006d84 <board_init+0x9c>
	gpio_configure_pin(INVERTER_DOUT1,GPIO_PULL_DOWN|GPIO_DIR_INPUT);
80006d44:	30 8b       	mov	r11,8
80006d46:	37 5c       	mov	r12,117
80006d48:	f0 1f 00 0f 	mcall	80006d84 <board_init+0x9c>
	gpio_configure_pin(INVERTER_DOUT2,GPIO_PULL_DOWN|GPIO_DIR_INPUT);
80006d4c:	30 8b       	mov	r11,8
80006d4e:	37 bc       	mov	r12,123
80006d50:	f0 1f 00 0d 	mcall	80006d84 <board_init+0x9c>
	gpio_configure_pin(INVERTER_DOUT3,GPIO_PULL_DOWN|GPIO_DIR_INPUT);
80006d54:	30 8b       	mov	r11,8
80006d56:	37 cc       	mov	r12,124
80006d58:	f0 1f 00 0b 	mcall	80006d84 <board_init+0x9c>
	gpio_configure_pin(END1, GPIO_INIT_LOW|GPIO_DIR_OUTPUT);
80006d5c:	30 1b       	mov	r11,1
80006d5e:	30 7c       	mov	r12,7
80006d60:	f0 1f 00 09 	mcall	80006d84 <board_init+0x9c>
	gpio_configure_pin(END2, GPIO_INIT_LOW|GPIO_DIR_OUTPUT);
80006d64:	30 1b       	mov	r11,1
80006d66:	30 8c       	mov	r12,8
80006d68:	f0 1f 00 07 	mcall	80006d84 <board_init+0x9c>
	
	gpio_configure_pin(INT1, GPIO_DIR_INPUT| GPIO_PULL_UP); 
80006d6c:	30 4b       	mov	r11,4
80006d6e:	36 ec       	mov	r12,110
80006d70:	f0 1f 00 05 	mcall	80006d84 <board_init+0x9c>
	
	ecu_can_init();
80006d74:	f0 1f 00 05 	mcall	80006d88 <board_init+0xa0>
	
	Enable_global_interrupt();
80006d78:	d5 03       	csrf	0x10
	
}
80006d7a:	d8 02       	popm	pc
80006d7c:	80 00       	ld.sh	r0,r0[0x0]
80006d7e:	21 d4       	sub	r4,29
80006d80:	80 00       	ld.sh	r0,r0[0x0]
80006d82:	6c 50       	ld.w	r0,r6[0x14]
80006d84:	80 00       	ld.sh	r0,r0[0x0]
80006d86:	67 88       	ld.w	r8,r3[0x60]
80006d88:	80 00       	ld.sh	r0,r0[0x0]
80006d8a:	54 90       	stdsp	sp[0x124],r0

80006d8c <__avr32_f64_mul>:
80006d8c:	f5 eb 10 1c 	or	r12,r10,r11<<0x1
80006d90:	e0 80 00 dc 	breq	80006f48 <__avr32_f64_mul_op1_zero>
80006d94:	d4 21       	pushm	r4-r7,lr
80006d96:	f7 e9 20 0e 	eor	lr,r11,r9
80006d9a:	ef db c2 8b 	bfextu	r7,r11,0x14,0xb
80006d9e:	30 15       	mov	r5,1
80006da0:	c4 30       	breq	80006e26 <__avr32_f64_mul_op1_subnormal>
80006da2:	ab 6b       	lsl	r11,0xa
80006da4:	f7 ea 13 6b 	or	r11,r11,r10>>0x16
80006da8:	ab 6a       	lsl	r10,0xa
80006daa:	f7 d5 d3 c2 	bfins	r11,r5,0x1e,0x2
80006dae:	ed d9 c2 8b 	bfextu	r6,r9,0x14,0xb
80006db2:	c5 c0       	breq	80006e6a <__avr32_f64_mul_op2_subnormal>
80006db4:	a1 78       	lsl	r8,0x1
80006db6:	5c f9       	rol	r9
80006db8:	f3 d5 d2 ab 	bfins	r9,r5,0x15,0xb
80006dbc:	e0 47 07 ff 	cp.w	r7,2047
80006dc0:	c7 70       	breq	80006eae <__avr32_f64_mul_op_nan_or_inf>
80006dc2:	e0 46 07 ff 	cp.w	r6,2047
80006dc6:	c7 40       	breq	80006eae <__avr32_f64_mul_op_nan_or_inf>
80006dc8:	ee 06 00 0c 	add	r12,r7,r6
80006dcc:	e0 2c 03 fe 	sub	r12,1022
80006dd0:	f6 08 06 44 	mulu.d	r4,r11,r8
80006dd4:	f4 09 07 44 	macu.d	r4,r10,r9
80006dd8:	f4 08 06 46 	mulu.d	r6,r10,r8
80006ddc:	f6 09 06 4a 	mulu.d	r10,r11,r9
80006de0:	08 07       	add	r7,r4
80006de2:	f4 05 00 4a 	adc	r10,r10,r5
80006de6:	5c 0b       	acr	r11
80006de8:	ed bb 00 14 	bld	r11,0x14
80006dec:	c0 50       	breq	80006df6 <__avr32_f64_mul+0x6a>
80006dee:	a1 77       	lsl	r7,0x1
80006df0:	5c fa       	rol	r10
80006df2:	5c fb       	rol	r11
80006df4:	20 1c       	sub	r12,1
80006df6:	58 0c       	cp.w	r12,0
80006df8:	e0 8a 00 6f 	brle	80006ed6 <__avr32_f64_mul_res_subnormal>
80006dfc:	e0 4c 07 ff 	cp.w	r12,2047
80006e00:	e0 84 00 9c 	brge	80006f38 <__avr32_f64_mul_res_inf>
80006e04:	f7 dc d2 8b 	bfins	r11,r12,0x14,0xb
80006e08:	ed ea 11 f6 	or	r6,r6,r10<<0x1f
80006e0c:	ef e6 12 17 	or	r7,r7,r6>>0x1
80006e10:	ee 17 80 00 	eorh	r7,0x8000
80006e14:	f1 b7 04 20 	satu	r7,0x1
80006e18:	0e 0a       	add	r10,r7
80006e1a:	5c 0b       	acr	r11
80006e1c:	ed be 00 1f 	bld	lr,0x1f
80006e20:	ef bb 00 1f 	bst	r11,0x1f
80006e24:	d8 22       	popm	r4-r7,pc

80006e26 <__avr32_f64_mul_op1_subnormal>:
80006e26:	e4 1b 00 0f 	andh	r11,0xf
80006e2a:	f4 0c 12 00 	clz	r12,r10
80006e2e:	f6 06 12 00 	clz	r6,r11
80006e32:	f7 bc 03 e1 	sublo	r12,-31
80006e36:	f8 06 17 30 	movlo	r6,r12
80006e3a:	f7 b6 02 01 	subhs	r6,1
80006e3e:	e0 46 00 20 	cp.w	r6,32
80006e42:	c0 d4       	brge	80006e5c <__avr32_f64_mul_op1_subnormal+0x36>
80006e44:	ec 0c 11 20 	rsub	r12,r6,32
80006e48:	f6 06 09 4b 	lsl	r11,r11,r6
80006e4c:	f4 0c 0a 4c 	lsr	r12,r10,r12
80006e50:	18 4b       	or	r11,r12
80006e52:	f4 06 09 4a 	lsl	r10,r10,r6
80006e56:	20 b6       	sub	r6,11
80006e58:	0c 17       	sub	r7,r6
80006e5a:	ca ab       	rjmp	80006dae <__avr32_f64_mul+0x22>
80006e5c:	f4 06 09 4b 	lsl	r11,r10,r6
80006e60:	c6 40       	breq	80006f28 <__avr32_f64_mul_res_zero>
80006e62:	30 0a       	mov	r10,0
80006e64:	20 b6       	sub	r6,11
80006e66:	0c 17       	sub	r7,r6
80006e68:	ca 3b       	rjmp	80006dae <__avr32_f64_mul+0x22>

80006e6a <__avr32_f64_mul_op2_subnormal>:
80006e6a:	e4 19 00 0f 	andh	r9,0xf
80006e6e:	f0 0c 12 00 	clz	r12,r8
80006e72:	f2 05 12 00 	clz	r5,r9
80006e76:	f7 bc 03 ea 	sublo	r12,-22
80006e7a:	f8 05 17 30 	movlo	r5,r12
80006e7e:	f7 b5 02 0a 	subhs	r5,10
80006e82:	e0 45 00 20 	cp.w	r5,32
80006e86:	c0 d4       	brge	80006ea0 <__avr32_f64_mul_op2_subnormal+0x36>
80006e88:	ea 0c 11 20 	rsub	r12,r5,32
80006e8c:	f2 05 09 49 	lsl	r9,r9,r5
80006e90:	f0 0c 0a 4c 	lsr	r12,r8,r12
80006e94:	18 49       	or	r9,r12
80006e96:	f0 05 09 48 	lsl	r8,r8,r5
80006e9a:	20 25       	sub	r5,2
80006e9c:	0a 16       	sub	r6,r5
80006e9e:	c8 fb       	rjmp	80006dbc <__avr32_f64_mul+0x30>
80006ea0:	f0 05 09 49 	lsl	r9,r8,r5
80006ea4:	c4 20       	breq	80006f28 <__avr32_f64_mul_res_zero>
80006ea6:	30 08       	mov	r8,0
80006ea8:	20 25       	sub	r5,2
80006eaa:	0a 16       	sub	r6,r5
80006eac:	c8 8b       	rjmp	80006dbc <__avr32_f64_mul+0x30>

80006eae <__avr32_f64_mul_op_nan_or_inf>:
80006eae:	e4 19 00 0f 	andh	r9,0xf
80006eb2:	e4 1b 00 0f 	andh	r11,0xf
80006eb6:	14 4b       	or	r11,r10
80006eb8:	10 49       	or	r9,r8
80006eba:	e0 47 07 ff 	cp.w	r7,2047
80006ebe:	c0 91       	brne	80006ed0 <__avr32_f64_mul_op1_not_naninf>
80006ec0:	58 0b       	cp.w	r11,0
80006ec2:	c3 81       	brne	80006f32 <__avr32_f64_mul_res_nan>
80006ec4:	e0 46 07 ff 	cp.w	r6,2047
80006ec8:	c3 81       	brne	80006f38 <__avr32_f64_mul_res_inf>
80006eca:	58 09       	cp.w	r9,0
80006ecc:	c3 60       	breq	80006f38 <__avr32_f64_mul_res_inf>
80006ece:	c3 28       	rjmp	80006f32 <__avr32_f64_mul_res_nan>

80006ed0 <__avr32_f64_mul_op1_not_naninf>:
80006ed0:	58 09       	cp.w	r9,0
80006ed2:	c3 30       	breq	80006f38 <__avr32_f64_mul_res_inf>
80006ed4:	c2 f8       	rjmp	80006f32 <__avr32_f64_mul_res_nan>

80006ed6 <__avr32_f64_mul_res_subnormal>:
80006ed6:	5c 3c       	neg	r12
80006ed8:	2f fc       	sub	r12,-1
80006eda:	f1 bc 04 c0 	satu	r12,0x6
80006ede:	e0 4c 00 20 	cp.w	r12,32
80006ee2:	c1 14       	brge	80006f04 <__avr32_f64_mul_res_subnormal+0x2e>
80006ee4:	f8 08 11 20 	rsub	r8,r12,32
80006ee8:	0e 46       	or	r6,r7
80006eea:	ee 0c 0a 47 	lsr	r7,r7,r12
80006eee:	f4 08 09 49 	lsl	r9,r10,r8
80006ef2:	12 47       	or	r7,r9
80006ef4:	f4 0c 0a 4a 	lsr	r10,r10,r12
80006ef8:	f6 08 09 49 	lsl	r9,r11,r8
80006efc:	12 4a       	or	r10,r9
80006efe:	f6 0c 0a 4b 	lsr	r11,r11,r12
80006f02:	c8 3b       	rjmp	80006e08 <__avr32_f64_mul+0x7c>
80006f04:	f8 08 11 20 	rsub	r8,r12,32
80006f08:	f9 b9 00 00 	moveq	r9,0
80006f0c:	c0 30       	breq	80006f12 <__avr32_f64_mul_res_subnormal+0x3c>
80006f0e:	f6 08 09 49 	lsl	r9,r11,r8
80006f12:	0e 46       	or	r6,r7
80006f14:	ed ea 10 16 	or	r6,r6,r10<<0x1
80006f18:	f4 0c 0a 4a 	lsr	r10,r10,r12
80006f1c:	f3 ea 10 07 	or	r7,r9,r10
80006f20:	f6 0c 0a 4a 	lsr	r10,r11,r12
80006f24:	30 0b       	mov	r11,0
80006f26:	c7 1b       	rjmp	80006e08 <__avr32_f64_mul+0x7c>

80006f28 <__avr32_f64_mul_res_zero>:
80006f28:	1c 9b       	mov	r11,lr
80006f2a:	e6 1b 80 00 	andh	r11,0x8000,COH
80006f2e:	30 0a       	mov	r10,0
80006f30:	d8 22       	popm	r4-r7,pc

80006f32 <__avr32_f64_mul_res_nan>:
80006f32:	3f fb       	mov	r11,-1
80006f34:	3f fa       	mov	r10,-1
80006f36:	d8 22       	popm	r4-r7,pc

80006f38 <__avr32_f64_mul_res_inf>:
80006f38:	f0 6b 00 00 	mov	r11,-1048576
80006f3c:	ed be 00 1f 	bld	lr,0x1f
80006f40:	ef bb 00 1f 	bst	r11,0x1f
80006f44:	30 0a       	mov	r10,0
80006f46:	d8 22       	popm	r4-r7,pc

80006f48 <__avr32_f64_mul_op1_zero>:
80006f48:	f7 e9 20 0b 	eor	r11,r11,r9
80006f4c:	e6 1b 80 00 	andh	r11,0x8000,COH
80006f50:	f9 d9 c2 8b 	bfextu	r12,r9,0x14,0xb
80006f54:	e0 4c 07 ff 	cp.w	r12,2047
80006f58:	5e 1c       	retne	r12
80006f5a:	3f fa       	mov	r10,-1
80006f5c:	3f fb       	mov	r11,-1
80006f5e:	5e fc       	retal	r12

80006f60 <__avr32_f64_sub_from_add>:
80006f60:	ee 19 80 00 	eorh	r9,0x8000

80006f64 <__avr32_f64_sub>:
80006f64:	f7 e9 20 0c 	eor	r12,r11,r9
80006f68:	e0 86 00 ca 	brmi	800070fc <__avr32_f64_add_from_sub>
80006f6c:	eb cd 40 e0 	pushm	r5-r7,lr
80006f70:	16 9c       	mov	r12,r11
80006f72:	e6 1c 80 00 	andh	r12,0x8000,COH
80006f76:	bf db       	cbr	r11,0x1f
80006f78:	bf d9       	cbr	r9,0x1f
80006f7a:	10 3a       	cp.w	r10,r8
80006f7c:	f2 0b 13 00 	cpc	r11,r9
80006f80:	c0 92       	brcc	80006f92 <__avr32_f64_sub+0x2e>
80006f82:	16 97       	mov	r7,r11
80006f84:	12 9b       	mov	r11,r9
80006f86:	0e 99       	mov	r9,r7
80006f88:	14 97       	mov	r7,r10
80006f8a:	10 9a       	mov	r10,r8
80006f8c:	0e 98       	mov	r8,r7
80006f8e:	ee 1c 80 00 	eorh	r12,0x8000
80006f92:	f6 07 16 14 	lsr	r7,r11,0x14
80006f96:	ab 7b       	lsl	r11,0xb
80006f98:	f7 ea 13 5b 	or	r11,r11,r10>>0x15
80006f9c:	ab 7a       	lsl	r10,0xb
80006f9e:	bf bb       	sbr	r11,0x1f
80006fa0:	f2 06 16 14 	lsr	r6,r9,0x14
80006fa4:	c4 40       	breq	8000702c <__avr32_f64_sub_opL_subnormal>
80006fa6:	ab 79       	lsl	r9,0xb
80006fa8:	f3 e8 13 59 	or	r9,r9,r8>>0x15
80006fac:	ab 78       	lsl	r8,0xb
80006fae:	bf b9       	sbr	r9,0x1f

80006fb0 <__avr32_f64_sub_opL_subnormal_done>:
80006fb0:	e0 47 07 ff 	cp.w	r7,2047
80006fb4:	c4 f0       	breq	80007052 <__avr32_f64_sub_opH_nan_or_inf>
80006fb6:	0e 26       	rsub	r6,r7
80006fb8:	c1 20       	breq	80006fdc <__avr32_f64_sub_shift_done>
80006fba:	ec 05 11 20 	rsub	r5,r6,32
80006fbe:	e0 46 00 20 	cp.w	r6,32
80006fc2:	c7 c2       	brcc	800070ba <__avr32_f64_sub_longshift>
80006fc4:	f0 05 09 4e 	lsl	lr,r8,r5
80006fc8:	f2 05 09 45 	lsl	r5,r9,r5
80006fcc:	f0 06 0a 48 	lsr	r8,r8,r6
80006fd0:	f2 06 0a 49 	lsr	r9,r9,r6
80006fd4:	0a 48       	or	r8,r5
80006fd6:	58 0e       	cp.w	lr,0
80006fd8:	5f 1e       	srne	lr
80006fda:	1c 48       	or	r8,lr

80006fdc <__avr32_f64_sub_shift_done>:
80006fdc:	10 1a       	sub	r10,r8
80006fde:	f6 09 01 4b 	sbc	r11,r11,r9
80006fe2:	f6 06 12 00 	clz	r6,r11
80006fe6:	c0 e0       	breq	80007002 <__avr32_f64_sub_longnormalize_done>
80006fe8:	c7 83       	brcs	800070d8 <__avr32_f64_sub_longnormalize>
80006fea:	ec 0e 11 20 	rsub	lr,r6,32
80006fee:	f6 06 09 4b 	lsl	r11,r11,r6
80006ff2:	f4 0e 0a 4e 	lsr	lr,r10,lr
80006ff6:	1c 4b       	or	r11,lr
80006ff8:	f4 06 09 4a 	lsl	r10,r10,r6
80006ffc:	0c 17       	sub	r7,r6
80006ffe:	e0 8a 00 39 	brle	80007070 <__avr32_f64_sub_subnormal_result>

80007002 <__avr32_f64_sub_longnormalize_done>:
80007002:	f4 09 15 15 	lsl	r9,r10,0x15
80007006:	ab 9a       	lsr	r10,0xb
80007008:	f5 eb 11 5a 	or	r10,r10,r11<<0x15
8000700c:	ab 9b       	lsr	r11,0xb
8000700e:	f7 d7 d2 8b 	bfins	r11,r7,0x14,0xb
80007012:	18 4b       	or	r11,r12

80007014 <__avr32_f64_sub_round>:
80007014:	fc 17 80 00 	movh	r7,0x8000
80007018:	ed ba 00 00 	bld	r10,0x0
8000701c:	f7 b7 01 ff 	subne	r7,-1
80007020:	0e 39       	cp.w	r9,r7
80007022:	5f 29       	srhs	r9
80007024:	12 0a       	add	r10,r9
80007026:	5c 0b       	acr	r11
80007028:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

8000702c <__avr32_f64_sub_opL_subnormal>:
8000702c:	ab 79       	lsl	r9,0xb
8000702e:	f3 e8 13 59 	or	r9,r9,r8>>0x15
80007032:	ab 78       	lsl	r8,0xb
80007034:	f3 e8 10 0e 	or	lr,r9,r8
80007038:	f9 b6 01 01 	movne	r6,1
8000703c:	ee 0e 11 00 	rsub	lr,r7,0
80007040:	f9 b7 00 01 	moveq	r7,1
80007044:	ef bb 00 1f 	bst	r11,0x1f
80007048:	f7 ea 10 0e 	or	lr,r11,r10
8000704c:	f9 b7 00 00 	moveq	r7,0
80007050:	cb 0b       	rjmp	80006fb0 <__avr32_f64_sub_opL_subnormal_done>

80007052 <__avr32_f64_sub_opH_nan_or_inf>:
80007052:	bf db       	cbr	r11,0x1f
80007054:	f7 ea 10 0e 	or	lr,r11,r10
80007058:	c0 81       	brne	80007068 <__avr32_f64_sub_return_nan>
8000705a:	e0 46 07 ff 	cp.w	r6,2047
8000705e:	c0 50       	breq	80007068 <__avr32_f64_sub_return_nan>
80007060:	f9 e7 11 4b 	or	r11,r12,r7<<0x14
80007064:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

80007068 <__avr32_f64_sub_return_nan>:
80007068:	3f fa       	mov	r10,-1
8000706a:	3f fb       	mov	r11,-1
8000706c:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

80007070 <__avr32_f64_sub_subnormal_result>:
80007070:	5c 37       	neg	r7
80007072:	2f f7       	sub	r7,-1
80007074:	f1 b7 04 c0 	satu	r7,0x6
80007078:	e0 47 00 20 	cp.w	r7,32
8000707c:	c1 14       	brge	8000709e <__avr32_f64_sub_subnormal_result+0x2e>
8000707e:	ee 08 11 20 	rsub	r8,r7,32
80007082:	f4 08 09 49 	lsl	r9,r10,r8
80007086:	5f 16       	srne	r6
80007088:	f4 07 0a 4a 	lsr	r10,r10,r7
8000708c:	0c 4a       	or	r10,r6
8000708e:	f6 08 09 49 	lsl	r9,r11,r8
80007092:	f5 e9 10 0a 	or	r10,r10,r9
80007096:	f4 07 0a 4b 	lsr	r11,r10,r7
8000709a:	30 07       	mov	r7,0
8000709c:	cb 3b       	rjmp	80007002 <__avr32_f64_sub_longnormalize_done>
8000709e:	ee 08 11 40 	rsub	r8,r7,64
800070a2:	f6 08 09 49 	lsl	r9,r11,r8
800070a6:	14 49       	or	r9,r10
800070a8:	5f 16       	srne	r6
800070aa:	f6 07 0a 4a 	lsr	r10,r11,r7
800070ae:	0c 4a       	or	r10,r6
800070b0:	30 0b       	mov	r11,0
800070b2:	30 07       	mov	r7,0
800070b4:	ca 7b       	rjmp	80007002 <__avr32_f64_sub_longnormalize_done>
800070b6:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

800070ba <__avr32_f64_sub_longshift>:
800070ba:	f1 b6 04 c0 	satu	r6,0x6
800070be:	f0 0e 17 00 	moveq	lr,r8
800070c2:	c0 40       	breq	800070ca <__avr32_f64_sub_longshift+0x10>
800070c4:	f2 05 09 4e 	lsl	lr,r9,r5
800070c8:	10 4e       	or	lr,r8
800070ca:	f2 06 0a 48 	lsr	r8,r9,r6
800070ce:	30 09       	mov	r9,0
800070d0:	58 0e       	cp.w	lr,0
800070d2:	5f 1e       	srne	lr
800070d4:	1c 48       	or	r8,lr
800070d6:	c8 3b       	rjmp	80006fdc <__avr32_f64_sub_shift_done>

800070d8 <__avr32_f64_sub_longnormalize>:
800070d8:	f4 06 12 00 	clz	r6,r10
800070dc:	f9 b7 03 00 	movlo	r7,0
800070e0:	f9 b6 03 00 	movlo	r6,0
800070e4:	f9 bc 03 00 	movlo	r12,0
800070e8:	f7 b6 02 e0 	subhs	r6,-32
800070ec:	f4 06 09 4b 	lsl	r11,r10,r6
800070f0:	30 0a       	mov	r10,0
800070f2:	0c 17       	sub	r7,r6
800070f4:	fe 9a ff be 	brle	80007070 <__avr32_f64_sub_subnormal_result>
800070f8:	c8 5b       	rjmp	80007002 <__avr32_f64_sub_longnormalize_done>
800070fa:	d7 03       	nop

800070fc <__avr32_f64_add_from_sub>:
800070fc:	ee 19 80 00 	eorh	r9,0x8000

80007100 <__avr32_f64_add>:
80007100:	f7 e9 20 0c 	eor	r12,r11,r9
80007104:	fe 96 ff 2e 	brmi	80006f60 <__avr32_f64_sub_from_add>
80007108:	eb cd 40 e0 	pushm	r5-r7,lr
8000710c:	16 9c       	mov	r12,r11
8000710e:	e6 1c 80 00 	andh	r12,0x8000,COH
80007112:	bf db       	cbr	r11,0x1f
80007114:	bf d9       	cbr	r9,0x1f
80007116:	12 3b       	cp.w	r11,r9
80007118:	c0 72       	brcc	80007126 <__avr32_f64_add+0x26>
8000711a:	16 97       	mov	r7,r11
8000711c:	12 9b       	mov	r11,r9
8000711e:	0e 99       	mov	r9,r7
80007120:	14 97       	mov	r7,r10
80007122:	10 9a       	mov	r10,r8
80007124:	0e 98       	mov	r8,r7
80007126:	30 0e       	mov	lr,0
80007128:	ef db c2 8b 	bfextu	r7,r11,0x14,0xb
8000712c:	f7 db c0 14 	bfextu	r11,r11,0x0,0x14
80007130:	b5 ab       	sbr	r11,0x14
80007132:	ed d9 c2 8b 	bfextu	r6,r9,0x14,0xb
80007136:	c6 20       	breq	800071fa <__avr32_f64_add_op2_subnormal>
80007138:	f3 d9 c0 14 	bfextu	r9,r9,0x0,0x14
8000713c:	b5 a9       	sbr	r9,0x14
8000713e:	e0 47 07 ff 	cp.w	r7,2047
80007142:	c2 80       	breq	80007192 <__avr32_f64_add_opH_nan_or_inf>
80007144:	0e 26       	rsub	r6,r7
80007146:	c1 20       	breq	8000716a <__avr32_f64_add_shift_done>
80007148:	e0 46 00 36 	cp.w	r6,54
8000714c:	c1 52       	brcc	80007176 <__avr32_f64_add_res_of_done>
8000714e:	ec 05 11 20 	rsub	r5,r6,32
80007152:	e0 46 00 20 	cp.w	r6,32
80007156:	c3 52       	brcc	800071c0 <__avr32_f64_add_longshift>
80007158:	f0 05 09 4e 	lsl	lr,r8,r5
8000715c:	f2 05 09 45 	lsl	r5,r9,r5
80007160:	f0 06 0a 48 	lsr	r8,r8,r6
80007164:	f2 06 0a 49 	lsr	r9,r9,r6
80007168:	0a 48       	or	r8,r5

8000716a <__avr32_f64_add_shift_done>:
8000716a:	10 0a       	add	r10,r8
8000716c:	f6 09 00 4b 	adc	r11,r11,r9
80007170:	ed bb 00 15 	bld	r11,0x15
80007174:	c3 40       	breq	800071dc <__avr32_f64_add_res_of>

80007176 <__avr32_f64_add_res_of_done>:
80007176:	f7 d7 d2 8b 	bfins	r11,r7,0x14,0xb
8000717a:	18 4b       	or	r11,r12

8000717c <__avr32_f64_add_round>:
8000717c:	f9 da c0 01 	bfextu	r12,r10,0x0,0x1
80007180:	18 4e       	or	lr,r12
80007182:	ee 1e 80 00 	eorh	lr,0x8000
80007186:	f1 be 04 20 	satu	lr,0x1
8000718a:	1c 0a       	add	r10,lr
8000718c:	5c 0b       	acr	r11
8000718e:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

80007192 <__avr32_f64_add_opH_nan_or_inf>:
80007192:	b5 cb       	cbr	r11,0x14
80007194:	f7 ea 10 0e 	or	lr,r11,r10
80007198:	c1 01       	brne	800071b8 <__avr32_f64_add_return_nan>
8000719a:	e0 46 07 ff 	cp.w	r6,2047
8000719e:	c0 30       	breq	800071a4 <__avr32_f64_add_opL_nan_or_inf>
800071a0:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

800071a4 <__avr32_f64_add_opL_nan_or_inf>:
800071a4:	b5 c9       	cbr	r9,0x14
800071a6:	f3 e8 10 0e 	or	lr,r9,r8
800071aa:	c0 71       	brne	800071b8 <__avr32_f64_add_return_nan>
800071ac:	30 0a       	mov	r10,0
800071ae:	fc 1b 7f f0 	movh	r11,0x7ff0
800071b2:	18 4b       	or	r11,r12
800071b4:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

800071b8 <__avr32_f64_add_return_nan>:
800071b8:	3f fa       	mov	r10,-1
800071ba:	3f fb       	mov	r11,-1
800071bc:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

800071c0 <__avr32_f64_add_longshift>:
800071c0:	f1 b6 04 c0 	satu	r6,0x6
800071c4:	f0 0e 17 00 	moveq	lr,r8
800071c8:	c0 60       	breq	800071d4 <__avr32_f64_add_longshift+0x14>
800071ca:	f2 05 09 4e 	lsl	lr,r9,r5
800071ce:	58 08       	cp.w	r8,0
800071d0:	5f 18       	srne	r8
800071d2:	10 4e       	or	lr,r8
800071d4:	f2 06 0a 48 	lsr	r8,r9,r6
800071d8:	30 09       	mov	r9,0
800071da:	cc 8b       	rjmp	8000716a <__avr32_f64_add_shift_done>

800071dc <__avr32_f64_add_res_of>:
800071dc:	fd ee 10 1e 	or	lr,lr,lr<<0x1
800071e0:	a1 9b       	lsr	r11,0x1
800071e2:	5d 0a       	ror	r10
800071e4:	5d 0e       	ror	lr
800071e6:	2f f7       	sub	r7,-1
800071e8:	e0 47 07 ff 	cp.w	r7,2047
800071ec:	f9 ba 00 00 	moveq	r10,0
800071f0:	f9 bb 00 00 	moveq	r11,0
800071f4:	f9 be 00 00 	moveq	lr,0
800071f8:	cb fb       	rjmp	80007176 <__avr32_f64_add_res_of_done>

800071fa <__avr32_f64_add_op2_subnormal>:
800071fa:	30 16       	mov	r6,1
800071fc:	58 07       	cp.w	r7,0
800071fe:	ca 01       	brne	8000713e <__avr32_f64_add+0x3e>
80007200:	b5 cb       	cbr	r11,0x14
80007202:	10 0a       	add	r10,r8
80007204:	f6 09 00 4b 	adc	r11,r11,r9
80007208:	18 4b       	or	r11,r12
8000720a:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
8000720e:	d7 03       	nop

80007210 <__avr32_u32_to_f64>:
80007210:	f8 cb 00 00 	sub	r11,r12,0
80007214:	30 0c       	mov	r12,0
80007216:	c0 38       	rjmp	8000721c <__avr32_s32_to_f64+0x4>

80007218 <__avr32_s32_to_f64>:
80007218:	18 9b       	mov	r11,r12
8000721a:	5c 4b       	abs	r11
8000721c:	30 0a       	mov	r10,0
8000721e:	5e 0b       	reteq	r11
80007220:	d4 01       	pushm	lr
80007222:	e0 69 04 1e 	mov	r9,1054
80007226:	f6 08 12 00 	clz	r8,r11
8000722a:	c1 70       	breq	80007258 <__avr32_s32_to_f64+0x40>
8000722c:	c0 c3       	brcs	80007244 <__avr32_s32_to_f64+0x2c>
8000722e:	f0 0e 11 20 	rsub	lr,r8,32
80007232:	f6 08 09 4b 	lsl	r11,r11,r8
80007236:	f4 0e 0a 4e 	lsr	lr,r10,lr
8000723a:	1c 4b       	or	r11,lr
8000723c:	f4 08 09 4a 	lsl	r10,r10,r8
80007240:	10 19       	sub	r9,r8
80007242:	c0 b8       	rjmp	80007258 <__avr32_s32_to_f64+0x40>
80007244:	f4 08 12 00 	clz	r8,r10
80007248:	f9 b8 03 00 	movlo	r8,0
8000724c:	f7 b8 02 e0 	subhs	r8,-32
80007250:	f4 08 09 4b 	lsl	r11,r10,r8
80007254:	30 0a       	mov	r10,0
80007256:	10 19       	sub	r9,r8
80007258:	58 09       	cp.w	r9,0
8000725a:	e0 89 00 30 	brgt	800072ba <__avr32_s32_to_f64+0xa2>
8000725e:	5c 39       	neg	r9
80007260:	2f f9       	sub	r9,-1
80007262:	e0 49 00 36 	cp.w	r9,54
80007266:	c0 43       	brcs	8000726e <__avr32_s32_to_f64+0x56>
80007268:	30 0b       	mov	r11,0
8000726a:	30 0a       	mov	r10,0
8000726c:	c2 68       	rjmp	800072b8 <__avr32_s32_to_f64+0xa0>
8000726e:	2f 69       	sub	r9,-10
80007270:	f2 08 11 20 	rsub	r8,r9,32
80007274:	e0 49 00 20 	cp.w	r9,32
80007278:	c0 b2       	brcc	8000728e <__avr32_s32_to_f64+0x76>
8000727a:	f4 08 09 4e 	lsl	lr,r10,r8
8000727e:	f6 08 09 48 	lsl	r8,r11,r8
80007282:	f4 09 0a 4a 	lsr	r10,r10,r9
80007286:	f6 09 0a 4b 	lsr	r11,r11,r9
8000728a:	10 4b       	or	r11,r8
8000728c:	c0 88       	rjmp	8000729c <__avr32_s32_to_f64+0x84>
8000728e:	f6 08 09 4e 	lsl	lr,r11,r8
80007292:	14 4e       	or	lr,r10
80007294:	16 9a       	mov	r10,r11
80007296:	30 0b       	mov	r11,0
80007298:	f4 09 0a 4a 	lsr	r10,r10,r9
8000729c:	ed ba 00 00 	bld	r10,0x0
800072a0:	c0 92       	brcc	800072b2 <__avr32_s32_to_f64+0x9a>
800072a2:	1c 7e       	tst	lr,lr
800072a4:	c0 41       	brne	800072ac <__avr32_s32_to_f64+0x94>
800072a6:	ed ba 00 01 	bld	r10,0x1
800072aa:	c0 42       	brcc	800072b2 <__avr32_s32_to_f64+0x9a>
800072ac:	2f fa       	sub	r10,-1
800072ae:	f7 bb 02 ff 	subhs	r11,-1
800072b2:	5c fc       	rol	r12
800072b4:	5d 0b       	ror	r11
800072b6:	5d 0a       	ror	r10
800072b8:	d8 02       	popm	pc
800072ba:	e0 68 03 ff 	mov	r8,1023
800072be:	ed ba 00 0b 	bld	r10,0xb
800072c2:	f7 b8 00 ff 	subeq	r8,-1
800072c6:	10 0a       	add	r10,r8
800072c8:	5c 0b       	acr	r11
800072ca:	f7 b9 03 fe 	sublo	r9,-2
800072ce:	e0 49 07 ff 	cp.w	r9,2047
800072d2:	c0 55       	brlt	800072dc <__avr32_s32_to_f64+0xc4>
800072d4:	30 0a       	mov	r10,0
800072d6:	fc 1b ff e0 	movh	r11,0xffe0
800072da:	c0 c8       	rjmp	800072f2 <__floatsidf_return_op1>
800072dc:	ed bb 00 1f 	bld	r11,0x1f
800072e0:	f7 b9 01 01 	subne	r9,1
800072e4:	ab 9a       	lsr	r10,0xb
800072e6:	f5 eb 11 5a 	or	r10,r10,r11<<0x15
800072ea:	a1 7b       	lsl	r11,0x1
800072ec:	ab 9b       	lsr	r11,0xb
800072ee:	f7 e9 11 5b 	or	r11,r11,r9<<0x15

800072f2 <__floatsidf_return_op1>:
800072f2:	a1 7c       	lsl	r12,0x1
800072f4:	5d 0b       	ror	r11
800072f6:	d8 02       	popm	pc

800072f8 <__avr32_f64_div>:
800072f8:	eb cd 40 ff 	pushm	r0-r7,lr
800072fc:	f7 e9 20 0e 	eor	lr,r11,r9
80007300:	f6 07 16 14 	lsr	r7,r11,0x14
80007304:	a9 7b       	lsl	r11,0x9
80007306:	f7 ea 13 7b 	or	r11,r11,r10>>0x17
8000730a:	a9 7a       	lsl	r10,0x9
8000730c:	bd bb       	sbr	r11,0x1d
8000730e:	e4 1b 3f ff 	andh	r11,0x3fff
80007312:	ab d7       	cbr	r7,0xb
80007314:	e0 80 00 cc 	breq	800074ac <__avr32_f64_div_round_subnormal+0x54>
80007318:	e0 47 07 ff 	cp.w	r7,2047
8000731c:	e0 84 00 b5 	brge	80007486 <__avr32_f64_div_round_subnormal+0x2e>
80007320:	f2 06 16 14 	lsr	r6,r9,0x14
80007324:	a9 79       	lsl	r9,0x9
80007326:	f3 e8 13 79 	or	r9,r9,r8>>0x17
8000732a:	a9 78       	lsl	r8,0x9
8000732c:	bd b9       	sbr	r9,0x1d
8000732e:	e4 19 3f ff 	andh	r9,0x3fff
80007332:	ab d6       	cbr	r6,0xb
80007334:	e0 80 00 e2 	breq	800074f8 <__avr32_f64_div_round_subnormal+0xa0>
80007338:	e0 46 07 ff 	cp.w	r6,2047
8000733c:	e0 84 00 b2 	brge	800074a0 <__avr32_f64_div_round_subnormal+0x48>
80007340:	0c 17       	sub	r7,r6
80007342:	fe 37 fc 01 	sub	r7,-1023
80007346:	fc 1c 80 00 	movh	r12,0x8000
8000734a:	f8 03 16 01 	lsr	r3,r12,0x1
8000734e:	e9 d9 c3 62 	bfextu	r4,r9,0x1b,0x2
80007352:	5c d4       	com	r4
80007354:	e7 d4 d3 82 	bfins	r3,r4,0x1c,0x2
80007358:	e6 09 06 44 	mulu.d	r4,r3,r9
8000735c:	f8 05 01 25 	sub	r5,r12,r5<<0x2
80007360:	e6 05 06 44 	mulu.d	r4,r3,r5
80007364:	ea 03 15 02 	lsl	r3,r5,0x2
80007368:	e6 09 06 44 	mulu.d	r4,r3,r9
8000736c:	f8 05 01 25 	sub	r5,r12,r5<<0x2
80007370:	e6 05 06 44 	mulu.d	r4,r3,r5
80007374:	ea 03 15 02 	lsl	r3,r5,0x2
80007378:	e6 09 06 44 	mulu.d	r4,r3,r9
8000737c:	f8 05 01 25 	sub	r5,r12,r5<<0x2
80007380:	e6 05 06 44 	mulu.d	r4,r3,r5
80007384:	ea 03 15 02 	lsl	r3,r5,0x2
80007388:	e6 08 06 40 	mulu.d	r0,r3,r8
8000738c:	e4 09 07 40 	macu.d	r0,r2,r9
80007390:	e6 09 06 44 	mulu.d	r4,r3,r9
80007394:	02 04       	add	r4,r1
80007396:	5c 05       	acr	r5
80007398:	a3 65       	lsl	r5,0x2
8000739a:	eb e4 13 e5 	or	r5,r5,r4>>0x1e
8000739e:	a3 64       	lsl	r4,0x2
800073a0:	5c 34       	neg	r4
800073a2:	f8 05 01 45 	sbc	r5,r12,r5
800073a6:	e6 04 06 40 	mulu.d	r0,r3,r4
800073aa:	e4 05 07 40 	macu.d	r0,r2,r5
800073ae:	e6 05 06 44 	mulu.d	r4,r3,r5
800073b2:	02 04       	add	r4,r1
800073b4:	5c 05       	acr	r5
800073b6:	ea 03 15 02 	lsl	r3,r5,0x2
800073ba:	e7 e4 13 e3 	or	r3,r3,r4>>0x1e
800073be:	e8 02 15 02 	lsl	r2,r4,0x2
800073c2:	e6 08 06 40 	mulu.d	r0,r3,r8
800073c6:	e4 09 07 40 	macu.d	r0,r2,r9
800073ca:	e6 09 06 44 	mulu.d	r4,r3,r9
800073ce:	02 04       	add	r4,r1
800073d0:	5c 05       	acr	r5
800073d2:	a3 65       	lsl	r5,0x2
800073d4:	eb e4 13 e5 	or	r5,r5,r4>>0x1e
800073d8:	a3 64       	lsl	r4,0x2
800073da:	5c 34       	neg	r4
800073dc:	f8 05 01 45 	sbc	r5,r12,r5
800073e0:	e6 04 06 40 	mulu.d	r0,r3,r4
800073e4:	e4 05 07 40 	macu.d	r0,r2,r5
800073e8:	e6 05 06 44 	mulu.d	r4,r3,r5
800073ec:	02 04       	add	r4,r1
800073ee:	5c 05       	acr	r5
800073f0:	ea 03 15 02 	lsl	r3,r5,0x2
800073f4:	e7 e4 13 e3 	or	r3,r3,r4>>0x1e
800073f8:	e8 02 15 02 	lsl	r2,r4,0x2
800073fc:	e6 0a 06 40 	mulu.d	r0,r3,r10
80007400:	e4 0b 07 40 	macu.d	r0,r2,r11
80007404:	e6 0b 06 42 	mulu.d	r2,r3,r11
80007408:	02 02       	add	r2,r1
8000740a:	5c 03       	acr	r3
8000740c:	ed b3 00 1c 	bld	r3,0x1c
80007410:	c0 90       	breq	80007422 <__avr32_f64_div+0x12a>
80007412:	a1 72       	lsl	r2,0x1
80007414:	5c f3       	rol	r3
80007416:	20 17       	sub	r7,1
80007418:	a3 9a       	lsr	r10,0x3
8000741a:	f5 eb 11 da 	or	r10,r10,r11<<0x1d
8000741e:	a3 9b       	lsr	r11,0x3
80007420:	c0 58       	rjmp	8000742a <__avr32_f64_div+0x132>
80007422:	a5 8a       	lsr	r10,0x4
80007424:	f5 eb 11 ca 	or	r10,r10,r11<<0x1c
80007428:	a5 8b       	lsr	r11,0x4
8000742a:	58 07       	cp.w	r7,0
8000742c:	e0 8a 00 8b 	brle	80007542 <__avr32_f64_div_res_subnormal>
80007430:	e0 12 ff 00 	andl	r2,0xff00
80007434:	e8 12 00 80 	orl	r2,0x80
80007438:	e6 08 06 40 	mulu.d	r0,r3,r8
8000743c:	e4 09 07 40 	macu.d	r0,r2,r9
80007440:	e4 08 06 44 	mulu.d	r4,r2,r8
80007444:	e6 09 06 48 	mulu.d	r8,r3,r9
80007448:	00 05       	add	r5,r0
8000744a:	f0 01 00 48 	adc	r8,r8,r1
8000744e:	5c 09       	acr	r9
80007450:	f9 d2 c1 01 	bfextu	r12,r2,0x8,0x1
80007454:	58 04       	cp.w	r4,0
80007456:	5c 25       	cpc	r5

80007458 <__avr32_f64_div_round_subnormal>:
80007458:	f4 08 13 00 	cpc	r8,r10
8000745c:	f6 09 13 00 	cpc	r9,r11
80007460:	5f 36       	srlo	r6
80007462:	f8 06 17 00 	moveq	r6,r12
80007466:	e4 0a 16 08 	lsr	r10,r2,0x8
8000746a:	f5 e3 11 8a 	or	r10,r10,r3<<0x18
8000746e:	e6 0b 16 08 	lsr	r11,r3,0x8
80007472:	f7 d7 d2 8b 	bfins	r11,r7,0x14,0xb
80007476:	ed be 00 1f 	bld	lr,0x1f
8000747a:	ef bb 00 1f 	bst	r11,0x1f
8000747e:	0c 0a       	add	r10,r6
80007480:	5c 0b       	acr	r11
80007482:	e3 cd 80 ff 	ldm	sp++,r0-r7,pc
80007486:	e4 1b 00 0f 	andh	r11,0xf
8000748a:	14 4b       	or	r11,r10
8000748c:	e0 81 00 a7 	brne	800075da <__avr32_f64_div_res_subnormal+0x98>
80007490:	f2 06 16 14 	lsr	r6,r9,0x14
80007494:	ab d6       	cbr	r6,0xb
80007496:	e0 46 07 ff 	cp.w	r6,2047
8000749a:	e0 81 00 a4 	brne	800075e2 <__avr32_f64_div_res_subnormal+0xa0>
8000749e:	c9 e8       	rjmp	800075da <__avr32_f64_div_res_subnormal+0x98>
800074a0:	e4 19 00 0f 	andh	r9,0xf
800074a4:	10 49       	or	r9,r8
800074a6:	e0 81 00 9a 	brne	800075da <__avr32_f64_div_res_subnormal+0x98>
800074aa:	c9 28       	rjmp	800075ce <__avr32_f64_div_res_subnormal+0x8c>
800074ac:	a3 7b       	lsl	r11,0x3
800074ae:	f7 ea 13 db 	or	r11,r11,r10>>0x1d
800074b2:	a3 7a       	lsl	r10,0x3
800074b4:	f5 eb 10 04 	or	r4,r10,r11
800074b8:	e0 80 00 a0 	breq	800075f8 <__avr32_f64_div_op1_zero>
800074bc:	f6 04 12 00 	clz	r4,r11
800074c0:	c1 70       	breq	800074ee <__avr32_f64_div_round_subnormal+0x96>
800074c2:	c0 c3       	brcs	800074da <__avr32_f64_div_round_subnormal+0x82>
800074c4:	e8 05 11 20 	rsub	r5,r4,32
800074c8:	f6 04 09 4b 	lsl	r11,r11,r4
800074cc:	f4 05 0a 45 	lsr	r5,r10,r5
800074d0:	0a 4b       	or	r11,r5
800074d2:	f4 04 09 4a 	lsl	r10,r10,r4
800074d6:	08 17       	sub	r7,r4
800074d8:	c0 b8       	rjmp	800074ee <__avr32_f64_div_round_subnormal+0x96>
800074da:	f4 04 12 00 	clz	r4,r10
800074de:	f9 b4 03 00 	movlo	r4,0
800074e2:	f7 b4 02 e0 	subhs	r4,-32
800074e6:	f4 04 09 4b 	lsl	r11,r10,r4
800074ea:	30 0a       	mov	r10,0
800074ec:	08 17       	sub	r7,r4
800074ee:	a3 8a       	lsr	r10,0x2
800074f0:	f5 eb 11 ea 	or	r10,r10,r11<<0x1e
800074f4:	a3 8b       	lsr	r11,0x2
800074f6:	c1 1b       	rjmp	80007318 <__avr32_f64_div+0x20>
800074f8:	a3 79       	lsl	r9,0x3
800074fa:	f3 e8 13 d9 	or	r9,r9,r8>>0x1d
800074fe:	a3 78       	lsl	r8,0x3
80007500:	f3 e8 10 04 	or	r4,r9,r8
80007504:	c6 f0       	breq	800075e2 <__avr32_f64_div_res_subnormal+0xa0>
80007506:	f2 04 12 00 	clz	r4,r9
8000750a:	c1 70       	breq	80007538 <__avr32_f64_div_round_subnormal+0xe0>
8000750c:	c0 c3       	brcs	80007524 <__avr32_f64_div_round_subnormal+0xcc>
8000750e:	e8 05 11 20 	rsub	r5,r4,32
80007512:	f2 04 09 49 	lsl	r9,r9,r4
80007516:	f0 05 0a 45 	lsr	r5,r8,r5
8000751a:	0a 49       	or	r9,r5
8000751c:	f0 04 09 48 	lsl	r8,r8,r4
80007520:	08 16       	sub	r6,r4
80007522:	c0 b8       	rjmp	80007538 <__avr32_f64_div_round_subnormal+0xe0>
80007524:	f0 04 12 00 	clz	r4,r8
80007528:	f9 b4 03 00 	movlo	r4,0
8000752c:	f7 b4 02 e0 	subhs	r4,-32
80007530:	f0 04 09 49 	lsl	r9,r8,r4
80007534:	30 08       	mov	r8,0
80007536:	08 16       	sub	r6,r4
80007538:	a3 88       	lsr	r8,0x2
8000753a:	f1 e9 11 e8 	or	r8,r8,r9<<0x1e
8000753e:	a3 89       	lsr	r9,0x2
80007540:	cf ca       	rjmp	80007338 <__avr32_f64_div+0x40>

80007542 <__avr32_f64_div_res_subnormal>:
80007542:	5c 37       	neg	r7
80007544:	2f f7       	sub	r7,-1
80007546:	f1 b7 04 c0 	satu	r7,0x6
8000754a:	e0 47 00 20 	cp.w	r7,32
8000754e:	c1 54       	brge	80007578 <__avr32_f64_div_res_subnormal+0x36>
80007550:	ee 06 11 20 	rsub	r6,r7,32
80007554:	e4 07 0a 42 	lsr	r2,r2,r7
80007558:	e6 06 09 4c 	lsl	r12,r3,r6
8000755c:	18 42       	or	r2,r12
8000755e:	e6 07 0a 43 	lsr	r3,r3,r7
80007562:	f4 06 09 41 	lsl	r1,r10,r6
80007566:	f4 07 0a 4a 	lsr	r10,r10,r7
8000756a:	f6 06 09 4c 	lsl	r12,r11,r6
8000756e:	18 4a       	or	r10,r12
80007570:	f6 07 0a 4b 	lsr	r11,r11,r7
80007574:	30 00       	mov	r0,0
80007576:	c1 58       	rjmp	800075a0 <__avr32_f64_div_res_subnormal+0x5e>
80007578:	ee 06 11 20 	rsub	r6,r7,32
8000757c:	f9 b0 00 00 	moveq	r0,0
80007580:	f9 bc 00 00 	moveq	r12,0
80007584:	c0 50       	breq	8000758e <__avr32_f64_div_res_subnormal+0x4c>
80007586:	f4 06 09 40 	lsl	r0,r10,r6
8000758a:	f6 06 09 4c 	lsl	r12,r11,r6
8000758e:	e6 07 0a 42 	lsr	r2,r3,r7
80007592:	30 03       	mov	r3,0
80007594:	f4 07 0a 41 	lsr	r1,r10,r7
80007598:	18 41       	or	r1,r12
8000759a:	f6 07 0a 4a 	lsr	r10,r11,r7
8000759e:	30 0b       	mov	r11,0
800075a0:	e0 12 ff 00 	andl	r2,0xff00
800075a4:	e8 12 00 80 	orl	r2,0x80
800075a8:	e6 08 06 46 	mulu.d	r6,r3,r8
800075ac:	e4 09 07 46 	macu.d	r6,r2,r9
800075b0:	e4 08 06 44 	mulu.d	r4,r2,r8
800075b4:	e6 09 06 48 	mulu.d	r8,r3,r9
800075b8:	0c 05       	add	r5,r6
800075ba:	f0 07 00 48 	adc	r8,r8,r7
800075be:	5c 09       	acr	r9
800075c0:	30 07       	mov	r7,0
800075c2:	f9 d2 c1 01 	bfextu	r12,r2,0x8,0x1
800075c6:	00 34       	cp.w	r4,r0
800075c8:	e2 05 13 00 	cpc	r5,r1
800075cc:	c4 6b       	rjmp	80007458 <__avr32_f64_div_round_subnormal>
800075ce:	1c 9b       	mov	r11,lr
800075d0:	e6 1b 80 00 	andh	r11,0x8000,COH
800075d4:	30 0a       	mov	r10,0
800075d6:	e3 cd 80 ff 	ldm	sp++,r0-r7,pc
800075da:	3f fb       	mov	r11,-1
800075dc:	30 0a       	mov	r10,0
800075de:	e3 cd 80 ff 	ldm	sp++,r0-r7,pc
800075e2:	f5 eb 10 04 	or	r4,r10,r11
800075e6:	c0 90       	breq	800075f8 <__avr32_f64_div_op1_zero>
800075e8:	1c 9b       	mov	r11,lr
800075ea:	e6 1b 80 00 	andh	r11,0x8000,COH
800075ee:	ea 1b 7f f0 	orh	r11,0x7ff0
800075f2:	30 0a       	mov	r10,0
800075f4:	e3 cd 80 ff 	ldm	sp++,r0-r7,pc

800075f8 <__avr32_f64_div_op1_zero>:
800075f8:	f1 e9 10 15 	or	r5,r8,r9<<0x1
800075fc:	ce f0       	breq	800075da <__avr32_f64_div_res_subnormal+0x98>
800075fe:	e9 d9 c2 8b 	bfextu	r4,r9,0x14,0xb
80007602:	e0 44 07 ff 	cp.w	r4,2047
80007606:	ce 41       	brne	800075ce <__avr32_f64_div_res_subnormal+0x8c>
80007608:	f1 e9 10 c5 	or	r5,r8,r9<<0xc
8000760c:	ce 10       	breq	800075ce <__avr32_f64_div_res_subnormal+0x8c>
8000760e:	ce 6b       	rjmp	800075da <__avr32_f64_div_res_subnormal+0x98>

80007610 <__avr32_f32_div>:
80007610:	f7 ec 20 08 	eor	r8,r11,r12
80007614:	a1 7c       	lsl	r12,0x1
80007616:	a1 7b       	lsl	r11,0x1
80007618:	c7 a0       	breq	8000770c <__divsf_return_op1+0x16>
8000761a:	18 7c       	tst	r12,r12
8000761c:	f9 b9 00 00 	moveq	r9,0
80007620:	c0 90       	breq	80007632 <__avr32_f32_div+0x22>
80007622:	f8 09 16 18 	lsr	r9,r12,0x18
80007626:	c7 e0       	breq	80007722 <__divsf_return_op1+0x2c>
80007628:	e0 49 00 ff 	cp.w	r9,255
8000762c:	c6 82       	brcc	800076fc <__divsf_return_op1+0x6>
8000762e:	a7 7c       	lsl	r12,0x7
80007630:	bf bc       	sbr	r12,0x1f
80007632:	f6 0a 16 18 	lsr	r10,r11,0x18
80007636:	c7 e0       	breq	80007732 <__divsf_return_op1+0x3c>
80007638:	e0 4a 00 ff 	cp.w	r10,255
8000763c:	c6 62       	brcc	80007708 <__divsf_return_op1+0x12>
8000763e:	a7 7b       	lsl	r11,0x7
80007640:	bf bb       	sbr	r11,0x1f
80007642:	58 09       	cp.w	r9,0
80007644:	f5 bc 00 00 	subfeq	r12,0
80007648:	5e 0d       	reteq	0
8000764a:	1a d5       	st.w	--sp,r5
8000764c:	bb 27       	st.d	--sp,r6
8000764e:	14 19       	sub	r9,r10
80007650:	28 19       	sub	r9,-127
80007652:	fc 1a 80 00 	movh	r10,0x8000
80007656:	a3 8c       	lsr	r12,0x2
80007658:	f6 05 16 02 	lsr	r5,r11,0x2
8000765c:	f4 0b 16 01 	lsr	r11,r10,0x1
80007660:	ed d5 c3 62 	bfextu	r6,r5,0x1b,0x2
80007664:	5c d6       	com	r6
80007666:	f7 d6 d3 82 	bfins	r11,r6,0x1c,0x2
8000766a:	f6 05 06 46 	mulu.d	r6,r11,r5
8000766e:	f4 07 01 27 	sub	r7,r10,r7<<0x2
80007672:	f6 07 06 46 	mulu.d	r6,r11,r7
80007676:	ee 0b 15 02 	lsl	r11,r7,0x2
8000767a:	f6 05 06 46 	mulu.d	r6,r11,r5
8000767e:	f4 07 01 27 	sub	r7,r10,r7<<0x2
80007682:	f6 07 06 46 	mulu.d	r6,r11,r7
80007686:	ee 0b 15 02 	lsl	r11,r7,0x2
8000768a:	f6 05 06 46 	mulu.d	r6,r11,r5
8000768e:	f4 07 01 27 	sub	r7,r10,r7<<0x2
80007692:	f6 07 06 46 	mulu.d	r6,r11,r7
80007696:	ee 0b 15 02 	lsl	r11,r7,0x2
8000769a:	f6 05 06 46 	mulu.d	r6,r11,r5
8000769e:	f4 07 01 27 	sub	r7,r10,r7<<0x2
800076a2:	f6 07 06 46 	mulu.d	r6,r11,r7
800076a6:	ee 0b 15 02 	lsl	r11,r7,0x2
800076aa:	f6 0c 06 46 	mulu.d	r6,r11,r12
800076ae:	a5 8c       	lsr	r12,0x4
800076b0:	ed b7 00 1c 	bld	r7,0x1c
800076b4:	c0 40       	breq	800076bc <__avr32_f32_div+0xac>
800076b6:	a1 77       	lsl	r7,0x1
800076b8:	20 19       	sub	r9,1
800076ba:	a1 7c       	lsl	r12,0x1
800076bc:	58 09       	cp.w	r9,0
800076be:	e0 8a 00 42 	brle	80007742 <__avr32_f32_div_res_subnormal>
800076c2:	e0 17 ff e0 	andl	r7,0xffe0
800076c6:	e8 17 00 10 	orl	r7,0x10
800076ca:	ea 07 06 4a 	mulu.d	r10,r5,r7
800076ce:	eb d7 c0 a1 	bfextu	r5,r7,0x5,0x1
800076d2:	58 0a       	cp.w	r10,0

800076d4 <__avr32_f32_div_round_subnormal>:
800076d4:	f8 0b 13 00 	cpc	r11,r12
800076d8:	5f 3b       	srlo	r11
800076da:	ea 0b 17 00 	moveq	r11,r5
800076de:	ee 0c 16 05 	lsr	r12,r7,0x5
800076e2:	f9 d9 d2 e8 	bfins	r12,r9,0x17,0x8
800076e6:	bb 07       	ld.d	r6,sp++
800076e8:	1b 05       	ld.w	r5,sp++
800076ea:	ed b8 00 1f 	bld	r8,0x1f
800076ee:	ef bc 00 1f 	bst	r12,0x1f
800076f2:	16 0c       	add	r12,r11
800076f4:	5e fc       	retal	r12

800076f6 <__divsf_return_op1>:
800076f6:	a1 78       	lsl	r8,0x1
800076f8:	5d 0c       	ror	r12
800076fa:	5e fc       	retal	r12
800076fc:	5e 1e       	retne	-1
800076fe:	fc 19 ff 00 	movh	r9,0xff00
80007702:	12 3b       	cp.w	r11,r9
80007704:	cf 93       	brcs	800076f6 <__divsf_return_op1>
80007706:	5e fe       	retal	-1
80007708:	5e 0d       	reteq	0
8000770a:	5e fe       	retal	-1
8000770c:	18 7c       	tst	r12,r12
8000770e:	5e 0e       	reteq	-1
80007710:	f8 09 16 18 	lsr	r9,r12,0x18
80007714:	c0 70       	breq	80007722 <__divsf_return_op1+0x2c>
80007716:	e0 49 00 ff 	cp.w	r9,255
8000771a:	cf 12       	brcc	800076fc <__divsf_return_op1+0x6>
8000771c:	fc 1c ff 00 	movh	r12,0xff00
80007720:	ce bb       	rjmp	800076f6 <__divsf_return_op1>
80007722:	a7 7c       	lsl	r12,0x7
80007724:	f8 09 12 00 	clz	r9,r12
80007728:	f8 09 09 4c 	lsl	r12,r12,r9
8000772c:	f2 09 11 01 	rsub	r9,r9,1
80007730:	c8 1b       	rjmp	80007632 <__avr32_f32_div+0x22>
80007732:	a7 7b       	lsl	r11,0x7
80007734:	f6 0a 12 00 	clz	r10,r11
80007738:	f6 0a 09 4b 	lsl	r11,r11,r10
8000773c:	f4 0a 11 01 	rsub	r10,r10,1
80007740:	c8 5b       	rjmp	8000764a <__avr32_f32_div+0x3a>

80007742 <__avr32_f32_div_res_subnormal>:
80007742:	5c 39       	neg	r9
80007744:	2f f9       	sub	r9,-1
80007746:	f1 b9 04 a0 	satu	r9,0x5
8000774a:	f2 0a 11 20 	rsub	r10,r9,32
8000774e:	ee 09 0a 47 	lsr	r7,r7,r9
80007752:	f8 0a 09 46 	lsl	r6,r12,r10
80007756:	f8 09 0a 4c 	lsr	r12,r12,r9
8000775a:	e0 17 ff e0 	andl	r7,0xffe0
8000775e:	e8 17 00 10 	orl	r7,0x10
80007762:	ea 07 06 4a 	mulu.d	r10,r5,r7
80007766:	30 09       	mov	r9,0
80007768:	eb d7 c0 a1 	bfextu	r5,r7,0x5,0x1
8000776c:	0c 3a       	cp.w	r10,r6
8000776e:	cb 3b       	rjmp	800076d4 <__avr32_f32_div_round_subnormal>

80007770 <__avr32_f32_to_f64>:
80007770:	f8 0b 15 01 	lsl	r11,r12,0x1
80007774:	f9 ba 00 00 	moveq	r10,0
80007778:	5e 0b       	reteq	r11
8000777a:	f3 db c3 08 	bfextu	r9,r11,0x18,0x8
8000777e:	e0 49 00 ff 	cp.w	r9,255
80007782:	c1 e0       	breq	800077be <__extendsfdf_return_op1+0x6>
80007784:	a7 7b       	lsl	r11,0x7
80007786:	30 0a       	mov	r10,0
80007788:	58 09       	cp.w	r9,0
8000778a:	f7 b9 00 ff 	subeq	r9,-1
8000778e:	5f 18       	srne	r8
80007790:	f7 e8 11 fb 	or	r11,r11,r8<<0x1f
80007794:	fe 39 fc 80 	sub	r9,-896
80007798:	f6 08 12 00 	clz	r8,r11
8000779c:	10 19       	sub	r9,r8
8000779e:	f6 08 09 4b 	lsl	r11,r11,r8
800077a2:	ed bb 00 1f 	bld	r11,0x1f
800077a6:	f7 b9 01 01 	subne	r9,1
800077aa:	ab 9a       	lsr	r10,0xb
800077ac:	f5 eb 11 5a 	or	r10,r10,r11<<0x15
800077b0:	a1 7b       	lsl	r11,0x1
800077b2:	ab 9b       	lsr	r11,0xb
800077b4:	f7 e9 11 5b 	or	r11,r11,r9<<0x15

800077b8 <__extendsfdf_return_op1>:
800077b8:	a1 7c       	lsl	r12,0x1
800077ba:	5d 0b       	ror	r11
800077bc:	5e fb       	retal	r11
800077be:	fc 1a ff e0 	movh	r10,0xffe0
800077c2:	a9 6b       	lsl	r11,0x8
800077c4:	f9 bb 01 ff 	movne	r11,-1
800077c8:	f4 0b 17 00 	moveq	r11,r10
800077cc:	30 0a       	mov	r10,0
800077ce:	cf 5b       	rjmp	800077b8 <__extendsfdf_return_op1>

800077d0 <__avr32_f64_to_f32>:
800077d0:	f6 09 15 01 	lsl	r9,r11,0x1
800077d4:	b5 99       	lsr	r9,0x15
800077d6:	5e 0d       	reteq	0
800077d8:	f6 08 15 0a 	lsl	r8,r11,0xa
800077dc:	f1 ea 13 6c 	or	r12,r8,r10>>0x16
800077e0:	ab 6a       	lsl	r10,0xa
800077e2:	5c 3a       	neg	r10
800077e4:	5c fc       	rol	r12
800077e6:	e0 49 07 ff 	cp.w	r9,2047
800077ea:	c1 a0       	breq	8000781e <__truncdfsf_return_op1+0x6>
800077ec:	e0 29 03 80 	sub	r9,896
800077f0:	bf bc       	sbr	r12,0x1f
800077f2:	58 09       	cp.w	r9,0
800077f4:	e0 8a 00 1a 	brle	80007828 <__truncdfsf_return_op1+0x10>
800077f8:	37 fa       	mov	r10,127
800077fa:	ed bc 00 08 	bld	r12,0x8
800077fe:	f7 ba 00 ff 	subeq	r10,-1
80007802:	14 0c       	add	r12,r10
80007804:	f7 b9 03 fe 	sublo	r9,-2
80007808:	ed bc 00 1f 	bld	r12,0x1f
8000780c:	f7 b9 01 01 	subne	r9,1
80007810:	f8 0c 16 07 	lsr	r12,r12,0x7
80007814:	f9 d9 d3 08 	bfins	r12,r9,0x18,0x8

80007818 <__truncdfsf_return_op1>:
80007818:	a1 7b       	lsl	r11,0x1
8000781a:	5d 0c       	ror	r12
8000781c:	5e fc       	retal	r12
8000781e:	bf dc       	cbr	r12,0x1f
80007820:	5e 1e       	retne	-1
80007822:	fc 1c 7f 80 	movh	r12,0x7f80
80007826:	5e fc       	retal	r12
80007828:	f2 09 11 01 	rsub	r9,r9,1
8000782c:	59 99       	cp.w	r9,25
8000782e:	f9 bc 02 00 	movhs	r12,0
80007832:	c1 32       	brcc	80007858 <__truncdfsf_return_op1+0x40>
80007834:	f2 0a 11 20 	rsub	r10,r9,32
80007838:	f8 0a 09 4a 	lsl	r10,r12,r10
8000783c:	5f 1a       	srne	r10
8000783e:	f8 09 0a 4c 	lsr	r12,r12,r9
80007842:	14 4c       	or	r12,r10
80007844:	37 fa       	mov	r10,127
80007846:	ed bc 00 08 	bld	r12,0x8
8000784a:	f7 ba 00 ff 	subeq	r10,-1
8000784e:	14 0c       	add	r12,r10
80007850:	f8 0c 16 07 	lsr	r12,r12,0x7
80007854:	a1 7b       	lsl	r11,0x1
80007856:	5d 0c       	ror	r12
80007858:	5e fc       	retal	r12

8000785a <__avr32_udiv64>:
8000785a:	d4 31       	pushm	r0-r7,lr
8000785c:	1a 97       	mov	r7,sp
8000785e:	20 3d       	sub	sp,12
80007860:	10 9c       	mov	r12,r8
80007862:	12 9e       	mov	lr,r9
80007864:	14 93       	mov	r3,r10
80007866:	58 09       	cp.w	r9,0
80007868:	e0 81 00 bd 	brne	800079e2 <__avr32_udiv64+0x188>
8000786c:	16 38       	cp.w	r8,r11
8000786e:	e0 88 00 40 	brls	800078ee <__avr32_udiv64+0x94>
80007872:	f0 08 12 00 	clz	r8,r8
80007876:	c0 d0       	breq	80007890 <__avr32_udiv64+0x36>
80007878:	f6 08 09 4b 	lsl	r11,r11,r8
8000787c:	f0 09 11 20 	rsub	r9,r8,32
80007880:	f8 08 09 4c 	lsl	r12,r12,r8
80007884:	f4 09 0a 49 	lsr	r9,r10,r9
80007888:	f4 08 09 43 	lsl	r3,r10,r8
8000788c:	f3 eb 10 0b 	or	r11,r9,r11
80007890:	f8 0e 16 10 	lsr	lr,r12,0x10
80007894:	f5 dc c0 10 	bfextu	r10,r12,0x0,0x10
80007898:	f6 0e 0d 00 	divu	r0,r11,lr
8000789c:	e6 0b 16 10 	lsr	r11,r3,0x10
800078a0:	00 99       	mov	r9,r0
800078a2:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
800078a6:	e0 0a 02 48 	mul	r8,r0,r10
800078aa:	10 3b       	cp.w	r11,r8
800078ac:	c0 a2       	brcc	800078c0 <__avr32_udiv64+0x66>
800078ae:	20 19       	sub	r9,1
800078b0:	18 0b       	add	r11,r12
800078b2:	18 3b       	cp.w	r11,r12
800078b4:	c0 63       	brcs	800078c0 <__avr32_udiv64+0x66>
800078b6:	10 3b       	cp.w	r11,r8
800078b8:	f7 b9 03 01 	sublo	r9,1
800078bc:	f7 dc e3 0b 	addcs	r11,r11,r12
800078c0:	f6 08 01 01 	sub	r1,r11,r8
800078c4:	e7 d3 c0 10 	bfextu	r3,r3,0x0,0x10
800078c8:	e2 0e 0d 00 	divu	r0,r1,lr
800078cc:	e7 e1 11 03 	or	r3,r3,r1<<0x10
800078d0:	00 98       	mov	r8,r0
800078d2:	e0 0a 02 4a 	mul	r10,r0,r10
800078d6:	14 33       	cp.w	r3,r10
800078d8:	c0 82       	brcc	800078e8 <__avr32_udiv64+0x8e>
800078da:	20 18       	sub	r8,1
800078dc:	18 03       	add	r3,r12
800078de:	18 33       	cp.w	r3,r12
800078e0:	c0 43       	brcs	800078e8 <__avr32_udiv64+0x8e>
800078e2:	14 33       	cp.w	r3,r10
800078e4:	f7 b8 03 01 	sublo	r8,1
800078e8:	f1 e9 11 08 	or	r8,r8,r9<<0x10
800078ec:	cd f8       	rjmp	80007aaa <__avr32_udiv64+0x250>
800078ee:	58 08       	cp.w	r8,0
800078f0:	c0 51       	brne	800078fa <__avr32_udiv64+0xa0>
800078f2:	30 19       	mov	r9,1
800078f4:	f2 08 0d 08 	divu	r8,r9,r8
800078f8:	10 9c       	mov	r12,r8
800078fa:	f8 06 12 00 	clz	r6,r12
800078fe:	c0 41       	brne	80007906 <__avr32_udiv64+0xac>
80007900:	18 1b       	sub	r11,r12
80007902:	30 19       	mov	r9,1
80007904:	c4 08       	rjmp	80007984 <__avr32_udiv64+0x12a>
80007906:	ec 01 11 20 	rsub	r1,r6,32
8000790a:	f4 01 0a 49 	lsr	r9,r10,r1
8000790e:	f8 06 09 4c 	lsl	r12,r12,r6
80007912:	f6 06 09 48 	lsl	r8,r11,r6
80007916:	f6 01 0a 41 	lsr	r1,r11,r1
8000791a:	f3 e8 10 08 	or	r8,r9,r8
8000791e:	f8 03 16 10 	lsr	r3,r12,0x10
80007922:	eb dc c0 10 	bfextu	r5,r12,0x0,0x10
80007926:	e2 03 0d 00 	divu	r0,r1,r3
8000792a:	f0 0b 16 10 	lsr	r11,r8,0x10
8000792e:	00 9e       	mov	lr,r0
80007930:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
80007934:	e0 05 02 49 	mul	r9,r0,r5
80007938:	12 3b       	cp.w	r11,r9
8000793a:	c0 a2       	brcc	8000794e <__avr32_udiv64+0xf4>
8000793c:	20 1e       	sub	lr,1
8000793e:	18 0b       	add	r11,r12
80007940:	18 3b       	cp.w	r11,r12
80007942:	c0 63       	brcs	8000794e <__avr32_udiv64+0xf4>
80007944:	12 3b       	cp.w	r11,r9
80007946:	f7 be 03 01 	sublo	lr,1
8000794a:	f7 dc e3 0b 	addcs	r11,r11,r12
8000794e:	12 1b       	sub	r11,r9
80007950:	f1 d8 c0 10 	bfextu	r8,r8,0x0,0x10
80007954:	f6 03 0d 02 	divu	r2,r11,r3
80007958:	f1 e3 11 08 	or	r8,r8,r3<<0x10
8000795c:	04 99       	mov	r9,r2
8000795e:	e4 05 02 4b 	mul	r11,r2,r5
80007962:	16 38       	cp.w	r8,r11
80007964:	c0 a2       	brcc	80007978 <__avr32_udiv64+0x11e>
80007966:	20 19       	sub	r9,1
80007968:	18 08       	add	r8,r12
8000796a:	18 38       	cp.w	r8,r12
8000796c:	c0 63       	brcs	80007978 <__avr32_udiv64+0x11e>
8000796e:	16 38       	cp.w	r8,r11
80007970:	f7 b9 03 01 	sublo	r9,1
80007974:	f1 dc e3 08 	addcs	r8,r8,r12
80007978:	f4 06 09 43 	lsl	r3,r10,r6
8000797c:	f0 0b 01 0b 	sub	r11,r8,r11
80007980:	f3 ee 11 09 	or	r9,r9,lr<<0x10
80007984:	f8 06 16 10 	lsr	r6,r12,0x10
80007988:	fd dc c0 10 	bfextu	lr,r12,0x0,0x10
8000798c:	f6 06 0d 00 	divu	r0,r11,r6
80007990:	e6 0b 16 10 	lsr	r11,r3,0x10
80007994:	00 9a       	mov	r10,r0
80007996:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
8000799a:	e0 0e 02 48 	mul	r8,r0,lr
8000799e:	10 3b       	cp.w	r11,r8
800079a0:	c0 a2       	brcc	800079b4 <__avr32_udiv64+0x15a>
800079a2:	20 1a       	sub	r10,1
800079a4:	18 0b       	add	r11,r12
800079a6:	18 3b       	cp.w	r11,r12
800079a8:	c0 63       	brcs	800079b4 <__avr32_udiv64+0x15a>
800079aa:	10 3b       	cp.w	r11,r8
800079ac:	f7 ba 03 01 	sublo	r10,1
800079b0:	f7 dc e3 0b 	addcs	r11,r11,r12
800079b4:	f6 08 01 01 	sub	r1,r11,r8
800079b8:	e7 d3 c0 10 	bfextu	r3,r3,0x0,0x10
800079bc:	e2 06 0d 00 	divu	r0,r1,r6
800079c0:	e7 e1 11 03 	or	r3,r3,r1<<0x10
800079c4:	00 98       	mov	r8,r0
800079c6:	e0 0e 02 4b 	mul	r11,r0,lr
800079ca:	16 33       	cp.w	r3,r11
800079cc:	c0 82       	brcc	800079dc <__avr32_udiv64+0x182>
800079ce:	20 18       	sub	r8,1
800079d0:	18 03       	add	r3,r12
800079d2:	18 33       	cp.w	r3,r12
800079d4:	c0 43       	brcs	800079dc <__avr32_udiv64+0x182>
800079d6:	16 33       	cp.w	r3,r11
800079d8:	f7 b8 03 01 	sublo	r8,1
800079dc:	f1 ea 11 08 	or	r8,r8,r10<<0x10
800079e0:	c6 98       	rjmp	80007ab2 <__avr32_udiv64+0x258>
800079e2:	16 39       	cp.w	r9,r11
800079e4:	e0 8b 00 65 	brhi	80007aae <__avr32_udiv64+0x254>
800079e8:	f2 09 12 00 	clz	r9,r9
800079ec:	c0 b1       	brne	80007a02 <__avr32_udiv64+0x1a8>
800079ee:	10 3a       	cp.w	r10,r8
800079f0:	5f 2a       	srhs	r10
800079f2:	1c 3b       	cp.w	r11,lr
800079f4:	5f b8       	srhi	r8
800079f6:	10 4a       	or	r10,r8
800079f8:	f2 0a 18 00 	cp.b	r10,r9
800079fc:	c5 90       	breq	80007aae <__avr32_udiv64+0x254>
800079fe:	30 18       	mov	r8,1
80007a00:	c5 98       	rjmp	80007ab2 <__avr32_udiv64+0x258>
80007a02:	f0 09 09 46 	lsl	r6,r8,r9
80007a06:	f2 03 11 20 	rsub	r3,r9,32
80007a0a:	fc 09 09 4e 	lsl	lr,lr,r9
80007a0e:	f0 03 0a 48 	lsr	r8,r8,r3
80007a12:	f6 09 09 4c 	lsl	r12,r11,r9
80007a16:	f4 03 0a 42 	lsr	r2,r10,r3
80007a1a:	ef 46 ff f4 	st.w	r7[-12],r6
80007a1e:	f6 03 0a 43 	lsr	r3,r11,r3
80007a22:	18 42       	or	r2,r12
80007a24:	f1 ee 10 0c 	or	r12,r8,lr
80007a28:	f8 01 16 10 	lsr	r1,r12,0x10
80007a2c:	ed dc c0 10 	bfextu	r6,r12,0x0,0x10
80007a30:	e6 01 0d 04 	divu	r4,r3,r1
80007a34:	e4 03 16 10 	lsr	r3,r2,0x10
80007a38:	08 9e       	mov	lr,r4
80007a3a:	e7 e5 11 03 	or	r3,r3,r5<<0x10
80007a3e:	e8 06 02 48 	mul	r8,r4,r6
80007a42:	10 33       	cp.w	r3,r8
80007a44:	c0 a2       	brcc	80007a58 <__avr32_udiv64+0x1fe>
80007a46:	20 1e       	sub	lr,1
80007a48:	18 03       	add	r3,r12
80007a4a:	18 33       	cp.w	r3,r12
80007a4c:	c0 63       	brcs	80007a58 <__avr32_udiv64+0x1fe>
80007a4e:	10 33       	cp.w	r3,r8
80007a50:	f7 be 03 01 	sublo	lr,1
80007a54:	e7 dc e3 03 	addcs	r3,r3,r12
80007a58:	10 13       	sub	r3,r8
80007a5a:	f7 d2 c0 10 	bfextu	r11,r2,0x0,0x10
80007a5e:	e6 01 0d 00 	divu	r0,r3,r1
80007a62:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
80007a66:	00 98       	mov	r8,r0
80007a68:	e0 06 02 46 	mul	r6,r0,r6
80007a6c:	0c 3b       	cp.w	r11,r6
80007a6e:	c0 a2       	brcc	80007a82 <__avr32_udiv64+0x228>
80007a70:	20 18       	sub	r8,1
80007a72:	18 0b       	add	r11,r12
80007a74:	18 3b       	cp.w	r11,r12
80007a76:	c0 63       	brcs	80007a82 <__avr32_udiv64+0x228>
80007a78:	0c 3b       	cp.w	r11,r6
80007a7a:	f7 dc e3 0b 	addcs	r11,r11,r12
80007a7e:	f7 b8 03 01 	sublo	r8,1
80007a82:	f1 ee 11 08 	or	r8,r8,lr<<0x10
80007a86:	ee f4 ff f4 	ld.w	r4,r7[-12]
80007a8a:	0c 1b       	sub	r11,r6
80007a8c:	f0 04 06 42 	mulu.d	r2,r8,r4
80007a90:	06 95       	mov	r5,r3
80007a92:	16 35       	cp.w	r5,r11
80007a94:	e0 8b 00 0a 	brhi	80007aa8 <__avr32_udiv64+0x24e>
80007a98:	5f 0b       	sreq	r11
80007a9a:	f4 09 09 49 	lsl	r9,r10,r9
80007a9e:	12 32       	cp.w	r2,r9
80007aa0:	5f b9       	srhi	r9
80007aa2:	f7 e9 00 09 	and	r9,r11,r9
80007aa6:	c0 60       	breq	80007ab2 <__avr32_udiv64+0x258>
80007aa8:	20 18       	sub	r8,1
80007aaa:	30 09       	mov	r9,0
80007aac:	c0 38       	rjmp	80007ab2 <__avr32_udiv64+0x258>
80007aae:	30 09       	mov	r9,0
80007ab0:	12 98       	mov	r8,r9
80007ab2:	10 9a       	mov	r10,r8
80007ab4:	12 93       	mov	r3,r9
80007ab6:	10 92       	mov	r2,r8
80007ab8:	12 9b       	mov	r11,r9
80007aba:	2f dd       	sub	sp,-12
80007abc:	d8 32       	popm	r0-r7,pc

80007abe <memcpy>:
80007abe:	58 8a       	cp.w	r10,8
80007ac0:	c2 f5       	brlt	80007b1e <memcpy+0x60>
80007ac2:	f9 eb 10 09 	or	r9,r12,r11
80007ac6:	e2 19 00 03 	andl	r9,0x3,COH
80007aca:	e0 81 00 97 	brne	80007bf8 <memcpy+0x13a>
80007ace:	e0 4a 00 20 	cp.w	r10,32
80007ad2:	c3 b4       	brge	80007b48 <memcpy+0x8a>
80007ad4:	f4 08 14 02 	asr	r8,r10,0x2
80007ad8:	f0 09 11 08 	rsub	r9,r8,8
80007adc:	fe 09 00 2f 	add	pc,pc,r9<<0x2
80007ae0:	76 69       	ld.w	r9,r11[0x18]
80007ae2:	99 69       	st.w	r12[0x18],r9
80007ae4:	76 59       	ld.w	r9,r11[0x14]
80007ae6:	99 59       	st.w	r12[0x14],r9
80007ae8:	76 49       	ld.w	r9,r11[0x10]
80007aea:	99 49       	st.w	r12[0x10],r9
80007aec:	76 39       	ld.w	r9,r11[0xc]
80007aee:	99 39       	st.w	r12[0xc],r9
80007af0:	76 29       	ld.w	r9,r11[0x8]
80007af2:	99 29       	st.w	r12[0x8],r9
80007af4:	76 19       	ld.w	r9,r11[0x4]
80007af6:	99 19       	st.w	r12[0x4],r9
80007af8:	76 09       	ld.w	r9,r11[0x0]
80007afa:	99 09       	st.w	r12[0x0],r9
80007afc:	f6 08 00 2b 	add	r11,r11,r8<<0x2
80007b00:	f8 08 00 28 	add	r8,r12,r8<<0x2
80007b04:	e0 1a 00 03 	andl	r10,0x3
80007b08:	f4 0a 11 04 	rsub	r10,r10,4
80007b0c:	fe 0a 00 2f 	add	pc,pc,r10<<0x2
80007b10:	17 a9       	ld.ub	r9,r11[0x2]
80007b12:	b0 a9       	st.b	r8[0x2],r9
80007b14:	17 99       	ld.ub	r9,r11[0x1]
80007b16:	b0 99       	st.b	r8[0x1],r9
80007b18:	17 89       	ld.ub	r9,r11[0x0]
80007b1a:	b0 89       	st.b	r8[0x0],r9
80007b1c:	5e fc       	retal	r12
80007b1e:	f4 0a 11 09 	rsub	r10,r10,9
80007b22:	fe 0a 00 2f 	add	pc,pc,r10<<0x2
80007b26:	17 f9       	ld.ub	r9,r11[0x7]
80007b28:	b8 f9       	st.b	r12[0x7],r9
80007b2a:	17 e9       	ld.ub	r9,r11[0x6]
80007b2c:	b8 e9       	st.b	r12[0x6],r9
80007b2e:	17 d9       	ld.ub	r9,r11[0x5]
80007b30:	b8 d9       	st.b	r12[0x5],r9
80007b32:	17 c9       	ld.ub	r9,r11[0x4]
80007b34:	b8 c9       	st.b	r12[0x4],r9
80007b36:	17 b9       	ld.ub	r9,r11[0x3]
80007b38:	b8 b9       	st.b	r12[0x3],r9
80007b3a:	17 a9       	ld.ub	r9,r11[0x2]
80007b3c:	b8 a9       	st.b	r12[0x2],r9
80007b3e:	17 99       	ld.ub	r9,r11[0x1]
80007b40:	b8 99       	st.b	r12[0x1],r9
80007b42:	17 89       	ld.ub	r9,r11[0x0]
80007b44:	b8 89       	st.b	r12[0x0],r9
80007b46:	5e fc       	retal	r12
80007b48:	eb cd 40 c0 	pushm	r6-r7,lr
80007b4c:	18 99       	mov	r9,r12
80007b4e:	22 0a       	sub	r10,32
80007b50:	b7 07       	ld.d	r6,r11++
80007b52:	b3 26       	st.d	r9++,r6
80007b54:	b7 07       	ld.d	r6,r11++
80007b56:	b3 26       	st.d	r9++,r6
80007b58:	b7 07       	ld.d	r6,r11++
80007b5a:	b3 26       	st.d	r9++,r6
80007b5c:	b7 07       	ld.d	r6,r11++
80007b5e:	b3 26       	st.d	r9++,r6
80007b60:	22 0a       	sub	r10,32
80007b62:	cf 74       	brge	80007b50 <memcpy+0x92>
80007b64:	2f 0a       	sub	r10,-16
80007b66:	c0 65       	brlt	80007b72 <memcpy+0xb4>
80007b68:	b7 07       	ld.d	r6,r11++
80007b6a:	b3 26       	st.d	r9++,r6
80007b6c:	b7 07       	ld.d	r6,r11++
80007b6e:	b3 26       	st.d	r9++,r6
80007b70:	21 0a       	sub	r10,16
80007b72:	5c 3a       	neg	r10
80007b74:	fe 0a 00 3f 	add	pc,pc,r10<<0x3
80007b78:	d7 03       	nop
80007b7a:	d7 03       	nop
80007b7c:	f7 36 00 0e 	ld.ub	r6,r11[14]
80007b80:	f3 66 00 0e 	st.b	r9[14],r6
80007b84:	f7 36 00 0d 	ld.ub	r6,r11[13]
80007b88:	f3 66 00 0d 	st.b	r9[13],r6
80007b8c:	f7 36 00 0c 	ld.ub	r6,r11[12]
80007b90:	f3 66 00 0c 	st.b	r9[12],r6
80007b94:	f7 36 00 0b 	ld.ub	r6,r11[11]
80007b98:	f3 66 00 0b 	st.b	r9[11],r6
80007b9c:	f7 36 00 0a 	ld.ub	r6,r11[10]
80007ba0:	f3 66 00 0a 	st.b	r9[10],r6
80007ba4:	f7 36 00 09 	ld.ub	r6,r11[9]
80007ba8:	f3 66 00 09 	st.b	r9[9],r6
80007bac:	f7 36 00 08 	ld.ub	r6,r11[8]
80007bb0:	f3 66 00 08 	st.b	r9[8],r6
80007bb4:	f7 36 00 07 	ld.ub	r6,r11[7]
80007bb8:	f3 66 00 07 	st.b	r9[7],r6
80007bbc:	f7 36 00 06 	ld.ub	r6,r11[6]
80007bc0:	f3 66 00 06 	st.b	r9[6],r6
80007bc4:	f7 36 00 05 	ld.ub	r6,r11[5]
80007bc8:	f3 66 00 05 	st.b	r9[5],r6
80007bcc:	f7 36 00 04 	ld.ub	r6,r11[4]
80007bd0:	f3 66 00 04 	st.b	r9[4],r6
80007bd4:	f7 36 00 03 	ld.ub	r6,r11[3]
80007bd8:	f3 66 00 03 	st.b	r9[3],r6
80007bdc:	f7 36 00 02 	ld.ub	r6,r11[2]
80007be0:	f3 66 00 02 	st.b	r9[2],r6
80007be4:	f7 36 00 01 	ld.ub	r6,r11[1]
80007be8:	f3 66 00 01 	st.b	r9[1],r6
80007bec:	f7 36 00 00 	ld.ub	r6,r11[0]
80007bf0:	f3 66 00 00 	st.b	r9[0],r6
80007bf4:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80007bf8:	20 1a       	sub	r10,1
80007bfa:	f6 0a 07 09 	ld.ub	r9,r11[r10]
80007bfe:	f8 0a 0b 09 	st.b	r12[r10],r9
80007c02:	cf b1       	brne	80007bf8 <memcpy+0x13a>
80007c04:	5e fc       	retal	r12

80007c06 <memset>:
80007c06:	18 98       	mov	r8,r12
80007c08:	c0 38       	rjmp	80007c0e <memset+0x8>
80007c0a:	10 cb       	st.b	r8++,r11
80007c0c:	20 1a       	sub	r10,1
80007c0e:	58 0a       	cp.w	r10,0
80007c10:	cf d1       	brne	80007c0a <memset+0x4>
80007c12:	5e fc       	retal	r12

80007c14 <strncpy>:
80007c14:	30 08       	mov	r8,0
80007c16:	10 3a       	cp.w	r10,r8
80007c18:	5e 0c       	reteq	r12
80007c1a:	f6 08 07 09 	ld.ub	r9,r11[r8]
80007c1e:	f8 08 0b 09 	st.b	r12[r8],r9
80007c22:	2f f8       	sub	r8,-1
80007c24:	58 09       	cp.w	r9,0
80007c26:	cf 81       	brne	80007c16 <strncpy+0x2>
80007c28:	10 3a       	cp.w	r10,r8
80007c2a:	5e 0c       	reteq	r12
80007c2c:	f8 08 0b 09 	st.b	r12[r8],r9
80007c30:	2f f8       	sub	r8,-1
80007c32:	cf bb       	rjmp	80007c28 <strncpy+0x14>

Disassembly of section .exception:

80007e00 <_evba>:
_evba:

	.org  0x000
	// Unrecoverable Exception.
_handle_Unrecoverable_Exception:
	rjmp $
80007e00:	c0 08       	rjmp	80007e00 <_evba>
	...

80007e04 <_handle_TLB_Multiple_Hit>:

	.org  0x004
	// TLB Multiple Hit.
_handle_TLB_Multiple_Hit:
	rjmp $
80007e04:	c0 08       	rjmp	80007e04 <_handle_TLB_Multiple_Hit>
	...

80007e08 <_handle_Bus_Error_Data_Fetch>:

	.org  0x008
	// Bus Error Data Fetch.
_handle_Bus_Error_Data_Fetch:
	rjmp $
80007e08:	c0 08       	rjmp	80007e08 <_handle_Bus_Error_Data_Fetch>
	...

80007e0c <_handle_Bus_Error_Instruction_Fetch>:

	.org  0x00C
	// Bus Error Instruction Fetch.
_handle_Bus_Error_Instruction_Fetch:
	rjmp $
80007e0c:	c0 08       	rjmp	80007e0c <_handle_Bus_Error_Instruction_Fetch>
	...

80007e10 <_handle_NMI>:

	.org  0x010
	// NMI.
_handle_NMI:
	rjmp $
80007e10:	c0 08       	rjmp	80007e10 <_handle_NMI>
	...

80007e14 <_handle_Instruction_Address>:

	.org  0x014
	// Instruction Address.
_handle_Instruction_Address:
	rjmp $
80007e14:	c0 08       	rjmp	80007e14 <_handle_Instruction_Address>
	...

80007e18 <_handle_ITLB_Protection>:

	.org  0x018
	// ITLB Protection.
_handle_ITLB_Protection:
	rjmp $
80007e18:	c0 08       	rjmp	80007e18 <_handle_ITLB_Protection>
	...

80007e1c <_handle_Breakpoint>:

	.org  0x01C
	// Breakpoint.
_handle_Breakpoint:
	rjmp $
80007e1c:	c0 08       	rjmp	80007e1c <_handle_Breakpoint>
	...

80007e20 <_handle_Illegal_Opcode>:

	.org  0x020
	// Illegal Opcode.
_handle_Illegal_Opcode:
	rjmp $
80007e20:	c0 08       	rjmp	80007e20 <_handle_Illegal_Opcode>
	...

80007e24 <_handle_Unimplemented_Instruction>:

	.org  0x024
	// Unimplemented Instruction.
_handle_Unimplemented_Instruction:
	rjmp $
80007e24:	c0 08       	rjmp	80007e24 <_handle_Unimplemented_Instruction>
	...

80007e28 <_handle_Privilege_Violation>:

	.org  0x028
	// Privilege Violation.
_handle_Privilege_Violation:
	rjmp $
80007e28:	c0 08       	rjmp	80007e28 <_handle_Privilege_Violation>
	...

80007e2c <_handle_Floating_Point>:

	.org  0x02C
	// Floating-Point: UNUSED IN AVR UC3.
_handle_Floating_Point:
	rjmp $
80007e2c:	c0 08       	rjmp	80007e2c <_handle_Floating_Point>
	...

80007e30 <_handle_Coprocessor_Absent>:

	.org  0x030
	// Coprocessor Absent: UNUSED IN AVR UC3.
_handle_Coprocessor_Absent:
	rjmp $
80007e30:	c0 08       	rjmp	80007e30 <_handle_Coprocessor_Absent>
	...

80007e34 <_handle_Data_Address_Read>:

	.org  0x034
	// Data Address (Read).
_handle_Data_Address_Read:
	rjmp $
80007e34:	c0 08       	rjmp	80007e34 <_handle_Data_Address_Read>
	...

80007e38 <_handle_Data_Address_Write>:

	.org  0x038
	// Data Address (Write).
_handle_Data_Address_Write:
	rjmp $
80007e38:	c0 08       	rjmp	80007e38 <_handle_Data_Address_Write>
	...

80007e3c <_handle_DTLB_Protection_Read>:

	.org  0x03C
	// DTLB Protection (Read).
_handle_DTLB_Protection_Read:
	rjmp $
80007e3c:	c0 08       	rjmp	80007e3c <_handle_DTLB_Protection_Read>
	...

80007e40 <_handle_DTLB_Protection_Write>:

	.org  0x040
	// DTLB Protection (Write).
_handle_DTLB_Protection_Write:
	rjmp $
80007e40:	c0 08       	rjmp	80007e40 <_handle_DTLB_Protection_Write>
	...

80007e44 <_handle_DTLB_Modified>:

	.org  0x044
	// DTLB Modified: UNUSED IN AVR32UC.
_handle_DTLB_Modified:
	rjmp $
80007e44:	c0 08       	rjmp	80007e44 <_handle_DTLB_Modified>
	...

80007e50 <_handle_ITLB_Miss>:

	.org  0x050
	// ITLB Miss.
_handle_ITLB_Miss:
	rjmp $
80007e50:	c0 08       	rjmp	80007e50 <_handle_ITLB_Miss>
	...

80007e60 <_handle_DTLB_Miss_Read>:

	.org  0x060
	// DTLB Miss (Read).
_handle_DTLB_Miss_Read:
	rjmp $
80007e60:	c0 08       	rjmp	80007e60 <_handle_DTLB_Miss_Read>
	...

80007e70 <_handle_DTLB_Miss_Write>:

	.org  0x070
	// DTLB Miss (Write).
_handle_DTLB_Miss_Write:
	rjmp $
80007e70:	c0 08       	rjmp	80007e70 <_handle_DTLB_Miss_Write>
	...

80007f00 <_handle_Supervisor_Call>:

	.org  0x100
	// Supervisor Call.
_handle_Supervisor_Call:
	lda.w   pc, SCALLYield
80007f00:	fe cf 27 28 	sub	pc,pc,10024

80007f04 <_int0>:
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
	rete
.endr
80007f04:	30 0c       	mov	r12,0
80007f06:	fe b0 f5 71 	rcall	800069e8 <_get_interrupt_handler>
80007f0a:	58 0c       	cp.w	r12,0
80007f0c:	f8 0f 17 10 	movne	pc,r12
80007f10:	d6 03       	rete

80007f12 <_int1>:
80007f12:	30 1c       	mov	r12,1
80007f14:	fe b0 f5 6a 	rcall	800069e8 <_get_interrupt_handler>
80007f18:	58 0c       	cp.w	r12,0
80007f1a:	f8 0f 17 10 	movne	pc,r12
80007f1e:	d6 03       	rete

80007f20 <_int2>:
80007f20:	30 2c       	mov	r12,2
80007f22:	fe b0 f5 63 	rcall	800069e8 <_get_interrupt_handler>
80007f26:	58 0c       	cp.w	r12,0
80007f28:	f8 0f 17 10 	movne	pc,r12
80007f2c:	d6 03       	rete

80007f2e <_int3>:
80007f2e:	30 3c       	mov	r12,3
80007f30:	fe b0 f5 5c 	rcall	800069e8 <_get_interrupt_handler>
80007f34:	58 0c       	cp.w	r12,0
80007f36:	f8 0f 17 10 	movne	pc,r12
80007f3a:	d6 03       	rete
80007f3c:	d7 03       	nop
80007f3e:	d7 03       	nop
80007f40:	d7 03       	nop
80007f42:	d7 03       	nop
80007f44:	d7 03       	nop
80007f46:	d7 03       	nop
80007f48:	d7 03       	nop
80007f4a:	d7 03       	nop
80007f4c:	d7 03       	nop
80007f4e:	d7 03       	nop
80007f50:	d7 03       	nop
80007f52:	d7 03       	nop
80007f54:	d7 03       	nop
80007f56:	d7 03       	nop
80007f58:	d7 03       	nop
80007f5a:	d7 03       	nop
80007f5c:	d7 03       	nop
80007f5e:	d7 03       	nop
80007f60:	d7 03       	nop
80007f62:	d7 03       	nop
80007f64:	d7 03       	nop
80007f66:	d7 03       	nop
80007f68:	d7 03       	nop
80007f6a:	d7 03       	nop
80007f6c:	d7 03       	nop
80007f6e:	d7 03       	nop
80007f70:	d7 03       	nop
80007f72:	d7 03       	nop
80007f74:	d7 03       	nop
80007f76:	d7 03       	nop
80007f78:	d7 03       	nop
80007f7a:	d7 03       	nop
80007f7c:	d7 03       	nop
80007f7e:	d7 03       	nop
80007f80:	d7 03       	nop
80007f82:	d7 03       	nop
80007f84:	d7 03       	nop
80007f86:	d7 03       	nop
80007f88:	d7 03       	nop
80007f8a:	d7 03       	nop
80007f8c:	d7 03       	nop
80007f8e:	d7 03       	nop
80007f90:	d7 03       	nop
80007f92:	d7 03       	nop
80007f94:	d7 03       	nop
80007f96:	d7 03       	nop
80007f98:	d7 03       	nop
80007f9a:	d7 03       	nop
80007f9c:	d7 03       	nop
80007f9e:	d7 03       	nop
80007fa0:	d7 03       	nop
80007fa2:	d7 03       	nop
80007fa4:	d7 03       	nop
80007fa6:	d7 03       	nop
80007fa8:	d7 03       	nop
80007faa:	d7 03       	nop
80007fac:	d7 03       	nop
80007fae:	d7 03       	nop
80007fb0:	d7 03       	nop
80007fb2:	d7 03       	nop
80007fb4:	d7 03       	nop
80007fb6:	d7 03       	nop
80007fb8:	d7 03       	nop
80007fba:	d7 03       	nop
80007fbc:	d7 03       	nop
80007fbe:	d7 03       	nop
80007fc0:	d7 03       	nop
80007fc2:	d7 03       	nop
80007fc4:	d7 03       	nop
80007fc6:	d7 03       	nop
80007fc8:	d7 03       	nop
80007fca:	d7 03       	nop
80007fcc:	d7 03       	nop
80007fce:	d7 03       	nop
80007fd0:	d7 03       	nop
80007fd2:	d7 03       	nop
80007fd4:	d7 03       	nop
80007fd6:	d7 03       	nop
80007fd8:	d7 03       	nop
80007fda:	d7 03       	nop
80007fdc:	d7 03       	nop
80007fde:	d7 03       	nop
80007fe0:	d7 03       	nop
80007fe2:	d7 03       	nop
80007fe4:	d7 03       	nop
80007fe6:	d7 03       	nop
80007fe8:	d7 03       	nop
80007fea:	d7 03       	nop
80007fec:	d7 03       	nop
80007fee:	d7 03       	nop
80007ff0:	d7 03       	nop
80007ff2:	d7 03       	nop
80007ff4:	d7 03       	nop
80007ff6:	d7 03       	nop
80007ff8:	d7 03       	nop
80007ffa:	d7 03       	nop
80007ffc:	d7 03       	nop
80007ffe:	d7 03       	nop
