
TA_Elka.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b8e4  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000594  0800bae8  0800bae8  0001bae8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c07c  0800c07c  00020324  2**0
                  CONTENTS
  4 .ARM          00000008  0800c07c  0800c07c  0001c07c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c084  0800c084  00020324  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c084  0800c084  0001c084  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800c088  0800c088  0001c088  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e4  20000000  0800c08c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .RxDecripSection 000000a0  200001e4  0800c270  000201e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .TxDecripSection 000000a0  20000284  0800c310  00020284  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 11 .bss          0000529c  20000328  0800c3b0  00020328  2**3
                  ALLOC
 12 ._user_heap_stack 00000604  200055c4  0800c3b0  000255c4  2**0
                  ALLOC
 13 .ARM.attributes 0000002e  00000000  00000000  00020324  2**0
                  CONTENTS, READONLY
 14 .debug_info   00020449  00000000  00000000  00020352  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00004585  00000000  00000000  0004079b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001670  00000000  00000000  00044d20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_ranges 000014a8  00000000  00000000  00046390  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0002cd87  00000000  00000000  00047838  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0001cac5  00000000  00000000  000745bf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    0010754e  00000000  00000000  00091084  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000050  00000000  00000000  001985d2  2**0
                  CONTENTS, READONLY
 22 .debug_frame  00006c44  00000000  00000000  00198624  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	20000328 	.word	0x20000328
 800021c:	00000000 	.word	0x00000000
 8000220:	0800bacc 	.word	0x0800bacc

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	2000032c 	.word	0x2000032c
 800023c:	0800bacc 	.word	0x0800bacc

08000240 <strlen>:
 8000240:	4603      	mov	r3, r0
 8000242:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000246:	2a00      	cmp	r2, #0
 8000248:	d1fb      	bne.n	8000242 <strlen+0x2>
 800024a:	1a18      	subs	r0, r3, r0
 800024c:	3801      	subs	r0, #1
 800024e:	4770      	bx	lr

08000250 <memchr>:
 8000250:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000254:	2a10      	cmp	r2, #16
 8000256:	db2b      	blt.n	80002b0 <memchr+0x60>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	d008      	beq.n	8000270 <memchr+0x20>
 800025e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000262:	3a01      	subs	r2, #1
 8000264:	428b      	cmp	r3, r1
 8000266:	d02d      	beq.n	80002c4 <memchr+0x74>
 8000268:	f010 0f07 	tst.w	r0, #7
 800026c:	b342      	cbz	r2, 80002c0 <memchr+0x70>
 800026e:	d1f6      	bne.n	800025e <memchr+0xe>
 8000270:	b4f0      	push	{r4, r5, r6, r7}
 8000272:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000276:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800027a:	f022 0407 	bic.w	r4, r2, #7
 800027e:	f07f 0700 	mvns.w	r7, #0
 8000282:	2300      	movs	r3, #0
 8000284:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000288:	3c08      	subs	r4, #8
 800028a:	ea85 0501 	eor.w	r5, r5, r1
 800028e:	ea86 0601 	eor.w	r6, r6, r1
 8000292:	fa85 f547 	uadd8	r5, r5, r7
 8000296:	faa3 f587 	sel	r5, r3, r7
 800029a:	fa86 f647 	uadd8	r6, r6, r7
 800029e:	faa5 f687 	sel	r6, r5, r7
 80002a2:	b98e      	cbnz	r6, 80002c8 <memchr+0x78>
 80002a4:	d1ee      	bne.n	8000284 <memchr+0x34>
 80002a6:	bcf0      	pop	{r4, r5, r6, r7}
 80002a8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002ac:	f002 0207 	and.w	r2, r2, #7
 80002b0:	b132      	cbz	r2, 80002c0 <memchr+0x70>
 80002b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002b6:	3a01      	subs	r2, #1
 80002b8:	ea83 0301 	eor.w	r3, r3, r1
 80002bc:	b113      	cbz	r3, 80002c4 <memchr+0x74>
 80002be:	d1f8      	bne.n	80002b2 <memchr+0x62>
 80002c0:	2000      	movs	r0, #0
 80002c2:	4770      	bx	lr
 80002c4:	3801      	subs	r0, #1
 80002c6:	4770      	bx	lr
 80002c8:	2d00      	cmp	r5, #0
 80002ca:	bf06      	itte	eq
 80002cc:	4635      	moveq	r5, r6
 80002ce:	3803      	subeq	r0, #3
 80002d0:	3807      	subne	r0, #7
 80002d2:	f015 0f01 	tst.w	r5, #1
 80002d6:	d107      	bne.n	80002e8 <memchr+0x98>
 80002d8:	3001      	adds	r0, #1
 80002da:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002de:	bf02      	ittt	eq
 80002e0:	3001      	addeq	r0, #1
 80002e2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002e6:	3001      	addeq	r0, #1
 80002e8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ea:	3801      	subs	r0, #1
 80002ec:	4770      	bx	lr
 80002ee:	bf00      	nop

080002f0 <__aeabi_drsub>:
 80002f0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002f4:	e002      	b.n	80002fc <__adddf3>
 80002f6:	bf00      	nop

080002f8 <__aeabi_dsub>:
 80002f8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002fc <__adddf3>:
 80002fc:	b530      	push	{r4, r5, lr}
 80002fe:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000302:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000306:	ea94 0f05 	teq	r4, r5
 800030a:	bf08      	it	eq
 800030c:	ea90 0f02 	teqeq	r0, r2
 8000310:	bf1f      	itttt	ne
 8000312:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000316:	ea55 0c02 	orrsne.w	ip, r5, r2
 800031a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800031e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000322:	f000 80e2 	beq.w	80004ea <__adddf3+0x1ee>
 8000326:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800032a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800032e:	bfb8      	it	lt
 8000330:	426d      	neglt	r5, r5
 8000332:	dd0c      	ble.n	800034e <__adddf3+0x52>
 8000334:	442c      	add	r4, r5
 8000336:	ea80 0202 	eor.w	r2, r0, r2
 800033a:	ea81 0303 	eor.w	r3, r1, r3
 800033e:	ea82 0000 	eor.w	r0, r2, r0
 8000342:	ea83 0101 	eor.w	r1, r3, r1
 8000346:	ea80 0202 	eor.w	r2, r0, r2
 800034a:	ea81 0303 	eor.w	r3, r1, r3
 800034e:	2d36      	cmp	r5, #54	; 0x36
 8000350:	bf88      	it	hi
 8000352:	bd30      	pophi	{r4, r5, pc}
 8000354:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000358:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800035c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000360:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000364:	d002      	beq.n	800036c <__adddf3+0x70>
 8000366:	4240      	negs	r0, r0
 8000368:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800036c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000370:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000374:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000378:	d002      	beq.n	8000380 <__adddf3+0x84>
 800037a:	4252      	negs	r2, r2
 800037c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000380:	ea94 0f05 	teq	r4, r5
 8000384:	f000 80a7 	beq.w	80004d6 <__adddf3+0x1da>
 8000388:	f1a4 0401 	sub.w	r4, r4, #1
 800038c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000390:	db0d      	blt.n	80003ae <__adddf3+0xb2>
 8000392:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000396:	fa22 f205 	lsr.w	r2, r2, r5
 800039a:	1880      	adds	r0, r0, r2
 800039c:	f141 0100 	adc.w	r1, r1, #0
 80003a0:	fa03 f20e 	lsl.w	r2, r3, lr
 80003a4:	1880      	adds	r0, r0, r2
 80003a6:	fa43 f305 	asr.w	r3, r3, r5
 80003aa:	4159      	adcs	r1, r3
 80003ac:	e00e      	b.n	80003cc <__adddf3+0xd0>
 80003ae:	f1a5 0520 	sub.w	r5, r5, #32
 80003b2:	f10e 0e20 	add.w	lr, lr, #32
 80003b6:	2a01      	cmp	r2, #1
 80003b8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003bc:	bf28      	it	cs
 80003be:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003c2:	fa43 f305 	asr.w	r3, r3, r5
 80003c6:	18c0      	adds	r0, r0, r3
 80003c8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003cc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003d0:	d507      	bpl.n	80003e2 <__adddf3+0xe6>
 80003d2:	f04f 0e00 	mov.w	lr, #0
 80003d6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003da:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003de:	eb6e 0101 	sbc.w	r1, lr, r1
 80003e2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003e6:	d31b      	bcc.n	8000420 <__adddf3+0x124>
 80003e8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ec:	d30c      	bcc.n	8000408 <__adddf3+0x10c>
 80003ee:	0849      	lsrs	r1, r1, #1
 80003f0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003f4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003f8:	f104 0401 	add.w	r4, r4, #1
 80003fc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000400:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000404:	f080 809a 	bcs.w	800053c <__adddf3+0x240>
 8000408:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800040c:	bf08      	it	eq
 800040e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000412:	f150 0000 	adcs.w	r0, r0, #0
 8000416:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800041a:	ea41 0105 	orr.w	r1, r1, r5
 800041e:	bd30      	pop	{r4, r5, pc}
 8000420:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000424:	4140      	adcs	r0, r0
 8000426:	eb41 0101 	adc.w	r1, r1, r1
 800042a:	3c01      	subs	r4, #1
 800042c:	bf28      	it	cs
 800042e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000432:	d2e9      	bcs.n	8000408 <__adddf3+0x10c>
 8000434:	f091 0f00 	teq	r1, #0
 8000438:	bf04      	itt	eq
 800043a:	4601      	moveq	r1, r0
 800043c:	2000      	moveq	r0, #0
 800043e:	fab1 f381 	clz	r3, r1
 8000442:	bf08      	it	eq
 8000444:	3320      	addeq	r3, #32
 8000446:	f1a3 030b 	sub.w	r3, r3, #11
 800044a:	f1b3 0220 	subs.w	r2, r3, #32
 800044e:	da0c      	bge.n	800046a <__adddf3+0x16e>
 8000450:	320c      	adds	r2, #12
 8000452:	dd08      	ble.n	8000466 <__adddf3+0x16a>
 8000454:	f102 0c14 	add.w	ip, r2, #20
 8000458:	f1c2 020c 	rsb	r2, r2, #12
 800045c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000460:	fa21 f102 	lsr.w	r1, r1, r2
 8000464:	e00c      	b.n	8000480 <__adddf3+0x184>
 8000466:	f102 0214 	add.w	r2, r2, #20
 800046a:	bfd8      	it	le
 800046c:	f1c2 0c20 	rsble	ip, r2, #32
 8000470:	fa01 f102 	lsl.w	r1, r1, r2
 8000474:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000478:	bfdc      	itt	le
 800047a:	ea41 010c 	orrle.w	r1, r1, ip
 800047e:	4090      	lslle	r0, r2
 8000480:	1ae4      	subs	r4, r4, r3
 8000482:	bfa2      	ittt	ge
 8000484:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000488:	4329      	orrge	r1, r5
 800048a:	bd30      	popge	{r4, r5, pc}
 800048c:	ea6f 0404 	mvn.w	r4, r4
 8000490:	3c1f      	subs	r4, #31
 8000492:	da1c      	bge.n	80004ce <__adddf3+0x1d2>
 8000494:	340c      	adds	r4, #12
 8000496:	dc0e      	bgt.n	80004b6 <__adddf3+0x1ba>
 8000498:	f104 0414 	add.w	r4, r4, #20
 800049c:	f1c4 0220 	rsb	r2, r4, #32
 80004a0:	fa20 f004 	lsr.w	r0, r0, r4
 80004a4:	fa01 f302 	lsl.w	r3, r1, r2
 80004a8:	ea40 0003 	orr.w	r0, r0, r3
 80004ac:	fa21 f304 	lsr.w	r3, r1, r4
 80004b0:	ea45 0103 	orr.w	r1, r5, r3
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f1c4 040c 	rsb	r4, r4, #12
 80004ba:	f1c4 0220 	rsb	r2, r4, #32
 80004be:	fa20 f002 	lsr.w	r0, r0, r2
 80004c2:	fa01 f304 	lsl.w	r3, r1, r4
 80004c6:	ea40 0003 	orr.w	r0, r0, r3
 80004ca:	4629      	mov	r1, r5
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	fa21 f004 	lsr.w	r0, r1, r4
 80004d2:	4629      	mov	r1, r5
 80004d4:	bd30      	pop	{r4, r5, pc}
 80004d6:	f094 0f00 	teq	r4, #0
 80004da:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004de:	bf06      	itte	eq
 80004e0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004e4:	3401      	addeq	r4, #1
 80004e6:	3d01      	subne	r5, #1
 80004e8:	e74e      	b.n	8000388 <__adddf3+0x8c>
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf18      	it	ne
 80004f0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004f4:	d029      	beq.n	800054a <__adddf3+0x24e>
 80004f6:	ea94 0f05 	teq	r4, r5
 80004fa:	bf08      	it	eq
 80004fc:	ea90 0f02 	teqeq	r0, r2
 8000500:	d005      	beq.n	800050e <__adddf3+0x212>
 8000502:	ea54 0c00 	orrs.w	ip, r4, r0
 8000506:	bf04      	itt	eq
 8000508:	4619      	moveq	r1, r3
 800050a:	4610      	moveq	r0, r2
 800050c:	bd30      	pop	{r4, r5, pc}
 800050e:	ea91 0f03 	teq	r1, r3
 8000512:	bf1e      	ittt	ne
 8000514:	2100      	movne	r1, #0
 8000516:	2000      	movne	r0, #0
 8000518:	bd30      	popne	{r4, r5, pc}
 800051a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800051e:	d105      	bne.n	800052c <__adddf3+0x230>
 8000520:	0040      	lsls	r0, r0, #1
 8000522:	4149      	adcs	r1, r1
 8000524:	bf28      	it	cs
 8000526:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800052a:	bd30      	pop	{r4, r5, pc}
 800052c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000530:	bf3c      	itt	cc
 8000532:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000536:	bd30      	popcc	{r4, r5, pc}
 8000538:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800053c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000540:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000544:	f04f 0000 	mov.w	r0, #0
 8000548:	bd30      	pop	{r4, r5, pc}
 800054a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800054e:	bf1a      	itte	ne
 8000550:	4619      	movne	r1, r3
 8000552:	4610      	movne	r0, r2
 8000554:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000558:	bf1c      	itt	ne
 800055a:	460b      	movne	r3, r1
 800055c:	4602      	movne	r2, r0
 800055e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000562:	bf06      	itte	eq
 8000564:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000568:	ea91 0f03 	teqeq	r1, r3
 800056c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000570:	bd30      	pop	{r4, r5, pc}
 8000572:	bf00      	nop

08000574 <__aeabi_ui2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f04f 0500 	mov.w	r5, #0
 800058c:	f04f 0100 	mov.w	r1, #0
 8000590:	e750      	b.n	8000434 <__adddf3+0x138>
 8000592:	bf00      	nop

08000594 <__aeabi_i2d>:
 8000594:	f090 0f00 	teq	r0, #0
 8000598:	bf04      	itt	eq
 800059a:	2100      	moveq	r1, #0
 800059c:	4770      	bxeq	lr
 800059e:	b530      	push	{r4, r5, lr}
 80005a0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005a4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005a8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80005ac:	bf48      	it	mi
 80005ae:	4240      	negmi	r0, r0
 80005b0:	f04f 0100 	mov.w	r1, #0
 80005b4:	e73e      	b.n	8000434 <__adddf3+0x138>
 80005b6:	bf00      	nop

080005b8 <__aeabi_f2d>:
 80005b8:	0042      	lsls	r2, r0, #1
 80005ba:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005be:	ea4f 0131 	mov.w	r1, r1, rrx
 80005c2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005c6:	bf1f      	itttt	ne
 80005c8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005cc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005d0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005d4:	4770      	bxne	lr
 80005d6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005da:	bf08      	it	eq
 80005dc:	4770      	bxeq	lr
 80005de:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005e2:	bf04      	itt	eq
 80005e4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005e8:	4770      	bxeq	lr
 80005ea:	b530      	push	{r4, r5, lr}
 80005ec:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005f0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005f4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f8:	e71c      	b.n	8000434 <__adddf3+0x138>
 80005fa:	bf00      	nop

080005fc <__aeabi_ul2d>:
 80005fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000600:	bf08      	it	eq
 8000602:	4770      	bxeq	lr
 8000604:	b530      	push	{r4, r5, lr}
 8000606:	f04f 0500 	mov.w	r5, #0
 800060a:	e00a      	b.n	8000622 <__aeabi_l2d+0x16>

0800060c <__aeabi_l2d>:
 800060c:	ea50 0201 	orrs.w	r2, r0, r1
 8000610:	bf08      	it	eq
 8000612:	4770      	bxeq	lr
 8000614:	b530      	push	{r4, r5, lr}
 8000616:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800061a:	d502      	bpl.n	8000622 <__aeabi_l2d+0x16>
 800061c:	4240      	negs	r0, r0
 800061e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000622:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000626:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800062a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800062e:	f43f aed8 	beq.w	80003e2 <__adddf3+0xe6>
 8000632:	f04f 0203 	mov.w	r2, #3
 8000636:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800063a:	bf18      	it	ne
 800063c:	3203      	addne	r2, #3
 800063e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000642:	bf18      	it	ne
 8000644:	3203      	addne	r2, #3
 8000646:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800064a:	f1c2 0320 	rsb	r3, r2, #32
 800064e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000652:	fa20 f002 	lsr.w	r0, r0, r2
 8000656:	fa01 fe03 	lsl.w	lr, r1, r3
 800065a:	ea40 000e 	orr.w	r0, r0, lr
 800065e:	fa21 f102 	lsr.w	r1, r1, r2
 8000662:	4414      	add	r4, r2
 8000664:	e6bd      	b.n	80003e2 <__adddf3+0xe6>
 8000666:	bf00      	nop

08000668 <__aeabi_uldivmod>:
 8000668:	b953      	cbnz	r3, 8000680 <__aeabi_uldivmod+0x18>
 800066a:	b94a      	cbnz	r2, 8000680 <__aeabi_uldivmod+0x18>
 800066c:	2900      	cmp	r1, #0
 800066e:	bf08      	it	eq
 8000670:	2800      	cmpeq	r0, #0
 8000672:	bf1c      	itt	ne
 8000674:	f04f 31ff 	movne.w	r1, #4294967295
 8000678:	f04f 30ff 	movne.w	r0, #4294967295
 800067c:	f000 b9ac 	b.w	80009d8 <__aeabi_idiv0>
 8000680:	f1ad 0c08 	sub.w	ip, sp, #8
 8000684:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000688:	f000 f83e 	bl	8000708 <__udivmoddi4>
 800068c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000690:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000694:	b004      	add	sp, #16
 8000696:	4770      	bx	lr

08000698 <__aeabi_d2lz>:
 8000698:	b508      	push	{r3, lr}
 800069a:	4602      	mov	r2, r0
 800069c:	460b      	mov	r3, r1
 800069e:	ec43 2b17 	vmov	d7, r2, r3
 80006a2:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 80006a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80006aa:	d403      	bmi.n	80006b4 <__aeabi_d2lz+0x1c>
 80006ac:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80006b0:	f000 b80a 	b.w	80006c8 <__aeabi_d2ulz>
 80006b4:	eeb1 7b47 	vneg.f64	d7, d7
 80006b8:	ec51 0b17 	vmov	r0, r1, d7
 80006bc:	f000 f804 	bl	80006c8 <__aeabi_d2ulz>
 80006c0:	4240      	negs	r0, r0
 80006c2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006c6:	bd08      	pop	{r3, pc}

080006c8 <__aeabi_d2ulz>:
 80006c8:	ed9f 6b0b 	vldr	d6, [pc, #44]	; 80006f8 <__aeabi_d2ulz+0x30>
 80006cc:	ec41 0b17 	vmov	d7, r0, r1
 80006d0:	ed9f 5b0b 	vldr	d5, [pc, #44]	; 8000700 <__aeabi_d2ulz+0x38>
 80006d4:	ee27 6b06 	vmul.f64	d6, d7, d6
 80006d8:	eebc 6bc6 	vcvt.u32.f64	s12, d6
 80006dc:	eeb8 4b46 	vcvt.f64.u32	d4, s12
 80006e0:	eea4 7b45 	vfms.f64	d7, d4, d5
 80006e4:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80006e8:	ee16 1a10 	vmov	r1, s12
 80006ec:	ee17 0a90 	vmov	r0, s15
 80006f0:	4770      	bx	lr
 80006f2:	bf00      	nop
 80006f4:	f3af 8000 	nop.w
 80006f8:	00000000 	.word	0x00000000
 80006fc:	3df00000 	.word	0x3df00000
 8000700:	00000000 	.word	0x00000000
 8000704:	41f00000 	.word	0x41f00000

08000708 <__udivmoddi4>:
 8000708:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800070c:	9d08      	ldr	r5, [sp, #32]
 800070e:	4604      	mov	r4, r0
 8000710:	468e      	mov	lr, r1
 8000712:	2b00      	cmp	r3, #0
 8000714:	d14d      	bne.n	80007b2 <__udivmoddi4+0xaa>
 8000716:	428a      	cmp	r2, r1
 8000718:	4694      	mov	ip, r2
 800071a:	d969      	bls.n	80007f0 <__udivmoddi4+0xe8>
 800071c:	fab2 f282 	clz	r2, r2
 8000720:	b152      	cbz	r2, 8000738 <__udivmoddi4+0x30>
 8000722:	fa01 f302 	lsl.w	r3, r1, r2
 8000726:	f1c2 0120 	rsb	r1, r2, #32
 800072a:	fa20 f101 	lsr.w	r1, r0, r1
 800072e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000732:	ea41 0e03 	orr.w	lr, r1, r3
 8000736:	4094      	lsls	r4, r2
 8000738:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800073c:	0c21      	lsrs	r1, r4, #16
 800073e:	fbbe f6f8 	udiv	r6, lr, r8
 8000742:	fa1f f78c 	uxth.w	r7, ip
 8000746:	fb08 e316 	mls	r3, r8, r6, lr
 800074a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800074e:	fb06 f107 	mul.w	r1, r6, r7
 8000752:	4299      	cmp	r1, r3
 8000754:	d90a      	bls.n	800076c <__udivmoddi4+0x64>
 8000756:	eb1c 0303 	adds.w	r3, ip, r3
 800075a:	f106 30ff 	add.w	r0, r6, #4294967295
 800075e:	f080 811f 	bcs.w	80009a0 <__udivmoddi4+0x298>
 8000762:	4299      	cmp	r1, r3
 8000764:	f240 811c 	bls.w	80009a0 <__udivmoddi4+0x298>
 8000768:	3e02      	subs	r6, #2
 800076a:	4463      	add	r3, ip
 800076c:	1a5b      	subs	r3, r3, r1
 800076e:	b2a4      	uxth	r4, r4
 8000770:	fbb3 f0f8 	udiv	r0, r3, r8
 8000774:	fb08 3310 	mls	r3, r8, r0, r3
 8000778:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800077c:	fb00 f707 	mul.w	r7, r0, r7
 8000780:	42a7      	cmp	r7, r4
 8000782:	d90a      	bls.n	800079a <__udivmoddi4+0x92>
 8000784:	eb1c 0404 	adds.w	r4, ip, r4
 8000788:	f100 33ff 	add.w	r3, r0, #4294967295
 800078c:	f080 810a 	bcs.w	80009a4 <__udivmoddi4+0x29c>
 8000790:	42a7      	cmp	r7, r4
 8000792:	f240 8107 	bls.w	80009a4 <__udivmoddi4+0x29c>
 8000796:	4464      	add	r4, ip
 8000798:	3802      	subs	r0, #2
 800079a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800079e:	1be4      	subs	r4, r4, r7
 80007a0:	2600      	movs	r6, #0
 80007a2:	b11d      	cbz	r5, 80007ac <__udivmoddi4+0xa4>
 80007a4:	40d4      	lsrs	r4, r2
 80007a6:	2300      	movs	r3, #0
 80007a8:	e9c5 4300 	strd	r4, r3, [r5]
 80007ac:	4631      	mov	r1, r6
 80007ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80007b2:	428b      	cmp	r3, r1
 80007b4:	d909      	bls.n	80007ca <__udivmoddi4+0xc2>
 80007b6:	2d00      	cmp	r5, #0
 80007b8:	f000 80ef 	beq.w	800099a <__udivmoddi4+0x292>
 80007bc:	2600      	movs	r6, #0
 80007be:	e9c5 0100 	strd	r0, r1, [r5]
 80007c2:	4630      	mov	r0, r6
 80007c4:	4631      	mov	r1, r6
 80007c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80007ca:	fab3 f683 	clz	r6, r3
 80007ce:	2e00      	cmp	r6, #0
 80007d0:	d14a      	bne.n	8000868 <__udivmoddi4+0x160>
 80007d2:	428b      	cmp	r3, r1
 80007d4:	d302      	bcc.n	80007dc <__udivmoddi4+0xd4>
 80007d6:	4282      	cmp	r2, r0
 80007d8:	f200 80f9 	bhi.w	80009ce <__udivmoddi4+0x2c6>
 80007dc:	1a84      	subs	r4, r0, r2
 80007de:	eb61 0303 	sbc.w	r3, r1, r3
 80007e2:	2001      	movs	r0, #1
 80007e4:	469e      	mov	lr, r3
 80007e6:	2d00      	cmp	r5, #0
 80007e8:	d0e0      	beq.n	80007ac <__udivmoddi4+0xa4>
 80007ea:	e9c5 4e00 	strd	r4, lr, [r5]
 80007ee:	e7dd      	b.n	80007ac <__udivmoddi4+0xa4>
 80007f0:	b902      	cbnz	r2, 80007f4 <__udivmoddi4+0xec>
 80007f2:	deff      	udf	#255	; 0xff
 80007f4:	fab2 f282 	clz	r2, r2
 80007f8:	2a00      	cmp	r2, #0
 80007fa:	f040 8092 	bne.w	8000922 <__udivmoddi4+0x21a>
 80007fe:	eba1 010c 	sub.w	r1, r1, ip
 8000802:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000806:	fa1f fe8c 	uxth.w	lr, ip
 800080a:	2601      	movs	r6, #1
 800080c:	0c20      	lsrs	r0, r4, #16
 800080e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000812:	fb07 1113 	mls	r1, r7, r3, r1
 8000816:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800081a:	fb0e f003 	mul.w	r0, lr, r3
 800081e:	4288      	cmp	r0, r1
 8000820:	d908      	bls.n	8000834 <__udivmoddi4+0x12c>
 8000822:	eb1c 0101 	adds.w	r1, ip, r1
 8000826:	f103 38ff 	add.w	r8, r3, #4294967295
 800082a:	d202      	bcs.n	8000832 <__udivmoddi4+0x12a>
 800082c:	4288      	cmp	r0, r1
 800082e:	f200 80cb 	bhi.w	80009c8 <__udivmoddi4+0x2c0>
 8000832:	4643      	mov	r3, r8
 8000834:	1a09      	subs	r1, r1, r0
 8000836:	b2a4      	uxth	r4, r4
 8000838:	fbb1 f0f7 	udiv	r0, r1, r7
 800083c:	fb07 1110 	mls	r1, r7, r0, r1
 8000840:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000844:	fb0e fe00 	mul.w	lr, lr, r0
 8000848:	45a6      	cmp	lr, r4
 800084a:	d908      	bls.n	800085e <__udivmoddi4+0x156>
 800084c:	eb1c 0404 	adds.w	r4, ip, r4
 8000850:	f100 31ff 	add.w	r1, r0, #4294967295
 8000854:	d202      	bcs.n	800085c <__udivmoddi4+0x154>
 8000856:	45a6      	cmp	lr, r4
 8000858:	f200 80bb 	bhi.w	80009d2 <__udivmoddi4+0x2ca>
 800085c:	4608      	mov	r0, r1
 800085e:	eba4 040e 	sub.w	r4, r4, lr
 8000862:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000866:	e79c      	b.n	80007a2 <__udivmoddi4+0x9a>
 8000868:	f1c6 0720 	rsb	r7, r6, #32
 800086c:	40b3      	lsls	r3, r6
 800086e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000872:	ea4c 0c03 	orr.w	ip, ip, r3
 8000876:	fa20 f407 	lsr.w	r4, r0, r7
 800087a:	fa01 f306 	lsl.w	r3, r1, r6
 800087e:	431c      	orrs	r4, r3
 8000880:	40f9      	lsrs	r1, r7
 8000882:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000886:	fa00 f306 	lsl.w	r3, r0, r6
 800088a:	fbb1 f8f9 	udiv	r8, r1, r9
 800088e:	0c20      	lsrs	r0, r4, #16
 8000890:	fa1f fe8c 	uxth.w	lr, ip
 8000894:	fb09 1118 	mls	r1, r9, r8, r1
 8000898:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800089c:	fb08 f00e 	mul.w	r0, r8, lr
 80008a0:	4288      	cmp	r0, r1
 80008a2:	fa02 f206 	lsl.w	r2, r2, r6
 80008a6:	d90b      	bls.n	80008c0 <__udivmoddi4+0x1b8>
 80008a8:	eb1c 0101 	adds.w	r1, ip, r1
 80008ac:	f108 3aff 	add.w	sl, r8, #4294967295
 80008b0:	f080 8088 	bcs.w	80009c4 <__udivmoddi4+0x2bc>
 80008b4:	4288      	cmp	r0, r1
 80008b6:	f240 8085 	bls.w	80009c4 <__udivmoddi4+0x2bc>
 80008ba:	f1a8 0802 	sub.w	r8, r8, #2
 80008be:	4461      	add	r1, ip
 80008c0:	1a09      	subs	r1, r1, r0
 80008c2:	b2a4      	uxth	r4, r4
 80008c4:	fbb1 f0f9 	udiv	r0, r1, r9
 80008c8:	fb09 1110 	mls	r1, r9, r0, r1
 80008cc:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80008d0:	fb00 fe0e 	mul.w	lr, r0, lr
 80008d4:	458e      	cmp	lr, r1
 80008d6:	d908      	bls.n	80008ea <__udivmoddi4+0x1e2>
 80008d8:	eb1c 0101 	adds.w	r1, ip, r1
 80008dc:	f100 34ff 	add.w	r4, r0, #4294967295
 80008e0:	d26c      	bcs.n	80009bc <__udivmoddi4+0x2b4>
 80008e2:	458e      	cmp	lr, r1
 80008e4:	d96a      	bls.n	80009bc <__udivmoddi4+0x2b4>
 80008e6:	3802      	subs	r0, #2
 80008e8:	4461      	add	r1, ip
 80008ea:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80008ee:	fba0 9402 	umull	r9, r4, r0, r2
 80008f2:	eba1 010e 	sub.w	r1, r1, lr
 80008f6:	42a1      	cmp	r1, r4
 80008f8:	46c8      	mov	r8, r9
 80008fa:	46a6      	mov	lr, r4
 80008fc:	d356      	bcc.n	80009ac <__udivmoddi4+0x2a4>
 80008fe:	d053      	beq.n	80009a8 <__udivmoddi4+0x2a0>
 8000900:	b15d      	cbz	r5, 800091a <__udivmoddi4+0x212>
 8000902:	ebb3 0208 	subs.w	r2, r3, r8
 8000906:	eb61 010e 	sbc.w	r1, r1, lr
 800090a:	fa01 f707 	lsl.w	r7, r1, r7
 800090e:	fa22 f306 	lsr.w	r3, r2, r6
 8000912:	40f1      	lsrs	r1, r6
 8000914:	431f      	orrs	r7, r3
 8000916:	e9c5 7100 	strd	r7, r1, [r5]
 800091a:	2600      	movs	r6, #0
 800091c:	4631      	mov	r1, r6
 800091e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000922:	f1c2 0320 	rsb	r3, r2, #32
 8000926:	40d8      	lsrs	r0, r3
 8000928:	fa0c fc02 	lsl.w	ip, ip, r2
 800092c:	fa21 f303 	lsr.w	r3, r1, r3
 8000930:	4091      	lsls	r1, r2
 8000932:	4301      	orrs	r1, r0
 8000934:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000938:	fa1f fe8c 	uxth.w	lr, ip
 800093c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000940:	fb07 3610 	mls	r6, r7, r0, r3
 8000944:	0c0b      	lsrs	r3, r1, #16
 8000946:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 800094a:	fb00 f60e 	mul.w	r6, r0, lr
 800094e:	429e      	cmp	r6, r3
 8000950:	fa04 f402 	lsl.w	r4, r4, r2
 8000954:	d908      	bls.n	8000968 <__udivmoddi4+0x260>
 8000956:	eb1c 0303 	adds.w	r3, ip, r3
 800095a:	f100 38ff 	add.w	r8, r0, #4294967295
 800095e:	d22f      	bcs.n	80009c0 <__udivmoddi4+0x2b8>
 8000960:	429e      	cmp	r6, r3
 8000962:	d92d      	bls.n	80009c0 <__udivmoddi4+0x2b8>
 8000964:	3802      	subs	r0, #2
 8000966:	4463      	add	r3, ip
 8000968:	1b9b      	subs	r3, r3, r6
 800096a:	b289      	uxth	r1, r1
 800096c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000970:	fb07 3316 	mls	r3, r7, r6, r3
 8000974:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000978:	fb06 f30e 	mul.w	r3, r6, lr
 800097c:	428b      	cmp	r3, r1
 800097e:	d908      	bls.n	8000992 <__udivmoddi4+0x28a>
 8000980:	eb1c 0101 	adds.w	r1, ip, r1
 8000984:	f106 38ff 	add.w	r8, r6, #4294967295
 8000988:	d216      	bcs.n	80009b8 <__udivmoddi4+0x2b0>
 800098a:	428b      	cmp	r3, r1
 800098c:	d914      	bls.n	80009b8 <__udivmoddi4+0x2b0>
 800098e:	3e02      	subs	r6, #2
 8000990:	4461      	add	r1, ip
 8000992:	1ac9      	subs	r1, r1, r3
 8000994:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000998:	e738      	b.n	800080c <__udivmoddi4+0x104>
 800099a:	462e      	mov	r6, r5
 800099c:	4628      	mov	r0, r5
 800099e:	e705      	b.n	80007ac <__udivmoddi4+0xa4>
 80009a0:	4606      	mov	r6, r0
 80009a2:	e6e3      	b.n	800076c <__udivmoddi4+0x64>
 80009a4:	4618      	mov	r0, r3
 80009a6:	e6f8      	b.n	800079a <__udivmoddi4+0x92>
 80009a8:	454b      	cmp	r3, r9
 80009aa:	d2a9      	bcs.n	8000900 <__udivmoddi4+0x1f8>
 80009ac:	ebb9 0802 	subs.w	r8, r9, r2
 80009b0:	eb64 0e0c 	sbc.w	lr, r4, ip
 80009b4:	3801      	subs	r0, #1
 80009b6:	e7a3      	b.n	8000900 <__udivmoddi4+0x1f8>
 80009b8:	4646      	mov	r6, r8
 80009ba:	e7ea      	b.n	8000992 <__udivmoddi4+0x28a>
 80009bc:	4620      	mov	r0, r4
 80009be:	e794      	b.n	80008ea <__udivmoddi4+0x1e2>
 80009c0:	4640      	mov	r0, r8
 80009c2:	e7d1      	b.n	8000968 <__udivmoddi4+0x260>
 80009c4:	46d0      	mov	r8, sl
 80009c6:	e77b      	b.n	80008c0 <__udivmoddi4+0x1b8>
 80009c8:	3b02      	subs	r3, #2
 80009ca:	4461      	add	r1, ip
 80009cc:	e732      	b.n	8000834 <__udivmoddi4+0x12c>
 80009ce:	4630      	mov	r0, r6
 80009d0:	e709      	b.n	80007e6 <__udivmoddi4+0xde>
 80009d2:	4464      	add	r4, ip
 80009d4:	3802      	subs	r0, #2
 80009d6:	e742      	b.n	800085e <__udivmoddi4+0x156>

080009d8 <__aeabi_idiv0>:
 80009d8:	4770      	bx	lr
 80009da:	bf00      	nop

080009dc <MX_ETH_Init>:

ETH_HandleTypeDef heth;

/* ETH init function */
void MX_ETH_Init(void)
{
 80009dc:	b580      	push	{r7, lr}
 80009de:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 80009e0:	4b1f      	ldr	r3, [pc, #124]	; (8000a60 <MX_ETH_Init+0x84>)
 80009e2:	4a20      	ldr	r2, [pc, #128]	; (8000a64 <MX_ETH_Init+0x88>)
 80009e4:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 80009e6:	4b20      	ldr	r3, [pc, #128]	; (8000a68 <MX_ETH_Init+0x8c>)
 80009e8:	2200      	movs	r2, #0
 80009ea:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 80009ec:	4b1e      	ldr	r3, [pc, #120]	; (8000a68 <MX_ETH_Init+0x8c>)
 80009ee:	2280      	movs	r2, #128	; 0x80
 80009f0:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 80009f2:	4b1d      	ldr	r3, [pc, #116]	; (8000a68 <MX_ETH_Init+0x8c>)
 80009f4:	22e1      	movs	r2, #225	; 0xe1
 80009f6:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 80009f8:	4b1b      	ldr	r3, [pc, #108]	; (8000a68 <MX_ETH_Init+0x8c>)
 80009fa:	2200      	movs	r2, #0
 80009fc:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 80009fe:	4b1a      	ldr	r3, [pc, #104]	; (8000a68 <MX_ETH_Init+0x8c>)
 8000a00:	2200      	movs	r2, #0
 8000a02:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 8000a04:	4b18      	ldr	r3, [pc, #96]	; (8000a68 <MX_ETH_Init+0x8c>)
 8000a06:	2200      	movs	r2, #0
 8000a08:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 8000a0a:	4b15      	ldr	r3, [pc, #84]	; (8000a60 <MX_ETH_Init+0x84>)
 8000a0c:	4a16      	ldr	r2, [pc, #88]	; (8000a68 <MX_ETH_Init+0x8c>)
 8000a0e:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 8000a10:	4b13      	ldr	r3, [pc, #76]	; (8000a60 <MX_ETH_Init+0x84>)
 8000a12:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8000a16:	609a      	str	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 8000a18:	4b11      	ldr	r3, [pc, #68]	; (8000a60 <MX_ETH_Init+0x84>)
 8000a1a:	4a14      	ldr	r2, [pc, #80]	; (8000a6c <MX_ETH_Init+0x90>)
 8000a1c:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 8000a1e:	4b10      	ldr	r3, [pc, #64]	; (8000a60 <MX_ETH_Init+0x84>)
 8000a20:	4a13      	ldr	r2, [pc, #76]	; (8000a70 <MX_ETH_Init+0x94>)
 8000a22:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 8000a24:	4b0e      	ldr	r3, [pc, #56]	; (8000a60 <MX_ETH_Init+0x84>)
 8000a26:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8000a2a:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 8000a2c:	480c      	ldr	r0, [pc, #48]	; (8000a60 <MX_ETH_Init+0x84>)
 8000a2e:	f001 fd67 	bl	8002500 <HAL_ETH_Init>
 8000a32:	4603      	mov	r3, r0
 8000a34:	2b00      	cmp	r3, #0
 8000a36:	d001      	beq.n	8000a3c <MX_ETH_Init+0x60>
  {
    Error_Handler();
 8000a38:	f001 f82a 	bl	8001a90 <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 8000a3c:	2238      	movs	r2, #56	; 0x38
 8000a3e:	2100      	movs	r1, #0
 8000a40:	480c      	ldr	r0, [pc, #48]	; (8000a74 <MX_ETH_Init+0x98>)
 8000a42:	f008 fa74 	bl	8008f2e <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 8000a46:	4b0b      	ldr	r3, [pc, #44]	; (8000a74 <MX_ETH_Init+0x98>)
 8000a48:	2221      	movs	r2, #33	; 0x21
 8000a4a:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 8000a4c:	4b09      	ldr	r3, [pc, #36]	; (8000a74 <MX_ETH_Init+0x98>)
 8000a4e:	f44f 0240 	mov.w	r2, #12582912	; 0xc00000
 8000a52:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 8000a54:	4b07      	ldr	r3, [pc, #28]	; (8000a74 <MX_ETH_Init+0x98>)
 8000a56:	2200      	movs	r2, #0
 8000a58:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 8000a5a:	bf00      	nop
 8000a5c:	bd80      	pop	{r7, pc}
 8000a5e:	bf00      	nop
 8000a60:	2000037c 	.word	0x2000037c
 8000a64:	40028000 	.word	0x40028000
 8000a68:	2000042c 	.word	0x2000042c
 8000a6c:	20000284 	.word	0x20000284
 8000a70:	200001e4 	.word	0x200001e4
 8000a74:	20000344 	.word	0x20000344

08000a78 <HAL_ETH_MspInit>:

void HAL_ETH_MspInit(ETH_HandleTypeDef* ethHandle)
{
 8000a78:	b580      	push	{r7, lr}
 8000a7a:	b08e      	sub	sp, #56	; 0x38
 8000a7c:	af00      	add	r7, sp, #0
 8000a7e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a80:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000a84:	2200      	movs	r2, #0
 8000a86:	601a      	str	r2, [r3, #0]
 8000a88:	605a      	str	r2, [r3, #4]
 8000a8a:	609a      	str	r2, [r3, #8]
 8000a8c:	60da      	str	r2, [r3, #12]
 8000a8e:	611a      	str	r2, [r3, #16]
  if(ethHandle->Instance==ETH)
 8000a90:	687b      	ldr	r3, [r7, #4]
 8000a92:	681b      	ldr	r3, [r3, #0]
 8000a94:	4a4e      	ldr	r2, [pc, #312]	; (8000bd0 <HAL_ETH_MspInit+0x158>)
 8000a96:	4293      	cmp	r3, r2
 8000a98:	f040 8096 	bne.w	8000bc8 <HAL_ETH_MspInit+0x150>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* ETH clock enable */
    __HAL_RCC_ETH_CLK_ENABLE();
 8000a9c:	4b4d      	ldr	r3, [pc, #308]	; (8000bd4 <HAL_ETH_MspInit+0x15c>)
 8000a9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000aa0:	4a4c      	ldr	r2, [pc, #304]	; (8000bd4 <HAL_ETH_MspInit+0x15c>)
 8000aa2:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000aa6:	6313      	str	r3, [r2, #48]	; 0x30
 8000aa8:	4b4a      	ldr	r3, [pc, #296]	; (8000bd4 <HAL_ETH_MspInit+0x15c>)
 8000aaa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000aac:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000ab0:	623b      	str	r3, [r7, #32]
 8000ab2:	6a3b      	ldr	r3, [r7, #32]
 8000ab4:	4b47      	ldr	r3, [pc, #284]	; (8000bd4 <HAL_ETH_MspInit+0x15c>)
 8000ab6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ab8:	4a46      	ldr	r2, [pc, #280]	; (8000bd4 <HAL_ETH_MspInit+0x15c>)
 8000aba:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8000abe:	6313      	str	r3, [r2, #48]	; 0x30
 8000ac0:	4b44      	ldr	r3, [pc, #272]	; (8000bd4 <HAL_ETH_MspInit+0x15c>)
 8000ac2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ac4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8000ac8:	61fb      	str	r3, [r7, #28]
 8000aca:	69fb      	ldr	r3, [r7, #28]
 8000acc:	4b41      	ldr	r3, [pc, #260]	; (8000bd4 <HAL_ETH_MspInit+0x15c>)
 8000ace:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ad0:	4a40      	ldr	r2, [pc, #256]	; (8000bd4 <HAL_ETH_MspInit+0x15c>)
 8000ad2:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8000ad6:	6313      	str	r3, [r2, #48]	; 0x30
 8000ad8:	4b3e      	ldr	r3, [pc, #248]	; (8000bd4 <HAL_ETH_MspInit+0x15c>)
 8000ada:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000adc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8000ae0:	61bb      	str	r3, [r7, #24]
 8000ae2:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ae4:	4b3b      	ldr	r3, [pc, #236]	; (8000bd4 <HAL_ETH_MspInit+0x15c>)
 8000ae6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ae8:	4a3a      	ldr	r2, [pc, #232]	; (8000bd4 <HAL_ETH_MspInit+0x15c>)
 8000aea:	f043 0304 	orr.w	r3, r3, #4
 8000aee:	6313      	str	r3, [r2, #48]	; 0x30
 8000af0:	4b38      	ldr	r3, [pc, #224]	; (8000bd4 <HAL_ETH_MspInit+0x15c>)
 8000af2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000af4:	f003 0304 	and.w	r3, r3, #4
 8000af8:	617b      	str	r3, [r7, #20]
 8000afa:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000afc:	4b35      	ldr	r3, [pc, #212]	; (8000bd4 <HAL_ETH_MspInit+0x15c>)
 8000afe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b00:	4a34      	ldr	r2, [pc, #208]	; (8000bd4 <HAL_ETH_MspInit+0x15c>)
 8000b02:	f043 0301 	orr.w	r3, r3, #1
 8000b06:	6313      	str	r3, [r2, #48]	; 0x30
 8000b08:	4b32      	ldr	r3, [pc, #200]	; (8000bd4 <HAL_ETH_MspInit+0x15c>)
 8000b0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b0c:	f003 0301 	and.w	r3, r3, #1
 8000b10:	613b      	str	r3, [r7, #16]
 8000b12:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b14:	4b2f      	ldr	r3, [pc, #188]	; (8000bd4 <HAL_ETH_MspInit+0x15c>)
 8000b16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b18:	4a2e      	ldr	r2, [pc, #184]	; (8000bd4 <HAL_ETH_MspInit+0x15c>)
 8000b1a:	f043 0302 	orr.w	r3, r3, #2
 8000b1e:	6313      	str	r3, [r2, #48]	; 0x30
 8000b20:	4b2c      	ldr	r3, [pc, #176]	; (8000bd4 <HAL_ETH_MspInit+0x15c>)
 8000b22:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b24:	f003 0302 	and.w	r3, r3, #2
 8000b28:	60fb      	str	r3, [r7, #12]
 8000b2a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8000b2c:	4b29      	ldr	r3, [pc, #164]	; (8000bd4 <HAL_ETH_MspInit+0x15c>)
 8000b2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b30:	4a28      	ldr	r2, [pc, #160]	; (8000bd4 <HAL_ETH_MspInit+0x15c>)
 8000b32:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000b36:	6313      	str	r3, [r2, #48]	; 0x30
 8000b38:	4b26      	ldr	r3, [pc, #152]	; (8000bd4 <HAL_ETH_MspInit+0x15c>)
 8000b3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b3c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000b40:	60bb      	str	r3, [r7, #8]
 8000b42:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8000b44:	2332      	movs	r3, #50	; 0x32
 8000b46:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b48:	2302      	movs	r3, #2
 8000b4a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b4c:	2300      	movs	r3, #0
 8000b4e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b50:	2303      	movs	r3, #3
 8000b52:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000b54:	230b      	movs	r3, #11
 8000b56:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000b58:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000b5c:	4619      	mov	r1, r3
 8000b5e:	481e      	ldr	r0, [pc, #120]	; (8000bd8 <HAL_ETH_MspInit+0x160>)
 8000b60:	f001 fff4 	bl	8002b4c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8000b64:	2386      	movs	r3, #134	; 0x86
 8000b66:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b68:	2302      	movs	r3, #2
 8000b6a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b6c:	2300      	movs	r3, #0
 8000b6e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b70:	2303      	movs	r3, #3
 8000b72:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000b74:	230b      	movs	r3, #11
 8000b76:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b78:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000b7c:	4619      	mov	r1, r3
 8000b7e:	4817      	ldr	r0, [pc, #92]	; (8000bdc <HAL_ETH_MspInit+0x164>)
 8000b80:	f001 ffe4 	bl	8002b4c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8000b84:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000b88:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b8a:	2302      	movs	r3, #2
 8000b8c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b8e:	2300      	movs	r3, #0
 8000b90:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b92:	2303      	movs	r3, #3
 8000b94:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000b96:	230b      	movs	r3, #11
 8000b98:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8000b9a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000b9e:	4619      	mov	r1, r3
 8000ba0:	480f      	ldr	r0, [pc, #60]	; (8000be0 <HAL_ETH_MspInit+0x168>)
 8000ba2:	f001 ffd3 	bl	8002b4c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8000ba6:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8000baa:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bac:	2302      	movs	r3, #2
 8000bae:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bb0:	2300      	movs	r3, #0
 8000bb2:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000bb4:	2303      	movs	r3, #3
 8000bb6:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000bb8:	230b      	movs	r3, #11
 8000bba:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000bbc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000bc0:	4619      	mov	r1, r3
 8000bc2:	4808      	ldr	r0, [pc, #32]	; (8000be4 <HAL_ETH_MspInit+0x16c>)
 8000bc4:	f001 ffc2 	bl	8002b4c <HAL_GPIO_Init>

  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }
}
 8000bc8:	bf00      	nop
 8000bca:	3738      	adds	r7, #56	; 0x38
 8000bcc:	46bd      	mov	sp, r7
 8000bce:	bd80      	pop	{r7, pc}
 8000bd0:	40028000 	.word	0x40028000
 8000bd4:	40023800 	.word	0x40023800
 8000bd8:	40020800 	.word	0x40020800
 8000bdc:	40020000 	.word	0x40020000
 8000be0:	40020400 	.word	0x40020400
 8000be4:	40021800 	.word	0x40021800

08000be8 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000be8:	b580      	push	{r7, lr}
 8000bea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */
  /* Create the mutex(es) */
  /* creation of Mutex01 */
  Mutex01Handle = osMutexNew(&Mutex01_attributes);
 8000bec:	4817      	ldr	r0, [pc, #92]	; (8000c4c <MX_FREERTOS_Init+0x64>)
 8000bee:	f005 fa8f 	bl	8006110 <osMutexNew>
 8000bf2:	4603      	mov	r3, r0
 8000bf4:	4a16      	ldr	r2, [pc, #88]	; (8000c50 <MX_FREERTOS_Init+0x68>)
 8000bf6:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of Task01 */
  Task01Handle = osThreadNew(StartTask01, NULL, &Task01_attributes);
 8000bf8:	4a16      	ldr	r2, [pc, #88]	; (8000c54 <MX_FREERTOS_Init+0x6c>)
 8000bfa:	2100      	movs	r1, #0
 8000bfc:	4816      	ldr	r0, [pc, #88]	; (8000c58 <MX_FREERTOS_Init+0x70>)
 8000bfe:	f005 f9b3 	bl	8005f68 <osThreadNew>
 8000c02:	4603      	mov	r3, r0
 8000c04:	4a15      	ldr	r2, [pc, #84]	; (8000c5c <MX_FREERTOS_Init+0x74>)
 8000c06:	6013      	str	r3, [r2, #0]

  /* creation of Task02 */
  Task02Handle = osThreadNew(StartTask02, NULL, &Task02_attributes);
 8000c08:	4a15      	ldr	r2, [pc, #84]	; (8000c60 <MX_FREERTOS_Init+0x78>)
 8000c0a:	2100      	movs	r1, #0
 8000c0c:	4815      	ldr	r0, [pc, #84]	; (8000c64 <MX_FREERTOS_Init+0x7c>)
 8000c0e:	f005 f9ab 	bl	8005f68 <osThreadNew>
 8000c12:	4603      	mov	r3, r0
 8000c14:	4a14      	ldr	r2, [pc, #80]	; (8000c68 <MX_FREERTOS_Init+0x80>)
 8000c16:	6013      	str	r3, [r2, #0]

  /* creation of Task03 */
  Task03Handle = osThreadNew(StartTask03, NULL, &Task03_attributes);
 8000c18:	4a14      	ldr	r2, [pc, #80]	; (8000c6c <MX_FREERTOS_Init+0x84>)
 8000c1a:	2100      	movs	r1, #0
 8000c1c:	4814      	ldr	r0, [pc, #80]	; (8000c70 <MX_FREERTOS_Init+0x88>)
 8000c1e:	f005 f9a3 	bl	8005f68 <osThreadNew>
 8000c22:	4603      	mov	r3, r0
 8000c24:	4a13      	ldr	r2, [pc, #76]	; (8000c74 <MX_FREERTOS_Init+0x8c>)
 8000c26:	6013      	str	r3, [r2, #0]

  /* creation of Task04 */
  Task04Handle = osThreadNew(StartTask04, NULL, &Task04_attributes);
 8000c28:	4a13      	ldr	r2, [pc, #76]	; (8000c78 <MX_FREERTOS_Init+0x90>)
 8000c2a:	2100      	movs	r1, #0
 8000c2c:	4813      	ldr	r0, [pc, #76]	; (8000c7c <MX_FREERTOS_Init+0x94>)
 8000c2e:	f005 f99b 	bl	8005f68 <osThreadNew>
 8000c32:	4603      	mov	r3, r0
 8000c34:	4a12      	ldr	r2, [pc, #72]	; (8000c80 <MX_FREERTOS_Init+0x98>)
 8000c36:	6013      	str	r3, [r2, #0]

  /* creation of Task05 */
  Task05Handle = osThreadNew(StartTask05, NULL, &Task05_attributes);
 8000c38:	4a12      	ldr	r2, [pc, #72]	; (8000c84 <MX_FREERTOS_Init+0x9c>)
 8000c3a:	2100      	movs	r1, #0
 8000c3c:	4812      	ldr	r0, [pc, #72]	; (8000c88 <MX_FREERTOS_Init+0xa0>)
 8000c3e:	f005 f993 	bl	8005f68 <osThreadNew>
 8000c42:	4603      	mov	r3, r0
 8000c44:	4a11      	ldr	r2, [pc, #68]	; (8000c8c <MX_FREERTOS_Init+0xa4>)
 8000c46:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8000c48:	bf00      	nop
 8000c4a:	bd80      	pop	{r7, pc}
 8000c4c:	0800bc24 	.word	0x0800bc24
 8000c50:	20000448 	.word	0x20000448
 8000c54:	0800bb70 	.word	0x0800bb70
 8000c58:	08000c91 	.word	0x08000c91
 8000c5c:	20000434 	.word	0x20000434
 8000c60:	0800bb94 	.word	0x0800bb94
 8000c64:	08000ccd 	.word	0x08000ccd
 8000c68:	20000438 	.word	0x20000438
 8000c6c:	0800bbb8 	.word	0x0800bbb8
 8000c70:	08000cdd 	.word	0x08000cdd
 8000c74:	2000043c 	.word	0x2000043c
 8000c78:	0800bbdc 	.word	0x0800bbdc
 8000c7c:	08000ced 	.word	0x08000ced
 8000c80:	20000440 	.word	0x20000440
 8000c84:	0800bc00 	.word	0x0800bc00
 8000c88:	08000cfd 	.word	0x08000cfd
 8000c8c:	20000444 	.word	0x20000444

08000c90 <StartTask01>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartTask01 */
void StartTask01(void *argument)
{
 8000c90:	b580      	push	{r7, lr}
 8000c92:	b082      	sub	sp, #8
 8000c94:	af00      	add	r7, sp, #0
 8000c96:	6078      	str	r0, [r7, #4]
  {
//	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);
//	  osDelay(5);
//	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
//	  osDelay(5);
	  latitude_gps = gps.latitude;
 8000c98:	4b09      	ldr	r3, [pc, #36]	; (8000cc0 <StartTask01+0x30>)
 8000c9a:	ed93 7b00 	vldr	d7, [r3]
 8000c9e:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000ca2:	4b08      	ldr	r3, [pc, #32]	; (8000cc4 <StartTask01+0x34>)
 8000ca4:	edc3 7a00 	vstr	s15, [r3]
	  longitude_gps = gps.longitude;
 8000ca8:	4b05      	ldr	r3, [pc, #20]	; (8000cc0 <StartTask01+0x30>)
 8000caa:	ed93 7b02 	vldr	d7, [r3, #8]
 8000cae:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000cb2:	4b05      	ldr	r3, [pc, #20]	; (8000cc8 <StartTask01+0x38>)
 8000cb4:	edc3 7a00 	vstr	s15, [r3]
    osDelay(1);
 8000cb8:	2001      	movs	r0, #1
 8000cba:	f005 f9fb 	bl	80060b4 <osDelay>
	  latitude_gps = gps.latitude;
 8000cbe:	e7eb      	b.n	8000c98 <StartTask01+0x8>
 8000cc0:	20000450 	.word	0x20000450
 8000cc4:	20000584 	.word	0x20000584
 8000cc8:	20000588 	.word	0x20000588

08000ccc <StartTask02>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask02 */
void StartTask02(void *argument)
{
 8000ccc:	b580      	push	{r7, lr}
 8000cce:	b082      	sub	sp, #8
 8000cd0:	af00      	add	r7, sp, #0
 8000cd2:	6078      	str	r0, [r7, #4]
  {
//	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_RESET);
//	  osDelay(20);
//	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_SET);
//	  osDelay(20);
    osDelay(1);
 8000cd4:	2001      	movs	r0, #1
 8000cd6:	f005 f9ed 	bl	80060b4 <osDelay>
 8000cda:	e7fb      	b.n	8000cd4 <StartTask02+0x8>

08000cdc <StartTask03>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask03 */
void StartTask03(void *argument)
{
 8000cdc:	b580      	push	{r7, lr}
 8000cde:	b082      	sub	sp, #8
 8000ce0:	af00      	add	r7, sp, #0
 8000ce2:	6078      	str	r0, [r7, #4]
  {
//	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET);
//	  osDelay(140);
//	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET);
//	  osDelay(140);
    osDelay(1);
 8000ce4:	2001      	movs	r0, #1
 8000ce6:	f005 f9e5 	bl	80060b4 <osDelay>
 8000cea:	e7fb      	b.n	8000ce4 <StartTask03+0x8>

08000cec <StartTask04>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask04 */
void StartTask04(void *argument)
{
 8000cec:	b580      	push	{r7, lr}
 8000cee:	b082      	sub	sp, #8
 8000cf0:	af00      	add	r7, sp, #0
 8000cf2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask04 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000cf4:	2001      	movs	r0, #1
 8000cf6:	f005 f9dd 	bl	80060b4 <osDelay>
 8000cfa:	e7fb      	b.n	8000cf4 <StartTask04+0x8>

08000cfc <StartTask05>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask05 */
void StartTask05(void *argument)
{
 8000cfc:	b580      	push	{r7, lr}
 8000cfe:	b082      	sub	sp, #8
 8000d00:	af00      	add	r7, sp, #0
 8000d02:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask05 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000d04:	2001      	movs	r0, #1
 8000d06:	f005 f9d5 	bl	80060b4 <osDelay>
 8000d0a:	e7fb      	b.n	8000d04 <StartTask05+0x8>

08000d0c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000d0c:	b580      	push	{r7, lr}
 8000d0e:	b08c      	sub	sp, #48	; 0x30
 8000d10:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d12:	f107 031c 	add.w	r3, r7, #28
 8000d16:	2200      	movs	r2, #0
 8000d18:	601a      	str	r2, [r3, #0]
 8000d1a:	605a      	str	r2, [r3, #4]
 8000d1c:	609a      	str	r2, [r3, #8]
 8000d1e:	60da      	str	r2, [r3, #12]
 8000d20:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d22:	4b47      	ldr	r3, [pc, #284]	; (8000e40 <MX_GPIO_Init+0x134>)
 8000d24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d26:	4a46      	ldr	r2, [pc, #280]	; (8000e40 <MX_GPIO_Init+0x134>)
 8000d28:	f043 0304 	orr.w	r3, r3, #4
 8000d2c:	6313      	str	r3, [r2, #48]	; 0x30
 8000d2e:	4b44      	ldr	r3, [pc, #272]	; (8000e40 <MX_GPIO_Init+0x134>)
 8000d30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d32:	f003 0304 	and.w	r3, r3, #4
 8000d36:	61bb      	str	r3, [r7, #24]
 8000d38:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000d3a:	4b41      	ldr	r3, [pc, #260]	; (8000e40 <MX_GPIO_Init+0x134>)
 8000d3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d3e:	4a40      	ldr	r2, [pc, #256]	; (8000e40 <MX_GPIO_Init+0x134>)
 8000d40:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000d44:	6313      	str	r3, [r2, #48]	; 0x30
 8000d46:	4b3e      	ldr	r3, [pc, #248]	; (8000e40 <MX_GPIO_Init+0x134>)
 8000d48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d4a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000d4e:	617b      	str	r3, [r7, #20]
 8000d50:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d52:	4b3b      	ldr	r3, [pc, #236]	; (8000e40 <MX_GPIO_Init+0x134>)
 8000d54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d56:	4a3a      	ldr	r2, [pc, #232]	; (8000e40 <MX_GPIO_Init+0x134>)
 8000d58:	f043 0301 	orr.w	r3, r3, #1
 8000d5c:	6313      	str	r3, [r2, #48]	; 0x30
 8000d5e:	4b38      	ldr	r3, [pc, #224]	; (8000e40 <MX_GPIO_Init+0x134>)
 8000d60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d62:	f003 0301 	and.w	r3, r3, #1
 8000d66:	613b      	str	r3, [r7, #16]
 8000d68:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d6a:	4b35      	ldr	r3, [pc, #212]	; (8000e40 <MX_GPIO_Init+0x134>)
 8000d6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d6e:	4a34      	ldr	r2, [pc, #208]	; (8000e40 <MX_GPIO_Init+0x134>)
 8000d70:	f043 0302 	orr.w	r3, r3, #2
 8000d74:	6313      	str	r3, [r2, #48]	; 0x30
 8000d76:	4b32      	ldr	r3, [pc, #200]	; (8000e40 <MX_GPIO_Init+0x134>)
 8000d78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d7a:	f003 0302 	and.w	r3, r3, #2
 8000d7e:	60fb      	str	r3, [r7, #12]
 8000d80:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000d82:	4b2f      	ldr	r3, [pc, #188]	; (8000e40 <MX_GPIO_Init+0x134>)
 8000d84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d86:	4a2e      	ldr	r2, [pc, #184]	; (8000e40 <MX_GPIO_Init+0x134>)
 8000d88:	f043 0308 	orr.w	r3, r3, #8
 8000d8c:	6313      	str	r3, [r2, #48]	; 0x30
 8000d8e:	4b2c      	ldr	r3, [pc, #176]	; (8000e40 <MX_GPIO_Init+0x134>)
 8000d90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d92:	f003 0308 	and.w	r3, r3, #8
 8000d96:	60bb      	str	r3, [r7, #8]
 8000d98:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000d9a:	4b29      	ldr	r3, [pc, #164]	; (8000e40 <MX_GPIO_Init+0x134>)
 8000d9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d9e:	4a28      	ldr	r2, [pc, #160]	; (8000e40 <MX_GPIO_Init+0x134>)
 8000da0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000da4:	6313      	str	r3, [r2, #48]	; 0x30
 8000da6:	4b26      	ldr	r3, [pc, #152]	; (8000e40 <MX_GPIO_Init+0x134>)
 8000da8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000daa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000dae:	607b      	str	r3, [r7, #4]
 8000db0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8000db2:	2200      	movs	r2, #0
 8000db4:	f244 0181 	movw	r1, #16513	; 0x4081
 8000db8:	4822      	ldr	r0, [pc, #136]	; (8000e44 <MX_GPIO_Init+0x138>)
 8000dba:	f002 f873 	bl	8002ea4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8000dbe:	2200      	movs	r2, #0
 8000dc0:	2140      	movs	r1, #64	; 0x40
 8000dc2:	4821      	ldr	r0, [pc, #132]	; (8000e48 <MX_GPIO_Init+0x13c>)
 8000dc4:	f002 f86e 	bl	8002ea4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8000dc8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000dcc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000dce:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000dd2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dd4:	2300      	movs	r3, #0
 8000dd6:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8000dd8:	f107 031c 	add.w	r3, r7, #28
 8000ddc:	4619      	mov	r1, r3
 8000dde:	481b      	ldr	r0, [pc, #108]	; (8000e4c <MX_GPIO_Init+0x140>)
 8000de0:	f001 feb4 	bl	8002b4c <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 8000de4:	f244 0381 	movw	r3, #16513	; 0x4081
 8000de8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000dea:	2301      	movs	r3, #1
 8000dec:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dee:	2300      	movs	r3, #0
 8000df0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000df2:	2300      	movs	r3, #0
 8000df4:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000df6:	f107 031c 	add.w	r3, r7, #28
 8000dfa:	4619      	mov	r1, r3
 8000dfc:	4811      	ldr	r0, [pc, #68]	; (8000e44 <MX_GPIO_Init+0x138>)
 8000dfe:	f001 fea5 	bl	8002b4c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8000e02:	2340      	movs	r3, #64	; 0x40
 8000e04:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e06:	2301      	movs	r3, #1
 8000e08:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e0a:	2300      	movs	r3, #0
 8000e0c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e0e:	2300      	movs	r3, #0
 8000e10:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000e12:	f107 031c 	add.w	r3, r7, #28
 8000e16:	4619      	mov	r1, r3
 8000e18:	480b      	ldr	r0, [pc, #44]	; (8000e48 <MX_GPIO_Init+0x13c>)
 8000e1a:	f001 fe97 	bl	8002b4c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8000e1e:	2380      	movs	r3, #128	; 0x80
 8000e20:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000e22:	2300      	movs	r3, #0
 8000e24:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e26:	2300      	movs	r3, #0
 8000e28:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000e2a:	f107 031c 	add.w	r3, r7, #28
 8000e2e:	4619      	mov	r1, r3
 8000e30:	4805      	ldr	r0, [pc, #20]	; (8000e48 <MX_GPIO_Init+0x13c>)
 8000e32:	f001 fe8b 	bl	8002b4c <HAL_GPIO_Init>

}
 8000e36:	bf00      	nop
 8000e38:	3730      	adds	r7, #48	; 0x30
 8000e3a:	46bd      	mov	sp, r7
 8000e3c:	bd80      	pop	{r7, pc}
 8000e3e:	bf00      	nop
 8000e40:	40023800 	.word	0x40023800
 8000e44:	40020400 	.word	0x40020400
 8000e48:	40021800 	.word	0x40021800
 8000e4c:	40020800 	.word	0x40020800

08000e50 <prv_parse_number>:
 * \param[in]       gh: GPS handle
 * \param[in]       t: Text to parse. Set to `NULL` to parse current GPS term
 * \return          Parsed integer
 */
static int32_t
prv_parse_number(lwgps_t* gh, const char* t) {
 8000e50:	b480      	push	{r7}
 8000e52:	b085      	sub	sp, #20
 8000e54:	af00      	add	r7, sp, #0
 8000e56:	6078      	str	r0, [r7, #4]
 8000e58:	6039      	str	r1, [r7, #0]
    int32_t res = 0;
 8000e5a:	2300      	movs	r3, #0
 8000e5c:	60fb      	str	r3, [r7, #12]
    uint8_t minus;

    if (t == NULL) {
 8000e5e:	683b      	ldr	r3, [r7, #0]
 8000e60:	2b00      	cmp	r3, #0
 8000e62:	d106      	bne.n	8000e72 <prv_parse_number+0x22>
        t = gh->p.term_str;
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	3371      	adds	r3, #113	; 0x71
 8000e68:	603b      	str	r3, [r7, #0]
    }
    for (; t != NULL && *t == ' '; ++t) {}      /* Strip leading spaces */
 8000e6a:	e002      	b.n	8000e72 <prv_parse_number+0x22>
 8000e6c:	683b      	ldr	r3, [r7, #0]
 8000e6e:	3301      	adds	r3, #1
 8000e70:	603b      	str	r3, [r7, #0]
 8000e72:	683b      	ldr	r3, [r7, #0]
 8000e74:	2b00      	cmp	r3, #0
 8000e76:	d003      	beq.n	8000e80 <prv_parse_number+0x30>
 8000e78:	683b      	ldr	r3, [r7, #0]
 8000e7a:	781b      	ldrb	r3, [r3, #0]
 8000e7c:	2b20      	cmp	r3, #32
 8000e7e:	d0f5      	beq.n	8000e6c <prv_parse_number+0x1c>

    minus = (*t == '-' ? (++t, 1) : 0);
 8000e80:	683b      	ldr	r3, [r7, #0]
 8000e82:	781b      	ldrb	r3, [r3, #0]
 8000e84:	2b2d      	cmp	r3, #45	; 0x2d
 8000e86:	d104      	bne.n	8000e92 <prv_parse_number+0x42>
 8000e88:	683b      	ldr	r3, [r7, #0]
 8000e8a:	3301      	adds	r3, #1
 8000e8c:	603b      	str	r3, [r7, #0]
 8000e8e:	2301      	movs	r3, #1
 8000e90:	e000      	b.n	8000e94 <prv_parse_number+0x44>
 8000e92:	2300      	movs	r3, #0
 8000e94:	72fb      	strb	r3, [r7, #11]
    for (; t != NULL && CIN(*t); ++t) {
 8000e96:	e00d      	b.n	8000eb4 <prv_parse_number+0x64>
        res = 10 * res + CTN(*t);
 8000e98:	68fa      	ldr	r2, [r7, #12]
 8000e9a:	4613      	mov	r3, r2
 8000e9c:	009b      	lsls	r3, r3, #2
 8000e9e:	4413      	add	r3, r2
 8000ea0:	005b      	lsls	r3, r3, #1
 8000ea2:	461a      	mov	r2, r3
 8000ea4:	683b      	ldr	r3, [r7, #0]
 8000ea6:	781b      	ldrb	r3, [r3, #0]
 8000ea8:	3b30      	subs	r3, #48	; 0x30
 8000eaa:	4413      	add	r3, r2
 8000eac:	60fb      	str	r3, [r7, #12]
    for (; t != NULL && CIN(*t); ++t) {
 8000eae:	683b      	ldr	r3, [r7, #0]
 8000eb0:	3301      	adds	r3, #1
 8000eb2:	603b      	str	r3, [r7, #0]
 8000eb4:	683b      	ldr	r3, [r7, #0]
 8000eb6:	2b00      	cmp	r3, #0
 8000eb8:	d007      	beq.n	8000eca <prv_parse_number+0x7a>
 8000eba:	683b      	ldr	r3, [r7, #0]
 8000ebc:	781b      	ldrb	r3, [r3, #0]
 8000ebe:	2b2f      	cmp	r3, #47	; 0x2f
 8000ec0:	d903      	bls.n	8000eca <prv_parse_number+0x7a>
 8000ec2:	683b      	ldr	r3, [r7, #0]
 8000ec4:	781b      	ldrb	r3, [r3, #0]
 8000ec6:	2b39      	cmp	r3, #57	; 0x39
 8000ec8:	d9e6      	bls.n	8000e98 <prv_parse_number+0x48>
    }
    return minus ? -res : res;
 8000eca:	7afb      	ldrb	r3, [r7, #11]
 8000ecc:	2b00      	cmp	r3, #0
 8000ece:	d002      	beq.n	8000ed6 <prv_parse_number+0x86>
 8000ed0:	68fb      	ldr	r3, [r7, #12]
 8000ed2:	425b      	negs	r3, r3
 8000ed4:	e000      	b.n	8000ed8 <prv_parse_number+0x88>
 8000ed6:	68fb      	ldr	r3, [r7, #12]
}
 8000ed8:	4618      	mov	r0, r3
 8000eda:	3714      	adds	r7, #20
 8000edc:	46bd      	mov	sp, r7
 8000ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ee2:	4770      	bx	lr

08000ee4 <prv_parse_float_number>:
 * \param[in]       gh: GPS handle
 * \param[in]       t: Text to parse. Set to `NULL` to parse current GPS term
 * \return          Parsed double in \ref lwgps_float_t format
 */
static lwgps_float_t
prv_parse_float_number(lwgps_t* gh, const char* t) {
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	b084      	sub	sp, #16
 8000ee8:	af00      	add	r7, sp, #0
 8000eea:	6078      	str	r0, [r7, #4]
 8000eec:	6039      	str	r1, [r7, #0]
    lwgps_float_t res;

    if (t == NULL) {
 8000eee:	683b      	ldr	r3, [r7, #0]
 8000ef0:	2b00      	cmp	r3, #0
 8000ef2:	d106      	bne.n	8000f02 <prv_parse_float_number+0x1e>
        t = gh->p.term_str;
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	3371      	adds	r3, #113	; 0x71
 8000ef8:	603b      	str	r3, [r7, #0]
    }
    for (; t != NULL && *t == ' '; ++t) {}      /* Strip leading spaces */
 8000efa:	e002      	b.n	8000f02 <prv_parse_float_number+0x1e>
 8000efc:	683b      	ldr	r3, [r7, #0]
 8000efe:	3301      	adds	r3, #1
 8000f00:	603b      	str	r3, [r7, #0]
 8000f02:	683b      	ldr	r3, [r7, #0]
 8000f04:	2b00      	cmp	r3, #0
 8000f06:	d003      	beq.n	8000f10 <prv_parse_float_number+0x2c>
 8000f08:	683b      	ldr	r3, [r7, #0]
 8000f0a:	781b      	ldrb	r3, [r3, #0]
 8000f0c:	2b20      	cmp	r3, #32
 8000f0e:	d0f5      	beq.n	8000efc <prv_parse_float_number+0x18>

#if LWGPS_CFG_DOUBLE
    res = strtod(t, NULL);                      /* Parse string to double */
 8000f10:	2100      	movs	r1, #0
 8000f12:	6838      	ldr	r0, [r7, #0]
 8000f14:	f008 ff4a 	bl	8009dac <strtod>
 8000f18:	ed87 0b02 	vstr	d0, [r7, #8]
#else /* LWGPS_CFG_DOUBLE */
    res = strtof(t, NULL);                      /* Parse string to float */
#endif /* !LWGPS_CFG_DOUBLE */

    return FLT(res);                            /* Return casted value, based on float size */
 8000f1c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8000f20:	ec43 2b17 	vmov	d7, r2, r3
}
 8000f24:	eeb0 0b47 	vmov.f64	d0, d7
 8000f28:	3710      	adds	r7, #16
 8000f2a:	46bd      	mov	sp, r7
 8000f2c:	bd80      	pop	{r7, pc}
	...

08000f30 <prv_parse_lat_long>:
 *                  NMEA output for latitude is ddmm.sss and longitude is dddmm.sss
 * \param[in]       gh: GPS handle
 * \return          Latitude/Longitude value in degrees
 */
static lwgps_float_t
prv_parse_lat_long(lwgps_t* gh) {
 8000f30:	b580      	push	{r7, lr}
 8000f32:	b088      	sub	sp, #32
 8000f34:	af00      	add	r7, sp, #0
 8000f36:	6078      	str	r0, [r7, #4]
    lwgps_float_t ll, deg, min;

    ll = prv_parse_float_number(gh, NULL);      /* Parse value as double */
 8000f38:	2100      	movs	r1, #0
 8000f3a:	6878      	ldr	r0, [r7, #4]
 8000f3c:	f7ff ffd2 	bl	8000ee4 <prv_parse_float_number>
 8000f40:	ed87 0b06 	vstr	d0, [r7, #24]
    deg = FLT((int)((int)ll / 100));            /* Get absolute degrees value, interested in integer part only */
 8000f44:	ed97 7b06 	vldr	d7, [r7, #24]
 8000f48:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 8000f4c:	ee17 1a90 	vmov	r1, s15
 8000f50:	4b1b      	ldr	r3, [pc, #108]	; (8000fc0 <prv_parse_lat_long+0x90>)
 8000f52:	fb83 2301 	smull	r2, r3, r3, r1
 8000f56:	115a      	asrs	r2, r3, #5
 8000f58:	17cb      	asrs	r3, r1, #31
 8000f5a:	1ad3      	subs	r3, r2, r3
 8000f5c:	ee07 3a90 	vmov	s15, r3
 8000f60:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8000f64:	ed87 7b04 	vstr	d7, [r7, #16]
    min = ll - (deg * FLT(100));                /* Get remaining part from full number, minutes */
 8000f68:	ed97 7b04 	vldr	d7, [r7, #16]
 8000f6c:	ed9f 6b10 	vldr	d6, [pc, #64]	; 8000fb0 <prv_parse_lat_long+0x80>
 8000f70:	ee27 7b06 	vmul.f64	d7, d7, d6
 8000f74:	ed97 6b06 	vldr	d6, [r7, #24]
 8000f78:	ee36 7b47 	vsub.f64	d7, d6, d7
 8000f7c:	ed87 7b02 	vstr	d7, [r7, #8]
    ll = deg + (min / FLT(60.0));               /* Calculate latitude/longitude */
 8000f80:	ed97 6b02 	vldr	d6, [r7, #8]
 8000f84:	ed9f 5b0c 	vldr	d5, [pc, #48]	; 8000fb8 <prv_parse_lat_long+0x88>
 8000f88:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8000f8c:	ed97 6b04 	vldr	d6, [r7, #16]
 8000f90:	ee36 7b07 	vadd.f64	d7, d6, d7
 8000f94:	ed87 7b06 	vstr	d7, [r7, #24]

    return ll;
 8000f98:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8000f9c:	ec43 2b17 	vmov	d7, r2, r3
}
 8000fa0:	eeb0 0b47 	vmov.f64	d0, d7
 8000fa4:	3720      	adds	r7, #32
 8000fa6:	46bd      	mov	sp, r7
 8000fa8:	bd80      	pop	{r7, pc}
 8000faa:	bf00      	nop
 8000fac:	f3af 8000 	nop.w
 8000fb0:	00000000 	.word	0x00000000
 8000fb4:	40590000 	.word	0x40590000
 8000fb8:	00000000 	.word	0x00000000
 8000fbc:	404e0000 	.word	0x404e0000
 8000fc0:	51eb851f 	.word	0x51eb851f

08000fc4 <prv_parse_term>:
 * \brief           Parse received term
 * \param[in]       gh: GPS handle
 * \return          `1` on success, `0` otherwise
 */
static uint8_t
prv_parse_term(lwgps_t* gh) {
 8000fc4:	b580      	push	{r7, lr}
 8000fc6:	b082      	sub	sp, #8
 8000fc8:	af00      	add	r7, sp, #0
 8000fca:	6078      	str	r0, [r7, #4]
    if (gh->p.term_num == 0) {                  /* Check string type */
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	f893 307f 	ldrb.w	r3, [r3, #127]	; 0x7f
 8000fd2:	2b00      	cmp	r3, #0
 8000fd4:	d169      	bne.n	80010aa <prv_parse_term+0xe6>
        if (0) {
#if LWGPS_CFG_STATEMENT_GPGGA
        } else if (!strncmp(gh->p.term_str, "$GPGGA", 6) || !strncmp(gh->p.term_str, "$GNGGA", 6)) {
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	3371      	adds	r3, #113	; 0x71
 8000fda:	2206      	movs	r2, #6
 8000fdc:	49bf      	ldr	r1, [pc, #764]	; (80012dc <prv_parse_term+0x318>)
 8000fde:	4618      	mov	r0, r3
 8000fe0:	f008 f8ff 	bl	80091e2 <strncmp>
 8000fe4:	4603      	mov	r3, r0
 8000fe6:	2b00      	cmp	r3, #0
 8000fe8:	d009      	beq.n	8000ffe <prv_parse_term+0x3a>
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	3371      	adds	r3, #113	; 0x71
 8000fee:	2206      	movs	r2, #6
 8000ff0:	49bb      	ldr	r1, [pc, #748]	; (80012e0 <prv_parse_term+0x31c>)
 8000ff2:	4618      	mov	r0, r3
 8000ff4:	f008 f8f5 	bl	80091e2 <strncmp>
 8000ff8:	4603      	mov	r3, r0
 8000ffa:	2b00      	cmp	r3, #0
 8000ffc:	d104      	bne.n	8001008 <prv_parse_term+0x44>
            gh->p.stat = STAT_GGA;
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	2201      	movs	r2, #1
 8001002:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
 8001006:	e04e      	b.n	80010a6 <prv_parse_term+0xe2>
#endif /* LWGPS_CFG_STATEMENT_GPGGA */
#if LWGPS_CFG_STATEMENT_GPGSA
        } else if (!strncmp(gh->p.term_str, "$GPGSA", 6) || !strncmp(gh->p.term_str, "$GNGSA", 6)) {
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	3371      	adds	r3, #113	; 0x71
 800100c:	2206      	movs	r2, #6
 800100e:	49b5      	ldr	r1, [pc, #724]	; (80012e4 <prv_parse_term+0x320>)
 8001010:	4618      	mov	r0, r3
 8001012:	f008 f8e6 	bl	80091e2 <strncmp>
 8001016:	4603      	mov	r3, r0
 8001018:	2b00      	cmp	r3, #0
 800101a:	d009      	beq.n	8001030 <prv_parse_term+0x6c>
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	3371      	adds	r3, #113	; 0x71
 8001020:	2206      	movs	r2, #6
 8001022:	49b1      	ldr	r1, [pc, #708]	; (80012e8 <prv_parse_term+0x324>)
 8001024:	4618      	mov	r0, r3
 8001026:	f008 f8dc 	bl	80091e2 <strncmp>
 800102a:	4603      	mov	r3, r0
 800102c:	2b00      	cmp	r3, #0
 800102e:	d104      	bne.n	800103a <prv_parse_term+0x76>
            gh->p.stat = STAT_GSA;
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	2202      	movs	r2, #2
 8001034:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
 8001038:	e035      	b.n	80010a6 <prv_parse_term+0xe2>
#endif /* LWGPS_CFG_STATEMENT_GPGSA */
#if LWGPS_CFG_STATEMENT_GPGSV
        } else if (!strncmp(gh->p.term_str, "$GPGSV", 6) || !strncmp(gh->p.term_str, "$GNGSV", 6)) {
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	3371      	adds	r3, #113	; 0x71
 800103e:	2206      	movs	r2, #6
 8001040:	49aa      	ldr	r1, [pc, #680]	; (80012ec <prv_parse_term+0x328>)
 8001042:	4618      	mov	r0, r3
 8001044:	f008 f8cd 	bl	80091e2 <strncmp>
 8001048:	4603      	mov	r3, r0
 800104a:	2b00      	cmp	r3, #0
 800104c:	d009      	beq.n	8001062 <prv_parse_term+0x9e>
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	3371      	adds	r3, #113	; 0x71
 8001052:	2206      	movs	r2, #6
 8001054:	49a6      	ldr	r1, [pc, #664]	; (80012f0 <prv_parse_term+0x32c>)
 8001056:	4618      	mov	r0, r3
 8001058:	f008 f8c3 	bl	80091e2 <strncmp>
 800105c:	4603      	mov	r3, r0
 800105e:	2b00      	cmp	r3, #0
 8001060:	d104      	bne.n	800106c <prv_parse_term+0xa8>
            gh->p.stat = STAT_GSV;
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	2203      	movs	r2, #3
 8001066:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
 800106a:	e01c      	b.n	80010a6 <prv_parse_term+0xe2>
#endif /* LWGPS_CFG_STATEMENT_GPGSV */
#if LWGPS_CFG_STATEMENT_GPRMC
        } else if (!strncmp(gh->p.term_str, "$GPRMC", 6) || !strncmp(gh->p.term_str, "$GNRMC", 6)) {
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	3371      	adds	r3, #113	; 0x71
 8001070:	2206      	movs	r2, #6
 8001072:	49a0      	ldr	r1, [pc, #640]	; (80012f4 <prv_parse_term+0x330>)
 8001074:	4618      	mov	r0, r3
 8001076:	f008 f8b4 	bl	80091e2 <strncmp>
 800107a:	4603      	mov	r3, r0
 800107c:	2b00      	cmp	r3, #0
 800107e:	d009      	beq.n	8001094 <prv_parse_term+0xd0>
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	3371      	adds	r3, #113	; 0x71
 8001084:	2206      	movs	r2, #6
 8001086:	499c      	ldr	r1, [pc, #624]	; (80012f8 <prv_parse_term+0x334>)
 8001088:	4618      	mov	r0, r3
 800108a:	f008 f8aa 	bl	80091e2 <strncmp>
 800108e:	4603      	mov	r3, r0
 8001090:	2b00      	cmp	r3, #0
 8001092:	d104      	bne.n	800109e <prv_parse_term+0xda>
            gh->p.stat = STAT_RMC;
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	2204      	movs	r2, #4
 8001098:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
 800109c:	e003      	b.n	80010a6 <prv_parse_term+0xe2>
#if LWGPS_CFG_STATEMENT_PUBX
        } else if (!strncmp(gh->p.term_str, "$PUBX", 5)) {
            gh->p.stat = STAT_UBX;
#endif /* LWGPS_CFG_STATEMENT_PUBX */
        } else {
            gh->p.stat = STAT_UNKNOWN;          /* Invalid statement for library */
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	2200      	movs	r2, #0
 80010a2:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
        }
        return 1;
 80010a6:	2301      	movs	r3, #1
 80010a8:	e21d      	b.n	80014e6 <prv_parse_term+0x522>
    }

    /* Start parsing terms */
    if (gh->p.stat == STAT_UNKNOWN) {
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 80010b0:	2b00      	cmp	r3, #0
 80010b2:	f000 8217 	beq.w	80014e4 <prv_parse_term+0x520>
#if LWGPS_CFG_STATEMENT_GPGGA
    } else if (gh->p.stat == STAT_GGA) {        /* Process GPGGA statement */
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 80010bc:	2b01      	cmp	r3, #1
 80010be:	f040 80c0 	bne.w	8001242 <prv_parse_term+0x27e>
        switch (gh->p.term_num) {
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	f893 307f 	ldrb.w	r3, [r3, #127]	; 0x7f
 80010c8:	3b01      	subs	r3, #1
 80010ca:	2b0a      	cmp	r3, #10
 80010cc:	f200 81fd 	bhi.w	80014ca <prv_parse_term+0x506>
 80010d0:	a201      	add	r2, pc, #4	; (adr r2, 80010d8 <prv_parse_term+0x114>)
 80010d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80010d6:	bf00      	nop
 80010d8:	08001105 	.word	0x08001105
 80010dc:	0800117f 	.word	0x0800117f
 80010e0:	08001191 	.word	0x08001191
 80010e4:	080011b9 	.word	0x080011b9
 80010e8:	080011cb 	.word	0x080011cb
 80010ec:	080011f3 	.word	0x080011f3
 80010f0:	08001207 	.word	0x08001207
 80010f4:	080014cb 	.word	0x080014cb
 80010f8:	0800121b 	.word	0x0800121b
 80010fc:	080014cb 	.word	0x080014cb
 8001100:	0800122f 	.word	0x0800122f
            case 1:                             /* Process UTC time */
                gh->p.data.gga.hours = 10 * CTN(gh->p.term_str[0]) + CTN(gh->p.term_str[1]);
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
 800110a:	3b30      	subs	r3, #48	; 0x30
 800110c:	b2db      	uxtb	r3, r3
 800110e:	461a      	mov	r2, r3
 8001110:	0092      	lsls	r2, r2, #2
 8001112:	4413      	add	r3, r2
 8001114:	005b      	lsls	r3, r3, #1
 8001116:	b2da      	uxtb	r2, r3
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	f893 3072 	ldrb.w	r3, [r3, #114]	; 0x72
 800111e:	4413      	add	r3, r2
 8001120:	b2db      	uxtb	r3, r3
 8001122:	3b30      	subs	r3, #48	; 0x30
 8001124:	b2da      	uxtb	r2, r3
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	f883 20aa 	strb.w	r2, [r3, #170]	; 0xaa
                gh->p.data.gga.minutes = 10 * CTN(gh->p.term_str[2]) + CTN(gh->p.term_str[3]);
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	f893 3073 	ldrb.w	r3, [r3, #115]	; 0x73
 8001132:	3b30      	subs	r3, #48	; 0x30
 8001134:	b2db      	uxtb	r3, r3
 8001136:	461a      	mov	r2, r3
 8001138:	0092      	lsls	r2, r2, #2
 800113a:	4413      	add	r3, r2
 800113c:	005b      	lsls	r3, r3, #1
 800113e:	b2da      	uxtb	r2, r3
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8001146:	4413      	add	r3, r2
 8001148:	b2db      	uxtb	r3, r3
 800114a:	3b30      	subs	r3, #48	; 0x30
 800114c:	b2da      	uxtb	r2, r3
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	f883 20ab 	strb.w	r2, [r3, #171]	; 0xab
                gh->p.data.gga.seconds = 10 * CTN(gh->p.term_str[4]) + CTN(gh->p.term_str[5]);
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	f893 3075 	ldrb.w	r3, [r3, #117]	; 0x75
 800115a:	3b30      	subs	r3, #48	; 0x30
 800115c:	b2db      	uxtb	r3, r3
 800115e:	461a      	mov	r2, r3
 8001160:	0092      	lsls	r2, r2, #2
 8001162:	4413      	add	r3, r2
 8001164:	005b      	lsls	r3, r3, #1
 8001166:	b2da      	uxtb	r2, r3
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	f893 3076 	ldrb.w	r3, [r3, #118]	; 0x76
 800116e:	4413      	add	r3, r2
 8001170:	b2db      	uxtb	r3, r3
 8001172:	3b30      	subs	r3, #48	; 0x30
 8001174:	b2da      	uxtb	r2, r3
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	f883 20ac 	strb.w	r2, [r3, #172]	; 0xac
                break;
 800117c:	e1b2      	b.n	80014e4 <prv_parse_term+0x520>
            case 2:                             /* Latitude */
                gh->p.data.gga.latitude = prv_parse_lat_long(gh);   /* Parse latitude */
 800117e:	6878      	ldr	r0, [r7, #4]
 8001180:	f7ff fed6 	bl	8000f30 <prv_parse_lat_long>
 8001184:	eeb0 7b40 	vmov.f64	d7, d0
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	ed83 7b22 	vstr	d7, [r3, #136]	; 0x88
                break;
 800118e:	e1a9      	b.n	80014e4 <prv_parse_term+0x520>
            case 3:                             /* Latitude north/south information */
                if (gh->p.term_str[0] == 'S' || gh->p.term_str[0] == 's') {
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
 8001196:	2b53      	cmp	r3, #83	; 0x53
 8001198:	d005      	beq.n	80011a6 <prv_parse_term+0x1e2>
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
 80011a0:	2b73      	cmp	r3, #115	; 0x73
 80011a2:	f040 8194 	bne.w	80014ce <prv_parse_term+0x50a>
                    gh->p.data.gga.latitude = -gh->p.data.gga.latitude;
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	ed93 7b22 	vldr	d7, [r3, #136]	; 0x88
 80011ac:	eeb1 7b47 	vneg.f64	d7, d7
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	ed83 7b22 	vstr	d7, [r3, #136]	; 0x88
                }
                break;
 80011b6:	e18a      	b.n	80014ce <prv_parse_term+0x50a>
            case 4:                             /* Longitude */
                gh->p.data.gga.longitude = prv_parse_lat_long(gh);  /* Parse longitude */
 80011b8:	6878      	ldr	r0, [r7, #4]
 80011ba:	f7ff feb9 	bl	8000f30 <prv_parse_lat_long>
 80011be:	eeb0 7b40 	vmov.f64	d7, d0
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	ed83 7b24 	vstr	d7, [r3, #144]	; 0x90
                break;
 80011c8:	e18c      	b.n	80014e4 <prv_parse_term+0x520>
            case 5:                             /* Longitude east/west information */
                if (gh->p.term_str[0] == 'W' || gh->p.term_str[0] == 'w') {
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
 80011d0:	2b57      	cmp	r3, #87	; 0x57
 80011d2:	d005      	beq.n	80011e0 <prv_parse_term+0x21c>
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
 80011da:	2b77      	cmp	r3, #119	; 0x77
 80011dc:	f040 8179 	bne.w	80014d2 <prv_parse_term+0x50e>
                    gh->p.data.gga.longitude = -gh->p.data.gga.longitude;
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	ed93 7b24 	vldr	d7, [r3, #144]	; 0x90
 80011e6:	eeb1 7b47 	vneg.f64	d7, d7
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	ed83 7b24 	vstr	d7, [r3, #144]	; 0x90
                }
                break;
 80011f0:	e16f      	b.n	80014d2 <prv_parse_term+0x50e>
            case 6:                             /* Fix status */
                gh->p.data.gga.fix = (uint8_t)prv_parse_number(gh, NULL);
 80011f2:	2100      	movs	r1, #0
 80011f4:	6878      	ldr	r0, [r7, #4]
 80011f6:	f7ff fe2b 	bl	8000e50 <prv_parse_number>
 80011fa:	4603      	mov	r3, r0
 80011fc:	b2da      	uxtb	r2, r3
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	f883 20a9 	strb.w	r2, [r3, #169]	; 0xa9
                break;
 8001204:	e16e      	b.n	80014e4 <prv_parse_term+0x520>
            case 7:                             /* Satellites in use */
                gh->p.data.gga.sats_in_use = (uint8_t)prv_parse_number(gh, NULL);
 8001206:	2100      	movs	r1, #0
 8001208:	6878      	ldr	r0, [r7, #4]
 800120a:	f7ff fe21 	bl	8000e50 <prv_parse_number>
 800120e:	4603      	mov	r3, r0
 8001210:	b2da      	uxtb	r2, r3
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	f883 20a8 	strb.w	r2, [r3, #168]	; 0xa8
                break;
 8001218:	e164      	b.n	80014e4 <prv_parse_term+0x520>
            case 9:                             /* Altitude */
                gh->p.data.gga.altitude = prv_parse_float_number(gh, NULL);
 800121a:	2100      	movs	r1, #0
 800121c:	6878      	ldr	r0, [r7, #4]
 800121e:	f7ff fe61 	bl	8000ee4 <prv_parse_float_number>
 8001222:	eeb0 7b40 	vmov.f64	d7, d0
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	ed83 7b26 	vstr	d7, [r3, #152]	; 0x98
                break;
 800122c:	e15a      	b.n	80014e4 <prv_parse_term+0x520>
            case 11:                            /* Altitude above ellipsoid */
                gh->p.data.gga.geo_sep = prv_parse_float_number(gh, NULL);
 800122e:	2100      	movs	r1, #0
 8001230:	6878      	ldr	r0, [r7, #4]
 8001232:	f7ff fe57 	bl	8000ee4 <prv_parse_float_number>
 8001236:	eeb0 7b40 	vmov.f64	d7, d0
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	ed83 7b28 	vstr	d7, [r3, #160]	; 0xa0
                break;
 8001240:	e150      	b.n	80014e4 <prv_parse_term+0x520>
            default:
                break;
        }
#endif /* LWGPS_CFG_STATEMENT_GPGGA */
#if LWGPS_CFG_STATEMENT_GPGSA
    } else if (gh->p.stat == STAT_GSA) {        /* Process GPGSA statement */
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8001248:	2b02      	cmp	r3, #2
 800124a:	d17d      	bne.n	8001348 <prv_parse_term+0x384>
        switch (gh->p.term_num) {
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	f893 307f 	ldrb.w	r3, [r3, #127]	; 0x7f
 8001252:	3b02      	subs	r3, #2
 8001254:	2b0f      	cmp	r3, #15
 8001256:	d85b      	bhi.n	8001310 <prv_parse_term+0x34c>
 8001258:	a201      	add	r2, pc, #4	; (adr r2, 8001260 <prv_parse_term+0x29c>)
 800125a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800125e:	bf00      	nop
 8001260:	080012a1 	.word	0x080012a1
 8001264:	08001311 	.word	0x08001311
 8001268:	08001311 	.word	0x08001311
 800126c:	08001311 	.word	0x08001311
 8001270:	08001311 	.word	0x08001311
 8001274:	08001311 	.word	0x08001311
 8001278:	08001311 	.word	0x08001311
 800127c:	08001311 	.word	0x08001311
 8001280:	08001311 	.word	0x08001311
 8001284:	08001311 	.word	0x08001311
 8001288:	08001311 	.word	0x08001311
 800128c:	08001311 	.word	0x08001311
 8001290:	08001311 	.word	0x08001311
 8001294:	080012b5 	.word	0x080012b5
 8001298:	080012c9 	.word	0x080012c9
 800129c:	080012fd 	.word	0x080012fd
            case 2:                             /* Process fix mode */
                gh->p.data.gsa.fix_mode = (uint8_t)prv_parse_number(gh, NULL);
 80012a0:	2100      	movs	r1, #0
 80012a2:	6878      	ldr	r0, [r7, #4]
 80012a4:	f7ff fdd4 	bl	8000e50 <prv_parse_number>
 80012a8:	4603      	mov	r3, r0
 80012aa:	b2da      	uxtb	r2, r3
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
                break;
 80012b2:	e117      	b.n	80014e4 <prv_parse_term+0x520>
            case 15:                            /* Process PDOP */
                gh->p.data.gsa.dop_p = prv_parse_float_number(gh, NULL);
 80012b4:	2100      	movs	r1, #0
 80012b6:	6878      	ldr	r0, [r7, #4]
 80012b8:	f7ff fe14 	bl	8000ee4 <prv_parse_float_number>
 80012bc:	eeb0 7b40 	vmov.f64	d7, d0
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	ed83 7b26 	vstr	d7, [r3, #152]	; 0x98
                break;
 80012c6:	e10d      	b.n	80014e4 <prv_parse_term+0x520>
            case 16:                            /* Process HDOP */
                gh->p.data.gsa.dop_h = prv_parse_float_number(gh, NULL);
 80012c8:	2100      	movs	r1, #0
 80012ca:	6878      	ldr	r0, [r7, #4]
 80012cc:	f7ff fe0a 	bl	8000ee4 <prv_parse_float_number>
 80012d0:	eeb0 7b40 	vmov.f64	d7, d0
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	ed83 7b22 	vstr	d7, [r3, #136]	; 0x88
                break;
 80012da:	e103      	b.n	80014e4 <prv_parse_term+0x520>
 80012dc:	0800bb18 	.word	0x0800bb18
 80012e0:	0800bb20 	.word	0x0800bb20
 80012e4:	0800bb28 	.word	0x0800bb28
 80012e8:	0800bb30 	.word	0x0800bb30
 80012ec:	0800bb38 	.word	0x0800bb38
 80012f0:	0800bb40 	.word	0x0800bb40
 80012f4:	0800bb48 	.word	0x0800bb48
 80012f8:	0800bb50 	.word	0x0800bb50
            case 17:                            /* Process VDOP */
                gh->p.data.gsa.dop_v = prv_parse_float_number(gh, NULL);
 80012fc:	2100      	movs	r1, #0
 80012fe:	6878      	ldr	r0, [r7, #4]
 8001300:	f7ff fdf0 	bl	8000ee4 <prv_parse_float_number>
 8001304:	eeb0 7b40 	vmov.f64	d7, d0
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	ed83 7b24 	vstr	d7, [r3, #144]	; 0x90
                break;
 800130e:	e0e9      	b.n	80014e4 <prv_parse_term+0x520>
            default:
                /* Parse satellite IDs */
                if (gh->p.term_num >= 3 && gh->p.term_num <= 14) {
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	f893 307f 	ldrb.w	r3, [r3, #127]	; 0x7f
 8001316:	2b02      	cmp	r3, #2
 8001318:	f240 80dd 	bls.w	80014d6 <prv_parse_term+0x512>
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	f893 307f 	ldrb.w	r3, [r3, #127]	; 0x7f
 8001322:	2b0e      	cmp	r3, #14
 8001324:	f200 80d7 	bhi.w	80014d6 <prv_parse_term+0x512>
                    gh->p.data.gsa.satellites_ids[gh->p.term_num - 3] = (uint8_t)prv_parse_number(gh, NULL);
 8001328:	2100      	movs	r1, #0
 800132a:	6878      	ldr	r0, [r7, #4]
 800132c:	f7ff fd90 	bl	8000e50 <prv_parse_number>
 8001330:	4602      	mov	r2, r0
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	f893 307f 	ldrb.w	r3, [r3, #127]	; 0x7f
 8001338:	3b03      	subs	r3, #3
 800133a:	b2d1      	uxtb	r1, r2
 800133c:	687a      	ldr	r2, [r7, #4]
 800133e:	4413      	add	r3, r2
 8001340:	460a      	mov	r2, r1
 8001342:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1
                }
                break;
 8001346:	e0c6      	b.n	80014d6 <prv_parse_term+0x512>
        }
#endif /* LWGPS_CFG_STATEMENT_GPGSA */
#if LWGPS_CFG_STATEMENT_GPGSV
    } else if (gh->p.stat == STAT_GSV) {        /* Process GPGSV statement */
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 800134e:	2b03      	cmp	r3, #3
 8001350:	d11b      	bne.n	800138a <prv_parse_term+0x3c6>
        switch (gh->p.term_num) {
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	f893 307f 	ldrb.w	r3, [r3, #127]	; 0x7f
 8001358:	2b02      	cmp	r3, #2
 800135a:	d002      	beq.n	8001362 <prv_parse_term+0x39e>
 800135c:	2b03      	cmp	r3, #3
 800135e:	d00a      	beq.n	8001376 <prv_parse_term+0x3b2>
                                break;
                        }
                    }
                }
#endif /* LWGPS_CFG_STATEMENT_GPGSV_SAT_DET */
                break;
 8001360:	e0c0      	b.n	80014e4 <prv_parse_term+0x520>
                gh->p.data.gsv.stat_num = (uint8_t)prv_parse_number(gh, NULL);
 8001362:	2100      	movs	r1, #0
 8001364:	6878      	ldr	r0, [r7, #4]
 8001366:	f7ff fd73 	bl	8000e50 <prv_parse_number>
 800136a:	4603      	mov	r3, r0
 800136c:	b2da      	uxtb	r2, r3
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	f883 2089 	strb.w	r2, [r3, #137]	; 0x89
                break;
 8001374:	e0b6      	b.n	80014e4 <prv_parse_term+0x520>
                gh->p.data.gsv.sats_in_view = (uint8_t)prv_parse_number(gh, NULL);
 8001376:	2100      	movs	r1, #0
 8001378:	6878      	ldr	r0, [r7, #4]
 800137a:	f7ff fd69 	bl	8000e50 <prv_parse_number>
 800137e:	4603      	mov	r3, r0
 8001380:	b2da      	uxtb	r2, r3
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	f883 2088 	strb.w	r2, [r3, #136]	; 0x88
                break;
 8001388:	e0ac      	b.n	80014e4 <prv_parse_term+0x520>
        }
#endif /* LWGPS_CFG_STATEMENT_GPGSV */
#if LWGPS_CFG_STATEMENT_GPRMC
    } else if (gh->p.stat == STAT_RMC) {        /* Process GPRMC statement */
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8001390:	2b04      	cmp	r3, #4
 8001392:	f040 80a2 	bne.w	80014da <prv_parse_term+0x516>
        switch (gh->p.term_num) {
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	f893 307f 	ldrb.w	r3, [r3, #127]	; 0x7f
 800139c:	3b02      	subs	r3, #2
 800139e:	2b09      	cmp	r3, #9
 80013a0:	f200 809d 	bhi.w	80014de <prv_parse_term+0x51a>
 80013a4:	a201      	add	r2, pc, #4	; (adr r2, 80013ac <prv_parse_term+0x3e8>)
 80013a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80013aa:	bf00      	nop
 80013ac:	080013d5 	.word	0x080013d5
 80013b0:	080014df 	.word	0x080014df
 80013b4:	080014df 	.word	0x080014df
 80013b8:	080014df 	.word	0x080014df
 80013bc:	080014df 	.word	0x080014df
 80013c0:	080013ef 	.word	0x080013ef
 80013c4:	08001403 	.word	0x08001403
 80013c8:	08001417 	.word	0x08001417
 80013cc:	08001491 	.word	0x08001491
 80013d0:	080014a5 	.word	0x080014a5
            case 2:                             /* Process valid status */
                gh->p.data.rmc.is_valid = (gh->p.term_str[0] == 'A');
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
 80013da:	2b41      	cmp	r3, #65	; 0x41
 80013dc:	bf0c      	ite	eq
 80013de:	2301      	moveq	r3, #1
 80013e0:	2300      	movne	r3, #0
 80013e2:	b2db      	uxtb	r3, r3
 80013e4:	461a      	mov	r2, r3
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	f883 2088 	strb.w	r2, [r3, #136]	; 0x88
                break;
 80013ec:	e07a      	b.n	80014e4 <prv_parse_term+0x520>
            case 7:                             /* Process ground speed in knots */
                gh->p.data.rmc.speed = prv_parse_float_number(gh, NULL);
 80013ee:	2100      	movs	r1, #0
 80013f0:	6878      	ldr	r0, [r7, #4]
 80013f2:	f7ff fd77 	bl	8000ee4 <prv_parse_float_number>
 80013f6:	eeb0 7b40 	vmov.f64	d7, d0
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	ed83 7b24 	vstr	d7, [r3, #144]	; 0x90
                break;
 8001400:	e070      	b.n	80014e4 <prv_parse_term+0x520>
            case 8:                             /* Process true ground coarse */
                gh->p.data.rmc.course = prv_parse_float_number(gh, NULL);
 8001402:	2100      	movs	r1, #0
 8001404:	6878      	ldr	r0, [r7, #4]
 8001406:	f7ff fd6d 	bl	8000ee4 <prv_parse_float_number>
 800140a:	eeb0 7b40 	vmov.f64	d7, d0
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	ed83 7b26 	vstr	d7, [r3, #152]	; 0x98
                break;
 8001414:	e066      	b.n	80014e4 <prv_parse_term+0x520>
            case 9:                             /* Process date */
                gh->p.data.rmc.date = (uint8_t)(10 * CTN(gh->p.term_str[0]) + CTN(gh->p.term_str[1]));
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
 800141c:	3b30      	subs	r3, #48	; 0x30
 800141e:	b2db      	uxtb	r3, r3
 8001420:	461a      	mov	r2, r3
 8001422:	0092      	lsls	r2, r2, #2
 8001424:	4413      	add	r3, r2
 8001426:	005b      	lsls	r3, r3, #1
 8001428:	b2da      	uxtb	r2, r3
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	f893 3072 	ldrb.w	r3, [r3, #114]	; 0x72
 8001430:	4413      	add	r3, r2
 8001432:	b2db      	uxtb	r3, r3
 8001434:	3b30      	subs	r3, #48	; 0x30
 8001436:	b2da      	uxtb	r2, r3
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	f883 2089 	strb.w	r2, [r3, #137]	; 0x89
                gh->p.data.rmc.month = (uint8_t)(10 * CTN(gh->p.term_str[2]) + CTN(gh->p.term_str[3]));
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	f893 3073 	ldrb.w	r3, [r3, #115]	; 0x73
 8001444:	3b30      	subs	r3, #48	; 0x30
 8001446:	b2db      	uxtb	r3, r3
 8001448:	461a      	mov	r2, r3
 800144a:	0092      	lsls	r2, r2, #2
 800144c:	4413      	add	r3, r2
 800144e:	005b      	lsls	r3, r3, #1
 8001450:	b2da      	uxtb	r2, r3
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8001458:	4413      	add	r3, r2
 800145a:	b2db      	uxtb	r3, r3
 800145c:	3b30      	subs	r3, #48	; 0x30
 800145e:	b2da      	uxtb	r2, r3
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	f883 208a 	strb.w	r2, [r3, #138]	; 0x8a
                gh->p.data.rmc.year = (uint8_t)(10 * CTN(gh->p.term_str[4]) + CTN(gh->p.term_str[5]));
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	f893 3075 	ldrb.w	r3, [r3, #117]	; 0x75
 800146c:	3b30      	subs	r3, #48	; 0x30
 800146e:	b2db      	uxtb	r3, r3
 8001470:	461a      	mov	r2, r3
 8001472:	0092      	lsls	r2, r2, #2
 8001474:	4413      	add	r3, r2
 8001476:	005b      	lsls	r3, r3, #1
 8001478:	b2da      	uxtb	r2, r3
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	f893 3076 	ldrb.w	r3, [r3, #118]	; 0x76
 8001480:	4413      	add	r3, r2
 8001482:	b2db      	uxtb	r3, r3
 8001484:	3b30      	subs	r3, #48	; 0x30
 8001486:	b2da      	uxtb	r2, r3
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	f883 208b 	strb.w	r2, [r3, #139]	; 0x8b
                break;
 800148e:	e029      	b.n	80014e4 <prv_parse_term+0x520>
            case 10:                            /* Process magnetic variation */
                gh->p.data.rmc.variation = prv_parse_float_number(gh, NULL);
 8001490:	2100      	movs	r1, #0
 8001492:	6878      	ldr	r0, [r7, #4]
 8001494:	f7ff fd26 	bl	8000ee4 <prv_parse_float_number>
 8001498:	eeb0 7b40 	vmov.f64	d7, d0
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	ed83 7b28 	vstr	d7, [r3, #160]	; 0xa0
                break;
 80014a2:	e01f      	b.n	80014e4 <prv_parse_term+0x520>
            case 11:                            /* Process magnetic variation east/west */
                if (gh->p.term_str[0] == 'W' || gh->p.term_str[0] == 'w') {
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
 80014aa:	2b57      	cmp	r3, #87	; 0x57
 80014ac:	d004      	beq.n	80014b8 <prv_parse_term+0x4f4>
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
 80014b4:	2b77      	cmp	r3, #119	; 0x77
 80014b6:	d114      	bne.n	80014e2 <prv_parse_term+0x51e>
                    gh->p.data.rmc.variation = -gh->p.data.rmc.variation;
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	ed93 7b28 	vldr	d7, [r3, #160]	; 0xa0
 80014be:	eeb1 7b47 	vneg.f64	d7, d7
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	ed83 7b28 	vstr	d7, [r3, #160]	; 0xa0
                }
                break;
 80014c8:	e00b      	b.n	80014e2 <prv_parse_term+0x51e>
                break;
 80014ca:	bf00      	nop
 80014cc:	e00a      	b.n	80014e4 <prv_parse_term+0x520>
                break;
 80014ce:	bf00      	nop
 80014d0:	e008      	b.n	80014e4 <prv_parse_term+0x520>
                break;
 80014d2:	bf00      	nop
 80014d4:	e006      	b.n	80014e4 <prv_parse_term+0x520>
                break;
 80014d6:	bf00      	nop
 80014d8:	e004      	b.n	80014e4 <prv_parse_term+0x520>
            default:
                break;
        }
#endif /* LWGPS_CFG_STATEMENT_PUBX_TIME */
#endif /* LWGPS_CFG_STATEMENT_PUBX */
    }
 80014da:	bf00      	nop
 80014dc:	e002      	b.n	80014e4 <prv_parse_term+0x520>
                break;
 80014de:	bf00      	nop
 80014e0:	e000      	b.n	80014e4 <prv_parse_term+0x520>
                break;
 80014e2:	bf00      	nop
    return 1;
 80014e4:	2301      	movs	r3, #1
}
 80014e6:	4618      	mov	r0, r3
 80014e8:	3708      	adds	r7, #8
 80014ea:	46bd      	mov	sp, r7
 80014ec:	bd80      	pop	{r7, pc}
 80014ee:	bf00      	nop

080014f0 <prv_check_crc>:
 * \brief           Compare calculated CRC with received CRC
 * \param[in]       gh: GPS handle
 * \return          `1` on success, `0` otherwise
 */
static uint8_t
prv_check_crc(lwgps_t* gh) {
 80014f0:	b480      	push	{r7}
 80014f2:	b085      	sub	sp, #20
 80014f4:	af00      	add	r7, sp, #0
 80014f6:	6078      	str	r0, [r7, #4]
    uint8_t crc;
    crc = (uint8_t)((CHTN(gh->p.term_str[0]) & 0x0F) << 0x04) | (CHTN(gh->p.term_str[1]) & 0x0F);   /* Convert received CRC from string (hex) to number */
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
 80014fe:	2b2f      	cmp	r3, #47	; 0x2f
 8001500:	d90d      	bls.n	800151e <prv_check_crc+0x2e>
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
 8001508:	2b39      	cmp	r3, #57	; 0x39
 800150a:	d808      	bhi.n	800151e <prv_check_crc+0x2e>
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
 8001512:	3b30      	subs	r3, #48	; 0x30
 8001514:	b2db      	uxtb	r3, r3
 8001516:	011b      	lsls	r3, r3, #4
 8001518:	b2db      	uxtb	r3, r3
 800151a:	b25a      	sxtb	r2, r3
 800151c:	e026      	b.n	800156c <prv_check_crc+0x7c>
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
 8001524:	2b60      	cmp	r3, #96	; 0x60
 8001526:	d90d      	bls.n	8001544 <prv_check_crc+0x54>
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
 800152e:	2b7a      	cmp	r3, #122	; 0x7a
 8001530:	d808      	bhi.n	8001544 <prv_check_crc+0x54>
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
 8001538:	3b57      	subs	r3, #87	; 0x57
 800153a:	b2db      	uxtb	r3, r3
 800153c:	011b      	lsls	r3, r3, #4
 800153e:	b2db      	uxtb	r3, r3
 8001540:	b25a      	sxtb	r2, r3
 8001542:	e013      	b.n	800156c <prv_check_crc+0x7c>
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
 800154a:	2b40      	cmp	r3, #64	; 0x40
 800154c:	d90d      	bls.n	800156a <prv_check_crc+0x7a>
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
 8001554:	2b5a      	cmp	r3, #90	; 0x5a
 8001556:	d808      	bhi.n	800156a <prv_check_crc+0x7a>
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
 800155e:	3b37      	subs	r3, #55	; 0x37
 8001560:	b2db      	uxtb	r3, r3
 8001562:	011b      	lsls	r3, r3, #4
 8001564:	b2db      	uxtb	r3, r3
 8001566:	b25a      	sxtb	r2, r3
 8001568:	e000      	b.n	800156c <prv_check_crc+0x7c>
 800156a:	2200      	movs	r2, #0
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	f893 3072 	ldrb.w	r3, [r3, #114]	; 0x72
 8001572:	2b2f      	cmp	r3, #47	; 0x2f
 8001574:	d90c      	bls.n	8001590 <prv_check_crc+0xa0>
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	f893 3072 	ldrb.w	r3, [r3, #114]	; 0x72
 800157c:	2b39      	cmp	r3, #57	; 0x39
 800157e:	d807      	bhi.n	8001590 <prv_check_crc+0xa0>
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	f893 3072 	ldrb.w	r3, [r3, #114]	; 0x72
 8001586:	b25b      	sxtb	r3, r3
 8001588:	f003 030f 	and.w	r3, r3, #15
 800158c:	b25b      	sxtb	r3, r3
 800158e:	e028      	b.n	80015e2 <prv_check_crc+0xf2>
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	f893 3072 	ldrb.w	r3, [r3, #114]	; 0x72
 8001596:	2b60      	cmp	r3, #96	; 0x60
 8001598:	d90e      	bls.n	80015b8 <prv_check_crc+0xc8>
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	f893 3072 	ldrb.w	r3, [r3, #114]	; 0x72
 80015a0:	2b7a      	cmp	r3, #122	; 0x7a
 80015a2:	d809      	bhi.n	80015b8 <prv_check_crc+0xc8>
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	f893 3072 	ldrb.w	r3, [r3, #114]	; 0x72
 80015aa:	3b57      	subs	r3, #87	; 0x57
 80015ac:	b2db      	uxtb	r3, r3
 80015ae:	b25b      	sxtb	r3, r3
 80015b0:	f003 030f 	and.w	r3, r3, #15
 80015b4:	b25b      	sxtb	r3, r3
 80015b6:	e014      	b.n	80015e2 <prv_check_crc+0xf2>
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	f893 3072 	ldrb.w	r3, [r3, #114]	; 0x72
 80015be:	2b40      	cmp	r3, #64	; 0x40
 80015c0:	d90e      	bls.n	80015e0 <prv_check_crc+0xf0>
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	f893 3072 	ldrb.w	r3, [r3, #114]	; 0x72
 80015c8:	2b5a      	cmp	r3, #90	; 0x5a
 80015ca:	d809      	bhi.n	80015e0 <prv_check_crc+0xf0>
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	f893 3072 	ldrb.w	r3, [r3, #114]	; 0x72
 80015d2:	3b37      	subs	r3, #55	; 0x37
 80015d4:	b2db      	uxtb	r3, r3
 80015d6:	b25b      	sxtb	r3, r3
 80015d8:	f003 030f 	and.w	r3, r3, #15
 80015dc:	b25b      	sxtb	r3, r3
 80015de:	e000      	b.n	80015e2 <prv_check_crc+0xf2>
 80015e0:	2300      	movs	r3, #0
 80015e2:	4313      	orrs	r3, r2
 80015e4:	b25b      	sxtb	r3, r3
 80015e6:	73fb      	strb	r3, [r7, #15]
    return gh->p.crc_calc == crc;               /* They must match! */
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 80015ee:	7bfa      	ldrb	r2, [r7, #15]
 80015f0:	429a      	cmp	r2, r3
 80015f2:	bf0c      	ite	eq
 80015f4:	2301      	moveq	r3, #1
 80015f6:	2300      	movne	r3, #0
 80015f8:	b2db      	uxtb	r3, r3
}
 80015fa:	4618      	mov	r0, r3
 80015fc:	3714      	adds	r7, #20
 80015fe:	46bd      	mov	sp, r7
 8001600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001604:	4770      	bx	lr

08001606 <prv_copy_from_tmp_memory>:
 * \brief           Copy temporary memory to user memory
 * \param[in]       gh: GPS handle
 * \return          `1` on success, `0` otherwise
 */
static uint8_t
prv_copy_from_tmp_memory(lwgps_t* gh) {
 8001606:	b580      	push	{r7, lr}
 8001608:	b082      	sub	sp, #8
 800160a:	af00      	add	r7, sp, #0
 800160c:	6078      	str	r0, [r7, #4]
    if (0) {
#if LWGPS_CFG_STATEMENT_GPGGA
    } else if (gh->p.stat == STAT_GGA) {
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8001614:	2b01      	cmp	r3, #1
 8001616:	d136      	bne.n	8001686 <prv_copy_from_tmp_memory+0x80>
        gh->latitude = gh->p.data.gga.latitude;
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	e9d3 2322 	ldrd	r2, r3, [r3, #136]	; 0x88
 800161e:	6879      	ldr	r1, [r7, #4]
 8001620:	e9c1 2300 	strd	r2, r3, [r1]
        gh->longitude = gh->p.data.gga.longitude;
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	e9d3 2324 	ldrd	r2, r3, [r3, #144]	; 0x90
 800162a:	6879      	ldr	r1, [r7, #4]
 800162c:	e9c1 2302 	strd	r2, r3, [r1, #8]
        gh->altitude = gh->p.data.gga.altitude;
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	e9d3 2326 	ldrd	r2, r3, [r3, #152]	; 0x98
 8001636:	6879      	ldr	r1, [r7, #4]
 8001638:	e9c1 2304 	strd	r2, r3, [r1, #16]
        gh->geo_sep = gh->p.data.gga.geo_sep;
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	e9d3 2328 	ldrd	r2, r3, [r3, #160]	; 0xa0
 8001642:	6879      	ldr	r1, [r7, #4]
 8001644:	e9c1 2306 	strd	r2, r3, [r1, #24]
        gh->sats_in_use = gh->p.data.gga.sats_in_use;
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	f893 20a8 	ldrb.w	r2, [r3, #168]	; 0xa8
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	f883 2020 	strb.w	r2, [r3, #32]
        gh->fix = gh->p.data.gga.fix;
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	f893 20a9 	ldrb.w	r2, [r3, #169]	; 0xa9
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
        gh->hours = gh->p.data.gga.hours;
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	f893 20aa 	ldrb.w	r2, [r3, #170]	; 0xaa
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
        gh->minutes = gh->p.data.gga.minutes;
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	f893 20ab 	ldrb.w	r2, [r3, #171]	; 0xab
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
        gh->seconds = gh->p.data.gga.seconds;
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	f893 20ac 	ldrb.w	r2, [r3, #172]	; 0xac
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8001684:	e061      	b.n	800174a <prv_copy_from_tmp_memory+0x144>
#endif /* LWGPS_CFG_STATEMENT_GPGGA */
#if LWGPS_CFG_STATEMENT_GPGSA
    } else if (gh->p.stat == STAT_GSA) {
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 800168c:	2b02      	cmp	r3, #2
 800168e:	d121      	bne.n	80016d4 <prv_copy_from_tmp_memory+0xce>
        gh->dop_h = gh->p.data.gsa.dop_h;
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	e9d3 2322 	ldrd	r2, r3, [r3, #136]	; 0x88
 8001696:	6879      	ldr	r1, [r7, #4]
 8001698:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
        gh->dop_p = gh->p.data.gsa.dop_p;
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	e9d3 2326 	ldrd	r2, r3, [r3, #152]	; 0x98
 80016a2:	6879      	ldr	r1, [r7, #4]
 80016a4:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
        gh->dop_v = gh->p.data.gsa.dop_v;
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	e9d3 2324 	ldrd	r2, r3, [r3, #144]	; 0x90
 80016ae:	6879      	ldr	r1, [r7, #4]
 80016b0:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
        gh->fix_mode = gh->p.data.gsa.fix_mode;
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	f893 20a0 	ldrb.w	r2, [r3, #160]	; 0xa0
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        memcpy(gh->satellites_ids, gh->p.data.gsa.satellites_ids, sizeof(gh->satellites_ids));
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	f103 0041 	add.w	r0, r3, #65	; 0x41
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	33a1      	adds	r3, #161	; 0xa1
 80016ca:	220c      	movs	r2, #12
 80016cc:	4619      	mov	r1, r3
 80016ce:	f007 fc20 	bl	8008f12 <memcpy>
 80016d2:	e03a      	b.n	800174a <prv_copy_from_tmp_memory+0x144>
#endif /* LWGPS_CFG_STATEMENT_GPGSA */
#if LWGPS_CFG_STATEMENT_GPGSV
    } else if (gh->p.stat == STAT_GSV) {
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 80016da:	2b03      	cmp	r3, #3
 80016dc:	d106      	bne.n	80016ec <prv_copy_from_tmp_memory+0xe6>
        gh->sats_in_view = gh->p.data.gsv.sats_in_view;
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	f893 2088 	ldrb.w	r2, [r3, #136]	; 0x88
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
 80016ea:	e02e      	b.n	800174a <prv_copy_from_tmp_memory+0x144>
#endif /* LWGPS_CFG_STATEMENT_GPGSV */
#if LWGPS_CFG_STATEMENT_GPRMC
    } else if (gh->p.stat == STAT_RMC) {
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 80016f2:	2b04      	cmp	r3, #4
 80016f4:	d129      	bne.n	800174a <prv_copy_from_tmp_memory+0x144>
        gh->course = gh->p.data.rmc.course;
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	e9d3 2326 	ldrd	r2, r3, [r3, #152]	; 0x98
 80016fc:	6879      	ldr	r1, [r7, #4]
 80016fe:	e9c1 2316 	strd	r2, r3, [r1, #88]	; 0x58
        gh->is_valid = gh->p.data.rmc.is_valid;
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	f893 2088 	ldrb.w	r2, [r3, #136]	; 0x88
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
        gh->speed = gh->p.data.rmc.speed;
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	e9d3 2324 	ldrd	r2, r3, [r3, #144]	; 0x90
 8001714:	6879      	ldr	r1, [r7, #4]
 8001716:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50
        gh->variation = gh->p.data.rmc.variation;
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	e9d3 2328 	ldrd	r2, r3, [r3, #160]	; 0xa0
 8001720:	6879      	ldr	r1, [r7, #4]
 8001722:	e9c1 2318 	strd	r2, r3, [r1, #96]	; 0x60
        gh->date = gh->p.data.rmc.date;
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	f893 2089 	ldrb.w	r2, [r3, #137]	; 0x89
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
        gh->month = gh->p.data.rmc.month;
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	f893 208a 	ldrb.w	r2, [r3, #138]	; 0x8a
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
        gh->year = gh->p.data.rmc.year;
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	f893 208b 	ldrb.w	r2, [r3, #139]	; 0x8b
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a
        gh->clk_bias = gh->p.data.time.clk_bias;
        gh->clk_drift = gh->p.data.time.clk_drift;
        gh->tp_gran = gh->p.data.time.tp_gran;
#endif /* LWGPS_CFG_STATEMENT_PUBX_TIME */
    }
    return 1;
 800174a:	2301      	movs	r3, #1
}
 800174c:	4618      	mov	r0, r3
 800174e:	3708      	adds	r7, #8
 8001750:	46bd      	mov	sp, r7
 8001752:	bd80      	pop	{r7, pc}

08001754 <lwgps_init>:
 * \brief           Init GPS handle
 * \param[in]       gh: GPS handle structure
 * \return          `1` on success, `0` otherwise
 */
uint8_t
lwgps_init(lwgps_t* gh) {
 8001754:	b580      	push	{r7, lr}
 8001756:	b082      	sub	sp, #8
 8001758:	af00      	add	r7, sp, #0
 800175a:	6078      	str	r0, [r7, #4]
    memset(gh, 0x00, sizeof(*gh));              /* Reset structure */
 800175c:	22b0      	movs	r2, #176	; 0xb0
 800175e:	2100      	movs	r1, #0
 8001760:	6878      	ldr	r0, [r7, #4]
 8001762:	f007 fbe4 	bl	8008f2e <memset>
    return 1;
 8001766:	2301      	movs	r3, #1
}
 8001768:	4618      	mov	r0, r3
 800176a:	3708      	adds	r7, #8
 800176c:	46bd      	mov	sp, r7
 800176e:	bd80      	pop	{r7, pc}

08001770 <lwgps_process>:
 */
uint8_t
#if LWGPS_CFG_STATUS || __DOXYGEN__
lwgps_process(lwgps_t* gh, const void* data, size_t len, lwgps_process_fn evt_fn) {
#else /* LWGPS_CFG_STATUS */
lwgps_process(lwgps_t* gh, const void* data, size_t len) {
 8001770:	b580      	push	{r7, lr}
 8001772:	b086      	sub	sp, #24
 8001774:	af00      	add	r7, sp, #0
 8001776:	60f8      	str	r0, [r7, #12]
 8001778:	60b9      	str	r1, [r7, #8]
 800177a:	607a      	str	r2, [r7, #4]
#endif /* !LWGPS_CFG_STATUS */
    const uint8_t* d = data;
 800177c:	68bb      	ldr	r3, [r7, #8]
 800177e:	617b      	str	r3, [r7, #20]

    for (; len > 0; ++d, --len) {               /* Process all bytes */
 8001780:	e0ad      	b.n	80018de <lwgps_process+0x16e>
        if (*d == '$') {                        /* Check for beginning of NMEA line */
 8001782:	697b      	ldr	r3, [r7, #20]
 8001784:	781b      	ldrb	r3, [r3, #0]
 8001786:	2b24      	cmp	r3, #36	; 0x24
 8001788:	d128      	bne.n	80017dc <lwgps_process+0x6c>
            memset(&gh->p, 0x00, sizeof(gh->p));/* Reset private memory */
 800178a:	68fb      	ldr	r3, [r7, #12]
 800178c:	3370      	adds	r3, #112	; 0x70
 800178e:	2240      	movs	r2, #64	; 0x40
 8001790:	2100      	movs	r1, #0
 8001792:	4618      	mov	r0, r3
 8001794:	f007 fbcb 	bl	8008f2e <memset>
            TERM_ADD(gh, *d);                   /* Add character to term */
 8001798:	68fb      	ldr	r3, [r7, #12]
 800179a:	f893 307e 	ldrb.w	r3, [r3, #126]	; 0x7e
 800179e:	2b0b      	cmp	r3, #11
 80017a0:	f200 8097 	bhi.w	80018d2 <lwgps_process+0x162>
 80017a4:	68fb      	ldr	r3, [r7, #12]
 80017a6:	f893 307e 	ldrb.w	r3, [r3, #126]	; 0x7e
 80017aa:	4619      	mov	r1, r3
 80017ac:	697b      	ldr	r3, [r7, #20]
 80017ae:	781a      	ldrb	r2, [r3, #0]
 80017b0:	68fb      	ldr	r3, [r7, #12]
 80017b2:	440b      	add	r3, r1
 80017b4:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
 80017b8:	68fb      	ldr	r3, [r7, #12]
 80017ba:	f893 307e 	ldrb.w	r3, [r3, #126]	; 0x7e
 80017be:	3301      	adds	r3, #1
 80017c0:	b2da      	uxtb	r2, r3
 80017c2:	68fb      	ldr	r3, [r7, #12]
 80017c4:	f883 207e 	strb.w	r2, [r3, #126]	; 0x7e
 80017c8:	68fb      	ldr	r3, [r7, #12]
 80017ca:	f893 307e 	ldrb.w	r3, [r3, #126]	; 0x7e
 80017ce:	461a      	mov	r2, r3
 80017d0:	68fb      	ldr	r3, [r7, #12]
 80017d2:	4413      	add	r3, r2
 80017d4:	2200      	movs	r2, #0
 80017d6:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
 80017da:	e07a      	b.n	80018d2 <lwgps_process+0x162>
        } else if (*d == ',') {                 /* Term separator character */
 80017dc:	697b      	ldr	r3, [r7, #20]
 80017de:	781b      	ldrb	r3, [r3, #0]
 80017e0:	2b2c      	cmp	r3, #44	; 0x2c
 80017e2:	d11d      	bne.n	8001820 <lwgps_process+0xb0>
            prv_parse_term(gh);                 /* Parse term we have currently in memory */
 80017e4:	68f8      	ldr	r0, [r7, #12]
 80017e6:	f7ff fbed 	bl	8000fc4 <prv_parse_term>
            CRC_ADD(gh, *d);                    /* Add character to CRC computation */
 80017ea:	68fb      	ldr	r3, [r7, #12]
 80017ec:	f893 2081 	ldrb.w	r2, [r3, #129]	; 0x81
 80017f0:	697b      	ldr	r3, [r7, #20]
 80017f2:	781b      	ldrb	r3, [r3, #0]
 80017f4:	4053      	eors	r3, r2
 80017f6:	b2da      	uxtb	r2, r3
 80017f8:	68fb      	ldr	r3, [r7, #12]
 80017fa:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
            TERM_NEXT(gh);                      /* Start with next term */
 80017fe:	68fb      	ldr	r3, [r7, #12]
 8001800:	2200      	movs	r2, #0
 8001802:	f883 207e 	strb.w	r2, [r3, #126]	; 0x7e
 8001806:	68fb      	ldr	r3, [r7, #12]
 8001808:	2200      	movs	r2, #0
 800180a:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
 800180e:	68fb      	ldr	r3, [r7, #12]
 8001810:	f893 307f 	ldrb.w	r3, [r3, #127]	; 0x7f
 8001814:	3301      	adds	r3, #1
 8001816:	b2da      	uxtb	r2, r3
 8001818:	68fb      	ldr	r3, [r7, #12]
 800181a:	f883 207f 	strb.w	r2, [r3, #127]	; 0x7f
 800181e:	e058      	b.n	80018d2 <lwgps_process+0x162>
        } else if (*d == '*') {                 /* Start indicates end of data for CRC computation */
 8001820:	697b      	ldr	r3, [r7, #20]
 8001822:	781b      	ldrb	r3, [r3, #0]
 8001824:	2b2a      	cmp	r3, #42	; 0x2a
 8001826:	d117      	bne.n	8001858 <lwgps_process+0xe8>
            prv_parse_term(gh);                 /* Parse term we have currently in memory */
 8001828:	68f8      	ldr	r0, [r7, #12]
 800182a:	f7ff fbcb 	bl	8000fc4 <prv_parse_term>
            gh->p.star = 1;                     /* STAR detected */
 800182e:	68fb      	ldr	r3, [r7, #12]
 8001830:	2201      	movs	r2, #1
 8001832:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
            TERM_NEXT(gh);                      /* Start with next term */
 8001836:	68fb      	ldr	r3, [r7, #12]
 8001838:	2200      	movs	r2, #0
 800183a:	f883 207e 	strb.w	r2, [r3, #126]	; 0x7e
 800183e:	68fb      	ldr	r3, [r7, #12]
 8001840:	2200      	movs	r2, #0
 8001842:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
 8001846:	68fb      	ldr	r3, [r7, #12]
 8001848:	f893 307f 	ldrb.w	r3, [r3, #127]	; 0x7f
 800184c:	3301      	adds	r3, #1
 800184e:	b2da      	uxtb	r2, r3
 8001850:	68fb      	ldr	r3, [r7, #12]
 8001852:	f883 207f 	strb.w	r2, [r3, #127]	; 0x7f
 8001856:	e03c      	b.n	80018d2 <lwgps_process+0x162>
        } else if (*d == '\r') {
 8001858:	697b      	ldr	r3, [r7, #20]
 800185a:	781b      	ldrb	r3, [r3, #0]
 800185c:	2b0d      	cmp	r3, #13
 800185e:	d109      	bne.n	8001874 <lwgps_process+0x104>
            if (prv_check_crc(gh)) {            /* Check for CRC result */
 8001860:	68f8      	ldr	r0, [r7, #12]
 8001862:	f7ff fe45 	bl	80014f0 <prv_check_crc>
 8001866:	4603      	mov	r3, r0
 8001868:	2b00      	cmp	r3, #0
 800186a:	d032      	beq.n	80018d2 <lwgps_process+0x162>
                /* CRC is OK, in theory we can copy data from statements to user data */
                prv_copy_from_tmp_memory(gh);   /* Copy memory from temporary to user memory */
 800186c:	68f8      	ldr	r0, [r7, #12]
 800186e:	f7ff feca 	bl	8001606 <prv_copy_from_tmp_memory>
 8001872:	e02e      	b.n	80018d2 <lwgps_process+0x162>
            } else if (evt_fn != NULL) {
                evt_fn(STAT_CHECKSUM_FAIL);
#endif /* LWGPS_CFG_STATUS */
            }
        } else {
            if (!gh->p.star) {                  /* Add to CRC only if star not yet detected */
 8001874:	68fb      	ldr	r3, [r7, #12]
 8001876:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800187a:	2b00      	cmp	r3, #0
 800187c:	d109      	bne.n	8001892 <lwgps_process+0x122>
                CRC_ADD(gh, *d);                /* Add to CRC */
 800187e:	68fb      	ldr	r3, [r7, #12]
 8001880:	f893 2081 	ldrb.w	r2, [r3, #129]	; 0x81
 8001884:	697b      	ldr	r3, [r7, #20]
 8001886:	781b      	ldrb	r3, [r3, #0]
 8001888:	4053      	eors	r3, r2
 800188a:	b2da      	uxtb	r2, r3
 800188c:	68fb      	ldr	r3, [r7, #12]
 800188e:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
            }
            TERM_ADD(gh, *d);                   /* Add character to term */
 8001892:	68fb      	ldr	r3, [r7, #12]
 8001894:	f893 307e 	ldrb.w	r3, [r3, #126]	; 0x7e
 8001898:	2b0b      	cmp	r3, #11
 800189a:	d81a      	bhi.n	80018d2 <lwgps_process+0x162>
 800189c:	68fb      	ldr	r3, [r7, #12]
 800189e:	f893 307e 	ldrb.w	r3, [r3, #126]	; 0x7e
 80018a2:	4619      	mov	r1, r3
 80018a4:	697b      	ldr	r3, [r7, #20]
 80018a6:	781a      	ldrb	r2, [r3, #0]
 80018a8:	68fb      	ldr	r3, [r7, #12]
 80018aa:	440b      	add	r3, r1
 80018ac:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
 80018b0:	68fb      	ldr	r3, [r7, #12]
 80018b2:	f893 307e 	ldrb.w	r3, [r3, #126]	; 0x7e
 80018b6:	3301      	adds	r3, #1
 80018b8:	b2da      	uxtb	r2, r3
 80018ba:	68fb      	ldr	r3, [r7, #12]
 80018bc:	f883 207e 	strb.w	r2, [r3, #126]	; 0x7e
 80018c0:	68fb      	ldr	r3, [r7, #12]
 80018c2:	f893 307e 	ldrb.w	r3, [r3, #126]	; 0x7e
 80018c6:	461a      	mov	r2, r3
 80018c8:	68fb      	ldr	r3, [r7, #12]
 80018ca:	4413      	add	r3, r2
 80018cc:	2200      	movs	r2, #0
 80018ce:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
    for (; len > 0; ++d, --len) {               /* Process all bytes */
 80018d2:	697b      	ldr	r3, [r7, #20]
 80018d4:	3301      	adds	r3, #1
 80018d6:	617b      	str	r3, [r7, #20]
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	3b01      	subs	r3, #1
 80018dc:	607b      	str	r3, [r7, #4]
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	2b00      	cmp	r3, #0
 80018e2:	f47f af4e 	bne.w	8001782 <lwgps_process+0x12>
        }
    }
    return 1;
 80018e6:	2301      	movs	r3, #1
}
 80018e8:	4618      	mov	r0, r3
 80018ea:	3718      	adds	r7, #24
 80018ec:	46bd      	mov	sp, r7
 80018ee:	bd80      	pop	{r7, pc}

080018f0 <HAL_UART_RxCpltCallback>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80018f0:	b580      	push	{r7, lr}
 80018f2:	b082      	sub	sp, #8
 80018f4:	af00      	add	r7, sp, #0
 80018f6:	6078      	str	r0, [r7, #4]
	if(huart == &huart5) {
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	4a17      	ldr	r2, [pc, #92]	; (8001958 <HAL_UART_RxCpltCallback+0x68>)
 80018fc:	4293      	cmp	r3, r2
 80018fe:	d122      	bne.n	8001946 <HAL_UART_RxCpltCallback+0x56>
		if(rx_data != '\n' && rx_index < sizeof(rx_buffer)) {
 8001900:	4b16      	ldr	r3, [pc, #88]	; (800195c <HAL_UART_RxCpltCallback+0x6c>)
 8001902:	781b      	ldrb	r3, [r3, #0]
 8001904:	2b0a      	cmp	r3, #10
 8001906:	d010      	beq.n	800192a <HAL_UART_RxCpltCallback+0x3a>
 8001908:	4b15      	ldr	r3, [pc, #84]	; (8001960 <HAL_UART_RxCpltCallback+0x70>)
 800190a:	781b      	ldrb	r3, [r3, #0]
 800190c:	b25b      	sxtb	r3, r3
 800190e:	2b00      	cmp	r3, #0
 8001910:	db0b      	blt.n	800192a <HAL_UART_RxCpltCallback+0x3a>
			rx_buffer[rx_index++] = rx_data;
 8001912:	4b13      	ldr	r3, [pc, #76]	; (8001960 <HAL_UART_RxCpltCallback+0x70>)
 8001914:	781b      	ldrb	r3, [r3, #0]
 8001916:	1c5a      	adds	r2, r3, #1
 8001918:	b2d1      	uxtb	r1, r2
 800191a:	4a11      	ldr	r2, [pc, #68]	; (8001960 <HAL_UART_RxCpltCallback+0x70>)
 800191c:	7011      	strb	r1, [r2, #0]
 800191e:	461a      	mov	r2, r3
 8001920:	4b0e      	ldr	r3, [pc, #56]	; (800195c <HAL_UART_RxCpltCallback+0x6c>)
 8001922:	7819      	ldrb	r1, [r3, #0]
 8001924:	4b0f      	ldr	r3, [pc, #60]	; (8001964 <HAL_UART_RxCpltCallback+0x74>)
 8001926:	5499      	strb	r1, [r3, r2]
 8001928:	e00d      	b.n	8001946 <HAL_UART_RxCpltCallback+0x56>
		} else {
			lwgps_process(&gps, rx_buffer, rx_index+1);
 800192a:	4b0d      	ldr	r3, [pc, #52]	; (8001960 <HAL_UART_RxCpltCallback+0x70>)
 800192c:	781b      	ldrb	r3, [r3, #0]
 800192e:	3301      	adds	r3, #1
 8001930:	461a      	mov	r2, r3
 8001932:	490c      	ldr	r1, [pc, #48]	; (8001964 <HAL_UART_RxCpltCallback+0x74>)
 8001934:	480c      	ldr	r0, [pc, #48]	; (8001968 <HAL_UART_RxCpltCallback+0x78>)
 8001936:	f7ff ff1b 	bl	8001770 <lwgps_process>
			rx_index = 0;
 800193a:	4b09      	ldr	r3, [pc, #36]	; (8001960 <HAL_UART_RxCpltCallback+0x70>)
 800193c:	2200      	movs	r2, #0
 800193e:	701a      	strb	r2, [r3, #0]
			rx_data = 0;
 8001940:	4b06      	ldr	r3, [pc, #24]	; (800195c <HAL_UART_RxCpltCallback+0x6c>)
 8001942:	2200      	movs	r2, #0
 8001944:	701a      	strb	r2, [r3, #0]
		}
	}
	HAL_UART_Receive_IT(&huart5, &rx_data, 1);
 8001946:	2201      	movs	r2, #1
 8001948:	4904      	ldr	r1, [pc, #16]	; (800195c <HAL_UART_RxCpltCallback+0x6c>)
 800194a:	4803      	ldr	r0, [pc, #12]	; (8001958 <HAL_UART_RxCpltCallback+0x68>)
 800194c:	f002 fd66 	bl	800441c <HAL_UART_Receive_IT>
}
 8001950:	bf00      	nop
 8001952:	3708      	adds	r7, #8
 8001954:	46bd      	mov	sp, r7
 8001956:	bd80      	pop	{r7, pc}
 8001958:	20000590 	.word	0x20000590
 800195c:	20000581 	.word	0x20000581
 8001960:	20000580 	.word	0x20000580
 8001964:	20000500 	.word	0x20000500
 8001968:	20000450 	.word	0x20000450

0800196c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800196c:	b580      	push	{r7, lr}
 800196e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001970:	f000 fba1 	bl	80020b6 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001974:	f000 f820 	bl	80019b8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001978:	f7ff f9c8 	bl	8000d0c <MX_GPIO_Init>
  MX_ETH_Init();
 800197c:	f7ff f82e 	bl	80009dc <MX_ETH_Init>
  MX_UART5_Init();
 8001980:	f000 f9ba 	bl	8001cf8 <MX_UART5_Init>
  MX_USART3_UART_Init();
 8001984:	f000 f9e8 	bl	8001d58 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 8001988:	f000 fac4 	bl	8001f14 <MX_USB_OTG_FS_PCD_Init>
  /* USER CODE BEGIN 2 */
  lwgps_init(&gps);
 800198c:	4807      	ldr	r0, [pc, #28]	; (80019ac <main+0x40>)
 800198e:	f7ff fee1 	bl	8001754 <lwgps_init>
  HAL_UART_Receive_IT(&huart5, &rx_data, 1);
 8001992:	2201      	movs	r2, #1
 8001994:	4906      	ldr	r1, [pc, #24]	; (80019b0 <main+0x44>)
 8001996:	4807      	ldr	r0, [pc, #28]	; (80019b4 <main+0x48>)
 8001998:	f002 fd40 	bl	800441c <HAL_UART_Receive_IT>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in freertos.c) */
 800199c:	f004 fa7a 	bl	8005e94 <osKernelInitialize>
  MX_FREERTOS_Init();
 80019a0:	f7ff f922 	bl	8000be8 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 80019a4:	f004 faaa 	bl	8005efc <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80019a8:	e7fe      	b.n	80019a8 <main+0x3c>
 80019aa:	bf00      	nop
 80019ac:	20000450 	.word	0x20000450
 80019b0:	20000581 	.word	0x20000581
 80019b4:	20000590 	.word	0x20000590

080019b8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80019b8:	b580      	push	{r7, lr}
 80019ba:	b094      	sub	sp, #80	; 0x50
 80019bc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80019be:	f107 031c 	add.w	r3, r7, #28
 80019c2:	2234      	movs	r2, #52	; 0x34
 80019c4:	2100      	movs	r1, #0
 80019c6:	4618      	mov	r0, r3
 80019c8:	f007 fab1 	bl	8008f2e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80019cc:	f107 0308 	add.w	r3, r7, #8
 80019d0:	2200      	movs	r2, #0
 80019d2:	601a      	str	r2, [r3, #0]
 80019d4:	605a      	str	r2, [r3, #4]
 80019d6:	609a      	str	r2, [r3, #8]
 80019d8:	60da      	str	r2, [r3, #12]
 80019da:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80019dc:	f001 fbc4 	bl	8003168 <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80019e0:	4b29      	ldr	r3, [pc, #164]	; (8001a88 <SystemClock_Config+0xd0>)
 80019e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019e4:	4a28      	ldr	r2, [pc, #160]	; (8001a88 <SystemClock_Config+0xd0>)
 80019e6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80019ea:	6413      	str	r3, [r2, #64]	; 0x40
 80019ec:	4b26      	ldr	r3, [pc, #152]	; (8001a88 <SystemClock_Config+0xd0>)
 80019ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019f0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019f4:	607b      	str	r3, [r7, #4]
 80019f6:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 80019f8:	4b24      	ldr	r3, [pc, #144]	; (8001a8c <SystemClock_Config+0xd4>)
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001a00:	4a22      	ldr	r2, [pc, #136]	; (8001a8c <SystemClock_Config+0xd4>)
 8001a02:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001a06:	6013      	str	r3, [r2, #0]
 8001a08:	4b20      	ldr	r3, [pc, #128]	; (8001a8c <SystemClock_Config+0xd4>)
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001a10:	603b      	str	r3, [r7, #0]
 8001a12:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001a14:	2301      	movs	r3, #1
 8001a16:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8001a18:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8001a1c:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001a1e:	2302      	movs	r3, #2
 8001a20:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001a22:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001a26:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001a28:	2304      	movs	r3, #4
 8001a2a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001a2c:	23a8      	movs	r3, #168	; 0xa8
 8001a2e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001a30:	2302      	movs	r3, #2
 8001a32:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001a34:	2307      	movs	r3, #7
 8001a36:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001a38:	2302      	movs	r3, #2
 8001a3a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001a3c:	f107 031c 	add.w	r3, r7, #28
 8001a40:	4618      	mov	r0, r3
 8001a42:	f001 fba1 	bl	8003188 <HAL_RCC_OscConfig>
 8001a46:	4603      	mov	r3, r0
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	d001      	beq.n	8001a50 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001a4c:	f000 f820 	bl	8001a90 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001a50:	230f      	movs	r3, #15
 8001a52:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001a54:	2302      	movs	r3, #2
 8001a56:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001a58:	2300      	movs	r3, #0
 8001a5a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001a5c:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001a60:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001a62:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001a66:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001a68:	f107 0308 	add.w	r3, r7, #8
 8001a6c:	2105      	movs	r1, #5
 8001a6e:	4618      	mov	r0, r3
 8001a70:	f001 fe38 	bl	80036e4 <HAL_RCC_ClockConfig>
 8001a74:	4603      	mov	r3, r0
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	d001      	beq.n	8001a7e <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8001a7a:	f000 f809 	bl	8001a90 <Error_Handler>
  }
}
 8001a7e:	bf00      	nop
 8001a80:	3750      	adds	r7, #80	; 0x50
 8001a82:	46bd      	mov	sp, r7
 8001a84:	bd80      	pop	{r7, pc}
 8001a86:	bf00      	nop
 8001a88:	40023800 	.word	0x40023800
 8001a8c:	40007000 	.word	0x40007000

08001a90 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001a90:	b480      	push	{r7}
 8001a92:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001a94:	b672      	cpsid	i
}
 8001a96:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001a98:	e7fe      	b.n	8001a98 <Error_Handler+0x8>
	...

08001a9c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001a9c:	b580      	push	{r7, lr}
 8001a9e:	b082      	sub	sp, #8
 8001aa0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8001aa2:	4b11      	ldr	r3, [pc, #68]	; (8001ae8 <HAL_MspInit+0x4c>)
 8001aa4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001aa6:	4a10      	ldr	r2, [pc, #64]	; (8001ae8 <HAL_MspInit+0x4c>)
 8001aa8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001aac:	6413      	str	r3, [r2, #64]	; 0x40
 8001aae:	4b0e      	ldr	r3, [pc, #56]	; (8001ae8 <HAL_MspInit+0x4c>)
 8001ab0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ab2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ab6:	607b      	str	r3, [r7, #4]
 8001ab8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001aba:	4b0b      	ldr	r3, [pc, #44]	; (8001ae8 <HAL_MspInit+0x4c>)
 8001abc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001abe:	4a0a      	ldr	r2, [pc, #40]	; (8001ae8 <HAL_MspInit+0x4c>)
 8001ac0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001ac4:	6453      	str	r3, [r2, #68]	; 0x44
 8001ac6:	4b08      	ldr	r3, [pc, #32]	; (8001ae8 <HAL_MspInit+0x4c>)
 8001ac8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001aca:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001ace:	603b      	str	r3, [r7, #0]
 8001ad0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001ad2:	2200      	movs	r2, #0
 8001ad4:	210f      	movs	r1, #15
 8001ad6:	f06f 0001 	mvn.w	r0, #1
 8001ada:	f000 fc48 	bl	800236e <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001ade:	bf00      	nop
 8001ae0:	3708      	adds	r7, #8
 8001ae2:	46bd      	mov	sp, r7
 8001ae4:	bd80      	pop	{r7, pc}
 8001ae6:	bf00      	nop
 8001ae8:	40023800 	.word	0x40023800

08001aec <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001aec:	b480      	push	{r7}
 8001aee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001af0:	e7fe      	b.n	8001af0 <NMI_Handler+0x4>

08001af2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001af2:	b480      	push	{r7}
 8001af4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001af6:	e7fe      	b.n	8001af6 <HardFault_Handler+0x4>

08001af8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001af8:	b480      	push	{r7}
 8001afa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001afc:	e7fe      	b.n	8001afc <MemManage_Handler+0x4>

08001afe <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001afe:	b480      	push	{r7}
 8001b00:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001b02:	e7fe      	b.n	8001b02 <BusFault_Handler+0x4>

08001b04 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001b04:	b480      	push	{r7}
 8001b06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001b08:	e7fe      	b.n	8001b08 <UsageFault_Handler+0x4>

08001b0a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001b0a:	b480      	push	{r7}
 8001b0c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001b0e:	bf00      	nop
 8001b10:	46bd      	mov	sp, r7
 8001b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b16:	4770      	bx	lr

08001b18 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001b1c:	f000 fb08 	bl	8002130 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8001b20:	f006 f878 	bl	8007c14 <xTaskGetSchedulerState>
 8001b24:	4603      	mov	r3, r0
 8001b26:	2b01      	cmp	r3, #1
 8001b28:	d001      	beq.n	8001b2e <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8001b2a:	f006 fe55 	bl	80087d8 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001b2e:	bf00      	nop
 8001b30:	bd80      	pop	{r7, pc}
	...

08001b34 <UART5_IRQHandler>:

/**
  * @brief This function handles UART5 global interrupt.
  */
void UART5_IRQHandler(void)
{
 8001b34:	b580      	push	{r7, lr}
 8001b36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART5_IRQn 0 */

  /* USER CODE END UART5_IRQn 0 */
  HAL_UART_IRQHandler(&huart5);
 8001b38:	4802      	ldr	r0, [pc, #8]	; (8001b44 <UART5_IRQHandler+0x10>)
 8001b3a:	f002 fcb3 	bl	80044a4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART5_IRQn 1 */

  /* USER CODE END UART5_IRQn 1 */
}
 8001b3e:	bf00      	nop
 8001b40:	bd80      	pop	{r7, pc}
 8001b42:	bf00      	nop
 8001b44:	20000590 	.word	0x20000590

08001b48 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001b48:	b480      	push	{r7}
 8001b4a:	af00      	add	r7, sp, #0
  return 1;
 8001b4c:	2301      	movs	r3, #1
}
 8001b4e:	4618      	mov	r0, r3
 8001b50:	46bd      	mov	sp, r7
 8001b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b56:	4770      	bx	lr

08001b58 <_kill>:

int _kill(int pid, int sig)
{
 8001b58:	b580      	push	{r7, lr}
 8001b5a:	b082      	sub	sp, #8
 8001b5c:	af00      	add	r7, sp, #0
 8001b5e:	6078      	str	r0, [r7, #4]
 8001b60:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001b62:	f007 f8b3 	bl	8008ccc <__errno>
 8001b66:	4603      	mov	r3, r0
 8001b68:	2216      	movs	r2, #22
 8001b6a:	601a      	str	r2, [r3, #0]
  return -1;
 8001b6c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001b70:	4618      	mov	r0, r3
 8001b72:	3708      	adds	r7, #8
 8001b74:	46bd      	mov	sp, r7
 8001b76:	bd80      	pop	{r7, pc}

08001b78 <_exit>:

void _exit (int status)
{
 8001b78:	b580      	push	{r7, lr}
 8001b7a:	b082      	sub	sp, #8
 8001b7c:	af00      	add	r7, sp, #0
 8001b7e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001b80:	f04f 31ff 	mov.w	r1, #4294967295
 8001b84:	6878      	ldr	r0, [r7, #4]
 8001b86:	f7ff ffe7 	bl	8001b58 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001b8a:	e7fe      	b.n	8001b8a <_exit+0x12>

08001b8c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001b8c:	b580      	push	{r7, lr}
 8001b8e:	b086      	sub	sp, #24
 8001b90:	af00      	add	r7, sp, #0
 8001b92:	60f8      	str	r0, [r7, #12]
 8001b94:	60b9      	str	r1, [r7, #8]
 8001b96:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b98:	2300      	movs	r3, #0
 8001b9a:	617b      	str	r3, [r7, #20]
 8001b9c:	e00a      	b.n	8001bb4 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001b9e:	f3af 8000 	nop.w
 8001ba2:	4601      	mov	r1, r0
 8001ba4:	68bb      	ldr	r3, [r7, #8]
 8001ba6:	1c5a      	adds	r2, r3, #1
 8001ba8:	60ba      	str	r2, [r7, #8]
 8001baa:	b2ca      	uxtb	r2, r1
 8001bac:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001bae:	697b      	ldr	r3, [r7, #20]
 8001bb0:	3301      	adds	r3, #1
 8001bb2:	617b      	str	r3, [r7, #20]
 8001bb4:	697a      	ldr	r2, [r7, #20]
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	429a      	cmp	r2, r3
 8001bba:	dbf0      	blt.n	8001b9e <_read+0x12>
  }

  return len;
 8001bbc:	687b      	ldr	r3, [r7, #4]
}
 8001bbe:	4618      	mov	r0, r3
 8001bc0:	3718      	adds	r7, #24
 8001bc2:	46bd      	mov	sp, r7
 8001bc4:	bd80      	pop	{r7, pc}

08001bc6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001bc6:	b580      	push	{r7, lr}
 8001bc8:	b086      	sub	sp, #24
 8001bca:	af00      	add	r7, sp, #0
 8001bcc:	60f8      	str	r0, [r7, #12]
 8001bce:	60b9      	str	r1, [r7, #8]
 8001bd0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001bd2:	2300      	movs	r3, #0
 8001bd4:	617b      	str	r3, [r7, #20]
 8001bd6:	e009      	b.n	8001bec <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001bd8:	68bb      	ldr	r3, [r7, #8]
 8001bda:	1c5a      	adds	r2, r3, #1
 8001bdc:	60ba      	str	r2, [r7, #8]
 8001bde:	781b      	ldrb	r3, [r3, #0]
 8001be0:	4618      	mov	r0, r3
 8001be2:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001be6:	697b      	ldr	r3, [r7, #20]
 8001be8:	3301      	adds	r3, #1
 8001bea:	617b      	str	r3, [r7, #20]
 8001bec:	697a      	ldr	r2, [r7, #20]
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	429a      	cmp	r2, r3
 8001bf2:	dbf1      	blt.n	8001bd8 <_write+0x12>
  }
  return len;
 8001bf4:	687b      	ldr	r3, [r7, #4]
}
 8001bf6:	4618      	mov	r0, r3
 8001bf8:	3718      	adds	r7, #24
 8001bfa:	46bd      	mov	sp, r7
 8001bfc:	bd80      	pop	{r7, pc}

08001bfe <_close>:

int _close(int file)
{
 8001bfe:	b480      	push	{r7}
 8001c00:	b083      	sub	sp, #12
 8001c02:	af00      	add	r7, sp, #0
 8001c04:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001c06:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001c0a:	4618      	mov	r0, r3
 8001c0c:	370c      	adds	r7, #12
 8001c0e:	46bd      	mov	sp, r7
 8001c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c14:	4770      	bx	lr

08001c16 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001c16:	b480      	push	{r7}
 8001c18:	b083      	sub	sp, #12
 8001c1a:	af00      	add	r7, sp, #0
 8001c1c:	6078      	str	r0, [r7, #4]
 8001c1e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001c20:	683b      	ldr	r3, [r7, #0]
 8001c22:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001c26:	605a      	str	r2, [r3, #4]
  return 0;
 8001c28:	2300      	movs	r3, #0
}
 8001c2a:	4618      	mov	r0, r3
 8001c2c:	370c      	adds	r7, #12
 8001c2e:	46bd      	mov	sp, r7
 8001c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c34:	4770      	bx	lr

08001c36 <_isatty>:

int _isatty(int file)
{
 8001c36:	b480      	push	{r7}
 8001c38:	b083      	sub	sp, #12
 8001c3a:	af00      	add	r7, sp, #0
 8001c3c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001c3e:	2301      	movs	r3, #1
}
 8001c40:	4618      	mov	r0, r3
 8001c42:	370c      	adds	r7, #12
 8001c44:	46bd      	mov	sp, r7
 8001c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c4a:	4770      	bx	lr

08001c4c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001c4c:	b480      	push	{r7}
 8001c4e:	b085      	sub	sp, #20
 8001c50:	af00      	add	r7, sp, #0
 8001c52:	60f8      	str	r0, [r7, #12]
 8001c54:	60b9      	str	r1, [r7, #8]
 8001c56:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001c58:	2300      	movs	r3, #0
}
 8001c5a:	4618      	mov	r0, r3
 8001c5c:	3714      	adds	r7, #20
 8001c5e:	46bd      	mov	sp, r7
 8001c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c64:	4770      	bx	lr
	...

08001c68 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001c68:	b580      	push	{r7, lr}
 8001c6a:	b086      	sub	sp, #24
 8001c6c:	af00      	add	r7, sp, #0
 8001c6e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001c70:	4a14      	ldr	r2, [pc, #80]	; (8001cc4 <_sbrk+0x5c>)
 8001c72:	4b15      	ldr	r3, [pc, #84]	; (8001cc8 <_sbrk+0x60>)
 8001c74:	1ad3      	subs	r3, r2, r3
 8001c76:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001c78:	697b      	ldr	r3, [r7, #20]
 8001c7a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001c7c:	4b13      	ldr	r3, [pc, #76]	; (8001ccc <_sbrk+0x64>)
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d102      	bne.n	8001c8a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001c84:	4b11      	ldr	r3, [pc, #68]	; (8001ccc <_sbrk+0x64>)
 8001c86:	4a12      	ldr	r2, [pc, #72]	; (8001cd0 <_sbrk+0x68>)
 8001c88:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001c8a:	4b10      	ldr	r3, [pc, #64]	; (8001ccc <_sbrk+0x64>)
 8001c8c:	681a      	ldr	r2, [r3, #0]
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	4413      	add	r3, r2
 8001c92:	693a      	ldr	r2, [r7, #16]
 8001c94:	429a      	cmp	r2, r3
 8001c96:	d207      	bcs.n	8001ca8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001c98:	f007 f818 	bl	8008ccc <__errno>
 8001c9c:	4603      	mov	r3, r0
 8001c9e:	220c      	movs	r2, #12
 8001ca0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001ca2:	f04f 33ff 	mov.w	r3, #4294967295
 8001ca6:	e009      	b.n	8001cbc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001ca8:	4b08      	ldr	r3, [pc, #32]	; (8001ccc <_sbrk+0x64>)
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001cae:	4b07      	ldr	r3, [pc, #28]	; (8001ccc <_sbrk+0x64>)
 8001cb0:	681a      	ldr	r2, [r3, #0]
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	4413      	add	r3, r2
 8001cb6:	4a05      	ldr	r2, [pc, #20]	; (8001ccc <_sbrk+0x64>)
 8001cb8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001cba:	68fb      	ldr	r3, [r7, #12]
}
 8001cbc:	4618      	mov	r0, r3
 8001cbe:	3718      	adds	r7, #24
 8001cc0:	46bd      	mov	sp, r7
 8001cc2:	bd80      	pop	{r7, pc}
 8001cc4:	20080000 	.word	0x20080000
 8001cc8:	00000400 	.word	0x00000400
 8001ccc:	2000058c 	.word	0x2000058c
 8001cd0:	200055c8 	.word	0x200055c8

08001cd4 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001cd4:	b480      	push	{r7}
 8001cd6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001cd8:	4b06      	ldr	r3, [pc, #24]	; (8001cf4 <SystemInit+0x20>)
 8001cda:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001cde:	4a05      	ldr	r2, [pc, #20]	; (8001cf4 <SystemInit+0x20>)
 8001ce0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001ce4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001ce8:	bf00      	nop
 8001cea:	46bd      	mov	sp, r7
 8001cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf0:	4770      	bx	lr
 8001cf2:	bf00      	nop
 8001cf4:	e000ed00 	.word	0xe000ed00

08001cf8 <MX_UART5_Init>:
UART_HandleTypeDef huart5;
UART_HandleTypeDef huart3;

/* UART5 init function */
void MX_UART5_Init(void)
{
 8001cf8:	b580      	push	{r7, lr}
 8001cfa:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 8001cfc:	4b14      	ldr	r3, [pc, #80]	; (8001d50 <MX_UART5_Init+0x58>)
 8001cfe:	4a15      	ldr	r2, [pc, #84]	; (8001d54 <MX_UART5_Init+0x5c>)
 8001d00:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 9600;
 8001d02:	4b13      	ldr	r3, [pc, #76]	; (8001d50 <MX_UART5_Init+0x58>)
 8001d04:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001d08:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 8001d0a:	4b11      	ldr	r3, [pc, #68]	; (8001d50 <MX_UART5_Init+0x58>)
 8001d0c:	2200      	movs	r2, #0
 8001d0e:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 8001d10:	4b0f      	ldr	r3, [pc, #60]	; (8001d50 <MX_UART5_Init+0x58>)
 8001d12:	2200      	movs	r2, #0
 8001d14:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 8001d16:	4b0e      	ldr	r3, [pc, #56]	; (8001d50 <MX_UART5_Init+0x58>)
 8001d18:	2200      	movs	r2, #0
 8001d1a:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 8001d1c:	4b0c      	ldr	r3, [pc, #48]	; (8001d50 <MX_UART5_Init+0x58>)
 8001d1e:	220c      	movs	r2, #12
 8001d20:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001d22:	4b0b      	ldr	r3, [pc, #44]	; (8001d50 <MX_UART5_Init+0x58>)
 8001d24:	2200      	movs	r2, #0
 8001d26:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8001d28:	4b09      	ldr	r3, [pc, #36]	; (8001d50 <MX_UART5_Init+0x58>)
 8001d2a:	2200      	movs	r2, #0
 8001d2c:	61da      	str	r2, [r3, #28]
  huart5.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001d2e:	4b08      	ldr	r3, [pc, #32]	; (8001d50 <MX_UART5_Init+0x58>)
 8001d30:	2200      	movs	r2, #0
 8001d32:	621a      	str	r2, [r3, #32]
  huart5.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001d34:	4b06      	ldr	r3, [pc, #24]	; (8001d50 <MX_UART5_Init+0x58>)
 8001d36:	2200      	movs	r2, #0
 8001d38:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart5) != HAL_OK)
 8001d3a:	4805      	ldr	r0, [pc, #20]	; (8001d50 <MX_UART5_Init+0x58>)
 8001d3c:	f002 fb20 	bl	8004380 <HAL_UART_Init>
 8001d40:	4603      	mov	r3, r0
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	d001      	beq.n	8001d4a <MX_UART5_Init+0x52>
  {
    Error_Handler();
 8001d46:	f7ff fea3 	bl	8001a90 <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 8001d4a:	bf00      	nop
 8001d4c:	bd80      	pop	{r7, pc}
 8001d4e:	bf00      	nop
 8001d50:	20000590 	.word	0x20000590
 8001d54:	40005000 	.word	0x40005000

08001d58 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8001d58:	b580      	push	{r7, lr}
 8001d5a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001d5c:	4b14      	ldr	r3, [pc, #80]	; (8001db0 <MX_USART3_UART_Init+0x58>)
 8001d5e:	4a15      	ldr	r2, [pc, #84]	; (8001db4 <MX_USART3_UART_Init+0x5c>)
 8001d60:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001d62:	4b13      	ldr	r3, [pc, #76]	; (8001db0 <MX_USART3_UART_Init+0x58>)
 8001d64:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001d68:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001d6a:	4b11      	ldr	r3, [pc, #68]	; (8001db0 <MX_USART3_UART_Init+0x58>)
 8001d6c:	2200      	movs	r2, #0
 8001d6e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001d70:	4b0f      	ldr	r3, [pc, #60]	; (8001db0 <MX_USART3_UART_Init+0x58>)
 8001d72:	2200      	movs	r2, #0
 8001d74:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001d76:	4b0e      	ldr	r3, [pc, #56]	; (8001db0 <MX_USART3_UART_Init+0x58>)
 8001d78:	2200      	movs	r2, #0
 8001d7a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001d7c:	4b0c      	ldr	r3, [pc, #48]	; (8001db0 <MX_USART3_UART_Init+0x58>)
 8001d7e:	220c      	movs	r2, #12
 8001d80:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001d82:	4b0b      	ldr	r3, [pc, #44]	; (8001db0 <MX_USART3_UART_Init+0x58>)
 8001d84:	2200      	movs	r2, #0
 8001d86:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001d88:	4b09      	ldr	r3, [pc, #36]	; (8001db0 <MX_USART3_UART_Init+0x58>)
 8001d8a:	2200      	movs	r2, #0
 8001d8c:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001d8e:	4b08      	ldr	r3, [pc, #32]	; (8001db0 <MX_USART3_UART_Init+0x58>)
 8001d90:	2200      	movs	r2, #0
 8001d92:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001d94:	4b06      	ldr	r3, [pc, #24]	; (8001db0 <MX_USART3_UART_Init+0x58>)
 8001d96:	2200      	movs	r2, #0
 8001d98:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001d9a:	4805      	ldr	r0, [pc, #20]	; (8001db0 <MX_USART3_UART_Init+0x58>)
 8001d9c:	f002 faf0 	bl	8004380 <HAL_UART_Init>
 8001da0:	4603      	mov	r3, r0
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	d001      	beq.n	8001daa <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8001da6:	f7ff fe73 	bl	8001a90 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001daa:	bf00      	nop
 8001dac:	bd80      	pop	{r7, pc}
 8001dae:	bf00      	nop
 8001db0:	20000618 	.word	0x20000618
 8001db4:	40004800 	.word	0x40004800

08001db8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001db8:	b580      	push	{r7, lr}
 8001dba:	b0b0      	sub	sp, #192	; 0xc0
 8001dbc:	af00      	add	r7, sp, #0
 8001dbe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001dc0:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8001dc4:	2200      	movs	r2, #0
 8001dc6:	601a      	str	r2, [r3, #0]
 8001dc8:	605a      	str	r2, [r3, #4]
 8001dca:	609a      	str	r2, [r3, #8]
 8001dcc:	60da      	str	r2, [r3, #12]
 8001dce:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001dd0:	f107 031c 	add.w	r3, r7, #28
 8001dd4:	2290      	movs	r2, #144	; 0x90
 8001dd6:	2100      	movs	r1, #0
 8001dd8:	4618      	mov	r0, r3
 8001dda:	f007 f8a8 	bl	8008f2e <memset>
  if(uartHandle->Instance==UART5)
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	4a47      	ldr	r2, [pc, #284]	; (8001f00 <HAL_UART_MspInit+0x148>)
 8001de4:	4293      	cmp	r3, r2
 8001de6:	d145      	bne.n	8001e74 <HAL_UART_MspInit+0xbc>

  /* USER CODE END UART5_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART5;
 8001de8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001dec:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.Uart5ClockSelection = RCC_UART5CLKSOURCE_PCLK1;
 8001dee:	2300      	movs	r3, #0
 8001df0:	673b      	str	r3, [r7, #112]	; 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001df2:	f107 031c 	add.w	r3, r7, #28
 8001df6:	4618      	mov	r0, r3
 8001df8:	f001 fe9a 	bl	8003b30 <HAL_RCCEx_PeriphCLKConfig>
 8001dfc:	4603      	mov	r3, r0
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d001      	beq.n	8001e06 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8001e02:	f7ff fe45 	bl	8001a90 <Error_Handler>
    }

    /* UART5 clock enable */
    __HAL_RCC_UART5_CLK_ENABLE();
 8001e06:	4b3f      	ldr	r3, [pc, #252]	; (8001f04 <HAL_UART_MspInit+0x14c>)
 8001e08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e0a:	4a3e      	ldr	r2, [pc, #248]	; (8001f04 <HAL_UART_MspInit+0x14c>)
 8001e0c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8001e10:	6413      	str	r3, [r2, #64]	; 0x40
 8001e12:	4b3c      	ldr	r3, [pc, #240]	; (8001f04 <HAL_UART_MspInit+0x14c>)
 8001e14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e16:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001e1a:	61bb      	str	r3, [r7, #24]
 8001e1c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e1e:	4b39      	ldr	r3, [pc, #228]	; (8001f04 <HAL_UART_MspInit+0x14c>)
 8001e20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e22:	4a38      	ldr	r2, [pc, #224]	; (8001f04 <HAL_UART_MspInit+0x14c>)
 8001e24:	f043 0302 	orr.w	r3, r3, #2
 8001e28:	6313      	str	r3, [r2, #48]	; 0x30
 8001e2a:	4b36      	ldr	r3, [pc, #216]	; (8001f04 <HAL_UART_MspInit+0x14c>)
 8001e2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e2e:	f003 0302 	and.w	r3, r3, #2
 8001e32:	617b      	str	r3, [r7, #20]
 8001e34:	697b      	ldr	r3, [r7, #20]
    /**UART5 GPIO Configuration
    PB8     ------> UART5_RX
    PB9     ------> UART5_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001e36:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001e3a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e3e:	2302      	movs	r3, #2
 8001e40:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e44:	2300      	movs	r3, #0
 8001e46:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e4a:	2303      	movs	r3, #3
 8001e4c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF7_UART5;
 8001e50:	2307      	movs	r3, #7
 8001e52:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e56:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8001e5a:	4619      	mov	r1, r3
 8001e5c:	482a      	ldr	r0, [pc, #168]	; (8001f08 <HAL_UART_MspInit+0x150>)
 8001e5e:	f000 fe75 	bl	8002b4c <HAL_GPIO_Init>

    /* UART5 interrupt Init */
    HAL_NVIC_SetPriority(UART5_IRQn, 5, 0);
 8001e62:	2200      	movs	r2, #0
 8001e64:	2105      	movs	r1, #5
 8001e66:	2035      	movs	r0, #53	; 0x35
 8001e68:	f000 fa81 	bl	800236e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART5_IRQn);
 8001e6c:	2035      	movs	r0, #53	; 0x35
 8001e6e:	f000 fa9a 	bl	80023a6 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8001e72:	e041      	b.n	8001ef8 <HAL_UART_MspInit+0x140>
  else if(uartHandle->Instance==USART3)
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	4a24      	ldr	r2, [pc, #144]	; (8001f0c <HAL_UART_MspInit+0x154>)
 8001e7a:	4293      	cmp	r3, r2
 8001e7c:	d13c      	bne.n	8001ef8 <HAL_UART_MspInit+0x140>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001e7e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001e82:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8001e84:	2300      	movs	r3, #0
 8001e86:	66bb      	str	r3, [r7, #104]	; 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001e88:	f107 031c 	add.w	r3, r7, #28
 8001e8c:	4618      	mov	r0, r3
 8001e8e:	f001 fe4f 	bl	8003b30 <HAL_RCCEx_PeriphCLKConfig>
 8001e92:	4603      	mov	r3, r0
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d001      	beq.n	8001e9c <HAL_UART_MspInit+0xe4>
      Error_Handler();
 8001e98:	f7ff fdfa 	bl	8001a90 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001e9c:	4b19      	ldr	r3, [pc, #100]	; (8001f04 <HAL_UART_MspInit+0x14c>)
 8001e9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ea0:	4a18      	ldr	r2, [pc, #96]	; (8001f04 <HAL_UART_MspInit+0x14c>)
 8001ea2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001ea6:	6413      	str	r3, [r2, #64]	; 0x40
 8001ea8:	4b16      	ldr	r3, [pc, #88]	; (8001f04 <HAL_UART_MspInit+0x14c>)
 8001eaa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001eac:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001eb0:	613b      	str	r3, [r7, #16]
 8001eb2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001eb4:	4b13      	ldr	r3, [pc, #76]	; (8001f04 <HAL_UART_MspInit+0x14c>)
 8001eb6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001eb8:	4a12      	ldr	r2, [pc, #72]	; (8001f04 <HAL_UART_MspInit+0x14c>)
 8001eba:	f043 0308 	orr.w	r3, r3, #8
 8001ebe:	6313      	str	r3, [r2, #48]	; 0x30
 8001ec0:	4b10      	ldr	r3, [pc, #64]	; (8001f04 <HAL_UART_MspInit+0x14c>)
 8001ec2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ec4:	f003 0308 	and.w	r3, r3, #8
 8001ec8:	60fb      	str	r3, [r7, #12]
 8001eca:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8001ecc:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001ed0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ed4:	2302      	movs	r3, #2
 8001ed6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001eda:	2300      	movs	r3, #0
 8001edc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ee0:	2303      	movs	r3, #3
 8001ee2:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001ee6:	2307      	movs	r3, #7
 8001ee8:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001eec:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8001ef0:	4619      	mov	r1, r3
 8001ef2:	4807      	ldr	r0, [pc, #28]	; (8001f10 <HAL_UART_MspInit+0x158>)
 8001ef4:	f000 fe2a 	bl	8002b4c <HAL_GPIO_Init>
}
 8001ef8:	bf00      	nop
 8001efa:	37c0      	adds	r7, #192	; 0xc0
 8001efc:	46bd      	mov	sp, r7
 8001efe:	bd80      	pop	{r7, pc}
 8001f00:	40005000 	.word	0x40005000
 8001f04:	40023800 	.word	0x40023800
 8001f08:	40020400 	.word	0x40020400
 8001f0c:	40004800 	.word	0x40004800
 8001f10:	40020c00 	.word	0x40020c00

08001f14 <MX_USB_OTG_FS_PCD_Init>:
PCD_HandleTypeDef hpcd_USB_OTG_FS;

/* USB_OTG_FS init function */

void MX_USB_OTG_FS_PCD_Init(void)
{
 8001f14:	b580      	push	{r7, lr}
 8001f16:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8001f18:	4b14      	ldr	r3, [pc, #80]	; (8001f6c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001f1a:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8001f1e:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8001f20:	4b12      	ldr	r3, [pc, #72]	; (8001f6c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001f22:	2206      	movs	r2, #6
 8001f24:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8001f26:	4b11      	ldr	r3, [pc, #68]	; (8001f6c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001f28:	2202      	movs	r2, #2
 8001f2a:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8001f2c:	4b0f      	ldr	r3, [pc, #60]	; (8001f6c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001f2e:	2200      	movs	r2, #0
 8001f30:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8001f32:	4b0e      	ldr	r3, [pc, #56]	; (8001f6c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001f34:	2202      	movs	r2, #2
 8001f36:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8001f38:	4b0c      	ldr	r3, [pc, #48]	; (8001f6c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001f3a:	2201      	movs	r2, #1
 8001f3c:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8001f3e:	4b0b      	ldr	r3, [pc, #44]	; (8001f6c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001f40:	2200      	movs	r2, #0
 8001f42:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8001f44:	4b09      	ldr	r3, [pc, #36]	; (8001f6c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001f46:	2200      	movs	r2, #0
 8001f48:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8001f4a:	4b08      	ldr	r3, [pc, #32]	; (8001f6c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001f4c:	2201      	movs	r2, #1
 8001f4e:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8001f50:	4b06      	ldr	r3, [pc, #24]	; (8001f6c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001f52:	2200      	movs	r2, #0
 8001f54:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8001f56:	4805      	ldr	r0, [pc, #20]	; (8001f6c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001f58:	f000 ffbd 	bl	8002ed6 <HAL_PCD_Init>
 8001f5c:	4603      	mov	r3, r0
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d001      	beq.n	8001f66 <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 8001f62:	f7ff fd95 	bl	8001a90 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8001f66:	bf00      	nop
 8001f68:	bd80      	pop	{r7, pc}
 8001f6a:	bf00      	nop
 8001f6c:	200006a0 	.word	0x200006a0

08001f70 <HAL_PCD_MspInit>:

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8001f70:	b580      	push	{r7, lr}
 8001f72:	b0ae      	sub	sp, #184	; 0xb8
 8001f74:	af00      	add	r7, sp, #0
 8001f76:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f78:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001f7c:	2200      	movs	r2, #0
 8001f7e:	601a      	str	r2, [r3, #0]
 8001f80:	605a      	str	r2, [r3, #4]
 8001f82:	609a      	str	r2, [r3, #8]
 8001f84:	60da      	str	r2, [r3, #12]
 8001f86:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001f88:	f107 0314 	add.w	r3, r7, #20
 8001f8c:	2290      	movs	r2, #144	; 0x90
 8001f8e:	2100      	movs	r1, #0
 8001f90:	4618      	mov	r0, r3
 8001f92:	f006 ffcc 	bl	8008f2e <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001f9e:	d159      	bne.n	8002054 <HAL_PCD_MspInit+0xe4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 8001fa0:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8001fa4:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 8001fa6:	2300      	movs	r3, #0
 8001fa8:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001fac:	f107 0314 	add.w	r3, r7, #20
 8001fb0:	4618      	mov	r0, r3
 8001fb2:	f001 fdbd 	bl	8003b30 <HAL_RCCEx_PeriphCLKConfig>
 8001fb6:	4603      	mov	r3, r0
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d001      	beq.n	8001fc0 <HAL_PCD_MspInit+0x50>
    {
      Error_Handler();
 8001fbc:	f7ff fd68 	bl	8001a90 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001fc0:	4b26      	ldr	r3, [pc, #152]	; (800205c <HAL_PCD_MspInit+0xec>)
 8001fc2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fc4:	4a25      	ldr	r2, [pc, #148]	; (800205c <HAL_PCD_MspInit+0xec>)
 8001fc6:	f043 0301 	orr.w	r3, r3, #1
 8001fca:	6313      	str	r3, [r2, #48]	; 0x30
 8001fcc:	4b23      	ldr	r3, [pc, #140]	; (800205c <HAL_PCD_MspInit+0xec>)
 8001fce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fd0:	f003 0301 	and.w	r3, r3, #1
 8001fd4:	613b      	str	r3, [r7, #16]
 8001fd6:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8001fd8:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 8001fdc:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fe0:	2302      	movs	r3, #2
 8001fe2:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fe6:	2300      	movs	r3, #0
 8001fe8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001fec:	2303      	movs	r3, #3
 8001fee:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001ff2:	230a      	movs	r3, #10
 8001ff4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ff8:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001ffc:	4619      	mov	r1, r3
 8001ffe:	4818      	ldr	r0, [pc, #96]	; (8002060 <HAL_PCD_MspInit+0xf0>)
 8002000:	f000 fda4 	bl	8002b4c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8002004:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002008:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800200c:	2300      	movs	r3, #0
 800200e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002012:	2300      	movs	r3, #0
 8002014:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8002018:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 800201c:	4619      	mov	r1, r3
 800201e:	4810      	ldr	r0, [pc, #64]	; (8002060 <HAL_PCD_MspInit+0xf0>)
 8002020:	f000 fd94 	bl	8002b4c <HAL_GPIO_Init>

    /* USB_OTG_FS clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8002024:	4b0d      	ldr	r3, [pc, #52]	; (800205c <HAL_PCD_MspInit+0xec>)
 8002026:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002028:	4a0c      	ldr	r2, [pc, #48]	; (800205c <HAL_PCD_MspInit+0xec>)
 800202a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800202e:	6353      	str	r3, [r2, #52]	; 0x34
 8002030:	4b0a      	ldr	r3, [pc, #40]	; (800205c <HAL_PCD_MspInit+0xec>)
 8002032:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002034:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002038:	60fb      	str	r3, [r7, #12]
 800203a:	68fb      	ldr	r3, [r7, #12]
 800203c:	4b07      	ldr	r3, [pc, #28]	; (800205c <HAL_PCD_MspInit+0xec>)
 800203e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002040:	4a06      	ldr	r2, [pc, #24]	; (800205c <HAL_PCD_MspInit+0xec>)
 8002042:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002046:	6453      	str	r3, [r2, #68]	; 0x44
 8002048:	4b04      	ldr	r3, [pc, #16]	; (800205c <HAL_PCD_MspInit+0xec>)
 800204a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800204c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002050:	60bb      	str	r3, [r7, #8]
 8002052:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8002054:	bf00      	nop
 8002056:	37b8      	adds	r7, #184	; 0xb8
 8002058:	46bd      	mov	sp, r7
 800205a:	bd80      	pop	{r7, pc}
 800205c:	40023800 	.word	0x40023800
 8002060:	40020000 	.word	0x40020000

08002064 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002064:	f8df d034 	ldr.w	sp, [pc, #52]	; 800209c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002068:	480d      	ldr	r0, [pc, #52]	; (80020a0 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800206a:	490e      	ldr	r1, [pc, #56]	; (80020a4 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800206c:	4a0e      	ldr	r2, [pc, #56]	; (80020a8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800206e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002070:	e002      	b.n	8002078 <LoopCopyDataInit>

08002072 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002072:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002074:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002076:	3304      	adds	r3, #4

08002078 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002078:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800207a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800207c:	d3f9      	bcc.n	8002072 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800207e:	4a0b      	ldr	r2, [pc, #44]	; (80020ac <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002080:	4c0b      	ldr	r4, [pc, #44]	; (80020b0 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002082:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002084:	e001      	b.n	800208a <LoopFillZerobss>

08002086 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002086:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002088:	3204      	adds	r2, #4

0800208a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800208a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800208c:	d3fb      	bcc.n	8002086 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800208e:	f7ff fe21 	bl	8001cd4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002092:	f006 ff17 	bl	8008ec4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002096:	f7ff fc69 	bl	800196c <main>
  bx  lr    
 800209a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800209c:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 80020a0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80020a4:	200001e4 	.word	0x200001e4
  ldr r2, =_sidata
 80020a8:	0800c08c 	.word	0x0800c08c
  ldr r2, =_sbss
 80020ac:	20000328 	.word	0x20000328
  ldr r4, =_ebss
 80020b0:	200055c4 	.word	0x200055c4

080020b4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80020b4:	e7fe      	b.n	80020b4 <ADC_IRQHandler>

080020b6 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80020b6:	b580      	push	{r7, lr}
 80020b8:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80020ba:	2003      	movs	r0, #3
 80020bc:	f000 f94c 	bl	8002358 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80020c0:	200f      	movs	r0, #15
 80020c2:	f000 f805 	bl	80020d0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80020c6:	f7ff fce9 	bl	8001a9c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80020ca:	2300      	movs	r3, #0
}
 80020cc:	4618      	mov	r0, r3
 80020ce:	bd80      	pop	{r7, pc}

080020d0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80020d0:	b580      	push	{r7, lr}
 80020d2:	b082      	sub	sp, #8
 80020d4:	af00      	add	r7, sp, #0
 80020d6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80020d8:	4b12      	ldr	r3, [pc, #72]	; (8002124 <HAL_InitTick+0x54>)
 80020da:	681a      	ldr	r2, [r3, #0]
 80020dc:	4b12      	ldr	r3, [pc, #72]	; (8002128 <HAL_InitTick+0x58>)
 80020de:	781b      	ldrb	r3, [r3, #0]
 80020e0:	4619      	mov	r1, r3
 80020e2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80020e6:	fbb3 f3f1 	udiv	r3, r3, r1
 80020ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80020ee:	4618      	mov	r0, r3
 80020f0:	f000 f967 	bl	80023c2 <HAL_SYSTICK_Config>
 80020f4:	4603      	mov	r3, r0
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d001      	beq.n	80020fe <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80020fa:	2301      	movs	r3, #1
 80020fc:	e00e      	b.n	800211c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	2b0f      	cmp	r3, #15
 8002102:	d80a      	bhi.n	800211a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002104:	2200      	movs	r2, #0
 8002106:	6879      	ldr	r1, [r7, #4]
 8002108:	f04f 30ff 	mov.w	r0, #4294967295
 800210c:	f000 f92f 	bl	800236e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002110:	4a06      	ldr	r2, [pc, #24]	; (800212c <HAL_InitTick+0x5c>)
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002116:	2300      	movs	r3, #0
 8002118:	e000      	b.n	800211c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800211a:	2301      	movs	r3, #1
}
 800211c:	4618      	mov	r0, r3
 800211e:	3708      	adds	r7, #8
 8002120:	46bd      	mov	sp, r7
 8002122:	bd80      	pop	{r7, pc}
 8002124:	20000000 	.word	0x20000000
 8002128:	20000008 	.word	0x20000008
 800212c:	20000004 	.word	0x20000004

08002130 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002130:	b480      	push	{r7}
 8002132:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002134:	4b06      	ldr	r3, [pc, #24]	; (8002150 <HAL_IncTick+0x20>)
 8002136:	781b      	ldrb	r3, [r3, #0]
 8002138:	461a      	mov	r2, r3
 800213a:	4b06      	ldr	r3, [pc, #24]	; (8002154 <HAL_IncTick+0x24>)
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	4413      	add	r3, r2
 8002140:	4a04      	ldr	r2, [pc, #16]	; (8002154 <HAL_IncTick+0x24>)
 8002142:	6013      	str	r3, [r2, #0]
}
 8002144:	bf00      	nop
 8002146:	46bd      	mov	sp, r7
 8002148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800214c:	4770      	bx	lr
 800214e:	bf00      	nop
 8002150:	20000008 	.word	0x20000008
 8002154:	20000ba8 	.word	0x20000ba8

08002158 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002158:	b480      	push	{r7}
 800215a:	af00      	add	r7, sp, #0
  return uwTick;
 800215c:	4b03      	ldr	r3, [pc, #12]	; (800216c <HAL_GetTick+0x14>)
 800215e:	681b      	ldr	r3, [r3, #0]
}
 8002160:	4618      	mov	r0, r3
 8002162:	46bd      	mov	sp, r7
 8002164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002168:	4770      	bx	lr
 800216a:	bf00      	nop
 800216c:	20000ba8 	.word	0x20000ba8

08002170 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002170:	b580      	push	{r7, lr}
 8002172:	b084      	sub	sp, #16
 8002174:	af00      	add	r7, sp, #0
 8002176:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002178:	f7ff ffee 	bl	8002158 <HAL_GetTick>
 800217c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002182:	68fb      	ldr	r3, [r7, #12]
 8002184:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002188:	d005      	beq.n	8002196 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800218a:	4b0a      	ldr	r3, [pc, #40]	; (80021b4 <HAL_Delay+0x44>)
 800218c:	781b      	ldrb	r3, [r3, #0]
 800218e:	461a      	mov	r2, r3
 8002190:	68fb      	ldr	r3, [r7, #12]
 8002192:	4413      	add	r3, r2
 8002194:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002196:	bf00      	nop
 8002198:	f7ff ffde 	bl	8002158 <HAL_GetTick>
 800219c:	4602      	mov	r2, r0
 800219e:	68bb      	ldr	r3, [r7, #8]
 80021a0:	1ad3      	subs	r3, r2, r3
 80021a2:	68fa      	ldr	r2, [r7, #12]
 80021a4:	429a      	cmp	r2, r3
 80021a6:	d8f7      	bhi.n	8002198 <HAL_Delay+0x28>
  {
  }
}
 80021a8:	bf00      	nop
 80021aa:	bf00      	nop
 80021ac:	3710      	adds	r7, #16
 80021ae:	46bd      	mov	sp, r7
 80021b0:	bd80      	pop	{r7, pc}
 80021b2:	bf00      	nop
 80021b4:	20000008 	.word	0x20000008

080021b8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80021b8:	b480      	push	{r7}
 80021ba:	b085      	sub	sp, #20
 80021bc:	af00      	add	r7, sp, #0
 80021be:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	f003 0307 	and.w	r3, r3, #7
 80021c6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80021c8:	4b0b      	ldr	r3, [pc, #44]	; (80021f8 <__NVIC_SetPriorityGrouping+0x40>)
 80021ca:	68db      	ldr	r3, [r3, #12]
 80021cc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80021ce:	68ba      	ldr	r2, [r7, #8]
 80021d0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80021d4:	4013      	ands	r3, r2
 80021d6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80021d8:	68fb      	ldr	r3, [r7, #12]
 80021da:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80021dc:	68bb      	ldr	r3, [r7, #8]
 80021de:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80021e0:	4b06      	ldr	r3, [pc, #24]	; (80021fc <__NVIC_SetPriorityGrouping+0x44>)
 80021e2:	4313      	orrs	r3, r2
 80021e4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80021e6:	4a04      	ldr	r2, [pc, #16]	; (80021f8 <__NVIC_SetPriorityGrouping+0x40>)
 80021e8:	68bb      	ldr	r3, [r7, #8]
 80021ea:	60d3      	str	r3, [r2, #12]
}
 80021ec:	bf00      	nop
 80021ee:	3714      	adds	r7, #20
 80021f0:	46bd      	mov	sp, r7
 80021f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f6:	4770      	bx	lr
 80021f8:	e000ed00 	.word	0xe000ed00
 80021fc:	05fa0000 	.word	0x05fa0000

08002200 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002200:	b480      	push	{r7}
 8002202:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002204:	4b04      	ldr	r3, [pc, #16]	; (8002218 <__NVIC_GetPriorityGrouping+0x18>)
 8002206:	68db      	ldr	r3, [r3, #12]
 8002208:	0a1b      	lsrs	r3, r3, #8
 800220a:	f003 0307 	and.w	r3, r3, #7
}
 800220e:	4618      	mov	r0, r3
 8002210:	46bd      	mov	sp, r7
 8002212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002216:	4770      	bx	lr
 8002218:	e000ed00 	.word	0xe000ed00

0800221c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800221c:	b480      	push	{r7}
 800221e:	b083      	sub	sp, #12
 8002220:	af00      	add	r7, sp, #0
 8002222:	4603      	mov	r3, r0
 8002224:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002226:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800222a:	2b00      	cmp	r3, #0
 800222c:	db0b      	blt.n	8002246 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800222e:	79fb      	ldrb	r3, [r7, #7]
 8002230:	f003 021f 	and.w	r2, r3, #31
 8002234:	4907      	ldr	r1, [pc, #28]	; (8002254 <__NVIC_EnableIRQ+0x38>)
 8002236:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800223a:	095b      	lsrs	r3, r3, #5
 800223c:	2001      	movs	r0, #1
 800223e:	fa00 f202 	lsl.w	r2, r0, r2
 8002242:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002246:	bf00      	nop
 8002248:	370c      	adds	r7, #12
 800224a:	46bd      	mov	sp, r7
 800224c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002250:	4770      	bx	lr
 8002252:	bf00      	nop
 8002254:	e000e100 	.word	0xe000e100

08002258 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002258:	b480      	push	{r7}
 800225a:	b083      	sub	sp, #12
 800225c:	af00      	add	r7, sp, #0
 800225e:	4603      	mov	r3, r0
 8002260:	6039      	str	r1, [r7, #0]
 8002262:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002264:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002268:	2b00      	cmp	r3, #0
 800226a:	db0a      	blt.n	8002282 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800226c:	683b      	ldr	r3, [r7, #0]
 800226e:	b2da      	uxtb	r2, r3
 8002270:	490c      	ldr	r1, [pc, #48]	; (80022a4 <__NVIC_SetPriority+0x4c>)
 8002272:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002276:	0112      	lsls	r2, r2, #4
 8002278:	b2d2      	uxtb	r2, r2
 800227a:	440b      	add	r3, r1
 800227c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002280:	e00a      	b.n	8002298 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002282:	683b      	ldr	r3, [r7, #0]
 8002284:	b2da      	uxtb	r2, r3
 8002286:	4908      	ldr	r1, [pc, #32]	; (80022a8 <__NVIC_SetPriority+0x50>)
 8002288:	79fb      	ldrb	r3, [r7, #7]
 800228a:	f003 030f 	and.w	r3, r3, #15
 800228e:	3b04      	subs	r3, #4
 8002290:	0112      	lsls	r2, r2, #4
 8002292:	b2d2      	uxtb	r2, r2
 8002294:	440b      	add	r3, r1
 8002296:	761a      	strb	r2, [r3, #24]
}
 8002298:	bf00      	nop
 800229a:	370c      	adds	r7, #12
 800229c:	46bd      	mov	sp, r7
 800229e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a2:	4770      	bx	lr
 80022a4:	e000e100 	.word	0xe000e100
 80022a8:	e000ed00 	.word	0xe000ed00

080022ac <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80022ac:	b480      	push	{r7}
 80022ae:	b089      	sub	sp, #36	; 0x24
 80022b0:	af00      	add	r7, sp, #0
 80022b2:	60f8      	str	r0, [r7, #12]
 80022b4:	60b9      	str	r1, [r7, #8]
 80022b6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80022b8:	68fb      	ldr	r3, [r7, #12]
 80022ba:	f003 0307 	and.w	r3, r3, #7
 80022be:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80022c0:	69fb      	ldr	r3, [r7, #28]
 80022c2:	f1c3 0307 	rsb	r3, r3, #7
 80022c6:	2b04      	cmp	r3, #4
 80022c8:	bf28      	it	cs
 80022ca:	2304      	movcs	r3, #4
 80022cc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80022ce:	69fb      	ldr	r3, [r7, #28]
 80022d0:	3304      	adds	r3, #4
 80022d2:	2b06      	cmp	r3, #6
 80022d4:	d902      	bls.n	80022dc <NVIC_EncodePriority+0x30>
 80022d6:	69fb      	ldr	r3, [r7, #28]
 80022d8:	3b03      	subs	r3, #3
 80022da:	e000      	b.n	80022de <NVIC_EncodePriority+0x32>
 80022dc:	2300      	movs	r3, #0
 80022de:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80022e0:	f04f 32ff 	mov.w	r2, #4294967295
 80022e4:	69bb      	ldr	r3, [r7, #24]
 80022e6:	fa02 f303 	lsl.w	r3, r2, r3
 80022ea:	43da      	mvns	r2, r3
 80022ec:	68bb      	ldr	r3, [r7, #8]
 80022ee:	401a      	ands	r2, r3
 80022f0:	697b      	ldr	r3, [r7, #20]
 80022f2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80022f4:	f04f 31ff 	mov.w	r1, #4294967295
 80022f8:	697b      	ldr	r3, [r7, #20]
 80022fa:	fa01 f303 	lsl.w	r3, r1, r3
 80022fe:	43d9      	mvns	r1, r3
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002304:	4313      	orrs	r3, r2
         );
}
 8002306:	4618      	mov	r0, r3
 8002308:	3724      	adds	r7, #36	; 0x24
 800230a:	46bd      	mov	sp, r7
 800230c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002310:	4770      	bx	lr
	...

08002314 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002314:	b580      	push	{r7, lr}
 8002316:	b082      	sub	sp, #8
 8002318:	af00      	add	r7, sp, #0
 800231a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	3b01      	subs	r3, #1
 8002320:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002324:	d301      	bcc.n	800232a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002326:	2301      	movs	r3, #1
 8002328:	e00f      	b.n	800234a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800232a:	4a0a      	ldr	r2, [pc, #40]	; (8002354 <SysTick_Config+0x40>)
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	3b01      	subs	r3, #1
 8002330:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002332:	210f      	movs	r1, #15
 8002334:	f04f 30ff 	mov.w	r0, #4294967295
 8002338:	f7ff ff8e 	bl	8002258 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800233c:	4b05      	ldr	r3, [pc, #20]	; (8002354 <SysTick_Config+0x40>)
 800233e:	2200      	movs	r2, #0
 8002340:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002342:	4b04      	ldr	r3, [pc, #16]	; (8002354 <SysTick_Config+0x40>)
 8002344:	2207      	movs	r2, #7
 8002346:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002348:	2300      	movs	r3, #0
}
 800234a:	4618      	mov	r0, r3
 800234c:	3708      	adds	r7, #8
 800234e:	46bd      	mov	sp, r7
 8002350:	bd80      	pop	{r7, pc}
 8002352:	bf00      	nop
 8002354:	e000e010 	.word	0xe000e010

08002358 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002358:	b580      	push	{r7, lr}
 800235a:	b082      	sub	sp, #8
 800235c:	af00      	add	r7, sp, #0
 800235e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002360:	6878      	ldr	r0, [r7, #4]
 8002362:	f7ff ff29 	bl	80021b8 <__NVIC_SetPriorityGrouping>
}
 8002366:	bf00      	nop
 8002368:	3708      	adds	r7, #8
 800236a:	46bd      	mov	sp, r7
 800236c:	bd80      	pop	{r7, pc}

0800236e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800236e:	b580      	push	{r7, lr}
 8002370:	b086      	sub	sp, #24
 8002372:	af00      	add	r7, sp, #0
 8002374:	4603      	mov	r3, r0
 8002376:	60b9      	str	r1, [r7, #8]
 8002378:	607a      	str	r2, [r7, #4]
 800237a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800237c:	2300      	movs	r3, #0
 800237e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002380:	f7ff ff3e 	bl	8002200 <__NVIC_GetPriorityGrouping>
 8002384:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002386:	687a      	ldr	r2, [r7, #4]
 8002388:	68b9      	ldr	r1, [r7, #8]
 800238a:	6978      	ldr	r0, [r7, #20]
 800238c:	f7ff ff8e 	bl	80022ac <NVIC_EncodePriority>
 8002390:	4602      	mov	r2, r0
 8002392:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002396:	4611      	mov	r1, r2
 8002398:	4618      	mov	r0, r3
 800239a:	f7ff ff5d 	bl	8002258 <__NVIC_SetPriority>
}
 800239e:	bf00      	nop
 80023a0:	3718      	adds	r7, #24
 80023a2:	46bd      	mov	sp, r7
 80023a4:	bd80      	pop	{r7, pc}

080023a6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80023a6:	b580      	push	{r7, lr}
 80023a8:	b082      	sub	sp, #8
 80023aa:	af00      	add	r7, sp, #0
 80023ac:	4603      	mov	r3, r0
 80023ae:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80023b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023b4:	4618      	mov	r0, r3
 80023b6:	f7ff ff31 	bl	800221c <__NVIC_EnableIRQ>
}
 80023ba:	bf00      	nop
 80023bc:	3708      	adds	r7, #8
 80023be:	46bd      	mov	sp, r7
 80023c0:	bd80      	pop	{r7, pc}

080023c2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80023c2:	b580      	push	{r7, lr}
 80023c4:	b082      	sub	sp, #8
 80023c6:	af00      	add	r7, sp, #0
 80023c8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80023ca:	6878      	ldr	r0, [r7, #4]
 80023cc:	f7ff ffa2 	bl	8002314 <SysTick_Config>
 80023d0:	4603      	mov	r3, r0
}
 80023d2:	4618      	mov	r0, r3
 80023d4:	3708      	adds	r7, #8
 80023d6:	46bd      	mov	sp, r7
 80023d8:	bd80      	pop	{r7, pc}

080023da <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80023da:	b580      	push	{r7, lr}
 80023dc:	b084      	sub	sp, #16
 80023de:	af00      	add	r7, sp, #0
 80023e0:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80023e6:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80023e8:	f7ff feb6 	bl	8002158 <HAL_GetTick>
 80023ec:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80023f4:	b2db      	uxtb	r3, r3
 80023f6:	2b02      	cmp	r3, #2
 80023f8:	d008      	beq.n	800240c <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	2280      	movs	r2, #128	; 0x80
 80023fe:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	2200      	movs	r2, #0
 8002404:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8002408:	2301      	movs	r3, #1
 800240a:	e052      	b.n	80024b2 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	681a      	ldr	r2, [r3, #0]
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	f022 0216 	bic.w	r2, r2, #22
 800241a:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	695a      	ldr	r2, [r3, #20]
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800242a:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002430:	2b00      	cmp	r3, #0
 8002432:	d103      	bne.n	800243c <HAL_DMA_Abort+0x62>
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002438:	2b00      	cmp	r3, #0
 800243a:	d007      	beq.n	800244c <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	681a      	ldr	r2, [r3, #0]
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	f022 0208 	bic.w	r2, r2, #8
 800244a:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	681a      	ldr	r2, [r3, #0]
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	f022 0201 	bic.w	r2, r2, #1
 800245a:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800245c:	e013      	b.n	8002486 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800245e:	f7ff fe7b 	bl	8002158 <HAL_GetTick>
 8002462:	4602      	mov	r2, r0
 8002464:	68bb      	ldr	r3, [r7, #8]
 8002466:	1ad3      	subs	r3, r2, r3
 8002468:	2b05      	cmp	r3, #5
 800246a:	d90c      	bls.n	8002486 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	2220      	movs	r2, #32
 8002470:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	2203      	movs	r2, #3
 8002476:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	2200      	movs	r2, #0
 800247e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_TIMEOUT;
 8002482:	2303      	movs	r3, #3
 8002484:	e015      	b.n	80024b2 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	f003 0301 	and.w	r3, r3, #1
 8002490:	2b00      	cmp	r3, #0
 8002492:	d1e4      	bne.n	800245e <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002498:	223f      	movs	r2, #63	; 0x3f
 800249a:	409a      	lsls	r2, r3
 800249c:	68fb      	ldr	r3, [r7, #12]
 800249e:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	2201      	movs	r2, #1
 80024a4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	2200      	movs	r2, #0
 80024ac:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
  }
  return HAL_OK;
 80024b0:	2300      	movs	r3, #0
}
 80024b2:	4618      	mov	r0, r3
 80024b4:	3710      	adds	r7, #16
 80024b6:	46bd      	mov	sp, r7
 80024b8:	bd80      	pop	{r7, pc}

080024ba <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80024ba:	b480      	push	{r7}
 80024bc:	b083      	sub	sp, #12
 80024be:	af00      	add	r7, sp, #0
 80024c0:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80024c8:	b2db      	uxtb	r3, r3
 80024ca:	2b02      	cmp	r3, #2
 80024cc:	d004      	beq.n	80024d8 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	2280      	movs	r2, #128	; 0x80
 80024d2:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80024d4:	2301      	movs	r3, #1
 80024d6:	e00c      	b.n	80024f2 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	2205      	movs	r2, #5
 80024dc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	681a      	ldr	r2, [r3, #0]
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	f022 0201 	bic.w	r2, r2, #1
 80024ee:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80024f0:	2300      	movs	r3, #0
}
 80024f2:	4618      	mov	r0, r3
 80024f4:	370c      	adds	r7, #12
 80024f6:	46bd      	mov	sp, r7
 80024f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024fc:	4770      	bx	lr
	...

08002500 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8002500:	b580      	push	{r7, lr}
 8002502:	b084      	sub	sp, #16
 8002504:	af00      	add	r7, sp, #0
 8002506:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	2b00      	cmp	r3, #0
 800250c:	d101      	bne.n	8002512 <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 800250e:	2301      	movs	r3, #1
 8002510:	e06a      	b.n	80025e8 <HAL_ETH_Init+0xe8>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002518:	2b00      	cmp	r3, #0
 800251a:	d106      	bne.n	800252a <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	2223      	movs	r2, #35	; 0x23
 8002520:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8002524:	6878      	ldr	r0, [r7, #4]
 8002526:	f7fe faa7 	bl	8000a78 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800252a:	4b31      	ldr	r3, [pc, #196]	; (80025f0 <HAL_ETH_Init+0xf0>)
 800252c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800252e:	4a30      	ldr	r2, [pc, #192]	; (80025f0 <HAL_ETH_Init+0xf0>)
 8002530:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002534:	6453      	str	r3, [r2, #68]	; 0x44
 8002536:	4b2e      	ldr	r3, [pc, #184]	; (80025f0 <HAL_ETH_Init+0xf0>)
 8002538:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800253a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800253e:	60bb      	str	r3, [r7, #8]
 8002540:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 8002542:	4b2c      	ldr	r3, [pc, #176]	; (80025f4 <HAL_ETH_Init+0xf4>)
 8002544:	685b      	ldr	r3, [r3, #4]
 8002546:	4a2b      	ldr	r2, [pc, #172]	; (80025f4 <HAL_ETH_Init+0xf4>)
 8002548:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 800254c:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 800254e:	4b29      	ldr	r3, [pc, #164]	; (80025f4 <HAL_ETH_Init+0xf4>)
 8002550:	685a      	ldr	r2, [r3, #4]
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	689b      	ldr	r3, [r3, #8]
 8002556:	4927      	ldr	r1, [pc, #156]	; (80025f4 <HAL_ETH_Init+0xf4>)
 8002558:	4313      	orrs	r3, r2
 800255a:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 800255c:	4b25      	ldr	r3, [pc, #148]	; (80025f4 <HAL_ETH_Init+0xf4>)
 800255e:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	687a      	ldr	r2, [r7, #4]
 800256c:	6812      	ldr	r2, [r2, #0]
 800256e:	f043 0301 	orr.w	r3, r3, #1
 8002572:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8002576:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002578:	f7ff fdee 	bl	8002158 <HAL_GetTick>
 800257c:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 800257e:	e011      	b.n	80025a4 <HAL_ETH_Init+0xa4>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 8002580:	f7ff fdea 	bl	8002158 <HAL_GetTick>
 8002584:	4602      	mov	r2, r0
 8002586:	68fb      	ldr	r3, [r7, #12]
 8002588:	1ad3      	subs	r3, r2, r3
 800258a:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 800258e:	d909      	bls.n	80025a4 <HAL_ETH_Init+0xa4>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	2204      	movs	r2, #4
 8002594:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	22e0      	movs	r2, #224	; 0xe0
 800259c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      /* Return Error */
      return HAL_ERROR;
 80025a0:	2301      	movs	r3, #1
 80025a2:	e021      	b.n	80025e8 <HAL_ETH_Init+0xe8>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	f003 0301 	and.w	r3, r3, #1
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d1e4      	bne.n	8002580 <HAL_ETH_Init+0x80>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 80025b6:	6878      	ldr	r0, [r7, #4]
 80025b8:	f000 f958 	bl	800286c <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 80025bc:	6878      	ldr	r0, [r7, #4]
 80025be:	f000 f9ff 	bl	80029c0 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 80025c2:	6878      	ldr	r0, [r7, #4]
 80025c4:	f000 fa55 	bl	8002a72 <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	685b      	ldr	r3, [r3, #4]
 80025cc:	461a      	mov	r2, r3
 80025ce:	2100      	movs	r1, #0
 80025d0:	6878      	ldr	r0, [r7, #4]
 80025d2:	f000 f9bd 	bl	8002950 <ETH_MACAddressConfig>

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	2200      	movs	r2, #0
 80025da:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  heth->gState = HAL_ETH_STATE_READY;
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	2210      	movs	r2, #16
 80025e2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 80025e6:	2300      	movs	r3, #0
}
 80025e8:	4618      	mov	r0, r3
 80025ea:	3710      	adds	r7, #16
 80025ec:	46bd      	mov	sp, r7
 80025ee:	bd80      	pop	{r7, pc}
 80025f0:	40023800 	.word	0x40023800
 80025f4:	40013800 	.word	0x40013800

080025f8 <ETH_SetMACConfig>:
  HAL_Delay(ETH_REG_WRITE_DELAY);
  (heth->Instance)->DMAOMR = tmpreg;
}

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 80025f8:	b580      	push	{r7, lr}
 80025fa:	b084      	sub	sp, #16
 80025fc:	af00      	add	r7, sp, #0
 80025fe:	6078      	str	r0, [r7, #4]
 8002600:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	60fb      	str	r3, [r7, #12]
  /* Clear WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 800260a:	68fa      	ldr	r2, [r7, #12]
 800260c:	4b51      	ldr	r3, [pc, #324]	; (8002754 <ETH_SetMACConfig+0x15c>)
 800260e:	4013      	ands	r3, r2
 8002610:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8002612:	683b      	ldr	r3, [r7, #0]
 8002614:	7c1b      	ldrb	r3, [r3, #16]
 8002616:	2b00      	cmp	r3, #0
 8002618:	d102      	bne.n	8002620 <ETH_SetMACConfig+0x28>
 800261a:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 800261e:	e000      	b.n	8002622 <ETH_SetMACConfig+0x2a>
 8002620:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8002622:	683b      	ldr	r3, [r7, #0]
 8002624:	7c5b      	ldrb	r3, [r3, #17]
 8002626:	2b00      	cmp	r3, #0
 8002628:	d102      	bne.n	8002630 <ETH_SetMACConfig+0x38>
 800262a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800262e:	e000      	b.n	8002632 <ETH_SetMACConfig+0x3a>
 8002630:	2300      	movs	r3, #0
  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8002632:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 8002634:	683b      	ldr	r3, [r7, #0]
 8002636:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8002638:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 800263a:	683b      	ldr	r3, [r7, #0]
 800263c:	7fdb      	ldrb	r3, [r3, #31]
 800263e:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 8002640:	431a      	orrs	r2, r3
                        macconf->Speed |
 8002642:	683b      	ldr	r3, [r7, #0]
 8002644:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8002646:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8002648:	683a      	ldr	r2, [r7, #0]
 800264a:	7f92      	ldrb	r2, [r2, #30]
 800264c:	2a00      	cmp	r2, #0
 800264e:	d102      	bne.n	8002656 <ETH_SetMACConfig+0x5e>
 8002650:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002654:	e000      	b.n	8002658 <ETH_SetMACConfig+0x60>
 8002656:	2200      	movs	r2, #0
                        macconf->Speed |
 8002658:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 800265a:	683b      	ldr	r3, [r7, #0]
 800265c:	7f1b      	ldrb	r3, [r3, #28]
 800265e:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8002660:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 8002662:	683b      	ldr	r3, [r7, #0]
 8002664:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8002666:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8002668:	683b      	ldr	r3, [r7, #0]
 800266a:	791b      	ldrb	r3, [r3, #4]
 800266c:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 800266e:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8002670:	683a      	ldr	r2, [r7, #0]
 8002672:	f892 2020 	ldrb.w	r2, [r2, #32]
 8002676:	2a00      	cmp	r2, #0
 8002678:	d102      	bne.n	8002680 <ETH_SetMACConfig+0x88>
 800267a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800267e:	e000      	b.n	8002682 <ETH_SetMACConfig+0x8a>
 8002680:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8002682:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8002684:	683b      	ldr	r3, [r7, #0]
 8002686:	7bdb      	ldrb	r3, [r3, #15]
 8002688:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 800268a:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 800268c:	683b      	ldr	r3, [r7, #0]
 800268e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8002690:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 8002692:	683b      	ldr	r3, [r7, #0]
 8002694:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8002698:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 800269a:	4313      	orrs	r3, r2
 800269c:	68fa      	ldr	r2, [r7, #12]
 800269e:	4313      	orrs	r3, r2
 80026a0:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	68fa      	ldr	r2, [r7, #12]
 80026a8:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80026b2:	2001      	movs	r0, #1
 80026b4:	f7ff fd5c 	bl	8002170 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	68fa      	ldr	r2, [r7, #12]
 80026be:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	699b      	ldr	r3, [r3, #24]
 80026c6:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 80026c8:	68fa      	ldr	r2, [r7, #12]
 80026ca:	f64f 7341 	movw	r3, #65345	; 0xff41
 80026ce:	4013      	ands	r3, r2
 80026d0:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 80026d2:	683b      	ldr	r3, [r7, #0]
 80026d4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80026d6:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 80026d8:	683a      	ldr	r2, [r7, #0]
 80026da:	f892 204c 	ldrb.w	r2, [r2, #76]	; 0x4c
 80026de:	2a00      	cmp	r2, #0
 80026e0:	d101      	bne.n	80026e6 <ETH_SetMACConfig+0xee>
 80026e2:	2280      	movs	r2, #128	; 0x80
 80026e4:	e000      	b.n	80026e8 <ETH_SetMACConfig+0xf0>
 80026e6:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 80026e8:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 80026ea:	683b      	ldr	r3, [r7, #0]
 80026ec:	6d1b      	ldr	r3, [r3, #80]	; 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 80026ee:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 80026f0:	683a      	ldr	r2, [r7, #0]
 80026f2:	f892 2055 	ldrb.w	r2, [r2, #85]	; 0x55
 80026f6:	2a01      	cmp	r2, #1
 80026f8:	d101      	bne.n	80026fe <ETH_SetMACConfig+0x106>
 80026fa:	2208      	movs	r2, #8
 80026fc:	e000      	b.n	8002700 <ETH_SetMACConfig+0x108>
 80026fe:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 8002700:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 8002702:	683a      	ldr	r2, [r7, #0]
 8002704:	f892 2056 	ldrb.w	r2, [r2, #86]	; 0x56
 8002708:	2a01      	cmp	r2, #1
 800270a:	d101      	bne.n	8002710 <ETH_SetMACConfig+0x118>
 800270c:	2204      	movs	r2, #4
 800270e:	e000      	b.n	8002712 <ETH_SetMACConfig+0x11a>
 8002710:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8002712:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 8002714:	683a      	ldr	r2, [r7, #0]
 8002716:	f892 2054 	ldrb.w	r2, [r2, #84]	; 0x54
 800271a:	2a01      	cmp	r2, #1
 800271c:	d101      	bne.n	8002722 <ETH_SetMACConfig+0x12a>
 800271e:	2202      	movs	r2, #2
 8002720:	e000      	b.n	8002724 <ETH_SetMACConfig+0x12c>
 8002722:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8002724:	4313      	orrs	r3, r2
 8002726:	68fa      	ldr	r2, [r7, #12]
 8002728:	4313      	orrs	r3, r2
 800272a:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	68fa      	ldr	r2, [r7, #12]
 8002732:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	699b      	ldr	r3, [r3, #24]
 800273a:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800273c:	2001      	movs	r0, #1
 800273e:	f7ff fd17 	bl	8002170 <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	68fa      	ldr	r2, [r7, #12]
 8002748:	619a      	str	r2, [r3, #24]
}
 800274a:	bf00      	nop
 800274c:	3710      	adds	r7, #16
 800274e:	46bd      	mov	sp, r7
 8002750:	bd80      	pop	{r7, pc}
 8002752:	bf00      	nop
 8002754:	ff20810f 	.word	0xff20810f

08002758 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth,  ETH_DMAConfigTypeDef *dmaconf)
{
 8002758:	b580      	push	{r7, lr}
 800275a:	b084      	sub	sp, #16
 800275c:	af00      	add	r7, sp, #0
 800275e:	6078      	str	r0, [r7, #4]
 8002760:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800276a:	699b      	ldr	r3, [r3, #24]
 800276c:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 800276e:	68fa      	ldr	r2, [r7, #12]
 8002770:	4b3d      	ldr	r3, [pc, #244]	; (8002868 <ETH_SetDMAConfig+0x110>)
 8002772:	4013      	ands	r3, r2
 8002774:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8002776:	683b      	ldr	r3, [r7, #0]
 8002778:	7b1b      	ldrb	r3, [r3, #12]
 800277a:	2b00      	cmp	r3, #0
 800277c:	d102      	bne.n	8002784 <ETH_SetDMAConfig+0x2c>
 800277e:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8002782:	e000      	b.n	8002786 <ETH_SetDMAConfig+0x2e>
 8002784:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8002786:	683b      	ldr	r3, [r7, #0]
 8002788:	7b5b      	ldrb	r3, [r3, #13]
 800278a:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 800278c:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 800278e:	683a      	ldr	r2, [r7, #0]
 8002790:	7f52      	ldrb	r2, [r2, #29]
 8002792:	2a00      	cmp	r2, #0
 8002794:	d102      	bne.n	800279c <ETH_SetDMAConfig+0x44>
 8002796:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800279a:	e000      	b.n	800279e <ETH_SetDMAConfig+0x46>
 800279c:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 800279e:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 80027a0:	683b      	ldr	r3, [r7, #0]
 80027a2:	7b9b      	ldrb	r3, [r3, #14]
 80027a4:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 80027a6:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 80027a8:	683b      	ldr	r3, [r7, #0]
 80027aa:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 80027ac:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 80027ae:	683b      	ldr	r3, [r7, #0]
 80027b0:	7f1b      	ldrb	r3, [r3, #28]
 80027b2:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 80027b4:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 80027b6:	683b      	ldr	r3, [r7, #0]
 80027b8:	7f9b      	ldrb	r3, [r3, #30]
 80027ba:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 80027bc:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 80027be:	683b      	ldr	r3, [r7, #0]
 80027c0:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 80027c2:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 80027c4:	683b      	ldr	r3, [r7, #0]
 80027c6:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80027ca:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 80027cc:	4313      	orrs	r3, r2
 80027ce:	68fa      	ldr	r2, [r7, #12]
 80027d0:	4313      	orrs	r3, r2
 80027d2:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80027dc:	461a      	mov	r2, r3
 80027de:	68fb      	ldr	r3, [r7, #12]
 80027e0:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80027ea:	699b      	ldr	r3, [r3, #24]
 80027ec:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80027ee:	2001      	movs	r0, #1
 80027f0:	f7ff fcbe 	bl	8002170 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80027fc:	461a      	mov	r2, r3
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8002802:	683b      	ldr	r3, [r7, #0]
 8002804:	791b      	ldrb	r3, [r3, #4]
 8002806:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 8002808:	683b      	ldr	r3, [r7, #0]
 800280a:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 800280c:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 800280e:	683b      	ldr	r3, [r7, #0]
 8002810:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 8002812:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 8002814:	683b      	ldr	r3, [r7, #0]
 8002816:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8002818:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 800281a:	683b      	ldr	r3, [r7, #0]
 800281c:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8002820:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 8002822:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8002824:	683b      	ldr	r3, [r7, #0]
 8002826:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002828:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 800282a:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 800282c:	683b      	ldr	r3, [r7, #0]
 800282e:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8002830:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8002832:	687a      	ldr	r2, [r7, #4]
 8002834:	6812      	ldr	r2, [r2, #0]
 8002836:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800283a:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800283e:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800284c:	2001      	movs	r0, #1
 800284e:	f7ff fc8f 	bl	8002170 <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800285a:	461a      	mov	r2, r3
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	6013      	str	r3, [r2, #0]
}
 8002860:	bf00      	nop
 8002862:	3710      	adds	r7, #16
 8002864:	46bd      	mov	sp, r7
 8002866:	bd80      	pop	{r7, pc}
 8002868:	f8de3f23 	.word	0xf8de3f23

0800286c <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 800286c:	b580      	push	{r7, lr}
 800286e:	b0a6      	sub	sp, #152	; 0x98
 8002870:	af00      	add	r7, sp, #0
 8002872:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 8002874:	2301      	movs	r3, #1
 8002876:	f887 3044 	strb.w	r3, [r7, #68]	; 0x44
  macDefaultConf.Jabber = ENABLE;
 800287a:	2301      	movs	r3, #1
 800287c:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 8002880:	2300      	movs	r3, #0
 8002882:	63fb      	str	r3, [r7, #60]	; 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8002884:	2300      	movs	r3, #0
 8002886:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 800288a:	2301      	movs	r3, #1
 800288c:	f887 3052 	strb.w	r3, [r7, #82]	; 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 8002890:	2300      	movs	r3, #0
 8002892:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
  macDefaultConf.ChecksumOffload = ENABLE;
 8002896:	2301      	movs	r3, #1
 8002898:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 800289c:	2300      	movs	r3, #0
 800289e:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 80028a2:	2300      	movs	r3, #0
 80028a4:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 80028a8:	2300      	movs	r3, #0
 80028aa:	65bb      	str	r3, [r7, #88]	; 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 80028ac:	2300      	movs	r3, #0
 80028ae:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
  macDefaultConf.PauseTime = 0x0U;
 80028b2:	2300      	movs	r3, #0
 80028b4:	67fb      	str	r3, [r7, #124]	; 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 80028b6:	2300      	movs	r3, #0
 80028b8:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 80028bc:	2300      	movs	r3, #0
 80028be:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 80028c2:	2300      	movs	r3, #0
 80028c4:	f887 308a 	strb.w	r3, [r7, #138]	; 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 80028c8:	2300      	movs	r3, #0
 80028ca:	f887 3088 	strb.w	r3, [r7, #136]	; 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 80028ce:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80028d2:	64bb      	str	r3, [r7, #72]	; 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 80028d4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80028d8:	64fb      	str	r3, [r7, #76]	; 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 80028da:	2300      	movs	r3, #0
 80028dc:	f887 3089 	strb.w	r3, [r7, #137]	; 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 80028e0:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80028e4:	4619      	mov	r1, r3
 80028e6:	6878      	ldr	r0, [r7, #4]
 80028e8:	f7ff fe86 	bl	80025f8 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 80028ec:	2301      	movs	r3, #1
 80028ee:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 80028f0:	2301      	movs	r3, #1
 80028f2:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 80028f4:	2301      	movs	r3, #1
 80028f6:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 80028fa:	2301      	movs	r3, #1
 80028fc:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 80028fe:	2300      	movs	r3, #0
 8002900:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 8002902:	2300      	movs	r3, #0
 8002904:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 8002908:	2300      	movs	r3, #0
 800290a:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 800290e:	2300      	movs	r3, #0
 8002910:	62bb      	str	r3, [r7, #40]	; 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 8002912:	2301      	movs	r3, #1
 8002914:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 8002918:	2301      	movs	r3, #1
 800291a:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 800291c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002920:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8002922:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002926:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8002928:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800292c:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 800292e:	2301      	movs	r3, #1
 8002930:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 8002934:	2300      	movs	r3, #0
 8002936:	633b      	str	r3, [r7, #48]	; 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 8002938:	2300      	movs	r3, #0
 800293a:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 800293c:	f107 0308 	add.w	r3, r7, #8
 8002940:	4619      	mov	r1, r3
 8002942:	6878      	ldr	r0, [r7, #4]
 8002944:	f7ff ff08 	bl	8002758 <ETH_SetDMAConfig>
}
 8002948:	bf00      	nop
 800294a:	3798      	adds	r7, #152	; 0x98
 800294c:	46bd      	mov	sp, r7
 800294e:	bd80      	pop	{r7, pc}

08002950 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 8002950:	b480      	push	{r7}
 8002952:	b087      	sub	sp, #28
 8002954:	af00      	add	r7, sp, #0
 8002956:	60f8      	str	r0, [r7, #12]
 8002958:	60b9      	str	r1, [r7, #8]
 800295a:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	3305      	adds	r3, #5
 8002960:	781b      	ldrb	r3, [r3, #0]
 8002962:	021b      	lsls	r3, r3, #8
 8002964:	687a      	ldr	r2, [r7, #4]
 8002966:	3204      	adds	r2, #4
 8002968:	7812      	ldrb	r2, [r2, #0]
 800296a:	4313      	orrs	r3, r2
 800296c:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 800296e:	68ba      	ldr	r2, [r7, #8]
 8002970:	4b11      	ldr	r3, [pc, #68]	; (80029b8 <ETH_MACAddressConfig+0x68>)
 8002972:	4413      	add	r3, r2
 8002974:	461a      	mov	r2, r3
 8002976:	697b      	ldr	r3, [r7, #20]
 8002978:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	3303      	adds	r3, #3
 800297e:	781b      	ldrb	r3, [r3, #0]
 8002980:	061a      	lsls	r2, r3, #24
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	3302      	adds	r3, #2
 8002986:	781b      	ldrb	r3, [r3, #0]
 8002988:	041b      	lsls	r3, r3, #16
 800298a:	431a      	orrs	r2, r3
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	3301      	adds	r3, #1
 8002990:	781b      	ldrb	r3, [r3, #0]
 8002992:	021b      	lsls	r3, r3, #8
 8002994:	4313      	orrs	r3, r2
 8002996:	687a      	ldr	r2, [r7, #4]
 8002998:	7812      	ldrb	r2, [r2, #0]
 800299a:	4313      	orrs	r3, r2
 800299c:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 800299e:	68ba      	ldr	r2, [r7, #8]
 80029a0:	4b06      	ldr	r3, [pc, #24]	; (80029bc <ETH_MACAddressConfig+0x6c>)
 80029a2:	4413      	add	r3, r2
 80029a4:	461a      	mov	r2, r3
 80029a6:	697b      	ldr	r3, [r7, #20]
 80029a8:	6013      	str	r3, [r2, #0]
}
 80029aa:	bf00      	nop
 80029ac:	371c      	adds	r7, #28
 80029ae:	46bd      	mov	sp, r7
 80029b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b4:	4770      	bx	lr
 80029b6:	bf00      	nop
 80029b8:	40028040 	.word	0x40028040
 80029bc:	40028044 	.word	0x40028044

080029c0 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 80029c0:	b480      	push	{r7}
 80029c2:	b085      	sub	sp, #20
 80029c4:	af00      	add	r7, sp, #0
 80029c6:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 80029c8:	2300      	movs	r3, #0
 80029ca:	60fb      	str	r3, [r7, #12]
 80029cc:	e03e      	b.n	8002a4c <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	68d9      	ldr	r1, [r3, #12]
 80029d2:	68fa      	ldr	r2, [r7, #12]
 80029d4:	4613      	mov	r3, r2
 80029d6:	009b      	lsls	r3, r3, #2
 80029d8:	4413      	add	r3, r2
 80029da:	00db      	lsls	r3, r3, #3
 80029dc:	440b      	add	r3, r1
 80029de:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0);
 80029e0:	68bb      	ldr	r3, [r7, #8]
 80029e2:	2200      	movs	r2, #0
 80029e4:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0);
 80029e6:	68bb      	ldr	r3, [r7, #8]
 80029e8:	2200      	movs	r2, #0
 80029ea:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0);
 80029ec:	68bb      	ldr	r3, [r7, #8]
 80029ee:	2200      	movs	r2, #0
 80029f0:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0);
 80029f2:	68bb      	ldr	r3, [r7, #8]
 80029f4:	2200      	movs	r2, #0
 80029f6:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 80029f8:	68b9      	ldr	r1, [r7, #8]
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	68fa      	ldr	r2, [r7, #12]
 80029fe:	3206      	adds	r2, #6
 8002a00:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 8002a04:	68bb      	ldr	r3, [r7, #8]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8002a0c:	68bb      	ldr	r3, [r7, #8]
 8002a0e:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	2b02      	cmp	r3, #2
 8002a14:	d80c      	bhi.n	8002a30 <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	68d9      	ldr	r1, [r3, #12]
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	1c5a      	adds	r2, r3, #1
 8002a1e:	4613      	mov	r3, r2
 8002a20:	009b      	lsls	r3, r3, #2
 8002a22:	4413      	add	r3, r2
 8002a24:	00db      	lsls	r3, r3, #3
 8002a26:	440b      	add	r3, r1
 8002a28:	461a      	mov	r2, r3
 8002a2a:	68bb      	ldr	r3, [r7, #8]
 8002a2c:	60da      	str	r2, [r3, #12]
 8002a2e:	e004      	b.n	8002a3a <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	68db      	ldr	r3, [r3, #12]
 8002a34:	461a      	mov	r2, r3
 8002a36:	68bb      	ldr	r3, [r7, #8]
 8002a38:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 8002a3a:	68bb      	ldr	r3, [r7, #8]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	f443 0240 	orr.w	r2, r3, #12582912	; 0xc00000
 8002a42:	68bb      	ldr	r3, [r7, #8]
 8002a44:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8002a46:	68fb      	ldr	r3, [r7, #12]
 8002a48:	3301      	adds	r3, #1
 8002a4a:	60fb      	str	r3, [r7, #12]
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	2b03      	cmp	r3, #3
 8002a50:	d9bd      	bls.n	80029ce <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	2200      	movs	r2, #0
 8002a56:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	68da      	ldr	r2, [r3, #12]
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002a64:	611a      	str	r2, [r3, #16]
}
 8002a66:	bf00      	nop
 8002a68:	3714      	adds	r7, #20
 8002a6a:	46bd      	mov	sp, r7
 8002a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a70:	4770      	bx	lr

08002a72 <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 8002a72:	b480      	push	{r7}
 8002a74:	b085      	sub	sp, #20
 8002a76:	af00      	add	r7, sp, #0
 8002a78:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8002a7a:	2300      	movs	r3, #0
 8002a7c:	60fb      	str	r3, [r7, #12]
 8002a7e:	e046      	b.n	8002b0e <ETH_DMARxDescListInit+0x9c>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	6919      	ldr	r1, [r3, #16]
 8002a84:	68fa      	ldr	r2, [r7, #12]
 8002a86:	4613      	mov	r3, r2
 8002a88:	009b      	lsls	r3, r3, #2
 8002a8a:	4413      	add	r3, r2
 8002a8c:	00db      	lsls	r3, r3, #3
 8002a8e:	440b      	add	r3, r1
 8002a90:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0);
 8002a92:	68bb      	ldr	r3, [r7, #8]
 8002a94:	2200      	movs	r2, #0
 8002a96:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0);
 8002a98:	68bb      	ldr	r3, [r7, #8]
 8002a9a:	2200      	movs	r2, #0
 8002a9c:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0);
 8002a9e:	68bb      	ldr	r3, [r7, #8]
 8002aa0:	2200      	movs	r2, #0
 8002aa2:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0);
 8002aa4:	68bb      	ldr	r3, [r7, #8]
 8002aa6:	2200      	movs	r2, #0
 8002aa8:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0);
 8002aaa:	68bb      	ldr	r3, [r7, #8]
 8002aac:	2200      	movs	r2, #0
 8002aae:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0);
 8002ab0:	68bb      	ldr	r3, [r7, #8]
 8002ab2:	2200      	movs	r2, #0
 8002ab4:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 8002ab6:	68bb      	ldr	r3, [r7, #8]
 8002ab8:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8002abc:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = ETH_DMARXDESC_RCH | ETH_RX_BUF_SIZE;
 8002abe:	68bb      	ldr	r3, [r7, #8]
 8002ac0:	f244 52f4 	movw	r2, #17908	; 0x45f4
 8002ac4:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 8002ac6:	68bb      	ldr	r3, [r7, #8]
 8002ac8:	685b      	ldr	r3, [r3, #4]
 8002aca:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8002ace:	68bb      	ldr	r3, [r7, #8]
 8002ad0:	605a      	str	r2, [r3, #4]

    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 8002ad2:	68b9      	ldr	r1, [r7, #8]
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	68fa      	ldr	r2, [r7, #12]
 8002ad8:	3212      	adds	r2, #18
 8002ada:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	2b02      	cmp	r3, #2
 8002ae2:	d80c      	bhi.n	8002afe <ETH_DMARxDescListInit+0x8c>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	6919      	ldr	r1, [r3, #16]
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	1c5a      	adds	r2, r3, #1
 8002aec:	4613      	mov	r3, r2
 8002aee:	009b      	lsls	r3, r3, #2
 8002af0:	4413      	add	r3, r2
 8002af2:	00db      	lsls	r3, r3, #3
 8002af4:	440b      	add	r3, r1
 8002af6:	461a      	mov	r2, r3
 8002af8:	68bb      	ldr	r3, [r7, #8]
 8002afa:	60da      	str	r2, [r3, #12]
 8002afc:	e004      	b.n	8002b08 <ETH_DMARxDescListInit+0x96>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	691b      	ldr	r3, [r3, #16]
 8002b02:	461a      	mov	r2, r3
 8002b04:	68bb      	ldr	r3, [r7, #8]
 8002b06:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	3301      	adds	r3, #1
 8002b0c:	60fb      	str	r3, [r7, #12]
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	2b03      	cmp	r3, #3
 8002b12:	d9b5      	bls.n	8002a80 <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0);
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	2200      	movs	r2, #0
 8002b18:	65da      	str	r2, [r3, #92]	; 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0);
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	2200      	movs	r2, #0
 8002b1e:	661a      	str	r2, [r3, #96]	; 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0);
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	2200      	movs	r2, #0
 8002b24:	669a      	str	r2, [r3, #104]	; 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0);
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	2200      	movs	r2, #0
 8002b2a:	66da      	str	r2, [r3, #108]	; 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0);
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	2200      	movs	r2, #0
 8002b30:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	691a      	ldr	r2, [r3, #16]
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002b3e:	60da      	str	r2, [r3, #12]
}
 8002b40:	bf00      	nop
 8002b42:	3714      	adds	r7, #20
 8002b44:	46bd      	mov	sp, r7
 8002b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b4a:	4770      	bx	lr

08002b4c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002b4c:	b480      	push	{r7}
 8002b4e:	b089      	sub	sp, #36	; 0x24
 8002b50:	af00      	add	r7, sp, #0
 8002b52:	6078      	str	r0, [r7, #4]
 8002b54:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8002b56:	2300      	movs	r3, #0
 8002b58:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8002b5a:	2300      	movs	r3, #0
 8002b5c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8002b5e:	2300      	movs	r3, #0
 8002b60:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8002b62:	2300      	movs	r3, #0
 8002b64:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8002b66:	2300      	movs	r3, #0
 8002b68:	61fb      	str	r3, [r7, #28]
 8002b6a:	e175      	b.n	8002e58 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8002b6c:	2201      	movs	r2, #1
 8002b6e:	69fb      	ldr	r3, [r7, #28]
 8002b70:	fa02 f303 	lsl.w	r3, r2, r3
 8002b74:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002b76:	683b      	ldr	r3, [r7, #0]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	697a      	ldr	r2, [r7, #20]
 8002b7c:	4013      	ands	r3, r2
 8002b7e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002b80:	693a      	ldr	r2, [r7, #16]
 8002b82:	697b      	ldr	r3, [r7, #20]
 8002b84:	429a      	cmp	r2, r3
 8002b86:	f040 8164 	bne.w	8002e52 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002b8a:	683b      	ldr	r3, [r7, #0]
 8002b8c:	685b      	ldr	r3, [r3, #4]
 8002b8e:	f003 0303 	and.w	r3, r3, #3
 8002b92:	2b01      	cmp	r3, #1
 8002b94:	d005      	beq.n	8002ba2 <HAL_GPIO_Init+0x56>
 8002b96:	683b      	ldr	r3, [r7, #0]
 8002b98:	685b      	ldr	r3, [r3, #4]
 8002b9a:	f003 0303 	and.w	r3, r3, #3
 8002b9e:	2b02      	cmp	r3, #2
 8002ba0:	d130      	bne.n	8002c04 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	689b      	ldr	r3, [r3, #8]
 8002ba6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8002ba8:	69fb      	ldr	r3, [r7, #28]
 8002baa:	005b      	lsls	r3, r3, #1
 8002bac:	2203      	movs	r2, #3
 8002bae:	fa02 f303 	lsl.w	r3, r2, r3
 8002bb2:	43db      	mvns	r3, r3
 8002bb4:	69ba      	ldr	r2, [r7, #24]
 8002bb6:	4013      	ands	r3, r2
 8002bb8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8002bba:	683b      	ldr	r3, [r7, #0]
 8002bbc:	68da      	ldr	r2, [r3, #12]
 8002bbe:	69fb      	ldr	r3, [r7, #28]
 8002bc0:	005b      	lsls	r3, r3, #1
 8002bc2:	fa02 f303 	lsl.w	r3, r2, r3
 8002bc6:	69ba      	ldr	r2, [r7, #24]
 8002bc8:	4313      	orrs	r3, r2
 8002bca:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	69ba      	ldr	r2, [r7, #24]
 8002bd0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	685b      	ldr	r3, [r3, #4]
 8002bd6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002bd8:	2201      	movs	r2, #1
 8002bda:	69fb      	ldr	r3, [r7, #28]
 8002bdc:	fa02 f303 	lsl.w	r3, r2, r3
 8002be0:	43db      	mvns	r3, r3
 8002be2:	69ba      	ldr	r2, [r7, #24]
 8002be4:	4013      	ands	r3, r2
 8002be6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002be8:	683b      	ldr	r3, [r7, #0]
 8002bea:	685b      	ldr	r3, [r3, #4]
 8002bec:	091b      	lsrs	r3, r3, #4
 8002bee:	f003 0201 	and.w	r2, r3, #1
 8002bf2:	69fb      	ldr	r3, [r7, #28]
 8002bf4:	fa02 f303 	lsl.w	r3, r2, r3
 8002bf8:	69ba      	ldr	r2, [r7, #24]
 8002bfa:	4313      	orrs	r3, r2
 8002bfc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	69ba      	ldr	r2, [r7, #24]
 8002c02:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002c04:	683b      	ldr	r3, [r7, #0]
 8002c06:	685b      	ldr	r3, [r3, #4]
 8002c08:	f003 0303 	and.w	r3, r3, #3
 8002c0c:	2b03      	cmp	r3, #3
 8002c0e:	d017      	beq.n	8002c40 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	68db      	ldr	r3, [r3, #12]
 8002c14:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8002c16:	69fb      	ldr	r3, [r7, #28]
 8002c18:	005b      	lsls	r3, r3, #1
 8002c1a:	2203      	movs	r2, #3
 8002c1c:	fa02 f303 	lsl.w	r3, r2, r3
 8002c20:	43db      	mvns	r3, r3
 8002c22:	69ba      	ldr	r2, [r7, #24]
 8002c24:	4013      	ands	r3, r2
 8002c26:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8002c28:	683b      	ldr	r3, [r7, #0]
 8002c2a:	689a      	ldr	r2, [r3, #8]
 8002c2c:	69fb      	ldr	r3, [r7, #28]
 8002c2e:	005b      	lsls	r3, r3, #1
 8002c30:	fa02 f303 	lsl.w	r3, r2, r3
 8002c34:	69ba      	ldr	r2, [r7, #24]
 8002c36:	4313      	orrs	r3, r2
 8002c38:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	69ba      	ldr	r2, [r7, #24]
 8002c3e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002c40:	683b      	ldr	r3, [r7, #0]
 8002c42:	685b      	ldr	r3, [r3, #4]
 8002c44:	f003 0303 	and.w	r3, r3, #3
 8002c48:	2b02      	cmp	r3, #2
 8002c4a:	d123      	bne.n	8002c94 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8002c4c:	69fb      	ldr	r3, [r7, #28]
 8002c4e:	08da      	lsrs	r2, r3, #3
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	3208      	adds	r2, #8
 8002c54:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002c58:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8002c5a:	69fb      	ldr	r3, [r7, #28]
 8002c5c:	f003 0307 	and.w	r3, r3, #7
 8002c60:	009b      	lsls	r3, r3, #2
 8002c62:	220f      	movs	r2, #15
 8002c64:	fa02 f303 	lsl.w	r3, r2, r3
 8002c68:	43db      	mvns	r3, r3
 8002c6a:	69ba      	ldr	r2, [r7, #24]
 8002c6c:	4013      	ands	r3, r2
 8002c6e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8002c70:	683b      	ldr	r3, [r7, #0]
 8002c72:	691a      	ldr	r2, [r3, #16]
 8002c74:	69fb      	ldr	r3, [r7, #28]
 8002c76:	f003 0307 	and.w	r3, r3, #7
 8002c7a:	009b      	lsls	r3, r3, #2
 8002c7c:	fa02 f303 	lsl.w	r3, r2, r3
 8002c80:	69ba      	ldr	r2, [r7, #24]
 8002c82:	4313      	orrs	r3, r2
 8002c84:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8002c86:	69fb      	ldr	r3, [r7, #28]
 8002c88:	08da      	lsrs	r2, r3, #3
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	3208      	adds	r2, #8
 8002c8e:	69b9      	ldr	r1, [r7, #24]
 8002c90:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8002c9a:	69fb      	ldr	r3, [r7, #28]
 8002c9c:	005b      	lsls	r3, r3, #1
 8002c9e:	2203      	movs	r2, #3
 8002ca0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ca4:	43db      	mvns	r3, r3
 8002ca6:	69ba      	ldr	r2, [r7, #24]
 8002ca8:	4013      	ands	r3, r2
 8002caa:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8002cac:	683b      	ldr	r3, [r7, #0]
 8002cae:	685b      	ldr	r3, [r3, #4]
 8002cb0:	f003 0203 	and.w	r2, r3, #3
 8002cb4:	69fb      	ldr	r3, [r7, #28]
 8002cb6:	005b      	lsls	r3, r3, #1
 8002cb8:	fa02 f303 	lsl.w	r3, r2, r3
 8002cbc:	69ba      	ldr	r2, [r7, #24]
 8002cbe:	4313      	orrs	r3, r2
 8002cc0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	69ba      	ldr	r2, [r7, #24]
 8002cc6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002cc8:	683b      	ldr	r3, [r7, #0]
 8002cca:	685b      	ldr	r3, [r3, #4]
 8002ccc:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	f000 80be 	beq.w	8002e52 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002cd6:	4b66      	ldr	r3, [pc, #408]	; (8002e70 <HAL_GPIO_Init+0x324>)
 8002cd8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002cda:	4a65      	ldr	r2, [pc, #404]	; (8002e70 <HAL_GPIO_Init+0x324>)
 8002cdc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002ce0:	6453      	str	r3, [r2, #68]	; 0x44
 8002ce2:	4b63      	ldr	r3, [pc, #396]	; (8002e70 <HAL_GPIO_Init+0x324>)
 8002ce4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ce6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002cea:	60fb      	str	r3, [r7, #12]
 8002cec:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8002cee:	4a61      	ldr	r2, [pc, #388]	; (8002e74 <HAL_GPIO_Init+0x328>)
 8002cf0:	69fb      	ldr	r3, [r7, #28]
 8002cf2:	089b      	lsrs	r3, r3, #2
 8002cf4:	3302      	adds	r3, #2
 8002cf6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002cfa:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8002cfc:	69fb      	ldr	r3, [r7, #28]
 8002cfe:	f003 0303 	and.w	r3, r3, #3
 8002d02:	009b      	lsls	r3, r3, #2
 8002d04:	220f      	movs	r2, #15
 8002d06:	fa02 f303 	lsl.w	r3, r2, r3
 8002d0a:	43db      	mvns	r3, r3
 8002d0c:	69ba      	ldr	r2, [r7, #24]
 8002d0e:	4013      	ands	r3, r2
 8002d10:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	4a58      	ldr	r2, [pc, #352]	; (8002e78 <HAL_GPIO_Init+0x32c>)
 8002d16:	4293      	cmp	r3, r2
 8002d18:	d037      	beq.n	8002d8a <HAL_GPIO_Init+0x23e>
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	4a57      	ldr	r2, [pc, #348]	; (8002e7c <HAL_GPIO_Init+0x330>)
 8002d1e:	4293      	cmp	r3, r2
 8002d20:	d031      	beq.n	8002d86 <HAL_GPIO_Init+0x23a>
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	4a56      	ldr	r2, [pc, #344]	; (8002e80 <HAL_GPIO_Init+0x334>)
 8002d26:	4293      	cmp	r3, r2
 8002d28:	d02b      	beq.n	8002d82 <HAL_GPIO_Init+0x236>
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	4a55      	ldr	r2, [pc, #340]	; (8002e84 <HAL_GPIO_Init+0x338>)
 8002d2e:	4293      	cmp	r3, r2
 8002d30:	d025      	beq.n	8002d7e <HAL_GPIO_Init+0x232>
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	4a54      	ldr	r2, [pc, #336]	; (8002e88 <HAL_GPIO_Init+0x33c>)
 8002d36:	4293      	cmp	r3, r2
 8002d38:	d01f      	beq.n	8002d7a <HAL_GPIO_Init+0x22e>
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	4a53      	ldr	r2, [pc, #332]	; (8002e8c <HAL_GPIO_Init+0x340>)
 8002d3e:	4293      	cmp	r3, r2
 8002d40:	d019      	beq.n	8002d76 <HAL_GPIO_Init+0x22a>
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	4a52      	ldr	r2, [pc, #328]	; (8002e90 <HAL_GPIO_Init+0x344>)
 8002d46:	4293      	cmp	r3, r2
 8002d48:	d013      	beq.n	8002d72 <HAL_GPIO_Init+0x226>
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	4a51      	ldr	r2, [pc, #324]	; (8002e94 <HAL_GPIO_Init+0x348>)
 8002d4e:	4293      	cmp	r3, r2
 8002d50:	d00d      	beq.n	8002d6e <HAL_GPIO_Init+0x222>
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	4a50      	ldr	r2, [pc, #320]	; (8002e98 <HAL_GPIO_Init+0x34c>)
 8002d56:	4293      	cmp	r3, r2
 8002d58:	d007      	beq.n	8002d6a <HAL_GPIO_Init+0x21e>
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	4a4f      	ldr	r2, [pc, #316]	; (8002e9c <HAL_GPIO_Init+0x350>)
 8002d5e:	4293      	cmp	r3, r2
 8002d60:	d101      	bne.n	8002d66 <HAL_GPIO_Init+0x21a>
 8002d62:	2309      	movs	r3, #9
 8002d64:	e012      	b.n	8002d8c <HAL_GPIO_Init+0x240>
 8002d66:	230a      	movs	r3, #10
 8002d68:	e010      	b.n	8002d8c <HAL_GPIO_Init+0x240>
 8002d6a:	2308      	movs	r3, #8
 8002d6c:	e00e      	b.n	8002d8c <HAL_GPIO_Init+0x240>
 8002d6e:	2307      	movs	r3, #7
 8002d70:	e00c      	b.n	8002d8c <HAL_GPIO_Init+0x240>
 8002d72:	2306      	movs	r3, #6
 8002d74:	e00a      	b.n	8002d8c <HAL_GPIO_Init+0x240>
 8002d76:	2305      	movs	r3, #5
 8002d78:	e008      	b.n	8002d8c <HAL_GPIO_Init+0x240>
 8002d7a:	2304      	movs	r3, #4
 8002d7c:	e006      	b.n	8002d8c <HAL_GPIO_Init+0x240>
 8002d7e:	2303      	movs	r3, #3
 8002d80:	e004      	b.n	8002d8c <HAL_GPIO_Init+0x240>
 8002d82:	2302      	movs	r3, #2
 8002d84:	e002      	b.n	8002d8c <HAL_GPIO_Init+0x240>
 8002d86:	2301      	movs	r3, #1
 8002d88:	e000      	b.n	8002d8c <HAL_GPIO_Init+0x240>
 8002d8a:	2300      	movs	r3, #0
 8002d8c:	69fa      	ldr	r2, [r7, #28]
 8002d8e:	f002 0203 	and.w	r2, r2, #3
 8002d92:	0092      	lsls	r2, r2, #2
 8002d94:	4093      	lsls	r3, r2
 8002d96:	69ba      	ldr	r2, [r7, #24]
 8002d98:	4313      	orrs	r3, r2
 8002d9a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8002d9c:	4935      	ldr	r1, [pc, #212]	; (8002e74 <HAL_GPIO_Init+0x328>)
 8002d9e:	69fb      	ldr	r3, [r7, #28]
 8002da0:	089b      	lsrs	r3, r3, #2
 8002da2:	3302      	adds	r3, #2
 8002da4:	69ba      	ldr	r2, [r7, #24]
 8002da6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002daa:	4b3d      	ldr	r3, [pc, #244]	; (8002ea0 <HAL_GPIO_Init+0x354>)
 8002dac:	689b      	ldr	r3, [r3, #8]
 8002dae:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002db0:	693b      	ldr	r3, [r7, #16]
 8002db2:	43db      	mvns	r3, r3
 8002db4:	69ba      	ldr	r2, [r7, #24]
 8002db6:	4013      	ands	r3, r2
 8002db8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002dba:	683b      	ldr	r3, [r7, #0]
 8002dbc:	685b      	ldr	r3, [r3, #4]
 8002dbe:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d003      	beq.n	8002dce <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8002dc6:	69ba      	ldr	r2, [r7, #24]
 8002dc8:	693b      	ldr	r3, [r7, #16]
 8002dca:	4313      	orrs	r3, r2
 8002dcc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002dce:	4a34      	ldr	r2, [pc, #208]	; (8002ea0 <HAL_GPIO_Init+0x354>)
 8002dd0:	69bb      	ldr	r3, [r7, #24]
 8002dd2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002dd4:	4b32      	ldr	r3, [pc, #200]	; (8002ea0 <HAL_GPIO_Init+0x354>)
 8002dd6:	68db      	ldr	r3, [r3, #12]
 8002dd8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002dda:	693b      	ldr	r3, [r7, #16]
 8002ddc:	43db      	mvns	r3, r3
 8002dde:	69ba      	ldr	r2, [r7, #24]
 8002de0:	4013      	ands	r3, r2
 8002de2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002de4:	683b      	ldr	r3, [r7, #0]
 8002de6:	685b      	ldr	r3, [r3, #4]
 8002de8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	d003      	beq.n	8002df8 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8002df0:	69ba      	ldr	r2, [r7, #24]
 8002df2:	693b      	ldr	r3, [r7, #16]
 8002df4:	4313      	orrs	r3, r2
 8002df6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002df8:	4a29      	ldr	r2, [pc, #164]	; (8002ea0 <HAL_GPIO_Init+0x354>)
 8002dfa:	69bb      	ldr	r3, [r7, #24]
 8002dfc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002dfe:	4b28      	ldr	r3, [pc, #160]	; (8002ea0 <HAL_GPIO_Init+0x354>)
 8002e00:	685b      	ldr	r3, [r3, #4]
 8002e02:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002e04:	693b      	ldr	r3, [r7, #16]
 8002e06:	43db      	mvns	r3, r3
 8002e08:	69ba      	ldr	r2, [r7, #24]
 8002e0a:	4013      	ands	r3, r2
 8002e0c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002e0e:	683b      	ldr	r3, [r7, #0]
 8002e10:	685b      	ldr	r3, [r3, #4]
 8002e12:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d003      	beq.n	8002e22 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8002e1a:	69ba      	ldr	r2, [r7, #24]
 8002e1c:	693b      	ldr	r3, [r7, #16]
 8002e1e:	4313      	orrs	r3, r2
 8002e20:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002e22:	4a1f      	ldr	r2, [pc, #124]	; (8002ea0 <HAL_GPIO_Init+0x354>)
 8002e24:	69bb      	ldr	r3, [r7, #24]
 8002e26:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002e28:	4b1d      	ldr	r3, [pc, #116]	; (8002ea0 <HAL_GPIO_Init+0x354>)
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002e2e:	693b      	ldr	r3, [r7, #16]
 8002e30:	43db      	mvns	r3, r3
 8002e32:	69ba      	ldr	r2, [r7, #24]
 8002e34:	4013      	ands	r3, r2
 8002e36:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002e38:	683b      	ldr	r3, [r7, #0]
 8002e3a:	685b      	ldr	r3, [r3, #4]
 8002e3c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	d003      	beq.n	8002e4c <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8002e44:	69ba      	ldr	r2, [r7, #24]
 8002e46:	693b      	ldr	r3, [r7, #16]
 8002e48:	4313      	orrs	r3, r2
 8002e4a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002e4c:	4a14      	ldr	r2, [pc, #80]	; (8002ea0 <HAL_GPIO_Init+0x354>)
 8002e4e:	69bb      	ldr	r3, [r7, #24]
 8002e50:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 8002e52:	69fb      	ldr	r3, [r7, #28]
 8002e54:	3301      	adds	r3, #1
 8002e56:	61fb      	str	r3, [r7, #28]
 8002e58:	69fb      	ldr	r3, [r7, #28]
 8002e5a:	2b0f      	cmp	r3, #15
 8002e5c:	f67f ae86 	bls.w	8002b6c <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8002e60:	bf00      	nop
 8002e62:	bf00      	nop
 8002e64:	3724      	adds	r7, #36	; 0x24
 8002e66:	46bd      	mov	sp, r7
 8002e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e6c:	4770      	bx	lr
 8002e6e:	bf00      	nop
 8002e70:	40023800 	.word	0x40023800
 8002e74:	40013800 	.word	0x40013800
 8002e78:	40020000 	.word	0x40020000
 8002e7c:	40020400 	.word	0x40020400
 8002e80:	40020800 	.word	0x40020800
 8002e84:	40020c00 	.word	0x40020c00
 8002e88:	40021000 	.word	0x40021000
 8002e8c:	40021400 	.word	0x40021400
 8002e90:	40021800 	.word	0x40021800
 8002e94:	40021c00 	.word	0x40021c00
 8002e98:	40022000 	.word	0x40022000
 8002e9c:	40022400 	.word	0x40022400
 8002ea0:	40013c00 	.word	0x40013c00

08002ea4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002ea4:	b480      	push	{r7}
 8002ea6:	b083      	sub	sp, #12
 8002ea8:	af00      	add	r7, sp, #0
 8002eaa:	6078      	str	r0, [r7, #4]
 8002eac:	460b      	mov	r3, r1
 8002eae:	807b      	strh	r3, [r7, #2]
 8002eb0:	4613      	mov	r3, r2
 8002eb2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002eb4:	787b      	ldrb	r3, [r7, #1]
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d003      	beq.n	8002ec2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002eba:	887a      	ldrh	r2, [r7, #2]
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8002ec0:	e003      	b.n	8002eca <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8002ec2:	887b      	ldrh	r3, [r7, #2]
 8002ec4:	041a      	lsls	r2, r3, #16
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	619a      	str	r2, [r3, #24]
}
 8002eca:	bf00      	nop
 8002ecc:	370c      	adds	r7, #12
 8002ece:	46bd      	mov	sp, r7
 8002ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ed4:	4770      	bx	lr

08002ed6 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8002ed6:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002ed8:	b08f      	sub	sp, #60	; 0x3c
 8002eda:	af0a      	add	r7, sp, #40	; 0x28
 8002edc:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d101      	bne.n	8002ee8 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8002ee4:	2301      	movs	r3, #1
 8002ee6:	e116      	b.n	8003116 <HAL_PCD_Init+0x240>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 8002ef4:	b2db      	uxtb	r3, r3
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d106      	bne.n	8002f08 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	2200      	movs	r2, #0
 8002efe:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8002f02:	6878      	ldr	r0, [r7, #4]
 8002f04:	f7ff f834 	bl	8001f70 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	2203      	movs	r2, #3
 8002f0c:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8002f10:	68bb      	ldr	r3, [r7, #8]
 8002f12:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002f14:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	d102      	bne.n	8002f22 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	2200      	movs	r2, #0
 8002f20:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	4618      	mov	r0, r3
 8002f28:	f002 fd10 	bl	800594c <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	603b      	str	r3, [r7, #0]
 8002f32:	687e      	ldr	r6, [r7, #4]
 8002f34:	466d      	mov	r5, sp
 8002f36:	f106 0410 	add.w	r4, r6, #16
 8002f3a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002f3c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002f3e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002f40:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002f42:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002f46:	e885 0003 	stmia.w	r5, {r0, r1}
 8002f4a:	1d33      	adds	r3, r6, #4
 8002f4c:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002f4e:	6838      	ldr	r0, [r7, #0]
 8002f50:	f002 fca4 	bl	800589c <USB_CoreInit>
 8002f54:	4603      	mov	r3, r0
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	d005      	beq.n	8002f66 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	2202      	movs	r2, #2
 8002f5e:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8002f62:	2301      	movs	r3, #1
 8002f64:	e0d7      	b.n	8003116 <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	2100      	movs	r1, #0
 8002f6c:	4618      	mov	r0, r3
 8002f6e:	f002 fcfe 	bl	800596e <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002f72:	2300      	movs	r3, #0
 8002f74:	73fb      	strb	r3, [r7, #15]
 8002f76:	e04a      	b.n	800300e <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8002f78:	7bfa      	ldrb	r2, [r7, #15]
 8002f7a:	6879      	ldr	r1, [r7, #4]
 8002f7c:	4613      	mov	r3, r2
 8002f7e:	00db      	lsls	r3, r3, #3
 8002f80:	4413      	add	r3, r2
 8002f82:	009b      	lsls	r3, r3, #2
 8002f84:	440b      	add	r3, r1
 8002f86:	333d      	adds	r3, #61	; 0x3d
 8002f88:	2201      	movs	r2, #1
 8002f8a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8002f8c:	7bfa      	ldrb	r2, [r7, #15]
 8002f8e:	6879      	ldr	r1, [r7, #4]
 8002f90:	4613      	mov	r3, r2
 8002f92:	00db      	lsls	r3, r3, #3
 8002f94:	4413      	add	r3, r2
 8002f96:	009b      	lsls	r3, r3, #2
 8002f98:	440b      	add	r3, r1
 8002f9a:	333c      	adds	r3, #60	; 0x3c
 8002f9c:	7bfa      	ldrb	r2, [r7, #15]
 8002f9e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8002fa0:	7bfa      	ldrb	r2, [r7, #15]
 8002fa2:	7bfb      	ldrb	r3, [r7, #15]
 8002fa4:	b298      	uxth	r0, r3
 8002fa6:	6879      	ldr	r1, [r7, #4]
 8002fa8:	4613      	mov	r3, r2
 8002faa:	00db      	lsls	r3, r3, #3
 8002fac:	4413      	add	r3, r2
 8002fae:	009b      	lsls	r3, r3, #2
 8002fb0:	440b      	add	r3, r1
 8002fb2:	3344      	adds	r3, #68	; 0x44
 8002fb4:	4602      	mov	r2, r0
 8002fb6:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8002fb8:	7bfa      	ldrb	r2, [r7, #15]
 8002fba:	6879      	ldr	r1, [r7, #4]
 8002fbc:	4613      	mov	r3, r2
 8002fbe:	00db      	lsls	r3, r3, #3
 8002fc0:	4413      	add	r3, r2
 8002fc2:	009b      	lsls	r3, r3, #2
 8002fc4:	440b      	add	r3, r1
 8002fc6:	3340      	adds	r3, #64	; 0x40
 8002fc8:	2200      	movs	r2, #0
 8002fca:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8002fcc:	7bfa      	ldrb	r2, [r7, #15]
 8002fce:	6879      	ldr	r1, [r7, #4]
 8002fd0:	4613      	mov	r3, r2
 8002fd2:	00db      	lsls	r3, r3, #3
 8002fd4:	4413      	add	r3, r2
 8002fd6:	009b      	lsls	r3, r3, #2
 8002fd8:	440b      	add	r3, r1
 8002fda:	3348      	adds	r3, #72	; 0x48
 8002fdc:	2200      	movs	r2, #0
 8002fde:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8002fe0:	7bfa      	ldrb	r2, [r7, #15]
 8002fe2:	6879      	ldr	r1, [r7, #4]
 8002fe4:	4613      	mov	r3, r2
 8002fe6:	00db      	lsls	r3, r3, #3
 8002fe8:	4413      	add	r3, r2
 8002fea:	009b      	lsls	r3, r3, #2
 8002fec:	440b      	add	r3, r1
 8002fee:	334c      	adds	r3, #76	; 0x4c
 8002ff0:	2200      	movs	r2, #0
 8002ff2:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8002ff4:	7bfa      	ldrb	r2, [r7, #15]
 8002ff6:	6879      	ldr	r1, [r7, #4]
 8002ff8:	4613      	mov	r3, r2
 8002ffa:	00db      	lsls	r3, r3, #3
 8002ffc:	4413      	add	r3, r2
 8002ffe:	009b      	lsls	r3, r3, #2
 8003000:	440b      	add	r3, r1
 8003002:	3354      	adds	r3, #84	; 0x54
 8003004:	2200      	movs	r2, #0
 8003006:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003008:	7bfb      	ldrb	r3, [r7, #15]
 800300a:	3301      	adds	r3, #1
 800300c:	73fb      	strb	r3, [r7, #15]
 800300e:	7bfa      	ldrb	r2, [r7, #15]
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	685b      	ldr	r3, [r3, #4]
 8003014:	429a      	cmp	r2, r3
 8003016:	d3af      	bcc.n	8002f78 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003018:	2300      	movs	r3, #0
 800301a:	73fb      	strb	r3, [r7, #15]
 800301c:	e044      	b.n	80030a8 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800301e:	7bfa      	ldrb	r2, [r7, #15]
 8003020:	6879      	ldr	r1, [r7, #4]
 8003022:	4613      	mov	r3, r2
 8003024:	00db      	lsls	r3, r3, #3
 8003026:	4413      	add	r3, r2
 8003028:	009b      	lsls	r3, r3, #2
 800302a:	440b      	add	r3, r1
 800302c:	f203 237d 	addw	r3, r3, #637	; 0x27d
 8003030:	2200      	movs	r2, #0
 8003032:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8003034:	7bfa      	ldrb	r2, [r7, #15]
 8003036:	6879      	ldr	r1, [r7, #4]
 8003038:	4613      	mov	r3, r2
 800303a:	00db      	lsls	r3, r3, #3
 800303c:	4413      	add	r3, r2
 800303e:	009b      	lsls	r3, r3, #2
 8003040:	440b      	add	r3, r1
 8003042:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 8003046:	7bfa      	ldrb	r2, [r7, #15]
 8003048:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800304a:	7bfa      	ldrb	r2, [r7, #15]
 800304c:	6879      	ldr	r1, [r7, #4]
 800304e:	4613      	mov	r3, r2
 8003050:	00db      	lsls	r3, r3, #3
 8003052:	4413      	add	r3, r2
 8003054:	009b      	lsls	r3, r3, #2
 8003056:	440b      	add	r3, r1
 8003058:	f503 7320 	add.w	r3, r3, #640	; 0x280
 800305c:	2200      	movs	r2, #0
 800305e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8003060:	7bfa      	ldrb	r2, [r7, #15]
 8003062:	6879      	ldr	r1, [r7, #4]
 8003064:	4613      	mov	r3, r2
 8003066:	00db      	lsls	r3, r3, #3
 8003068:	4413      	add	r3, r2
 800306a:	009b      	lsls	r3, r3, #2
 800306c:	440b      	add	r3, r1
 800306e:	f503 7322 	add.w	r3, r3, #648	; 0x288
 8003072:	2200      	movs	r2, #0
 8003074:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8003076:	7bfa      	ldrb	r2, [r7, #15]
 8003078:	6879      	ldr	r1, [r7, #4]
 800307a:	4613      	mov	r3, r2
 800307c:	00db      	lsls	r3, r3, #3
 800307e:	4413      	add	r3, r2
 8003080:	009b      	lsls	r3, r3, #2
 8003082:	440b      	add	r3, r1
 8003084:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 8003088:	2200      	movs	r2, #0
 800308a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800308c:	7bfa      	ldrb	r2, [r7, #15]
 800308e:	6879      	ldr	r1, [r7, #4]
 8003090:	4613      	mov	r3, r2
 8003092:	00db      	lsls	r3, r3, #3
 8003094:	4413      	add	r3, r2
 8003096:	009b      	lsls	r3, r3, #2
 8003098:	440b      	add	r3, r1
 800309a:	f503 7325 	add.w	r3, r3, #660	; 0x294
 800309e:	2200      	movs	r2, #0
 80030a0:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80030a2:	7bfb      	ldrb	r3, [r7, #15]
 80030a4:	3301      	adds	r3, #1
 80030a6:	73fb      	strb	r3, [r7, #15]
 80030a8:	7bfa      	ldrb	r2, [r7, #15]
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	685b      	ldr	r3, [r3, #4]
 80030ae:	429a      	cmp	r2, r3
 80030b0:	d3b5      	bcc.n	800301e <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	603b      	str	r3, [r7, #0]
 80030b8:	687e      	ldr	r6, [r7, #4]
 80030ba:	466d      	mov	r5, sp
 80030bc:	f106 0410 	add.w	r4, r6, #16
 80030c0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80030c2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80030c4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80030c6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80030c8:	e894 0003 	ldmia.w	r4, {r0, r1}
 80030cc:	e885 0003 	stmia.w	r5, {r0, r1}
 80030d0:	1d33      	adds	r3, r6, #4
 80030d2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80030d4:	6838      	ldr	r0, [r7, #0]
 80030d6:	f002 fc97 	bl	8005a08 <USB_DevInit>
 80030da:	4603      	mov	r3, r0
 80030dc:	2b00      	cmp	r3, #0
 80030de:	d005      	beq.n	80030ec <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	2202      	movs	r2, #2
 80030e4:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 80030e8:	2301      	movs	r3, #1
 80030ea:	e014      	b.n	8003116 <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	2200      	movs	r2, #0
 80030f0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	2201      	movs	r2, #1
 80030f8:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003100:	2b01      	cmp	r3, #1
 8003102:	d102      	bne.n	800310a <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8003104:	6878      	ldr	r0, [r7, #4]
 8003106:	f000 f80b 	bl	8003120 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	4618      	mov	r0, r3
 8003110:	f002 fe55 	bl	8005dbe <USB_DevDisconnect>

  return HAL_OK;
 8003114:	2300      	movs	r3, #0
}
 8003116:	4618      	mov	r0, r3
 8003118:	3714      	adds	r7, #20
 800311a:	46bd      	mov	sp, r7
 800311c:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08003120 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8003120:	b480      	push	{r7}
 8003122:	b085      	sub	sp, #20
 8003124:	af00      	add	r7, sp, #0
 8003126:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	2201      	movs	r2, #1
 8003132:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
  hpcd->LPM_State = LPM_L0;
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	2200      	movs	r2, #0
 800313a:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	699b      	ldr	r3, [r3, #24]
 8003142:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800314e:	4b05      	ldr	r3, [pc, #20]	; (8003164 <HAL_PCDEx_ActivateLPM+0x44>)
 8003150:	4313      	orrs	r3, r2
 8003152:	68fa      	ldr	r2, [r7, #12]
 8003154:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 8003156:	2300      	movs	r3, #0
}
 8003158:	4618      	mov	r0, r3
 800315a:	3714      	adds	r7, #20
 800315c:	46bd      	mov	sp, r7
 800315e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003162:	4770      	bx	lr
 8003164:	10000003 	.word	0x10000003

08003168 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8003168:	b480      	push	{r7}
 800316a:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800316c:	4b05      	ldr	r3, [pc, #20]	; (8003184 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	4a04      	ldr	r2, [pc, #16]	; (8003184 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8003172:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003176:	6013      	str	r3, [r2, #0]
}
 8003178:	bf00      	nop
 800317a:	46bd      	mov	sp, r7
 800317c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003180:	4770      	bx	lr
 8003182:	bf00      	nop
 8003184:	40007000 	.word	0x40007000

08003188 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003188:	b580      	push	{r7, lr}
 800318a:	b086      	sub	sp, #24
 800318c:	af00      	add	r7, sp, #0
 800318e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8003190:	2300      	movs	r3, #0
 8003192:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	2b00      	cmp	r3, #0
 8003198:	d101      	bne.n	800319e <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 800319a:	2301      	movs	r3, #1
 800319c:	e29b      	b.n	80036d6 <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	f003 0301 	and.w	r3, r3, #1
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	f000 8087 	beq.w	80032ba <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80031ac:	4b96      	ldr	r3, [pc, #600]	; (8003408 <HAL_RCC_OscConfig+0x280>)
 80031ae:	689b      	ldr	r3, [r3, #8]
 80031b0:	f003 030c 	and.w	r3, r3, #12
 80031b4:	2b04      	cmp	r3, #4
 80031b6:	d00c      	beq.n	80031d2 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80031b8:	4b93      	ldr	r3, [pc, #588]	; (8003408 <HAL_RCC_OscConfig+0x280>)
 80031ba:	689b      	ldr	r3, [r3, #8]
 80031bc:	f003 030c 	and.w	r3, r3, #12
 80031c0:	2b08      	cmp	r3, #8
 80031c2:	d112      	bne.n	80031ea <HAL_RCC_OscConfig+0x62>
 80031c4:	4b90      	ldr	r3, [pc, #576]	; (8003408 <HAL_RCC_OscConfig+0x280>)
 80031c6:	685b      	ldr	r3, [r3, #4]
 80031c8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80031cc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80031d0:	d10b      	bne.n	80031ea <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80031d2:	4b8d      	ldr	r3, [pc, #564]	; (8003408 <HAL_RCC_OscConfig+0x280>)
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d06c      	beq.n	80032b8 <HAL_RCC_OscConfig+0x130>
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	685b      	ldr	r3, [r3, #4]
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d168      	bne.n	80032b8 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80031e6:	2301      	movs	r3, #1
 80031e8:	e275      	b.n	80036d6 <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	685b      	ldr	r3, [r3, #4]
 80031ee:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80031f2:	d106      	bne.n	8003202 <HAL_RCC_OscConfig+0x7a>
 80031f4:	4b84      	ldr	r3, [pc, #528]	; (8003408 <HAL_RCC_OscConfig+0x280>)
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	4a83      	ldr	r2, [pc, #524]	; (8003408 <HAL_RCC_OscConfig+0x280>)
 80031fa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80031fe:	6013      	str	r3, [r2, #0]
 8003200:	e02e      	b.n	8003260 <HAL_RCC_OscConfig+0xd8>
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	685b      	ldr	r3, [r3, #4]
 8003206:	2b00      	cmp	r3, #0
 8003208:	d10c      	bne.n	8003224 <HAL_RCC_OscConfig+0x9c>
 800320a:	4b7f      	ldr	r3, [pc, #508]	; (8003408 <HAL_RCC_OscConfig+0x280>)
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	4a7e      	ldr	r2, [pc, #504]	; (8003408 <HAL_RCC_OscConfig+0x280>)
 8003210:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003214:	6013      	str	r3, [r2, #0]
 8003216:	4b7c      	ldr	r3, [pc, #496]	; (8003408 <HAL_RCC_OscConfig+0x280>)
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	4a7b      	ldr	r2, [pc, #492]	; (8003408 <HAL_RCC_OscConfig+0x280>)
 800321c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003220:	6013      	str	r3, [r2, #0]
 8003222:	e01d      	b.n	8003260 <HAL_RCC_OscConfig+0xd8>
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	685b      	ldr	r3, [r3, #4]
 8003228:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800322c:	d10c      	bne.n	8003248 <HAL_RCC_OscConfig+0xc0>
 800322e:	4b76      	ldr	r3, [pc, #472]	; (8003408 <HAL_RCC_OscConfig+0x280>)
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	4a75      	ldr	r2, [pc, #468]	; (8003408 <HAL_RCC_OscConfig+0x280>)
 8003234:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003238:	6013      	str	r3, [r2, #0]
 800323a:	4b73      	ldr	r3, [pc, #460]	; (8003408 <HAL_RCC_OscConfig+0x280>)
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	4a72      	ldr	r2, [pc, #456]	; (8003408 <HAL_RCC_OscConfig+0x280>)
 8003240:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003244:	6013      	str	r3, [r2, #0]
 8003246:	e00b      	b.n	8003260 <HAL_RCC_OscConfig+0xd8>
 8003248:	4b6f      	ldr	r3, [pc, #444]	; (8003408 <HAL_RCC_OscConfig+0x280>)
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	4a6e      	ldr	r2, [pc, #440]	; (8003408 <HAL_RCC_OscConfig+0x280>)
 800324e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003252:	6013      	str	r3, [r2, #0]
 8003254:	4b6c      	ldr	r3, [pc, #432]	; (8003408 <HAL_RCC_OscConfig+0x280>)
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	4a6b      	ldr	r2, [pc, #428]	; (8003408 <HAL_RCC_OscConfig+0x280>)
 800325a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800325e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	685b      	ldr	r3, [r3, #4]
 8003264:	2b00      	cmp	r3, #0
 8003266:	d013      	beq.n	8003290 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003268:	f7fe ff76 	bl	8002158 <HAL_GetTick>
 800326c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800326e:	e008      	b.n	8003282 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003270:	f7fe ff72 	bl	8002158 <HAL_GetTick>
 8003274:	4602      	mov	r2, r0
 8003276:	693b      	ldr	r3, [r7, #16]
 8003278:	1ad3      	subs	r3, r2, r3
 800327a:	2b64      	cmp	r3, #100	; 0x64
 800327c:	d901      	bls.n	8003282 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800327e:	2303      	movs	r3, #3
 8003280:	e229      	b.n	80036d6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003282:	4b61      	ldr	r3, [pc, #388]	; (8003408 <HAL_RCC_OscConfig+0x280>)
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800328a:	2b00      	cmp	r3, #0
 800328c:	d0f0      	beq.n	8003270 <HAL_RCC_OscConfig+0xe8>
 800328e:	e014      	b.n	80032ba <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003290:	f7fe ff62 	bl	8002158 <HAL_GetTick>
 8003294:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003296:	e008      	b.n	80032aa <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003298:	f7fe ff5e 	bl	8002158 <HAL_GetTick>
 800329c:	4602      	mov	r2, r0
 800329e:	693b      	ldr	r3, [r7, #16]
 80032a0:	1ad3      	subs	r3, r2, r3
 80032a2:	2b64      	cmp	r3, #100	; 0x64
 80032a4:	d901      	bls.n	80032aa <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80032a6:	2303      	movs	r3, #3
 80032a8:	e215      	b.n	80036d6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80032aa:	4b57      	ldr	r3, [pc, #348]	; (8003408 <HAL_RCC_OscConfig+0x280>)
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d1f0      	bne.n	8003298 <HAL_RCC_OscConfig+0x110>
 80032b6:	e000      	b.n	80032ba <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80032b8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	f003 0302 	and.w	r3, r3, #2
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d069      	beq.n	800339a <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80032c6:	4b50      	ldr	r3, [pc, #320]	; (8003408 <HAL_RCC_OscConfig+0x280>)
 80032c8:	689b      	ldr	r3, [r3, #8]
 80032ca:	f003 030c 	and.w	r3, r3, #12
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d00b      	beq.n	80032ea <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80032d2:	4b4d      	ldr	r3, [pc, #308]	; (8003408 <HAL_RCC_OscConfig+0x280>)
 80032d4:	689b      	ldr	r3, [r3, #8]
 80032d6:	f003 030c 	and.w	r3, r3, #12
 80032da:	2b08      	cmp	r3, #8
 80032dc:	d11c      	bne.n	8003318 <HAL_RCC_OscConfig+0x190>
 80032de:	4b4a      	ldr	r3, [pc, #296]	; (8003408 <HAL_RCC_OscConfig+0x280>)
 80032e0:	685b      	ldr	r3, [r3, #4]
 80032e2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d116      	bne.n	8003318 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80032ea:	4b47      	ldr	r3, [pc, #284]	; (8003408 <HAL_RCC_OscConfig+0x280>)
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	f003 0302 	and.w	r3, r3, #2
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d005      	beq.n	8003302 <HAL_RCC_OscConfig+0x17a>
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	68db      	ldr	r3, [r3, #12]
 80032fa:	2b01      	cmp	r3, #1
 80032fc:	d001      	beq.n	8003302 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 80032fe:	2301      	movs	r3, #1
 8003300:	e1e9      	b.n	80036d6 <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003302:	4b41      	ldr	r3, [pc, #260]	; (8003408 <HAL_RCC_OscConfig+0x280>)
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	691b      	ldr	r3, [r3, #16]
 800330e:	00db      	lsls	r3, r3, #3
 8003310:	493d      	ldr	r1, [pc, #244]	; (8003408 <HAL_RCC_OscConfig+0x280>)
 8003312:	4313      	orrs	r3, r2
 8003314:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003316:	e040      	b.n	800339a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	68db      	ldr	r3, [r3, #12]
 800331c:	2b00      	cmp	r3, #0
 800331e:	d023      	beq.n	8003368 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003320:	4b39      	ldr	r3, [pc, #228]	; (8003408 <HAL_RCC_OscConfig+0x280>)
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	4a38      	ldr	r2, [pc, #224]	; (8003408 <HAL_RCC_OscConfig+0x280>)
 8003326:	f043 0301 	orr.w	r3, r3, #1
 800332a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800332c:	f7fe ff14 	bl	8002158 <HAL_GetTick>
 8003330:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003332:	e008      	b.n	8003346 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003334:	f7fe ff10 	bl	8002158 <HAL_GetTick>
 8003338:	4602      	mov	r2, r0
 800333a:	693b      	ldr	r3, [r7, #16]
 800333c:	1ad3      	subs	r3, r2, r3
 800333e:	2b02      	cmp	r3, #2
 8003340:	d901      	bls.n	8003346 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8003342:	2303      	movs	r3, #3
 8003344:	e1c7      	b.n	80036d6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003346:	4b30      	ldr	r3, [pc, #192]	; (8003408 <HAL_RCC_OscConfig+0x280>)
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	f003 0302 	and.w	r3, r3, #2
 800334e:	2b00      	cmp	r3, #0
 8003350:	d0f0      	beq.n	8003334 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003352:	4b2d      	ldr	r3, [pc, #180]	; (8003408 <HAL_RCC_OscConfig+0x280>)
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	691b      	ldr	r3, [r3, #16]
 800335e:	00db      	lsls	r3, r3, #3
 8003360:	4929      	ldr	r1, [pc, #164]	; (8003408 <HAL_RCC_OscConfig+0x280>)
 8003362:	4313      	orrs	r3, r2
 8003364:	600b      	str	r3, [r1, #0]
 8003366:	e018      	b.n	800339a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003368:	4b27      	ldr	r3, [pc, #156]	; (8003408 <HAL_RCC_OscConfig+0x280>)
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	4a26      	ldr	r2, [pc, #152]	; (8003408 <HAL_RCC_OscConfig+0x280>)
 800336e:	f023 0301 	bic.w	r3, r3, #1
 8003372:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003374:	f7fe fef0 	bl	8002158 <HAL_GetTick>
 8003378:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800337a:	e008      	b.n	800338e <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800337c:	f7fe feec 	bl	8002158 <HAL_GetTick>
 8003380:	4602      	mov	r2, r0
 8003382:	693b      	ldr	r3, [r7, #16]
 8003384:	1ad3      	subs	r3, r2, r3
 8003386:	2b02      	cmp	r3, #2
 8003388:	d901      	bls.n	800338e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800338a:	2303      	movs	r3, #3
 800338c:	e1a3      	b.n	80036d6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800338e:	4b1e      	ldr	r3, [pc, #120]	; (8003408 <HAL_RCC_OscConfig+0x280>)
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	f003 0302 	and.w	r3, r3, #2
 8003396:	2b00      	cmp	r3, #0
 8003398:	d1f0      	bne.n	800337c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	f003 0308 	and.w	r3, r3, #8
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d038      	beq.n	8003418 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	695b      	ldr	r3, [r3, #20]
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d019      	beq.n	80033e2 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80033ae:	4b16      	ldr	r3, [pc, #88]	; (8003408 <HAL_RCC_OscConfig+0x280>)
 80033b0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80033b2:	4a15      	ldr	r2, [pc, #84]	; (8003408 <HAL_RCC_OscConfig+0x280>)
 80033b4:	f043 0301 	orr.w	r3, r3, #1
 80033b8:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80033ba:	f7fe fecd 	bl	8002158 <HAL_GetTick>
 80033be:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80033c0:	e008      	b.n	80033d4 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80033c2:	f7fe fec9 	bl	8002158 <HAL_GetTick>
 80033c6:	4602      	mov	r2, r0
 80033c8:	693b      	ldr	r3, [r7, #16]
 80033ca:	1ad3      	subs	r3, r2, r3
 80033cc:	2b02      	cmp	r3, #2
 80033ce:	d901      	bls.n	80033d4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80033d0:	2303      	movs	r3, #3
 80033d2:	e180      	b.n	80036d6 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80033d4:	4b0c      	ldr	r3, [pc, #48]	; (8003408 <HAL_RCC_OscConfig+0x280>)
 80033d6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80033d8:	f003 0302 	and.w	r3, r3, #2
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d0f0      	beq.n	80033c2 <HAL_RCC_OscConfig+0x23a>
 80033e0:	e01a      	b.n	8003418 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80033e2:	4b09      	ldr	r3, [pc, #36]	; (8003408 <HAL_RCC_OscConfig+0x280>)
 80033e4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80033e6:	4a08      	ldr	r2, [pc, #32]	; (8003408 <HAL_RCC_OscConfig+0x280>)
 80033e8:	f023 0301 	bic.w	r3, r3, #1
 80033ec:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80033ee:	f7fe feb3 	bl	8002158 <HAL_GetTick>
 80033f2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80033f4:	e00a      	b.n	800340c <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80033f6:	f7fe feaf 	bl	8002158 <HAL_GetTick>
 80033fa:	4602      	mov	r2, r0
 80033fc:	693b      	ldr	r3, [r7, #16]
 80033fe:	1ad3      	subs	r3, r2, r3
 8003400:	2b02      	cmp	r3, #2
 8003402:	d903      	bls.n	800340c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8003404:	2303      	movs	r3, #3
 8003406:	e166      	b.n	80036d6 <HAL_RCC_OscConfig+0x54e>
 8003408:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800340c:	4b92      	ldr	r3, [pc, #584]	; (8003658 <HAL_RCC_OscConfig+0x4d0>)
 800340e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003410:	f003 0302 	and.w	r3, r3, #2
 8003414:	2b00      	cmp	r3, #0
 8003416:	d1ee      	bne.n	80033f6 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	f003 0304 	and.w	r3, r3, #4
 8003420:	2b00      	cmp	r3, #0
 8003422:	f000 80a4 	beq.w	800356e <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003426:	4b8c      	ldr	r3, [pc, #560]	; (8003658 <HAL_RCC_OscConfig+0x4d0>)
 8003428:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800342a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800342e:	2b00      	cmp	r3, #0
 8003430:	d10d      	bne.n	800344e <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8003432:	4b89      	ldr	r3, [pc, #548]	; (8003658 <HAL_RCC_OscConfig+0x4d0>)
 8003434:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003436:	4a88      	ldr	r2, [pc, #544]	; (8003658 <HAL_RCC_OscConfig+0x4d0>)
 8003438:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800343c:	6413      	str	r3, [r2, #64]	; 0x40
 800343e:	4b86      	ldr	r3, [pc, #536]	; (8003658 <HAL_RCC_OscConfig+0x4d0>)
 8003440:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003442:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003446:	60bb      	str	r3, [r7, #8]
 8003448:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800344a:	2301      	movs	r3, #1
 800344c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800344e:	4b83      	ldr	r3, [pc, #524]	; (800365c <HAL_RCC_OscConfig+0x4d4>)
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003456:	2b00      	cmp	r3, #0
 8003458:	d118      	bne.n	800348c <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 800345a:	4b80      	ldr	r3, [pc, #512]	; (800365c <HAL_RCC_OscConfig+0x4d4>)
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	4a7f      	ldr	r2, [pc, #508]	; (800365c <HAL_RCC_OscConfig+0x4d4>)
 8003460:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003464:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003466:	f7fe fe77 	bl	8002158 <HAL_GetTick>
 800346a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800346c:	e008      	b.n	8003480 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800346e:	f7fe fe73 	bl	8002158 <HAL_GetTick>
 8003472:	4602      	mov	r2, r0
 8003474:	693b      	ldr	r3, [r7, #16]
 8003476:	1ad3      	subs	r3, r2, r3
 8003478:	2b64      	cmp	r3, #100	; 0x64
 800347a:	d901      	bls.n	8003480 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 800347c:	2303      	movs	r3, #3
 800347e:	e12a      	b.n	80036d6 <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003480:	4b76      	ldr	r3, [pc, #472]	; (800365c <HAL_RCC_OscConfig+0x4d4>)
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003488:	2b00      	cmp	r3, #0
 800348a:	d0f0      	beq.n	800346e <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	689b      	ldr	r3, [r3, #8]
 8003490:	2b01      	cmp	r3, #1
 8003492:	d106      	bne.n	80034a2 <HAL_RCC_OscConfig+0x31a>
 8003494:	4b70      	ldr	r3, [pc, #448]	; (8003658 <HAL_RCC_OscConfig+0x4d0>)
 8003496:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003498:	4a6f      	ldr	r2, [pc, #444]	; (8003658 <HAL_RCC_OscConfig+0x4d0>)
 800349a:	f043 0301 	orr.w	r3, r3, #1
 800349e:	6713      	str	r3, [r2, #112]	; 0x70
 80034a0:	e02d      	b.n	80034fe <HAL_RCC_OscConfig+0x376>
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	689b      	ldr	r3, [r3, #8]
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d10c      	bne.n	80034c4 <HAL_RCC_OscConfig+0x33c>
 80034aa:	4b6b      	ldr	r3, [pc, #428]	; (8003658 <HAL_RCC_OscConfig+0x4d0>)
 80034ac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80034ae:	4a6a      	ldr	r2, [pc, #424]	; (8003658 <HAL_RCC_OscConfig+0x4d0>)
 80034b0:	f023 0301 	bic.w	r3, r3, #1
 80034b4:	6713      	str	r3, [r2, #112]	; 0x70
 80034b6:	4b68      	ldr	r3, [pc, #416]	; (8003658 <HAL_RCC_OscConfig+0x4d0>)
 80034b8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80034ba:	4a67      	ldr	r2, [pc, #412]	; (8003658 <HAL_RCC_OscConfig+0x4d0>)
 80034bc:	f023 0304 	bic.w	r3, r3, #4
 80034c0:	6713      	str	r3, [r2, #112]	; 0x70
 80034c2:	e01c      	b.n	80034fe <HAL_RCC_OscConfig+0x376>
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	689b      	ldr	r3, [r3, #8]
 80034c8:	2b05      	cmp	r3, #5
 80034ca:	d10c      	bne.n	80034e6 <HAL_RCC_OscConfig+0x35e>
 80034cc:	4b62      	ldr	r3, [pc, #392]	; (8003658 <HAL_RCC_OscConfig+0x4d0>)
 80034ce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80034d0:	4a61      	ldr	r2, [pc, #388]	; (8003658 <HAL_RCC_OscConfig+0x4d0>)
 80034d2:	f043 0304 	orr.w	r3, r3, #4
 80034d6:	6713      	str	r3, [r2, #112]	; 0x70
 80034d8:	4b5f      	ldr	r3, [pc, #380]	; (8003658 <HAL_RCC_OscConfig+0x4d0>)
 80034da:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80034dc:	4a5e      	ldr	r2, [pc, #376]	; (8003658 <HAL_RCC_OscConfig+0x4d0>)
 80034de:	f043 0301 	orr.w	r3, r3, #1
 80034e2:	6713      	str	r3, [r2, #112]	; 0x70
 80034e4:	e00b      	b.n	80034fe <HAL_RCC_OscConfig+0x376>
 80034e6:	4b5c      	ldr	r3, [pc, #368]	; (8003658 <HAL_RCC_OscConfig+0x4d0>)
 80034e8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80034ea:	4a5b      	ldr	r2, [pc, #364]	; (8003658 <HAL_RCC_OscConfig+0x4d0>)
 80034ec:	f023 0301 	bic.w	r3, r3, #1
 80034f0:	6713      	str	r3, [r2, #112]	; 0x70
 80034f2:	4b59      	ldr	r3, [pc, #356]	; (8003658 <HAL_RCC_OscConfig+0x4d0>)
 80034f4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80034f6:	4a58      	ldr	r2, [pc, #352]	; (8003658 <HAL_RCC_OscConfig+0x4d0>)
 80034f8:	f023 0304 	bic.w	r3, r3, #4
 80034fc:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	689b      	ldr	r3, [r3, #8]
 8003502:	2b00      	cmp	r3, #0
 8003504:	d015      	beq.n	8003532 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003506:	f7fe fe27 	bl	8002158 <HAL_GetTick>
 800350a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800350c:	e00a      	b.n	8003524 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800350e:	f7fe fe23 	bl	8002158 <HAL_GetTick>
 8003512:	4602      	mov	r2, r0
 8003514:	693b      	ldr	r3, [r7, #16]
 8003516:	1ad3      	subs	r3, r2, r3
 8003518:	f241 3288 	movw	r2, #5000	; 0x1388
 800351c:	4293      	cmp	r3, r2
 800351e:	d901      	bls.n	8003524 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8003520:	2303      	movs	r3, #3
 8003522:	e0d8      	b.n	80036d6 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003524:	4b4c      	ldr	r3, [pc, #304]	; (8003658 <HAL_RCC_OscConfig+0x4d0>)
 8003526:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003528:	f003 0302 	and.w	r3, r3, #2
 800352c:	2b00      	cmp	r3, #0
 800352e:	d0ee      	beq.n	800350e <HAL_RCC_OscConfig+0x386>
 8003530:	e014      	b.n	800355c <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003532:	f7fe fe11 	bl	8002158 <HAL_GetTick>
 8003536:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003538:	e00a      	b.n	8003550 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800353a:	f7fe fe0d 	bl	8002158 <HAL_GetTick>
 800353e:	4602      	mov	r2, r0
 8003540:	693b      	ldr	r3, [r7, #16]
 8003542:	1ad3      	subs	r3, r2, r3
 8003544:	f241 3288 	movw	r2, #5000	; 0x1388
 8003548:	4293      	cmp	r3, r2
 800354a:	d901      	bls.n	8003550 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 800354c:	2303      	movs	r3, #3
 800354e:	e0c2      	b.n	80036d6 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003550:	4b41      	ldr	r3, [pc, #260]	; (8003658 <HAL_RCC_OscConfig+0x4d0>)
 8003552:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003554:	f003 0302 	and.w	r3, r3, #2
 8003558:	2b00      	cmp	r3, #0
 800355a:	d1ee      	bne.n	800353a <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800355c:	7dfb      	ldrb	r3, [r7, #23]
 800355e:	2b01      	cmp	r3, #1
 8003560:	d105      	bne.n	800356e <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003562:	4b3d      	ldr	r3, [pc, #244]	; (8003658 <HAL_RCC_OscConfig+0x4d0>)
 8003564:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003566:	4a3c      	ldr	r2, [pc, #240]	; (8003658 <HAL_RCC_OscConfig+0x4d0>)
 8003568:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800356c:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	699b      	ldr	r3, [r3, #24]
 8003572:	2b00      	cmp	r3, #0
 8003574:	f000 80ae 	beq.w	80036d4 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003578:	4b37      	ldr	r3, [pc, #220]	; (8003658 <HAL_RCC_OscConfig+0x4d0>)
 800357a:	689b      	ldr	r3, [r3, #8]
 800357c:	f003 030c 	and.w	r3, r3, #12
 8003580:	2b08      	cmp	r3, #8
 8003582:	d06d      	beq.n	8003660 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	699b      	ldr	r3, [r3, #24]
 8003588:	2b02      	cmp	r3, #2
 800358a:	d14b      	bne.n	8003624 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800358c:	4b32      	ldr	r3, [pc, #200]	; (8003658 <HAL_RCC_OscConfig+0x4d0>)
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	4a31      	ldr	r2, [pc, #196]	; (8003658 <HAL_RCC_OscConfig+0x4d0>)
 8003592:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003596:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003598:	f7fe fdde 	bl	8002158 <HAL_GetTick>
 800359c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800359e:	e008      	b.n	80035b2 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80035a0:	f7fe fdda 	bl	8002158 <HAL_GetTick>
 80035a4:	4602      	mov	r2, r0
 80035a6:	693b      	ldr	r3, [r7, #16]
 80035a8:	1ad3      	subs	r3, r2, r3
 80035aa:	2b02      	cmp	r3, #2
 80035ac:	d901      	bls.n	80035b2 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 80035ae:	2303      	movs	r3, #3
 80035b0:	e091      	b.n	80036d6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80035b2:	4b29      	ldr	r3, [pc, #164]	; (8003658 <HAL_RCC_OscConfig+0x4d0>)
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d1f0      	bne.n	80035a0 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	69da      	ldr	r2, [r3, #28]
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	6a1b      	ldr	r3, [r3, #32]
 80035c6:	431a      	orrs	r2, r3
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035cc:	019b      	lsls	r3, r3, #6
 80035ce:	431a      	orrs	r2, r3
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035d4:	085b      	lsrs	r3, r3, #1
 80035d6:	3b01      	subs	r3, #1
 80035d8:	041b      	lsls	r3, r3, #16
 80035da:	431a      	orrs	r2, r3
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035e0:	061b      	lsls	r3, r3, #24
 80035e2:	431a      	orrs	r2, r3
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035e8:	071b      	lsls	r3, r3, #28
 80035ea:	491b      	ldr	r1, [pc, #108]	; (8003658 <HAL_RCC_OscConfig+0x4d0>)
 80035ec:	4313      	orrs	r3, r2
 80035ee:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80035f0:	4b19      	ldr	r3, [pc, #100]	; (8003658 <HAL_RCC_OscConfig+0x4d0>)
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	4a18      	ldr	r2, [pc, #96]	; (8003658 <HAL_RCC_OscConfig+0x4d0>)
 80035f6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80035fa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80035fc:	f7fe fdac 	bl	8002158 <HAL_GetTick>
 8003600:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003602:	e008      	b.n	8003616 <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003604:	f7fe fda8 	bl	8002158 <HAL_GetTick>
 8003608:	4602      	mov	r2, r0
 800360a:	693b      	ldr	r3, [r7, #16]
 800360c:	1ad3      	subs	r3, r2, r3
 800360e:	2b02      	cmp	r3, #2
 8003610:	d901      	bls.n	8003616 <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8003612:	2303      	movs	r3, #3
 8003614:	e05f      	b.n	80036d6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003616:	4b10      	ldr	r3, [pc, #64]	; (8003658 <HAL_RCC_OscConfig+0x4d0>)
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800361e:	2b00      	cmp	r3, #0
 8003620:	d0f0      	beq.n	8003604 <HAL_RCC_OscConfig+0x47c>
 8003622:	e057      	b.n	80036d4 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003624:	4b0c      	ldr	r3, [pc, #48]	; (8003658 <HAL_RCC_OscConfig+0x4d0>)
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	4a0b      	ldr	r2, [pc, #44]	; (8003658 <HAL_RCC_OscConfig+0x4d0>)
 800362a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800362e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003630:	f7fe fd92 	bl	8002158 <HAL_GetTick>
 8003634:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003636:	e008      	b.n	800364a <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003638:	f7fe fd8e 	bl	8002158 <HAL_GetTick>
 800363c:	4602      	mov	r2, r0
 800363e:	693b      	ldr	r3, [r7, #16]
 8003640:	1ad3      	subs	r3, r2, r3
 8003642:	2b02      	cmp	r3, #2
 8003644:	d901      	bls.n	800364a <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 8003646:	2303      	movs	r3, #3
 8003648:	e045      	b.n	80036d6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800364a:	4b03      	ldr	r3, [pc, #12]	; (8003658 <HAL_RCC_OscConfig+0x4d0>)
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003652:	2b00      	cmp	r3, #0
 8003654:	d1f0      	bne.n	8003638 <HAL_RCC_OscConfig+0x4b0>
 8003656:	e03d      	b.n	80036d4 <HAL_RCC_OscConfig+0x54c>
 8003658:	40023800 	.word	0x40023800
 800365c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8003660:	4b1f      	ldr	r3, [pc, #124]	; (80036e0 <HAL_RCC_OscConfig+0x558>)
 8003662:	685b      	ldr	r3, [r3, #4]
 8003664:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	699b      	ldr	r3, [r3, #24]
 800366a:	2b01      	cmp	r3, #1
 800366c:	d030      	beq.n	80036d0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003678:	429a      	cmp	r2, r3
 800367a:	d129      	bne.n	80036d0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003686:	429a      	cmp	r2, r3
 8003688:	d122      	bne.n	80036d0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800368a:	68fa      	ldr	r2, [r7, #12]
 800368c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003690:	4013      	ands	r3, r2
 8003692:	687a      	ldr	r2, [r7, #4]
 8003694:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003696:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003698:	4293      	cmp	r3, r2
 800369a:	d119      	bne.n	80036d0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036a6:	085b      	lsrs	r3, r3, #1
 80036a8:	3b01      	subs	r3, #1
 80036aa:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80036ac:	429a      	cmp	r2, r3
 80036ae:	d10f      	bne.n	80036d0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036ba:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80036bc:	429a      	cmp	r2, r3
 80036be:	d107      	bne.n	80036d0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036ca:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80036cc:	429a      	cmp	r2, r3
 80036ce:	d001      	beq.n	80036d4 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 80036d0:	2301      	movs	r3, #1
 80036d2:	e000      	b.n	80036d6 <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 80036d4:	2300      	movs	r3, #0
}
 80036d6:	4618      	mov	r0, r3
 80036d8:	3718      	adds	r7, #24
 80036da:	46bd      	mov	sp, r7
 80036dc:	bd80      	pop	{r7, pc}
 80036de:	bf00      	nop
 80036e0:	40023800 	.word	0x40023800

080036e4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80036e4:	b580      	push	{r7, lr}
 80036e6:	b084      	sub	sp, #16
 80036e8:	af00      	add	r7, sp, #0
 80036ea:	6078      	str	r0, [r7, #4]
 80036ec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 80036ee:	2300      	movs	r3, #0
 80036f0:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d101      	bne.n	80036fc <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80036f8:	2301      	movs	r3, #1
 80036fa:	e0d0      	b.n	800389e <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80036fc:	4b6a      	ldr	r3, [pc, #424]	; (80038a8 <HAL_RCC_ClockConfig+0x1c4>)
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	f003 030f 	and.w	r3, r3, #15
 8003704:	683a      	ldr	r2, [r7, #0]
 8003706:	429a      	cmp	r2, r3
 8003708:	d910      	bls.n	800372c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800370a:	4b67      	ldr	r3, [pc, #412]	; (80038a8 <HAL_RCC_ClockConfig+0x1c4>)
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	f023 020f 	bic.w	r2, r3, #15
 8003712:	4965      	ldr	r1, [pc, #404]	; (80038a8 <HAL_RCC_ClockConfig+0x1c4>)
 8003714:	683b      	ldr	r3, [r7, #0]
 8003716:	4313      	orrs	r3, r2
 8003718:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800371a:	4b63      	ldr	r3, [pc, #396]	; (80038a8 <HAL_RCC_ClockConfig+0x1c4>)
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	f003 030f 	and.w	r3, r3, #15
 8003722:	683a      	ldr	r2, [r7, #0]
 8003724:	429a      	cmp	r2, r3
 8003726:	d001      	beq.n	800372c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003728:	2301      	movs	r3, #1
 800372a:	e0b8      	b.n	800389e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	f003 0302 	and.w	r3, r3, #2
 8003734:	2b00      	cmp	r3, #0
 8003736:	d020      	beq.n	800377a <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	f003 0304 	and.w	r3, r3, #4
 8003740:	2b00      	cmp	r3, #0
 8003742:	d005      	beq.n	8003750 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003744:	4b59      	ldr	r3, [pc, #356]	; (80038ac <HAL_RCC_ClockConfig+0x1c8>)
 8003746:	689b      	ldr	r3, [r3, #8]
 8003748:	4a58      	ldr	r2, [pc, #352]	; (80038ac <HAL_RCC_ClockConfig+0x1c8>)
 800374a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800374e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	f003 0308 	and.w	r3, r3, #8
 8003758:	2b00      	cmp	r3, #0
 800375a:	d005      	beq.n	8003768 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800375c:	4b53      	ldr	r3, [pc, #332]	; (80038ac <HAL_RCC_ClockConfig+0x1c8>)
 800375e:	689b      	ldr	r3, [r3, #8]
 8003760:	4a52      	ldr	r2, [pc, #328]	; (80038ac <HAL_RCC_ClockConfig+0x1c8>)
 8003762:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003766:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003768:	4b50      	ldr	r3, [pc, #320]	; (80038ac <HAL_RCC_ClockConfig+0x1c8>)
 800376a:	689b      	ldr	r3, [r3, #8]
 800376c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	689b      	ldr	r3, [r3, #8]
 8003774:	494d      	ldr	r1, [pc, #308]	; (80038ac <HAL_RCC_ClockConfig+0x1c8>)
 8003776:	4313      	orrs	r3, r2
 8003778:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	f003 0301 	and.w	r3, r3, #1
 8003782:	2b00      	cmp	r3, #0
 8003784:	d040      	beq.n	8003808 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	685b      	ldr	r3, [r3, #4]
 800378a:	2b01      	cmp	r3, #1
 800378c:	d107      	bne.n	800379e <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800378e:	4b47      	ldr	r3, [pc, #284]	; (80038ac <HAL_RCC_ClockConfig+0x1c8>)
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003796:	2b00      	cmp	r3, #0
 8003798:	d115      	bne.n	80037c6 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800379a:	2301      	movs	r3, #1
 800379c:	e07f      	b.n	800389e <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	685b      	ldr	r3, [r3, #4]
 80037a2:	2b02      	cmp	r3, #2
 80037a4:	d107      	bne.n	80037b6 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80037a6:	4b41      	ldr	r3, [pc, #260]	; (80038ac <HAL_RCC_ClockConfig+0x1c8>)
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d109      	bne.n	80037c6 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80037b2:	2301      	movs	r3, #1
 80037b4:	e073      	b.n	800389e <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80037b6:	4b3d      	ldr	r3, [pc, #244]	; (80038ac <HAL_RCC_ClockConfig+0x1c8>)
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	f003 0302 	and.w	r3, r3, #2
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d101      	bne.n	80037c6 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80037c2:	2301      	movs	r3, #1
 80037c4:	e06b      	b.n	800389e <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80037c6:	4b39      	ldr	r3, [pc, #228]	; (80038ac <HAL_RCC_ClockConfig+0x1c8>)
 80037c8:	689b      	ldr	r3, [r3, #8]
 80037ca:	f023 0203 	bic.w	r2, r3, #3
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	685b      	ldr	r3, [r3, #4]
 80037d2:	4936      	ldr	r1, [pc, #216]	; (80038ac <HAL_RCC_ClockConfig+0x1c8>)
 80037d4:	4313      	orrs	r3, r2
 80037d6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80037d8:	f7fe fcbe 	bl	8002158 <HAL_GetTick>
 80037dc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80037de:	e00a      	b.n	80037f6 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80037e0:	f7fe fcba 	bl	8002158 <HAL_GetTick>
 80037e4:	4602      	mov	r2, r0
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	1ad3      	subs	r3, r2, r3
 80037ea:	f241 3288 	movw	r2, #5000	; 0x1388
 80037ee:	4293      	cmp	r3, r2
 80037f0:	d901      	bls.n	80037f6 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 80037f2:	2303      	movs	r3, #3
 80037f4:	e053      	b.n	800389e <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80037f6:	4b2d      	ldr	r3, [pc, #180]	; (80038ac <HAL_RCC_ClockConfig+0x1c8>)
 80037f8:	689b      	ldr	r3, [r3, #8]
 80037fa:	f003 020c 	and.w	r2, r3, #12
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	685b      	ldr	r3, [r3, #4]
 8003802:	009b      	lsls	r3, r3, #2
 8003804:	429a      	cmp	r2, r3
 8003806:	d1eb      	bne.n	80037e0 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003808:	4b27      	ldr	r3, [pc, #156]	; (80038a8 <HAL_RCC_ClockConfig+0x1c4>)
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	f003 030f 	and.w	r3, r3, #15
 8003810:	683a      	ldr	r2, [r7, #0]
 8003812:	429a      	cmp	r2, r3
 8003814:	d210      	bcs.n	8003838 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003816:	4b24      	ldr	r3, [pc, #144]	; (80038a8 <HAL_RCC_ClockConfig+0x1c4>)
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	f023 020f 	bic.w	r2, r3, #15
 800381e:	4922      	ldr	r1, [pc, #136]	; (80038a8 <HAL_RCC_ClockConfig+0x1c4>)
 8003820:	683b      	ldr	r3, [r7, #0]
 8003822:	4313      	orrs	r3, r2
 8003824:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003826:	4b20      	ldr	r3, [pc, #128]	; (80038a8 <HAL_RCC_ClockConfig+0x1c4>)
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	f003 030f 	and.w	r3, r3, #15
 800382e:	683a      	ldr	r2, [r7, #0]
 8003830:	429a      	cmp	r2, r3
 8003832:	d001      	beq.n	8003838 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8003834:	2301      	movs	r3, #1
 8003836:	e032      	b.n	800389e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	f003 0304 	and.w	r3, r3, #4
 8003840:	2b00      	cmp	r3, #0
 8003842:	d008      	beq.n	8003856 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003844:	4b19      	ldr	r3, [pc, #100]	; (80038ac <HAL_RCC_ClockConfig+0x1c8>)
 8003846:	689b      	ldr	r3, [r3, #8]
 8003848:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	68db      	ldr	r3, [r3, #12]
 8003850:	4916      	ldr	r1, [pc, #88]	; (80038ac <HAL_RCC_ClockConfig+0x1c8>)
 8003852:	4313      	orrs	r3, r2
 8003854:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	f003 0308 	and.w	r3, r3, #8
 800385e:	2b00      	cmp	r3, #0
 8003860:	d009      	beq.n	8003876 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003862:	4b12      	ldr	r3, [pc, #72]	; (80038ac <HAL_RCC_ClockConfig+0x1c8>)
 8003864:	689b      	ldr	r3, [r3, #8]
 8003866:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	691b      	ldr	r3, [r3, #16]
 800386e:	00db      	lsls	r3, r3, #3
 8003870:	490e      	ldr	r1, [pc, #56]	; (80038ac <HAL_RCC_ClockConfig+0x1c8>)
 8003872:	4313      	orrs	r3, r2
 8003874:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003876:	f000 f821 	bl	80038bc <HAL_RCC_GetSysClockFreq>
 800387a:	4602      	mov	r2, r0
 800387c:	4b0b      	ldr	r3, [pc, #44]	; (80038ac <HAL_RCC_ClockConfig+0x1c8>)
 800387e:	689b      	ldr	r3, [r3, #8]
 8003880:	091b      	lsrs	r3, r3, #4
 8003882:	f003 030f 	and.w	r3, r3, #15
 8003886:	490a      	ldr	r1, [pc, #40]	; (80038b0 <HAL_RCC_ClockConfig+0x1cc>)
 8003888:	5ccb      	ldrb	r3, [r1, r3]
 800388a:	fa22 f303 	lsr.w	r3, r2, r3
 800388e:	4a09      	ldr	r2, [pc, #36]	; (80038b4 <HAL_RCC_ClockConfig+0x1d0>)
 8003890:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003892:	4b09      	ldr	r3, [pc, #36]	; (80038b8 <HAL_RCC_ClockConfig+0x1d4>)
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	4618      	mov	r0, r3
 8003898:	f7fe fc1a 	bl	80020d0 <HAL_InitTick>

  return HAL_OK;
 800389c:	2300      	movs	r3, #0
}
 800389e:	4618      	mov	r0, r3
 80038a0:	3710      	adds	r7, #16
 80038a2:	46bd      	mov	sp, r7
 80038a4:	bd80      	pop	{r7, pc}
 80038a6:	bf00      	nop
 80038a8:	40023c00 	.word	0x40023c00
 80038ac:	40023800 	.word	0x40023800
 80038b0:	0800bc34 	.word	0x0800bc34
 80038b4:	20000000 	.word	0x20000000
 80038b8:	20000004 	.word	0x20000004

080038bc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80038bc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80038c0:	b094      	sub	sp, #80	; 0x50
 80038c2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 80038c4:	2300      	movs	r3, #0
 80038c6:	647b      	str	r3, [r7, #68]	; 0x44
 80038c8:	2300      	movs	r3, #0
 80038ca:	64fb      	str	r3, [r7, #76]	; 0x4c
 80038cc:	2300      	movs	r3, #0
 80038ce:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0;
 80038d0:	2300      	movs	r3, #0
 80038d2:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80038d4:	4b79      	ldr	r3, [pc, #484]	; (8003abc <HAL_RCC_GetSysClockFreq+0x200>)
 80038d6:	689b      	ldr	r3, [r3, #8]
 80038d8:	f003 030c 	and.w	r3, r3, #12
 80038dc:	2b08      	cmp	r3, #8
 80038de:	d00d      	beq.n	80038fc <HAL_RCC_GetSysClockFreq+0x40>
 80038e0:	2b08      	cmp	r3, #8
 80038e2:	f200 80e1 	bhi.w	8003aa8 <HAL_RCC_GetSysClockFreq+0x1ec>
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d002      	beq.n	80038f0 <HAL_RCC_GetSysClockFreq+0x34>
 80038ea:	2b04      	cmp	r3, #4
 80038ec:	d003      	beq.n	80038f6 <HAL_RCC_GetSysClockFreq+0x3a>
 80038ee:	e0db      	b.n	8003aa8 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80038f0:	4b73      	ldr	r3, [pc, #460]	; (8003ac0 <HAL_RCC_GetSysClockFreq+0x204>)
 80038f2:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80038f4:	e0db      	b.n	8003aae <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80038f6:	4b73      	ldr	r3, [pc, #460]	; (8003ac4 <HAL_RCC_GetSysClockFreq+0x208>)
 80038f8:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80038fa:	e0d8      	b.n	8003aae <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80038fc:	4b6f      	ldr	r3, [pc, #444]	; (8003abc <HAL_RCC_GetSysClockFreq+0x200>)
 80038fe:	685b      	ldr	r3, [r3, #4]
 8003900:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003904:	647b      	str	r3, [r7, #68]	; 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8003906:	4b6d      	ldr	r3, [pc, #436]	; (8003abc <HAL_RCC_GetSysClockFreq+0x200>)
 8003908:	685b      	ldr	r3, [r3, #4]
 800390a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800390e:	2b00      	cmp	r3, #0
 8003910:	d063      	beq.n	80039da <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003912:	4b6a      	ldr	r3, [pc, #424]	; (8003abc <HAL_RCC_GetSysClockFreq+0x200>)
 8003914:	685b      	ldr	r3, [r3, #4]
 8003916:	099b      	lsrs	r3, r3, #6
 8003918:	2200      	movs	r2, #0
 800391a:	63bb      	str	r3, [r7, #56]	; 0x38
 800391c:	63fa      	str	r2, [r7, #60]	; 0x3c
 800391e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003920:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003924:	633b      	str	r3, [r7, #48]	; 0x30
 8003926:	2300      	movs	r3, #0
 8003928:	637b      	str	r3, [r7, #52]	; 0x34
 800392a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 800392e:	4622      	mov	r2, r4
 8003930:	462b      	mov	r3, r5
 8003932:	f04f 0000 	mov.w	r0, #0
 8003936:	f04f 0100 	mov.w	r1, #0
 800393a:	0159      	lsls	r1, r3, #5
 800393c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003940:	0150      	lsls	r0, r2, #5
 8003942:	4602      	mov	r2, r0
 8003944:	460b      	mov	r3, r1
 8003946:	4621      	mov	r1, r4
 8003948:	1a51      	subs	r1, r2, r1
 800394a:	6139      	str	r1, [r7, #16]
 800394c:	4629      	mov	r1, r5
 800394e:	eb63 0301 	sbc.w	r3, r3, r1
 8003952:	617b      	str	r3, [r7, #20]
 8003954:	f04f 0200 	mov.w	r2, #0
 8003958:	f04f 0300 	mov.w	r3, #0
 800395c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003960:	4659      	mov	r1, fp
 8003962:	018b      	lsls	r3, r1, #6
 8003964:	4651      	mov	r1, sl
 8003966:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800396a:	4651      	mov	r1, sl
 800396c:	018a      	lsls	r2, r1, #6
 800396e:	4651      	mov	r1, sl
 8003970:	ebb2 0801 	subs.w	r8, r2, r1
 8003974:	4659      	mov	r1, fp
 8003976:	eb63 0901 	sbc.w	r9, r3, r1
 800397a:	f04f 0200 	mov.w	r2, #0
 800397e:	f04f 0300 	mov.w	r3, #0
 8003982:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003986:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800398a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800398e:	4690      	mov	r8, r2
 8003990:	4699      	mov	r9, r3
 8003992:	4623      	mov	r3, r4
 8003994:	eb18 0303 	adds.w	r3, r8, r3
 8003998:	60bb      	str	r3, [r7, #8]
 800399a:	462b      	mov	r3, r5
 800399c:	eb49 0303 	adc.w	r3, r9, r3
 80039a0:	60fb      	str	r3, [r7, #12]
 80039a2:	f04f 0200 	mov.w	r2, #0
 80039a6:	f04f 0300 	mov.w	r3, #0
 80039aa:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80039ae:	4629      	mov	r1, r5
 80039b0:	024b      	lsls	r3, r1, #9
 80039b2:	4621      	mov	r1, r4
 80039b4:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80039b8:	4621      	mov	r1, r4
 80039ba:	024a      	lsls	r2, r1, #9
 80039bc:	4610      	mov	r0, r2
 80039be:	4619      	mov	r1, r3
 80039c0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80039c2:	2200      	movs	r2, #0
 80039c4:	62bb      	str	r3, [r7, #40]	; 0x28
 80039c6:	62fa      	str	r2, [r7, #44]	; 0x2c
 80039c8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80039cc:	f7fc fe4c 	bl	8000668 <__aeabi_uldivmod>
 80039d0:	4602      	mov	r2, r0
 80039d2:	460b      	mov	r3, r1
 80039d4:	4613      	mov	r3, r2
 80039d6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80039d8:	e058      	b.n	8003a8c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80039da:	4b38      	ldr	r3, [pc, #224]	; (8003abc <HAL_RCC_GetSysClockFreq+0x200>)
 80039dc:	685b      	ldr	r3, [r3, #4]
 80039de:	099b      	lsrs	r3, r3, #6
 80039e0:	2200      	movs	r2, #0
 80039e2:	4618      	mov	r0, r3
 80039e4:	4611      	mov	r1, r2
 80039e6:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80039ea:	623b      	str	r3, [r7, #32]
 80039ec:	2300      	movs	r3, #0
 80039ee:	627b      	str	r3, [r7, #36]	; 0x24
 80039f0:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80039f4:	4642      	mov	r2, r8
 80039f6:	464b      	mov	r3, r9
 80039f8:	f04f 0000 	mov.w	r0, #0
 80039fc:	f04f 0100 	mov.w	r1, #0
 8003a00:	0159      	lsls	r1, r3, #5
 8003a02:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003a06:	0150      	lsls	r0, r2, #5
 8003a08:	4602      	mov	r2, r0
 8003a0a:	460b      	mov	r3, r1
 8003a0c:	4641      	mov	r1, r8
 8003a0e:	ebb2 0a01 	subs.w	sl, r2, r1
 8003a12:	4649      	mov	r1, r9
 8003a14:	eb63 0b01 	sbc.w	fp, r3, r1
 8003a18:	f04f 0200 	mov.w	r2, #0
 8003a1c:	f04f 0300 	mov.w	r3, #0
 8003a20:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003a24:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003a28:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003a2c:	ebb2 040a 	subs.w	r4, r2, sl
 8003a30:	eb63 050b 	sbc.w	r5, r3, fp
 8003a34:	f04f 0200 	mov.w	r2, #0
 8003a38:	f04f 0300 	mov.w	r3, #0
 8003a3c:	00eb      	lsls	r3, r5, #3
 8003a3e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003a42:	00e2      	lsls	r2, r4, #3
 8003a44:	4614      	mov	r4, r2
 8003a46:	461d      	mov	r5, r3
 8003a48:	4643      	mov	r3, r8
 8003a4a:	18e3      	adds	r3, r4, r3
 8003a4c:	603b      	str	r3, [r7, #0]
 8003a4e:	464b      	mov	r3, r9
 8003a50:	eb45 0303 	adc.w	r3, r5, r3
 8003a54:	607b      	str	r3, [r7, #4]
 8003a56:	f04f 0200 	mov.w	r2, #0
 8003a5a:	f04f 0300 	mov.w	r3, #0
 8003a5e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003a62:	4629      	mov	r1, r5
 8003a64:	028b      	lsls	r3, r1, #10
 8003a66:	4621      	mov	r1, r4
 8003a68:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003a6c:	4621      	mov	r1, r4
 8003a6e:	028a      	lsls	r2, r1, #10
 8003a70:	4610      	mov	r0, r2
 8003a72:	4619      	mov	r1, r3
 8003a74:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003a76:	2200      	movs	r2, #0
 8003a78:	61bb      	str	r3, [r7, #24]
 8003a7a:	61fa      	str	r2, [r7, #28]
 8003a7c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003a80:	f7fc fdf2 	bl	8000668 <__aeabi_uldivmod>
 8003a84:	4602      	mov	r2, r0
 8003a86:	460b      	mov	r3, r1
 8003a88:	4613      	mov	r3, r2
 8003a8a:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8003a8c:	4b0b      	ldr	r3, [pc, #44]	; (8003abc <HAL_RCC_GetSysClockFreq+0x200>)
 8003a8e:	685b      	ldr	r3, [r3, #4]
 8003a90:	0c1b      	lsrs	r3, r3, #16
 8003a92:	f003 0303 	and.w	r3, r3, #3
 8003a96:	3301      	adds	r3, #1
 8003a98:	005b      	lsls	r3, r3, #1
 8003a9a:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco / pllp;
 8003a9c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003a9e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003aa0:	fbb2 f3f3 	udiv	r3, r2, r3
 8003aa4:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003aa6:	e002      	b.n	8003aae <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003aa8:	4b05      	ldr	r3, [pc, #20]	; (8003ac0 <HAL_RCC_GetSysClockFreq+0x204>)
 8003aaa:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003aac:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003aae:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8003ab0:	4618      	mov	r0, r3
 8003ab2:	3750      	adds	r7, #80	; 0x50
 8003ab4:	46bd      	mov	sp, r7
 8003ab6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003aba:	bf00      	nop
 8003abc:	40023800 	.word	0x40023800
 8003ac0:	00f42400 	.word	0x00f42400
 8003ac4:	007a1200 	.word	0x007a1200

08003ac8 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003ac8:	b480      	push	{r7}
 8003aca:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003acc:	4b03      	ldr	r3, [pc, #12]	; (8003adc <HAL_RCC_GetHCLKFreq+0x14>)
 8003ace:	681b      	ldr	r3, [r3, #0]
}
 8003ad0:	4618      	mov	r0, r3
 8003ad2:	46bd      	mov	sp, r7
 8003ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ad8:	4770      	bx	lr
 8003ada:	bf00      	nop
 8003adc:	20000000 	.word	0x20000000

08003ae0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003ae0:	b580      	push	{r7, lr}
 8003ae2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003ae4:	f7ff fff0 	bl	8003ac8 <HAL_RCC_GetHCLKFreq>
 8003ae8:	4602      	mov	r2, r0
 8003aea:	4b05      	ldr	r3, [pc, #20]	; (8003b00 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003aec:	689b      	ldr	r3, [r3, #8]
 8003aee:	0a9b      	lsrs	r3, r3, #10
 8003af0:	f003 0307 	and.w	r3, r3, #7
 8003af4:	4903      	ldr	r1, [pc, #12]	; (8003b04 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003af6:	5ccb      	ldrb	r3, [r1, r3]
 8003af8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003afc:	4618      	mov	r0, r3
 8003afe:	bd80      	pop	{r7, pc}
 8003b00:	40023800 	.word	0x40023800
 8003b04:	0800bc44 	.word	0x0800bc44

08003b08 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003b08:	b580      	push	{r7, lr}
 8003b0a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003b0c:	f7ff ffdc 	bl	8003ac8 <HAL_RCC_GetHCLKFreq>
 8003b10:	4602      	mov	r2, r0
 8003b12:	4b05      	ldr	r3, [pc, #20]	; (8003b28 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003b14:	689b      	ldr	r3, [r3, #8]
 8003b16:	0b5b      	lsrs	r3, r3, #13
 8003b18:	f003 0307 	and.w	r3, r3, #7
 8003b1c:	4903      	ldr	r1, [pc, #12]	; (8003b2c <HAL_RCC_GetPCLK2Freq+0x24>)
 8003b1e:	5ccb      	ldrb	r3, [r1, r3]
 8003b20:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003b24:	4618      	mov	r0, r3
 8003b26:	bd80      	pop	{r7, pc}
 8003b28:	40023800 	.word	0x40023800
 8003b2c:	0800bc44 	.word	0x0800bc44

08003b30 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003b30:	b580      	push	{r7, lr}
 8003b32:	b088      	sub	sp, #32
 8003b34:	af00      	add	r7, sp, #0
 8003b36:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8003b38:	2300      	movs	r3, #0
 8003b3a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8003b3c:	2300      	movs	r3, #0
 8003b3e:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8003b40:	2300      	movs	r3, #0
 8003b42:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8003b44:	2300      	movs	r3, #0
 8003b46:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8003b48:	2300      	movs	r3, #0
 8003b4a:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	f003 0301 	and.w	r3, r3, #1
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	d012      	beq.n	8003b7e <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003b58:	4b69      	ldr	r3, [pc, #420]	; (8003d00 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003b5a:	689b      	ldr	r3, [r3, #8]
 8003b5c:	4a68      	ldr	r2, [pc, #416]	; (8003d00 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003b5e:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8003b62:	6093      	str	r3, [r2, #8]
 8003b64:	4b66      	ldr	r3, [pc, #408]	; (8003d00 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003b66:	689a      	ldr	r2, [r3, #8]
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003b6c:	4964      	ldr	r1, [pc, #400]	; (8003d00 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003b6e:	4313      	orrs	r3, r2
 8003b70:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d101      	bne.n	8003b7e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8003b7a:	2301      	movs	r3, #1
 8003b7c:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d017      	beq.n	8003bba <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003b8a:	4b5d      	ldr	r3, [pc, #372]	; (8003d00 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003b8c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003b90:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003b98:	4959      	ldr	r1, [pc, #356]	; (8003d00 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003b9a:	4313      	orrs	r3, r2
 8003b9c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003ba4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003ba8:	d101      	bne.n	8003bae <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8003baa:	2301      	movs	r3, #1
 8003bac:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d101      	bne.n	8003bba <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8003bb6:	2301      	movs	r3, #1
 8003bb8:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d017      	beq.n	8003bf6 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003bc6:	4b4e      	ldr	r3, [pc, #312]	; (8003d00 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003bc8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003bcc:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bd4:	494a      	ldr	r1, [pc, #296]	; (8003d00 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003bd6:	4313      	orrs	r3, r2
 8003bd8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003be0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003be4:	d101      	bne.n	8003bea <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8003be6:	2301      	movs	r3, #1
 8003be8:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d101      	bne.n	8003bf6 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8003bf2:	2301      	movs	r3, #1
 8003bf4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	d001      	beq.n	8003c06 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8003c02:	2301      	movs	r3, #1
 8003c04:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	f003 0320 	and.w	r3, r3, #32
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	f000 808b 	beq.w	8003d2a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8003c14:	4b3a      	ldr	r3, [pc, #232]	; (8003d00 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003c16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c18:	4a39      	ldr	r2, [pc, #228]	; (8003d00 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003c1a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003c1e:	6413      	str	r3, [r2, #64]	; 0x40
 8003c20:	4b37      	ldr	r3, [pc, #220]	; (8003d00 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003c22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c24:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003c28:	60bb      	str	r3, [r7, #8]
 8003c2a:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8003c2c:	4b35      	ldr	r3, [pc, #212]	; (8003d04 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	4a34      	ldr	r2, [pc, #208]	; (8003d04 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003c32:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003c36:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003c38:	f7fe fa8e 	bl	8002158 <HAL_GetTick>
 8003c3c:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8003c3e:	e008      	b.n	8003c52 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003c40:	f7fe fa8a 	bl	8002158 <HAL_GetTick>
 8003c44:	4602      	mov	r2, r0
 8003c46:	697b      	ldr	r3, [r7, #20]
 8003c48:	1ad3      	subs	r3, r2, r3
 8003c4a:	2b64      	cmp	r3, #100	; 0x64
 8003c4c:	d901      	bls.n	8003c52 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8003c4e:	2303      	movs	r3, #3
 8003c50:	e38f      	b.n	8004372 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8003c52:	4b2c      	ldr	r3, [pc, #176]	; (8003d04 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d0f0      	beq.n	8003c40 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003c5e:	4b28      	ldr	r3, [pc, #160]	; (8003d00 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003c60:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c62:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003c66:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003c68:	693b      	ldr	r3, [r7, #16]
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d035      	beq.n	8003cda <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c72:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003c76:	693a      	ldr	r2, [r7, #16]
 8003c78:	429a      	cmp	r2, r3
 8003c7a:	d02e      	beq.n	8003cda <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003c7c:	4b20      	ldr	r3, [pc, #128]	; (8003d00 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003c7e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c80:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003c84:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003c86:	4b1e      	ldr	r3, [pc, #120]	; (8003d00 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003c88:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c8a:	4a1d      	ldr	r2, [pc, #116]	; (8003d00 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003c8c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003c90:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003c92:	4b1b      	ldr	r3, [pc, #108]	; (8003d00 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003c94:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c96:	4a1a      	ldr	r2, [pc, #104]	; (8003d00 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003c98:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003c9c:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8003c9e:	4a18      	ldr	r2, [pc, #96]	; (8003d00 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003ca0:	693b      	ldr	r3, [r7, #16]
 8003ca2:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8003ca4:	4b16      	ldr	r3, [pc, #88]	; (8003d00 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003ca6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ca8:	f003 0301 	and.w	r3, r3, #1
 8003cac:	2b01      	cmp	r3, #1
 8003cae:	d114      	bne.n	8003cda <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003cb0:	f7fe fa52 	bl	8002158 <HAL_GetTick>
 8003cb4:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003cb6:	e00a      	b.n	8003cce <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003cb8:	f7fe fa4e 	bl	8002158 <HAL_GetTick>
 8003cbc:	4602      	mov	r2, r0
 8003cbe:	697b      	ldr	r3, [r7, #20]
 8003cc0:	1ad3      	subs	r3, r2, r3
 8003cc2:	f241 3288 	movw	r2, #5000	; 0x1388
 8003cc6:	4293      	cmp	r3, r2
 8003cc8:	d901      	bls.n	8003cce <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8003cca:	2303      	movs	r3, #3
 8003ccc:	e351      	b.n	8004372 <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003cce:	4b0c      	ldr	r3, [pc, #48]	; (8003d00 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003cd0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003cd2:	f003 0302 	and.w	r3, r3, #2
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d0ee      	beq.n	8003cb8 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cde:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003ce2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003ce6:	d111      	bne.n	8003d0c <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8003ce8:	4b05      	ldr	r3, [pc, #20]	; (8003d00 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003cea:	689b      	ldr	r3, [r3, #8]
 8003cec:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003cf4:	4b04      	ldr	r3, [pc, #16]	; (8003d08 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8003cf6:	400b      	ands	r3, r1
 8003cf8:	4901      	ldr	r1, [pc, #4]	; (8003d00 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003cfa:	4313      	orrs	r3, r2
 8003cfc:	608b      	str	r3, [r1, #8]
 8003cfe:	e00b      	b.n	8003d18 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8003d00:	40023800 	.word	0x40023800
 8003d04:	40007000 	.word	0x40007000
 8003d08:	0ffffcff 	.word	0x0ffffcff
 8003d0c:	4bac      	ldr	r3, [pc, #688]	; (8003fc0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003d0e:	689b      	ldr	r3, [r3, #8]
 8003d10:	4aab      	ldr	r2, [pc, #684]	; (8003fc0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003d12:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8003d16:	6093      	str	r3, [r2, #8]
 8003d18:	4ba9      	ldr	r3, [pc, #676]	; (8003fc0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003d1a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d20:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003d24:	49a6      	ldr	r1, [pc, #664]	; (8003fc0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003d26:	4313      	orrs	r3, r2
 8003d28:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	f003 0310 	and.w	r3, r3, #16
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d010      	beq.n	8003d58 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8003d36:	4ba2      	ldr	r3, [pc, #648]	; (8003fc0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003d38:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003d3c:	4aa0      	ldr	r2, [pc, #640]	; (8003fc0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003d3e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003d42:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8003d46:	4b9e      	ldr	r3, [pc, #632]	; (8003fc0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003d48:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d50:	499b      	ldr	r1, [pc, #620]	; (8003fc0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003d52:	4313      	orrs	r3, r2
 8003d54:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d00a      	beq.n	8003d7a <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003d64:	4b96      	ldr	r3, [pc, #600]	; (8003fc0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003d66:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003d6a:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003d72:	4993      	ldr	r1, [pc, #588]	; (8003fc0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003d74:	4313      	orrs	r3, r2
 8003d76:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d00a      	beq.n	8003d9c <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003d86:	4b8e      	ldr	r3, [pc, #568]	; (8003fc0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003d88:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003d8c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003d94:	498a      	ldr	r1, [pc, #552]	; (8003fc0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003d96:	4313      	orrs	r3, r2
 8003d98:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	d00a      	beq.n	8003dbe <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003da8:	4b85      	ldr	r3, [pc, #532]	; (8003fc0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003daa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003dae:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003db6:	4982      	ldr	r1, [pc, #520]	; (8003fc0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003db8:	4313      	orrs	r3, r2
 8003dba:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	d00a      	beq.n	8003de0 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8003dca:	4b7d      	ldr	r3, [pc, #500]	; (8003fc0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003dcc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003dd0:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003dd8:	4979      	ldr	r1, [pc, #484]	; (8003fc0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003dda:	4313      	orrs	r3, r2
 8003ddc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	d00a      	beq.n	8003e02 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003dec:	4b74      	ldr	r3, [pc, #464]	; (8003fc0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003dee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003df2:	f023 0203 	bic.w	r2, r3, #3
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003dfa:	4971      	ldr	r1, [pc, #452]	; (8003fc0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003dfc:	4313      	orrs	r3, r2
 8003dfe:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d00a      	beq.n	8003e24 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003e0e:	4b6c      	ldr	r3, [pc, #432]	; (8003fc0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003e10:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003e14:	f023 020c 	bic.w	r2, r3, #12
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003e1c:	4968      	ldr	r1, [pc, #416]	; (8003fc0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003e1e:	4313      	orrs	r3, r2
 8003e20:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	d00a      	beq.n	8003e46 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003e30:	4b63      	ldr	r3, [pc, #396]	; (8003fc0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003e32:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003e36:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003e3e:	4960      	ldr	r1, [pc, #384]	; (8003fc0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003e40:	4313      	orrs	r3, r2
 8003e42:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	d00a      	beq.n	8003e68 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003e52:	4b5b      	ldr	r3, [pc, #364]	; (8003fc0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003e54:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003e58:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003e60:	4957      	ldr	r1, [pc, #348]	; (8003fc0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003e62:	4313      	orrs	r3, r2
 8003e64:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d00a      	beq.n	8003e8a <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003e74:	4b52      	ldr	r3, [pc, #328]	; (8003fc0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003e76:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003e7a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003e82:	494f      	ldr	r1, [pc, #316]	; (8003fc0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003e84:	4313      	orrs	r3, r2
 8003e86:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d00a      	beq.n	8003eac <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8003e96:	4b4a      	ldr	r3, [pc, #296]	; (8003fc0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003e98:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003e9c:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003ea4:	4946      	ldr	r1, [pc, #280]	; (8003fc0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003ea6:	4313      	orrs	r3, r2
 8003ea8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	d00a      	beq.n	8003ece <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8003eb8:	4b41      	ldr	r3, [pc, #260]	; (8003fc0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003eba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003ebe:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003ec6:	493e      	ldr	r1, [pc, #248]	; (8003fc0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003ec8:	4313      	orrs	r3, r2
 8003eca:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d00a      	beq.n	8003ef0 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8003eda:	4b39      	ldr	r3, [pc, #228]	; (8003fc0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003edc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003ee0:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003ee8:	4935      	ldr	r1, [pc, #212]	; (8003fc0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003eea:	4313      	orrs	r3, r2
 8003eec:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	d00a      	beq.n	8003f12 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8003efc:	4b30      	ldr	r3, [pc, #192]	; (8003fc0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003efe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003f02:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003f0a:	492d      	ldr	r1, [pc, #180]	; (8003fc0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003f0c:	4313      	orrs	r3, r2
 8003f0e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d011      	beq.n	8003f42 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8003f1e:	4b28      	ldr	r3, [pc, #160]	; (8003fc0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003f20:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003f24:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003f2c:	4924      	ldr	r1, [pc, #144]	; (8003fc0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003f2e:	4313      	orrs	r3, r2
 8003f30:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003f38:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003f3c:	d101      	bne.n	8003f42 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8003f3e:	2301      	movs	r3, #1
 8003f40:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	f003 0308 	and.w	r3, r3, #8
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d001      	beq.n	8003f52 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8003f4e:	2301      	movs	r3, #1
 8003f50:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d00a      	beq.n	8003f74 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003f5e:	4b18      	ldr	r3, [pc, #96]	; (8003fc0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003f60:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003f64:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003f6c:	4914      	ldr	r1, [pc, #80]	; (8003fc0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003f6e:	4313      	orrs	r3, r2
 8003f70:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d00b      	beq.n	8003f98 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003f80:	4b0f      	ldr	r3, [pc, #60]	; (8003fc0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003f82:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003f86:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003f90:	490b      	ldr	r1, [pc, #44]	; (8003fc0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003f92:	4313      	orrs	r3, r2
 8003f94:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	d00f      	beq.n	8003fc4 <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8003fa4:	4b06      	ldr	r3, [pc, #24]	; (8003fc0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003fa6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003faa:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003fb4:	4902      	ldr	r1, [pc, #8]	; (8003fc0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003fb6:	4313      	orrs	r3, r2
 8003fb8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8003fbc:	e002      	b.n	8003fc4 <HAL_RCCEx_PeriphCLKConfig+0x494>
 8003fbe:	bf00      	nop
 8003fc0:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003fcc:	2b00      	cmp	r3, #0
 8003fce:	d00b      	beq.n	8003fe8 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003fd0:	4b8a      	ldr	r3, [pc, #552]	; (80041fc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003fd2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003fd6:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003fe0:	4986      	ldr	r1, [pc, #536]	; (80041fc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003fe2:	4313      	orrs	r3, r2
 8003fe4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d00b      	beq.n	800400c <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8003ff4:	4b81      	ldr	r3, [pc, #516]	; (80041fc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003ff6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003ffa:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004004:	497d      	ldr	r1, [pc, #500]	; (80041fc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004006:	4313      	orrs	r3, r2
 8004008:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 800400c:	69fb      	ldr	r3, [r7, #28]
 800400e:	2b01      	cmp	r3, #1
 8004010:	d006      	beq.n	8004020 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800401a:	2b00      	cmp	r3, #0
 800401c:	f000 80d6 	beq.w	80041cc <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004020:	4b76      	ldr	r3, [pc, #472]	; (80041fc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	4a75      	ldr	r2, [pc, #468]	; (80041fc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004026:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800402a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800402c:	f7fe f894 	bl	8002158 <HAL_GetTick>
 8004030:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004032:	e008      	b.n	8004046 <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004034:	f7fe f890 	bl	8002158 <HAL_GetTick>
 8004038:	4602      	mov	r2, r0
 800403a:	697b      	ldr	r3, [r7, #20]
 800403c:	1ad3      	subs	r3, r2, r3
 800403e:	2b64      	cmp	r3, #100	; 0x64
 8004040:	d901      	bls.n	8004046 <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004042:	2303      	movs	r3, #3
 8004044:	e195      	b.n	8004372 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004046:	4b6d      	ldr	r3, [pc, #436]	; (80041fc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800404e:	2b00      	cmp	r3, #0
 8004050:	d1f0      	bne.n	8004034 <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	f003 0301 	and.w	r3, r3, #1
 800405a:	2b00      	cmp	r3, #0
 800405c:	d021      	beq.n	80040a2 <HAL_RCCEx_PeriphCLKConfig+0x572>
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004062:	2b00      	cmp	r3, #0
 8004064:	d11d      	bne.n	80040a2 <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8004066:	4b65      	ldr	r3, [pc, #404]	; (80041fc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004068:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800406c:	0c1b      	lsrs	r3, r3, #16
 800406e:	f003 0303 	and.w	r3, r3, #3
 8004072:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8004074:	4b61      	ldr	r3, [pc, #388]	; (80041fc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004076:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800407a:	0e1b      	lsrs	r3, r3, #24
 800407c:	f003 030f 	and.w	r3, r3, #15
 8004080:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	685b      	ldr	r3, [r3, #4]
 8004086:	019a      	lsls	r2, r3, #6
 8004088:	693b      	ldr	r3, [r7, #16]
 800408a:	041b      	lsls	r3, r3, #16
 800408c:	431a      	orrs	r2, r3
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	061b      	lsls	r3, r3, #24
 8004092:	431a      	orrs	r2, r3
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	689b      	ldr	r3, [r3, #8]
 8004098:	071b      	lsls	r3, r3, #28
 800409a:	4958      	ldr	r1, [pc, #352]	; (80041fc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800409c:	4313      	orrs	r3, r2
 800409e:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d004      	beq.n	80040b8 <HAL_RCCEx_PeriphCLKConfig+0x588>
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80040b2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80040b6:	d00a      	beq.n	80040ce <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	d02e      	beq.n	8004122 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040c8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80040cc:	d129      	bne.n	8004122 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80040ce:	4b4b      	ldr	r3, [pc, #300]	; (80041fc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80040d0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80040d4:	0c1b      	lsrs	r3, r3, #16
 80040d6:	f003 0303 	and.w	r3, r3, #3
 80040da:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80040dc:	4b47      	ldr	r3, [pc, #284]	; (80041fc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80040de:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80040e2:	0f1b      	lsrs	r3, r3, #28
 80040e4:	f003 0307 	and.w	r3, r3, #7
 80040e8:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	685b      	ldr	r3, [r3, #4]
 80040ee:	019a      	lsls	r2, r3, #6
 80040f0:	693b      	ldr	r3, [r7, #16]
 80040f2:	041b      	lsls	r3, r3, #16
 80040f4:	431a      	orrs	r2, r3
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	68db      	ldr	r3, [r3, #12]
 80040fa:	061b      	lsls	r3, r3, #24
 80040fc:	431a      	orrs	r2, r3
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	071b      	lsls	r3, r3, #28
 8004102:	493e      	ldr	r1, [pc, #248]	; (80041fc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004104:	4313      	orrs	r3, r2
 8004106:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 800410a:	4b3c      	ldr	r3, [pc, #240]	; (80041fc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800410c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004110:	f023 021f 	bic.w	r2, r3, #31
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004118:	3b01      	subs	r3, #1
 800411a:	4938      	ldr	r1, [pc, #224]	; (80041fc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800411c:	4313      	orrs	r3, r2
 800411e:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800412a:	2b00      	cmp	r3, #0
 800412c:	d01d      	beq.n	800416a <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800412e:	4b33      	ldr	r3, [pc, #204]	; (80041fc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004130:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004134:	0e1b      	lsrs	r3, r3, #24
 8004136:	f003 030f 	and.w	r3, r3, #15
 800413a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800413c:	4b2f      	ldr	r3, [pc, #188]	; (80041fc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800413e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004142:	0f1b      	lsrs	r3, r3, #28
 8004144:	f003 0307 	and.w	r3, r3, #7
 8004148:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	685b      	ldr	r3, [r3, #4]
 800414e:	019a      	lsls	r2, r3, #6
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	691b      	ldr	r3, [r3, #16]
 8004154:	041b      	lsls	r3, r3, #16
 8004156:	431a      	orrs	r2, r3
 8004158:	693b      	ldr	r3, [r7, #16]
 800415a:	061b      	lsls	r3, r3, #24
 800415c:	431a      	orrs	r2, r3
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	071b      	lsls	r3, r3, #28
 8004162:	4926      	ldr	r1, [pc, #152]	; (80041fc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004164:	4313      	orrs	r3, r2
 8004166:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004172:	2b00      	cmp	r3, #0
 8004174:	d011      	beq.n	800419a <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	685b      	ldr	r3, [r3, #4]
 800417a:	019a      	lsls	r2, r3, #6
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	691b      	ldr	r3, [r3, #16]
 8004180:	041b      	lsls	r3, r3, #16
 8004182:	431a      	orrs	r2, r3
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	68db      	ldr	r3, [r3, #12]
 8004188:	061b      	lsls	r3, r3, #24
 800418a:	431a      	orrs	r2, r3
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	689b      	ldr	r3, [r3, #8]
 8004190:	071b      	lsls	r3, r3, #28
 8004192:	491a      	ldr	r1, [pc, #104]	; (80041fc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004194:	4313      	orrs	r3, r2
 8004196:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800419a:	4b18      	ldr	r3, [pc, #96]	; (80041fc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	4a17      	ldr	r2, [pc, #92]	; (80041fc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80041a0:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80041a4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80041a6:	f7fd ffd7 	bl	8002158 <HAL_GetTick>
 80041aa:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80041ac:	e008      	b.n	80041c0 <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80041ae:	f7fd ffd3 	bl	8002158 <HAL_GetTick>
 80041b2:	4602      	mov	r2, r0
 80041b4:	697b      	ldr	r3, [r7, #20]
 80041b6:	1ad3      	subs	r3, r2, r3
 80041b8:	2b64      	cmp	r3, #100	; 0x64
 80041ba:	d901      	bls.n	80041c0 <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80041bc:	2303      	movs	r3, #3
 80041be:	e0d8      	b.n	8004372 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80041c0:	4b0e      	ldr	r3, [pc, #56]	; (80041fc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	d0f0      	beq.n	80041ae <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 80041cc:	69bb      	ldr	r3, [r7, #24]
 80041ce:	2b01      	cmp	r3, #1
 80041d0:	f040 80ce 	bne.w	8004370 <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80041d4:	4b09      	ldr	r3, [pc, #36]	; (80041fc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	4a08      	ldr	r2, [pc, #32]	; (80041fc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80041da:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80041de:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80041e0:	f7fd ffba 	bl	8002158 <HAL_GetTick>
 80041e4:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80041e6:	e00b      	b.n	8004200 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80041e8:	f7fd ffb6 	bl	8002158 <HAL_GetTick>
 80041ec:	4602      	mov	r2, r0
 80041ee:	697b      	ldr	r3, [r7, #20]
 80041f0:	1ad3      	subs	r3, r2, r3
 80041f2:	2b64      	cmp	r3, #100	; 0x64
 80041f4:	d904      	bls.n	8004200 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80041f6:	2303      	movs	r3, #3
 80041f8:	e0bb      	b.n	8004372 <HAL_RCCEx_PeriphCLKConfig+0x842>
 80041fa:	bf00      	nop
 80041fc:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004200:	4b5e      	ldr	r3, [pc, #376]	; (800437c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004208:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800420c:	d0ec      	beq.n	80041e8 <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004216:	2b00      	cmp	r3, #0
 8004218:	d003      	beq.n	8004222 <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800421e:	2b00      	cmp	r3, #0
 8004220:	d009      	beq.n	8004236 <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800422a:	2b00      	cmp	r3, #0
 800422c:	d02e      	beq.n	800428c <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004232:	2b00      	cmp	r3, #0
 8004234:	d12a      	bne.n	800428c <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8004236:	4b51      	ldr	r3, [pc, #324]	; (800437c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004238:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800423c:	0c1b      	lsrs	r3, r3, #16
 800423e:	f003 0303 	and.w	r3, r3, #3
 8004242:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8004244:	4b4d      	ldr	r3, [pc, #308]	; (800437c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004246:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800424a:	0f1b      	lsrs	r3, r3, #28
 800424c:	f003 0307 	and.w	r3, r3, #7
 8004250:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	695b      	ldr	r3, [r3, #20]
 8004256:	019a      	lsls	r2, r3, #6
 8004258:	693b      	ldr	r3, [r7, #16]
 800425a:	041b      	lsls	r3, r3, #16
 800425c:	431a      	orrs	r2, r3
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	699b      	ldr	r3, [r3, #24]
 8004262:	061b      	lsls	r3, r3, #24
 8004264:	431a      	orrs	r2, r3
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	071b      	lsls	r3, r3, #28
 800426a:	4944      	ldr	r1, [pc, #272]	; (800437c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800426c:	4313      	orrs	r3, r2
 800426e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8004272:	4b42      	ldr	r3, [pc, #264]	; (800437c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004274:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004278:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004280:	3b01      	subs	r3, #1
 8004282:	021b      	lsls	r3, r3, #8
 8004284:	493d      	ldr	r1, [pc, #244]	; (800437c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004286:	4313      	orrs	r3, r2
 8004288:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004294:	2b00      	cmp	r3, #0
 8004296:	d022      	beq.n	80042de <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800429c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80042a0:	d11d      	bne.n	80042de <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80042a2:	4b36      	ldr	r3, [pc, #216]	; (800437c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80042a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80042a8:	0e1b      	lsrs	r3, r3, #24
 80042aa:	f003 030f 	and.w	r3, r3, #15
 80042ae:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80042b0:	4b32      	ldr	r3, [pc, #200]	; (800437c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80042b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80042b6:	0f1b      	lsrs	r3, r3, #28
 80042b8:	f003 0307 	and.w	r3, r3, #7
 80042bc:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	695b      	ldr	r3, [r3, #20]
 80042c2:	019a      	lsls	r2, r3, #6
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	6a1b      	ldr	r3, [r3, #32]
 80042c8:	041b      	lsls	r3, r3, #16
 80042ca:	431a      	orrs	r2, r3
 80042cc:	693b      	ldr	r3, [r7, #16]
 80042ce:	061b      	lsls	r3, r3, #24
 80042d0:	431a      	orrs	r2, r3
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	071b      	lsls	r3, r3, #28
 80042d6:	4929      	ldr	r1, [pc, #164]	; (800437c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80042d8:	4313      	orrs	r3, r2
 80042da:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	f003 0308 	and.w	r3, r3, #8
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d028      	beq.n	800433c <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80042ea:	4b24      	ldr	r3, [pc, #144]	; (800437c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80042ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80042f0:	0e1b      	lsrs	r3, r3, #24
 80042f2:	f003 030f 	and.w	r3, r3, #15
 80042f6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80042f8:	4b20      	ldr	r3, [pc, #128]	; (800437c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80042fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80042fe:	0c1b      	lsrs	r3, r3, #16
 8004300:	f003 0303 	and.w	r3, r3, #3
 8004304:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	695b      	ldr	r3, [r3, #20]
 800430a:	019a      	lsls	r2, r3, #6
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	041b      	lsls	r3, r3, #16
 8004310:	431a      	orrs	r2, r3
 8004312:	693b      	ldr	r3, [r7, #16]
 8004314:	061b      	lsls	r3, r3, #24
 8004316:	431a      	orrs	r2, r3
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	69db      	ldr	r3, [r3, #28]
 800431c:	071b      	lsls	r3, r3, #28
 800431e:	4917      	ldr	r1, [pc, #92]	; (800437c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004320:	4313      	orrs	r3, r2
 8004322:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8004326:	4b15      	ldr	r3, [pc, #84]	; (800437c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004328:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800432c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004334:	4911      	ldr	r1, [pc, #68]	; (800437c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004336:	4313      	orrs	r3, r2
 8004338:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 800433c:	4b0f      	ldr	r3, [pc, #60]	; (800437c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	4a0e      	ldr	r2, [pc, #56]	; (800437c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004342:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004346:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004348:	f7fd ff06 	bl	8002158 <HAL_GetTick>
 800434c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800434e:	e008      	b.n	8004362 <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8004350:	f7fd ff02 	bl	8002158 <HAL_GetTick>
 8004354:	4602      	mov	r2, r0
 8004356:	697b      	ldr	r3, [r7, #20]
 8004358:	1ad3      	subs	r3, r2, r3
 800435a:	2b64      	cmp	r3, #100	; 0x64
 800435c:	d901      	bls.n	8004362 <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800435e:	2303      	movs	r3, #3
 8004360:	e007      	b.n	8004372 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8004362:	4b06      	ldr	r3, [pc, #24]	; (800437c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800436a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800436e:	d1ef      	bne.n	8004350 <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 8004370:	2300      	movs	r3, #0
}
 8004372:	4618      	mov	r0, r3
 8004374:	3720      	adds	r7, #32
 8004376:	46bd      	mov	sp, r7
 8004378:	bd80      	pop	{r7, pc}
 800437a:	bf00      	nop
 800437c:	40023800 	.word	0x40023800

08004380 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004380:	b580      	push	{r7, lr}
 8004382:	b082      	sub	sp, #8
 8004384:	af00      	add	r7, sp, #0
 8004386:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	2b00      	cmp	r3, #0
 800438c:	d101      	bne.n	8004392 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800438e:	2301      	movs	r3, #1
 8004390:	e040      	b.n	8004414 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004396:	2b00      	cmp	r3, #0
 8004398:	d106      	bne.n	80043a8 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	2200      	movs	r2, #0
 800439e:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80043a2:	6878      	ldr	r0, [r7, #4]
 80043a4:	f7fd fd08 	bl	8001db8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	2224      	movs	r2, #36	; 0x24
 80043ac:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	681a      	ldr	r2, [r3, #0]
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	f022 0201 	bic.w	r2, r2, #1
 80043bc:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80043be:	6878      	ldr	r0, [r7, #4]
 80043c0:	f000 fb82 	bl	8004ac8 <UART_SetConfig>
 80043c4:	4603      	mov	r3, r0
 80043c6:	2b01      	cmp	r3, #1
 80043c8:	d101      	bne.n	80043ce <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 80043ca:	2301      	movs	r3, #1
 80043cc:	e022      	b.n	8004414 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d002      	beq.n	80043dc <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 80043d6:	6878      	ldr	r0, [r7, #4]
 80043d8:	f000 fdda 	bl	8004f90 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	685a      	ldr	r2, [r3, #4]
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80043ea:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	689a      	ldr	r2, [r3, #8]
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80043fa:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	681a      	ldr	r2, [r3, #0]
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	f042 0201 	orr.w	r2, r2, #1
 800440a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800440c:	6878      	ldr	r0, [r7, #4]
 800440e:	f000 fe61 	bl	80050d4 <UART_CheckIdleState>
 8004412:	4603      	mov	r3, r0
}
 8004414:	4618      	mov	r0, r3
 8004416:	3708      	adds	r7, #8
 8004418:	46bd      	mov	sp, r7
 800441a:	bd80      	pop	{r7, pc}

0800441c <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800441c:	b580      	push	{r7, lr}
 800441e:	b08a      	sub	sp, #40	; 0x28
 8004420:	af00      	add	r7, sp, #0
 8004422:	60f8      	str	r0, [r7, #12]
 8004424:	60b9      	str	r1, [r7, #8]
 8004426:	4613      	mov	r3, r2
 8004428:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004430:	2b20      	cmp	r3, #32
 8004432:	d132      	bne.n	800449a <HAL_UART_Receive_IT+0x7e>
  {
    if ((pData == NULL) || (Size == 0U))
 8004434:	68bb      	ldr	r3, [r7, #8]
 8004436:	2b00      	cmp	r3, #0
 8004438:	d002      	beq.n	8004440 <HAL_UART_Receive_IT+0x24>
 800443a:	88fb      	ldrh	r3, [r7, #6]
 800443c:	2b00      	cmp	r3, #0
 800443e:	d101      	bne.n	8004444 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8004440:	2301      	movs	r3, #1
 8004442:	e02b      	b.n	800449c <HAL_UART_Receive_IT+0x80>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	2200      	movs	r2, #0
 8004448:	661a      	str	r2, [r3, #96]	; 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	685b      	ldr	r3, [r3, #4]
 8004450:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004454:	2b00      	cmp	r3, #0
 8004456:	d018      	beq.n	800448a <HAL_UART_Receive_IT+0x6e>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800445e:	697b      	ldr	r3, [r7, #20]
 8004460:	e853 3f00 	ldrex	r3, [r3]
 8004464:	613b      	str	r3, [r7, #16]
   return(result);
 8004466:	693b      	ldr	r3, [r7, #16]
 8004468:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800446c:	627b      	str	r3, [r7, #36]	; 0x24
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	461a      	mov	r2, r3
 8004474:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004476:	623b      	str	r3, [r7, #32]
 8004478:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800447a:	69f9      	ldr	r1, [r7, #28]
 800447c:	6a3a      	ldr	r2, [r7, #32]
 800447e:	e841 2300 	strex	r3, r2, [r1]
 8004482:	61bb      	str	r3, [r7, #24]
   return(result);
 8004484:	69bb      	ldr	r3, [r7, #24]
 8004486:	2b00      	cmp	r3, #0
 8004488:	d1e6      	bne.n	8004458 <HAL_UART_Receive_IT+0x3c>
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800448a:	88fb      	ldrh	r3, [r7, #6]
 800448c:	461a      	mov	r2, r3
 800448e:	68b9      	ldr	r1, [r7, #8]
 8004490:	68f8      	ldr	r0, [r7, #12]
 8004492:	f000 ff33 	bl	80052fc <UART_Start_Receive_IT>
 8004496:	4603      	mov	r3, r0
 8004498:	e000      	b.n	800449c <HAL_UART_Receive_IT+0x80>
  }
  else
  {
    return HAL_BUSY;
 800449a:	2302      	movs	r3, #2
  }
}
 800449c:	4618      	mov	r0, r3
 800449e:	3728      	adds	r7, #40	; 0x28
 80044a0:	46bd      	mov	sp, r7
 80044a2:	bd80      	pop	{r7, pc}

080044a4 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80044a4:	b580      	push	{r7, lr}
 80044a6:	b0ba      	sub	sp, #232	; 0xe8
 80044a8:	af00      	add	r7, sp, #0
 80044aa:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	69db      	ldr	r3, [r3, #28]
 80044b2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	689b      	ldr	r3, [r3, #8]
 80044c6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80044ca:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 80044ce:	f640 030f 	movw	r3, #2063	; 0x80f
 80044d2:	4013      	ands	r3, r2
 80044d4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 80044d8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80044dc:	2b00      	cmp	r3, #0
 80044de:	d115      	bne.n	800450c <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80044e0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80044e4:	f003 0320 	and.w	r3, r3, #32
 80044e8:	2b00      	cmp	r3, #0
 80044ea:	d00f      	beq.n	800450c <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80044ec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80044f0:	f003 0320 	and.w	r3, r3, #32
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	d009      	beq.n	800450c <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	f000 82ac 	beq.w	8004a5a <HAL_UART_IRQHandler+0x5b6>
      {
        huart->RxISR(huart);
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004506:	6878      	ldr	r0, [r7, #4]
 8004508:	4798      	blx	r3
      }
      return;
 800450a:	e2a6      	b.n	8004a5a <HAL_UART_IRQHandler+0x5b6>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800450c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8004510:	2b00      	cmp	r3, #0
 8004512:	f000 8117 	beq.w	8004744 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8004516:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800451a:	f003 0301 	and.w	r3, r3, #1
 800451e:	2b00      	cmp	r3, #0
 8004520:	d106      	bne.n	8004530 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8004522:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8004526:	4b85      	ldr	r3, [pc, #532]	; (800473c <HAL_UART_IRQHandler+0x298>)
 8004528:	4013      	ands	r3, r2
 800452a:	2b00      	cmp	r3, #0
 800452c:	f000 810a 	beq.w	8004744 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8004530:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004534:	f003 0301 	and.w	r3, r3, #1
 8004538:	2b00      	cmp	r3, #0
 800453a:	d011      	beq.n	8004560 <HAL_UART_IRQHandler+0xbc>
 800453c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004540:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004544:	2b00      	cmp	r3, #0
 8004546:	d00b      	beq.n	8004560 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	2201      	movs	r2, #1
 800454e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004556:	f043 0201 	orr.w	r2, r3, #1
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004560:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004564:	f003 0302 	and.w	r3, r3, #2
 8004568:	2b00      	cmp	r3, #0
 800456a:	d011      	beq.n	8004590 <HAL_UART_IRQHandler+0xec>
 800456c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004570:	f003 0301 	and.w	r3, r3, #1
 8004574:	2b00      	cmp	r3, #0
 8004576:	d00b      	beq.n	8004590 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	2202      	movs	r2, #2
 800457e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004586:	f043 0204 	orr.w	r2, r3, #4
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004590:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004594:	f003 0304 	and.w	r3, r3, #4
 8004598:	2b00      	cmp	r3, #0
 800459a:	d011      	beq.n	80045c0 <HAL_UART_IRQHandler+0x11c>
 800459c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80045a0:	f003 0301 	and.w	r3, r3, #1
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	d00b      	beq.n	80045c0 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	2204      	movs	r2, #4
 80045ae:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80045b6:	f043 0202 	orr.w	r2, r3, #2
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80045c0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80045c4:	f003 0308 	and.w	r3, r3, #8
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	d017      	beq.n	80045fc <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80045cc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80045d0:	f003 0320 	and.w	r3, r3, #32
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	d105      	bne.n	80045e4 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80045d8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80045dc:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	d00b      	beq.n	80045fc <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	2208      	movs	r2, #8
 80045ea:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80045f2:	f043 0208 	orr.w	r2, r3, #8
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80045fc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004600:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004604:	2b00      	cmp	r3, #0
 8004606:	d012      	beq.n	800462e <HAL_UART_IRQHandler+0x18a>
 8004608:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800460c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004610:	2b00      	cmp	r3, #0
 8004612:	d00c      	beq.n	800462e <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800461c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004624:	f043 0220 	orr.w	r2, r3, #32
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004634:	2b00      	cmp	r3, #0
 8004636:	f000 8212 	beq.w	8004a5e <HAL_UART_IRQHandler+0x5ba>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800463a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800463e:	f003 0320 	and.w	r3, r3, #32
 8004642:	2b00      	cmp	r3, #0
 8004644:	d00d      	beq.n	8004662 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8004646:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800464a:	f003 0320 	and.w	r3, r3, #32
 800464e:	2b00      	cmp	r3, #0
 8004650:	d007      	beq.n	8004662 <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004656:	2b00      	cmp	r3, #0
 8004658:	d003      	beq.n	8004662 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800465e:	6878      	ldr	r0, [r7, #4]
 8004660:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004668:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	689b      	ldr	r3, [r3, #8]
 8004672:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004676:	2b40      	cmp	r3, #64	; 0x40
 8004678:	d005      	beq.n	8004686 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800467a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800467e:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004682:	2b00      	cmp	r3, #0
 8004684:	d04f      	beq.n	8004726 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004686:	6878      	ldr	r0, [r7, #4]
 8004688:	f000 fefe 	bl	8005488 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	689b      	ldr	r3, [r3, #8]
 8004692:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004696:	2b40      	cmp	r3, #64	; 0x40
 8004698:	d141      	bne.n	800471e <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	3308      	adds	r3, #8
 80046a0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80046a4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80046a8:	e853 3f00 	ldrex	r3, [r3]
 80046ac:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80046b0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80046b4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80046b8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	3308      	adds	r3, #8
 80046c2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80046c6:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80046ca:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80046ce:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80046d2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80046d6:	e841 2300 	strex	r3, r2, [r1]
 80046da:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80046de:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d1d9      	bne.n	800469a <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d013      	beq.n	8004716 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80046f2:	4a13      	ldr	r2, [pc, #76]	; (8004740 <HAL_UART_IRQHandler+0x29c>)
 80046f4:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80046fa:	4618      	mov	r0, r3
 80046fc:	f7fd fedd 	bl	80024ba <HAL_DMA_Abort_IT>
 8004700:	4603      	mov	r3, r0
 8004702:	2b00      	cmp	r3, #0
 8004704:	d017      	beq.n	8004736 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800470a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800470c:	687a      	ldr	r2, [r7, #4]
 800470e:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8004710:	4610      	mov	r0, r2
 8004712:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004714:	e00f      	b.n	8004736 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004716:	6878      	ldr	r0, [r7, #4]
 8004718:	f000 f9b6 	bl	8004a88 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800471c:	e00b      	b.n	8004736 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800471e:	6878      	ldr	r0, [r7, #4]
 8004720:	f000 f9b2 	bl	8004a88 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004724:	e007      	b.n	8004736 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004726:	6878      	ldr	r0, [r7, #4]
 8004728:	f000 f9ae 	bl	8004a88 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	2200      	movs	r2, #0
 8004730:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      }
    }
    return;
 8004734:	e193      	b.n	8004a5e <HAL_UART_IRQHandler+0x5ba>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004736:	bf00      	nop
    return;
 8004738:	e191      	b.n	8004a5e <HAL_UART_IRQHandler+0x5ba>
 800473a:	bf00      	nop
 800473c:	04000120 	.word	0x04000120
 8004740:	08005551 	.word	0x08005551

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004748:	2b01      	cmp	r3, #1
 800474a:	f040 814c 	bne.w	80049e6 <HAL_UART_IRQHandler+0x542>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800474e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004752:	f003 0310 	and.w	r3, r3, #16
 8004756:	2b00      	cmp	r3, #0
 8004758:	f000 8145 	beq.w	80049e6 <HAL_UART_IRQHandler+0x542>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800475c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004760:	f003 0310 	and.w	r3, r3, #16
 8004764:	2b00      	cmp	r3, #0
 8004766:	f000 813e 	beq.w	80049e6 <HAL_UART_IRQHandler+0x542>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	2210      	movs	r2, #16
 8004770:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	689b      	ldr	r3, [r3, #8]
 8004778:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800477c:	2b40      	cmp	r3, #64	; 0x40
 800477e:	f040 80b6 	bne.w	80048ee <HAL_UART_IRQHandler+0x44a>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	685b      	ldr	r3, [r3, #4]
 800478a:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800478e:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8004792:	2b00      	cmp	r3, #0
 8004794:	f000 8165 	beq.w	8004a62 <HAL_UART_IRQHandler+0x5be>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800479e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80047a2:	429a      	cmp	r2, r3
 80047a4:	f080 815d 	bcs.w	8004a62 <HAL_UART_IRQHandler+0x5be>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80047ae:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80047b6:	69db      	ldr	r3, [r3, #28]
 80047b8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80047bc:	f000 8086 	beq.w	80048cc <HAL_UART_IRQHandler+0x428>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80047c8:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80047cc:	e853 3f00 	ldrex	r3, [r3]
 80047d0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80047d4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80047d8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80047dc:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	461a      	mov	r2, r3
 80047e6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80047ea:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80047ee:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80047f2:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80047f6:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80047fa:	e841 2300 	strex	r3, r2, [r1]
 80047fe:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8004802:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004806:	2b00      	cmp	r3, #0
 8004808:	d1da      	bne.n	80047c0 <HAL_UART_IRQHandler+0x31c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	3308      	adds	r3, #8
 8004810:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004812:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004814:	e853 3f00 	ldrex	r3, [r3]
 8004818:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800481a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800481c:	f023 0301 	bic.w	r3, r3, #1
 8004820:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	3308      	adds	r3, #8
 800482a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800482e:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8004832:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004834:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8004836:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800483a:	e841 2300 	strex	r3, r2, [r1]
 800483e:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8004840:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004842:	2b00      	cmp	r3, #0
 8004844:	d1e1      	bne.n	800480a <HAL_UART_IRQHandler+0x366>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	3308      	adds	r3, #8
 800484c:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800484e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004850:	e853 3f00 	ldrex	r3, [r3]
 8004854:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8004856:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004858:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800485c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	3308      	adds	r3, #8
 8004866:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800486a:	66fa      	str	r2, [r7, #108]	; 0x6c
 800486c:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800486e:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8004870:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8004872:	e841 2300 	strex	r3, r2, [r1]
 8004876:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8004878:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800487a:	2b00      	cmp	r3, #0
 800487c:	d1e3      	bne.n	8004846 <HAL_UART_IRQHandler+0x3a2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	2220      	movs	r2, #32
 8004882:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	2200      	movs	r2, #0
 800488a:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004892:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004894:	e853 3f00 	ldrex	r3, [r3]
 8004898:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800489a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800489c:	f023 0310 	bic.w	r3, r3, #16
 80048a0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	461a      	mov	r2, r3
 80048aa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80048ae:	65bb      	str	r3, [r7, #88]	; 0x58
 80048b0:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048b2:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80048b4:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80048b6:	e841 2300 	strex	r3, r2, [r1]
 80048ba:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80048bc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80048be:	2b00      	cmp	r3, #0
 80048c0:	d1e4      	bne.n	800488c <HAL_UART_IRQHandler+0x3e8>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80048c6:	4618      	mov	r0, r3
 80048c8:	f7fd fd87 	bl	80023da <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	2202      	movs	r2, #2
 80048d0:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80048de:	b29b      	uxth	r3, r3
 80048e0:	1ad3      	subs	r3, r2, r3
 80048e2:	b29b      	uxth	r3, r3
 80048e4:	4619      	mov	r1, r3
 80048e6:	6878      	ldr	r0, [r7, #4]
 80048e8:	f000 f8d8 	bl	8004a9c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80048ec:	e0b9      	b.n	8004a62 <HAL_UART_IRQHandler+0x5be>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80048fa:	b29b      	uxth	r3, r3
 80048fc:	1ad3      	subs	r3, r2, r3
 80048fe:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8004908:	b29b      	uxth	r3, r3
 800490a:	2b00      	cmp	r3, #0
 800490c:	f000 80ab 	beq.w	8004a66 <HAL_UART_IRQHandler+0x5c2>
          && (nb_rx_data > 0U))
 8004910:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004914:	2b00      	cmp	r3, #0
 8004916:	f000 80a6 	beq.w	8004a66 <HAL_UART_IRQHandler+0x5c2>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004920:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004922:	e853 3f00 	ldrex	r3, [r3]
 8004926:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8004928:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800492a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800492e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	461a      	mov	r2, r3
 8004938:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800493c:	647b      	str	r3, [r7, #68]	; 0x44
 800493e:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004940:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8004942:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004944:	e841 2300 	strex	r3, r2, [r1]
 8004948:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800494a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800494c:	2b00      	cmp	r3, #0
 800494e:	d1e4      	bne.n	800491a <HAL_UART_IRQHandler+0x476>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	3308      	adds	r3, #8
 8004956:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004958:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800495a:	e853 3f00 	ldrex	r3, [r3]
 800495e:	623b      	str	r3, [r7, #32]
   return(result);
 8004960:	6a3b      	ldr	r3, [r7, #32]
 8004962:	f023 0301 	bic.w	r3, r3, #1
 8004966:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	3308      	adds	r3, #8
 8004970:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8004974:	633a      	str	r2, [r7, #48]	; 0x30
 8004976:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004978:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800497a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800497c:	e841 2300 	strex	r3, r2, [r1]
 8004980:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8004982:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004984:	2b00      	cmp	r3, #0
 8004986:	d1e3      	bne.n	8004950 <HAL_UART_IRQHandler+0x4ac>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	2220      	movs	r2, #32
 800498c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	2200      	movs	r2, #0
 8004994:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	2200      	movs	r2, #0
 800499a:	669a      	str	r2, [r3, #104]	; 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049a2:	693b      	ldr	r3, [r7, #16]
 80049a4:	e853 3f00 	ldrex	r3, [r3]
 80049a8:	60fb      	str	r3, [r7, #12]
   return(result);
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	f023 0310 	bic.w	r3, r3, #16
 80049b0:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	461a      	mov	r2, r3
 80049ba:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80049be:	61fb      	str	r3, [r7, #28]
 80049c0:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049c2:	69b9      	ldr	r1, [r7, #24]
 80049c4:	69fa      	ldr	r2, [r7, #28]
 80049c6:	e841 2300 	strex	r3, r2, [r1]
 80049ca:	617b      	str	r3, [r7, #20]
   return(result);
 80049cc:	697b      	ldr	r3, [r7, #20]
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d1e4      	bne.n	800499c <HAL_UART_IRQHandler+0x4f8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	2202      	movs	r2, #2
 80049d6:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80049d8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80049dc:	4619      	mov	r1, r3
 80049de:	6878      	ldr	r0, [r7, #4]
 80049e0:	f000 f85c 	bl	8004a9c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80049e4:	e03f      	b.n	8004a66 <HAL_UART_IRQHandler+0x5c2>
  }
#if defined(USART_CR1_UESM)
#if defined(USART_CR3_WUFIE)

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80049e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80049ea:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d00e      	beq.n	8004a10 <HAL_UART_IRQHandler+0x56c>
 80049f2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80049f6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d008      	beq.n	8004a10 <HAL_UART_IRQHandler+0x56c>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8004a06:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8004a08:	6878      	ldr	r0, [r7, #4]
 8004a0a:	f000 f853 	bl	8004ab4 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8004a0e:	e02d      	b.n	8004a6c <HAL_UART_IRQHandler+0x5c8>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8004a10:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004a14:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	d00e      	beq.n	8004a3a <HAL_UART_IRQHandler+0x596>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8004a1c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004a20:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004a24:	2b00      	cmp	r3, #0
 8004a26:	d008      	beq.n	8004a3a <HAL_UART_IRQHandler+0x596>
  {
    if (huart->TxISR != NULL)
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004a2c:	2b00      	cmp	r3, #0
 8004a2e:	d01c      	beq.n	8004a6a <HAL_UART_IRQHandler+0x5c6>
    {
      huart->TxISR(huart);
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004a34:	6878      	ldr	r0, [r7, #4]
 8004a36:	4798      	blx	r3
    }
    return;
 8004a38:	e017      	b.n	8004a6a <HAL_UART_IRQHandler+0x5c6>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8004a3a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004a3e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	d012      	beq.n	8004a6c <HAL_UART_IRQHandler+0x5c8>
 8004a46:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004a4a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	d00c      	beq.n	8004a6c <HAL_UART_IRQHandler+0x5c8>
  {
    UART_EndTransmit_IT(huart);
 8004a52:	6878      	ldr	r0, [r7, #4]
 8004a54:	f000 fd92 	bl	800557c <UART_EndTransmit_IT>
    return;
 8004a58:	e008      	b.n	8004a6c <HAL_UART_IRQHandler+0x5c8>
      return;
 8004a5a:	bf00      	nop
 8004a5c:	e006      	b.n	8004a6c <HAL_UART_IRQHandler+0x5c8>
    return;
 8004a5e:	bf00      	nop
 8004a60:	e004      	b.n	8004a6c <HAL_UART_IRQHandler+0x5c8>
      return;
 8004a62:	bf00      	nop
 8004a64:	e002      	b.n	8004a6c <HAL_UART_IRQHandler+0x5c8>
      return;
 8004a66:	bf00      	nop
 8004a68:	e000      	b.n	8004a6c <HAL_UART_IRQHandler+0x5c8>
    return;
 8004a6a:	bf00      	nop
  }

}
 8004a6c:	37e8      	adds	r7, #232	; 0xe8
 8004a6e:	46bd      	mov	sp, r7
 8004a70:	bd80      	pop	{r7, pc}
 8004a72:	bf00      	nop

08004a74 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004a74:	b480      	push	{r7}
 8004a76:	b083      	sub	sp, #12
 8004a78:	af00      	add	r7, sp, #0
 8004a7a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8004a7c:	bf00      	nop
 8004a7e:	370c      	adds	r7, #12
 8004a80:	46bd      	mov	sp, r7
 8004a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a86:	4770      	bx	lr

08004a88 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004a88:	b480      	push	{r7}
 8004a8a:	b083      	sub	sp, #12
 8004a8c:	af00      	add	r7, sp, #0
 8004a8e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8004a90:	bf00      	nop
 8004a92:	370c      	adds	r7, #12
 8004a94:	46bd      	mov	sp, r7
 8004a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a9a:	4770      	bx	lr

08004a9c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004a9c:	b480      	push	{r7}
 8004a9e:	b083      	sub	sp, #12
 8004aa0:	af00      	add	r7, sp, #0
 8004aa2:	6078      	str	r0, [r7, #4]
 8004aa4:	460b      	mov	r3, r1
 8004aa6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004aa8:	bf00      	nop
 8004aaa:	370c      	adds	r7, #12
 8004aac:	46bd      	mov	sp, r7
 8004aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ab2:	4770      	bx	lr

08004ab4 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8004ab4:	b480      	push	{r7}
 8004ab6:	b083      	sub	sp, #12
 8004ab8:	af00      	add	r7, sp, #0
 8004aba:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8004abc:	bf00      	nop
 8004abe:	370c      	adds	r7, #12
 8004ac0:	46bd      	mov	sp, r7
 8004ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ac6:	4770      	bx	lr

08004ac8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004ac8:	b580      	push	{r7, lr}
 8004aca:	b088      	sub	sp, #32
 8004acc:	af00      	add	r7, sp, #0
 8004ace:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004ad0:	2300      	movs	r3, #0
 8004ad2:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	689a      	ldr	r2, [r3, #8]
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	691b      	ldr	r3, [r3, #16]
 8004adc:	431a      	orrs	r2, r3
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	695b      	ldr	r3, [r3, #20]
 8004ae2:	431a      	orrs	r2, r3
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	69db      	ldr	r3, [r3, #28]
 8004ae8:	4313      	orrs	r3, r2
 8004aea:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	681a      	ldr	r2, [r3, #0]
 8004af2:	4ba6      	ldr	r3, [pc, #664]	; (8004d8c <UART_SetConfig+0x2c4>)
 8004af4:	4013      	ands	r3, r2
 8004af6:	687a      	ldr	r2, [r7, #4]
 8004af8:	6812      	ldr	r2, [r2, #0]
 8004afa:	6979      	ldr	r1, [r7, #20]
 8004afc:	430b      	orrs	r3, r1
 8004afe:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	685b      	ldr	r3, [r3, #4]
 8004b06:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	68da      	ldr	r2, [r3, #12]
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	430a      	orrs	r2, r1
 8004b14:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	699b      	ldr	r3, [r3, #24]
 8004b1a:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	6a1b      	ldr	r3, [r3, #32]
 8004b20:	697a      	ldr	r2, [r7, #20]
 8004b22:	4313      	orrs	r3, r2
 8004b24:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	689b      	ldr	r3, [r3, #8]
 8004b2c:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	697a      	ldr	r2, [r7, #20]
 8004b36:	430a      	orrs	r2, r1
 8004b38:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	4a94      	ldr	r2, [pc, #592]	; (8004d90 <UART_SetConfig+0x2c8>)
 8004b40:	4293      	cmp	r3, r2
 8004b42:	d120      	bne.n	8004b86 <UART_SetConfig+0xbe>
 8004b44:	4b93      	ldr	r3, [pc, #588]	; (8004d94 <UART_SetConfig+0x2cc>)
 8004b46:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004b4a:	f003 0303 	and.w	r3, r3, #3
 8004b4e:	2b03      	cmp	r3, #3
 8004b50:	d816      	bhi.n	8004b80 <UART_SetConfig+0xb8>
 8004b52:	a201      	add	r2, pc, #4	; (adr r2, 8004b58 <UART_SetConfig+0x90>)
 8004b54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b58:	08004b69 	.word	0x08004b69
 8004b5c:	08004b75 	.word	0x08004b75
 8004b60:	08004b6f 	.word	0x08004b6f
 8004b64:	08004b7b 	.word	0x08004b7b
 8004b68:	2301      	movs	r3, #1
 8004b6a:	77fb      	strb	r3, [r7, #31]
 8004b6c:	e150      	b.n	8004e10 <UART_SetConfig+0x348>
 8004b6e:	2302      	movs	r3, #2
 8004b70:	77fb      	strb	r3, [r7, #31]
 8004b72:	e14d      	b.n	8004e10 <UART_SetConfig+0x348>
 8004b74:	2304      	movs	r3, #4
 8004b76:	77fb      	strb	r3, [r7, #31]
 8004b78:	e14a      	b.n	8004e10 <UART_SetConfig+0x348>
 8004b7a:	2308      	movs	r3, #8
 8004b7c:	77fb      	strb	r3, [r7, #31]
 8004b7e:	e147      	b.n	8004e10 <UART_SetConfig+0x348>
 8004b80:	2310      	movs	r3, #16
 8004b82:	77fb      	strb	r3, [r7, #31]
 8004b84:	e144      	b.n	8004e10 <UART_SetConfig+0x348>
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	4a83      	ldr	r2, [pc, #524]	; (8004d98 <UART_SetConfig+0x2d0>)
 8004b8c:	4293      	cmp	r3, r2
 8004b8e:	d132      	bne.n	8004bf6 <UART_SetConfig+0x12e>
 8004b90:	4b80      	ldr	r3, [pc, #512]	; (8004d94 <UART_SetConfig+0x2cc>)
 8004b92:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004b96:	f003 030c 	and.w	r3, r3, #12
 8004b9a:	2b0c      	cmp	r3, #12
 8004b9c:	d828      	bhi.n	8004bf0 <UART_SetConfig+0x128>
 8004b9e:	a201      	add	r2, pc, #4	; (adr r2, 8004ba4 <UART_SetConfig+0xdc>)
 8004ba0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ba4:	08004bd9 	.word	0x08004bd9
 8004ba8:	08004bf1 	.word	0x08004bf1
 8004bac:	08004bf1 	.word	0x08004bf1
 8004bb0:	08004bf1 	.word	0x08004bf1
 8004bb4:	08004be5 	.word	0x08004be5
 8004bb8:	08004bf1 	.word	0x08004bf1
 8004bbc:	08004bf1 	.word	0x08004bf1
 8004bc0:	08004bf1 	.word	0x08004bf1
 8004bc4:	08004bdf 	.word	0x08004bdf
 8004bc8:	08004bf1 	.word	0x08004bf1
 8004bcc:	08004bf1 	.word	0x08004bf1
 8004bd0:	08004bf1 	.word	0x08004bf1
 8004bd4:	08004beb 	.word	0x08004beb
 8004bd8:	2300      	movs	r3, #0
 8004bda:	77fb      	strb	r3, [r7, #31]
 8004bdc:	e118      	b.n	8004e10 <UART_SetConfig+0x348>
 8004bde:	2302      	movs	r3, #2
 8004be0:	77fb      	strb	r3, [r7, #31]
 8004be2:	e115      	b.n	8004e10 <UART_SetConfig+0x348>
 8004be4:	2304      	movs	r3, #4
 8004be6:	77fb      	strb	r3, [r7, #31]
 8004be8:	e112      	b.n	8004e10 <UART_SetConfig+0x348>
 8004bea:	2308      	movs	r3, #8
 8004bec:	77fb      	strb	r3, [r7, #31]
 8004bee:	e10f      	b.n	8004e10 <UART_SetConfig+0x348>
 8004bf0:	2310      	movs	r3, #16
 8004bf2:	77fb      	strb	r3, [r7, #31]
 8004bf4:	e10c      	b.n	8004e10 <UART_SetConfig+0x348>
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	4a68      	ldr	r2, [pc, #416]	; (8004d9c <UART_SetConfig+0x2d4>)
 8004bfc:	4293      	cmp	r3, r2
 8004bfe:	d120      	bne.n	8004c42 <UART_SetConfig+0x17a>
 8004c00:	4b64      	ldr	r3, [pc, #400]	; (8004d94 <UART_SetConfig+0x2cc>)
 8004c02:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004c06:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8004c0a:	2b30      	cmp	r3, #48	; 0x30
 8004c0c:	d013      	beq.n	8004c36 <UART_SetConfig+0x16e>
 8004c0e:	2b30      	cmp	r3, #48	; 0x30
 8004c10:	d814      	bhi.n	8004c3c <UART_SetConfig+0x174>
 8004c12:	2b20      	cmp	r3, #32
 8004c14:	d009      	beq.n	8004c2a <UART_SetConfig+0x162>
 8004c16:	2b20      	cmp	r3, #32
 8004c18:	d810      	bhi.n	8004c3c <UART_SetConfig+0x174>
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	d002      	beq.n	8004c24 <UART_SetConfig+0x15c>
 8004c1e:	2b10      	cmp	r3, #16
 8004c20:	d006      	beq.n	8004c30 <UART_SetConfig+0x168>
 8004c22:	e00b      	b.n	8004c3c <UART_SetConfig+0x174>
 8004c24:	2300      	movs	r3, #0
 8004c26:	77fb      	strb	r3, [r7, #31]
 8004c28:	e0f2      	b.n	8004e10 <UART_SetConfig+0x348>
 8004c2a:	2302      	movs	r3, #2
 8004c2c:	77fb      	strb	r3, [r7, #31]
 8004c2e:	e0ef      	b.n	8004e10 <UART_SetConfig+0x348>
 8004c30:	2304      	movs	r3, #4
 8004c32:	77fb      	strb	r3, [r7, #31]
 8004c34:	e0ec      	b.n	8004e10 <UART_SetConfig+0x348>
 8004c36:	2308      	movs	r3, #8
 8004c38:	77fb      	strb	r3, [r7, #31]
 8004c3a:	e0e9      	b.n	8004e10 <UART_SetConfig+0x348>
 8004c3c:	2310      	movs	r3, #16
 8004c3e:	77fb      	strb	r3, [r7, #31]
 8004c40:	e0e6      	b.n	8004e10 <UART_SetConfig+0x348>
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	4a56      	ldr	r2, [pc, #344]	; (8004da0 <UART_SetConfig+0x2d8>)
 8004c48:	4293      	cmp	r3, r2
 8004c4a:	d120      	bne.n	8004c8e <UART_SetConfig+0x1c6>
 8004c4c:	4b51      	ldr	r3, [pc, #324]	; (8004d94 <UART_SetConfig+0x2cc>)
 8004c4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004c52:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8004c56:	2bc0      	cmp	r3, #192	; 0xc0
 8004c58:	d013      	beq.n	8004c82 <UART_SetConfig+0x1ba>
 8004c5a:	2bc0      	cmp	r3, #192	; 0xc0
 8004c5c:	d814      	bhi.n	8004c88 <UART_SetConfig+0x1c0>
 8004c5e:	2b80      	cmp	r3, #128	; 0x80
 8004c60:	d009      	beq.n	8004c76 <UART_SetConfig+0x1ae>
 8004c62:	2b80      	cmp	r3, #128	; 0x80
 8004c64:	d810      	bhi.n	8004c88 <UART_SetConfig+0x1c0>
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	d002      	beq.n	8004c70 <UART_SetConfig+0x1a8>
 8004c6a:	2b40      	cmp	r3, #64	; 0x40
 8004c6c:	d006      	beq.n	8004c7c <UART_SetConfig+0x1b4>
 8004c6e:	e00b      	b.n	8004c88 <UART_SetConfig+0x1c0>
 8004c70:	2300      	movs	r3, #0
 8004c72:	77fb      	strb	r3, [r7, #31]
 8004c74:	e0cc      	b.n	8004e10 <UART_SetConfig+0x348>
 8004c76:	2302      	movs	r3, #2
 8004c78:	77fb      	strb	r3, [r7, #31]
 8004c7a:	e0c9      	b.n	8004e10 <UART_SetConfig+0x348>
 8004c7c:	2304      	movs	r3, #4
 8004c7e:	77fb      	strb	r3, [r7, #31]
 8004c80:	e0c6      	b.n	8004e10 <UART_SetConfig+0x348>
 8004c82:	2308      	movs	r3, #8
 8004c84:	77fb      	strb	r3, [r7, #31]
 8004c86:	e0c3      	b.n	8004e10 <UART_SetConfig+0x348>
 8004c88:	2310      	movs	r3, #16
 8004c8a:	77fb      	strb	r3, [r7, #31]
 8004c8c:	e0c0      	b.n	8004e10 <UART_SetConfig+0x348>
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	4a44      	ldr	r2, [pc, #272]	; (8004da4 <UART_SetConfig+0x2dc>)
 8004c94:	4293      	cmp	r3, r2
 8004c96:	d125      	bne.n	8004ce4 <UART_SetConfig+0x21c>
 8004c98:	4b3e      	ldr	r3, [pc, #248]	; (8004d94 <UART_SetConfig+0x2cc>)
 8004c9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004c9e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004ca2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004ca6:	d017      	beq.n	8004cd8 <UART_SetConfig+0x210>
 8004ca8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004cac:	d817      	bhi.n	8004cde <UART_SetConfig+0x216>
 8004cae:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004cb2:	d00b      	beq.n	8004ccc <UART_SetConfig+0x204>
 8004cb4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004cb8:	d811      	bhi.n	8004cde <UART_SetConfig+0x216>
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	d003      	beq.n	8004cc6 <UART_SetConfig+0x1fe>
 8004cbe:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004cc2:	d006      	beq.n	8004cd2 <UART_SetConfig+0x20a>
 8004cc4:	e00b      	b.n	8004cde <UART_SetConfig+0x216>
 8004cc6:	2300      	movs	r3, #0
 8004cc8:	77fb      	strb	r3, [r7, #31]
 8004cca:	e0a1      	b.n	8004e10 <UART_SetConfig+0x348>
 8004ccc:	2302      	movs	r3, #2
 8004cce:	77fb      	strb	r3, [r7, #31]
 8004cd0:	e09e      	b.n	8004e10 <UART_SetConfig+0x348>
 8004cd2:	2304      	movs	r3, #4
 8004cd4:	77fb      	strb	r3, [r7, #31]
 8004cd6:	e09b      	b.n	8004e10 <UART_SetConfig+0x348>
 8004cd8:	2308      	movs	r3, #8
 8004cda:	77fb      	strb	r3, [r7, #31]
 8004cdc:	e098      	b.n	8004e10 <UART_SetConfig+0x348>
 8004cde:	2310      	movs	r3, #16
 8004ce0:	77fb      	strb	r3, [r7, #31]
 8004ce2:	e095      	b.n	8004e10 <UART_SetConfig+0x348>
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	4a2f      	ldr	r2, [pc, #188]	; (8004da8 <UART_SetConfig+0x2e0>)
 8004cea:	4293      	cmp	r3, r2
 8004cec:	d125      	bne.n	8004d3a <UART_SetConfig+0x272>
 8004cee:	4b29      	ldr	r3, [pc, #164]	; (8004d94 <UART_SetConfig+0x2cc>)
 8004cf0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004cf4:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8004cf8:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004cfc:	d017      	beq.n	8004d2e <UART_SetConfig+0x266>
 8004cfe:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004d02:	d817      	bhi.n	8004d34 <UART_SetConfig+0x26c>
 8004d04:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004d08:	d00b      	beq.n	8004d22 <UART_SetConfig+0x25a>
 8004d0a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004d0e:	d811      	bhi.n	8004d34 <UART_SetConfig+0x26c>
 8004d10:	2b00      	cmp	r3, #0
 8004d12:	d003      	beq.n	8004d1c <UART_SetConfig+0x254>
 8004d14:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004d18:	d006      	beq.n	8004d28 <UART_SetConfig+0x260>
 8004d1a:	e00b      	b.n	8004d34 <UART_SetConfig+0x26c>
 8004d1c:	2301      	movs	r3, #1
 8004d1e:	77fb      	strb	r3, [r7, #31]
 8004d20:	e076      	b.n	8004e10 <UART_SetConfig+0x348>
 8004d22:	2302      	movs	r3, #2
 8004d24:	77fb      	strb	r3, [r7, #31]
 8004d26:	e073      	b.n	8004e10 <UART_SetConfig+0x348>
 8004d28:	2304      	movs	r3, #4
 8004d2a:	77fb      	strb	r3, [r7, #31]
 8004d2c:	e070      	b.n	8004e10 <UART_SetConfig+0x348>
 8004d2e:	2308      	movs	r3, #8
 8004d30:	77fb      	strb	r3, [r7, #31]
 8004d32:	e06d      	b.n	8004e10 <UART_SetConfig+0x348>
 8004d34:	2310      	movs	r3, #16
 8004d36:	77fb      	strb	r3, [r7, #31]
 8004d38:	e06a      	b.n	8004e10 <UART_SetConfig+0x348>
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	4a1b      	ldr	r2, [pc, #108]	; (8004dac <UART_SetConfig+0x2e4>)
 8004d40:	4293      	cmp	r3, r2
 8004d42:	d138      	bne.n	8004db6 <UART_SetConfig+0x2ee>
 8004d44:	4b13      	ldr	r3, [pc, #76]	; (8004d94 <UART_SetConfig+0x2cc>)
 8004d46:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004d4a:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8004d4e:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8004d52:	d017      	beq.n	8004d84 <UART_SetConfig+0x2bc>
 8004d54:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8004d58:	d82a      	bhi.n	8004db0 <UART_SetConfig+0x2e8>
 8004d5a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004d5e:	d00b      	beq.n	8004d78 <UART_SetConfig+0x2b0>
 8004d60:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004d64:	d824      	bhi.n	8004db0 <UART_SetConfig+0x2e8>
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	d003      	beq.n	8004d72 <UART_SetConfig+0x2aa>
 8004d6a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004d6e:	d006      	beq.n	8004d7e <UART_SetConfig+0x2b6>
 8004d70:	e01e      	b.n	8004db0 <UART_SetConfig+0x2e8>
 8004d72:	2300      	movs	r3, #0
 8004d74:	77fb      	strb	r3, [r7, #31]
 8004d76:	e04b      	b.n	8004e10 <UART_SetConfig+0x348>
 8004d78:	2302      	movs	r3, #2
 8004d7a:	77fb      	strb	r3, [r7, #31]
 8004d7c:	e048      	b.n	8004e10 <UART_SetConfig+0x348>
 8004d7e:	2304      	movs	r3, #4
 8004d80:	77fb      	strb	r3, [r7, #31]
 8004d82:	e045      	b.n	8004e10 <UART_SetConfig+0x348>
 8004d84:	2308      	movs	r3, #8
 8004d86:	77fb      	strb	r3, [r7, #31]
 8004d88:	e042      	b.n	8004e10 <UART_SetConfig+0x348>
 8004d8a:	bf00      	nop
 8004d8c:	efff69f3 	.word	0xefff69f3
 8004d90:	40011000 	.word	0x40011000
 8004d94:	40023800 	.word	0x40023800
 8004d98:	40004400 	.word	0x40004400
 8004d9c:	40004800 	.word	0x40004800
 8004da0:	40004c00 	.word	0x40004c00
 8004da4:	40005000 	.word	0x40005000
 8004da8:	40011400 	.word	0x40011400
 8004dac:	40007800 	.word	0x40007800
 8004db0:	2310      	movs	r3, #16
 8004db2:	77fb      	strb	r3, [r7, #31]
 8004db4:	e02c      	b.n	8004e10 <UART_SetConfig+0x348>
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	4a72      	ldr	r2, [pc, #456]	; (8004f84 <UART_SetConfig+0x4bc>)
 8004dbc:	4293      	cmp	r3, r2
 8004dbe:	d125      	bne.n	8004e0c <UART_SetConfig+0x344>
 8004dc0:	4b71      	ldr	r3, [pc, #452]	; (8004f88 <UART_SetConfig+0x4c0>)
 8004dc2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004dc6:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8004dca:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8004dce:	d017      	beq.n	8004e00 <UART_SetConfig+0x338>
 8004dd0:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8004dd4:	d817      	bhi.n	8004e06 <UART_SetConfig+0x33e>
 8004dd6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004dda:	d00b      	beq.n	8004df4 <UART_SetConfig+0x32c>
 8004ddc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004de0:	d811      	bhi.n	8004e06 <UART_SetConfig+0x33e>
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d003      	beq.n	8004dee <UART_SetConfig+0x326>
 8004de6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004dea:	d006      	beq.n	8004dfa <UART_SetConfig+0x332>
 8004dec:	e00b      	b.n	8004e06 <UART_SetConfig+0x33e>
 8004dee:	2300      	movs	r3, #0
 8004df0:	77fb      	strb	r3, [r7, #31]
 8004df2:	e00d      	b.n	8004e10 <UART_SetConfig+0x348>
 8004df4:	2302      	movs	r3, #2
 8004df6:	77fb      	strb	r3, [r7, #31]
 8004df8:	e00a      	b.n	8004e10 <UART_SetConfig+0x348>
 8004dfa:	2304      	movs	r3, #4
 8004dfc:	77fb      	strb	r3, [r7, #31]
 8004dfe:	e007      	b.n	8004e10 <UART_SetConfig+0x348>
 8004e00:	2308      	movs	r3, #8
 8004e02:	77fb      	strb	r3, [r7, #31]
 8004e04:	e004      	b.n	8004e10 <UART_SetConfig+0x348>
 8004e06:	2310      	movs	r3, #16
 8004e08:	77fb      	strb	r3, [r7, #31]
 8004e0a:	e001      	b.n	8004e10 <UART_SetConfig+0x348>
 8004e0c:	2310      	movs	r3, #16
 8004e0e:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	69db      	ldr	r3, [r3, #28]
 8004e14:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004e18:	d15b      	bne.n	8004ed2 <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8004e1a:	7ffb      	ldrb	r3, [r7, #31]
 8004e1c:	2b08      	cmp	r3, #8
 8004e1e:	d828      	bhi.n	8004e72 <UART_SetConfig+0x3aa>
 8004e20:	a201      	add	r2, pc, #4	; (adr r2, 8004e28 <UART_SetConfig+0x360>)
 8004e22:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e26:	bf00      	nop
 8004e28:	08004e4d 	.word	0x08004e4d
 8004e2c:	08004e55 	.word	0x08004e55
 8004e30:	08004e5d 	.word	0x08004e5d
 8004e34:	08004e73 	.word	0x08004e73
 8004e38:	08004e63 	.word	0x08004e63
 8004e3c:	08004e73 	.word	0x08004e73
 8004e40:	08004e73 	.word	0x08004e73
 8004e44:	08004e73 	.word	0x08004e73
 8004e48:	08004e6b 	.word	0x08004e6b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004e4c:	f7fe fe48 	bl	8003ae0 <HAL_RCC_GetPCLK1Freq>
 8004e50:	61b8      	str	r0, [r7, #24]
        break;
 8004e52:	e013      	b.n	8004e7c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004e54:	f7fe fe58 	bl	8003b08 <HAL_RCC_GetPCLK2Freq>
 8004e58:	61b8      	str	r0, [r7, #24]
        break;
 8004e5a:	e00f      	b.n	8004e7c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004e5c:	4b4b      	ldr	r3, [pc, #300]	; (8004f8c <UART_SetConfig+0x4c4>)
 8004e5e:	61bb      	str	r3, [r7, #24]
        break;
 8004e60:	e00c      	b.n	8004e7c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004e62:	f7fe fd2b 	bl	80038bc <HAL_RCC_GetSysClockFreq>
 8004e66:	61b8      	str	r0, [r7, #24]
        break;
 8004e68:	e008      	b.n	8004e7c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004e6a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004e6e:	61bb      	str	r3, [r7, #24]
        break;
 8004e70:	e004      	b.n	8004e7c <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 8004e72:	2300      	movs	r3, #0
 8004e74:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8004e76:	2301      	movs	r3, #1
 8004e78:	77bb      	strb	r3, [r7, #30]
        break;
 8004e7a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004e7c:	69bb      	ldr	r3, [r7, #24]
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d074      	beq.n	8004f6c <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004e82:	69bb      	ldr	r3, [r7, #24]
 8004e84:	005a      	lsls	r2, r3, #1
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	685b      	ldr	r3, [r3, #4]
 8004e8a:	085b      	lsrs	r3, r3, #1
 8004e8c:	441a      	add	r2, r3
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	685b      	ldr	r3, [r3, #4]
 8004e92:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e96:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004e98:	693b      	ldr	r3, [r7, #16]
 8004e9a:	2b0f      	cmp	r3, #15
 8004e9c:	d916      	bls.n	8004ecc <UART_SetConfig+0x404>
 8004e9e:	693b      	ldr	r3, [r7, #16]
 8004ea0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004ea4:	d212      	bcs.n	8004ecc <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004ea6:	693b      	ldr	r3, [r7, #16]
 8004ea8:	b29b      	uxth	r3, r3
 8004eaa:	f023 030f 	bic.w	r3, r3, #15
 8004eae:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004eb0:	693b      	ldr	r3, [r7, #16]
 8004eb2:	085b      	lsrs	r3, r3, #1
 8004eb4:	b29b      	uxth	r3, r3
 8004eb6:	f003 0307 	and.w	r3, r3, #7
 8004eba:	b29a      	uxth	r2, r3
 8004ebc:	89fb      	ldrh	r3, [r7, #14]
 8004ebe:	4313      	orrs	r3, r2
 8004ec0:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	89fa      	ldrh	r2, [r7, #14]
 8004ec8:	60da      	str	r2, [r3, #12]
 8004eca:	e04f      	b.n	8004f6c <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8004ecc:	2301      	movs	r3, #1
 8004ece:	77bb      	strb	r3, [r7, #30]
 8004ed0:	e04c      	b.n	8004f6c <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004ed2:	7ffb      	ldrb	r3, [r7, #31]
 8004ed4:	2b08      	cmp	r3, #8
 8004ed6:	d828      	bhi.n	8004f2a <UART_SetConfig+0x462>
 8004ed8:	a201      	add	r2, pc, #4	; (adr r2, 8004ee0 <UART_SetConfig+0x418>)
 8004eda:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ede:	bf00      	nop
 8004ee0:	08004f05 	.word	0x08004f05
 8004ee4:	08004f0d 	.word	0x08004f0d
 8004ee8:	08004f15 	.word	0x08004f15
 8004eec:	08004f2b 	.word	0x08004f2b
 8004ef0:	08004f1b 	.word	0x08004f1b
 8004ef4:	08004f2b 	.word	0x08004f2b
 8004ef8:	08004f2b 	.word	0x08004f2b
 8004efc:	08004f2b 	.word	0x08004f2b
 8004f00:	08004f23 	.word	0x08004f23
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004f04:	f7fe fdec 	bl	8003ae0 <HAL_RCC_GetPCLK1Freq>
 8004f08:	61b8      	str	r0, [r7, #24]
        break;
 8004f0a:	e013      	b.n	8004f34 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004f0c:	f7fe fdfc 	bl	8003b08 <HAL_RCC_GetPCLK2Freq>
 8004f10:	61b8      	str	r0, [r7, #24]
        break;
 8004f12:	e00f      	b.n	8004f34 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004f14:	4b1d      	ldr	r3, [pc, #116]	; (8004f8c <UART_SetConfig+0x4c4>)
 8004f16:	61bb      	str	r3, [r7, #24]
        break;
 8004f18:	e00c      	b.n	8004f34 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004f1a:	f7fe fccf 	bl	80038bc <HAL_RCC_GetSysClockFreq>
 8004f1e:	61b8      	str	r0, [r7, #24]
        break;
 8004f20:	e008      	b.n	8004f34 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004f22:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004f26:	61bb      	str	r3, [r7, #24]
        break;
 8004f28:	e004      	b.n	8004f34 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 8004f2a:	2300      	movs	r3, #0
 8004f2c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8004f2e:	2301      	movs	r3, #1
 8004f30:	77bb      	strb	r3, [r7, #30]
        break;
 8004f32:	bf00      	nop
    }

    if (pclk != 0U)
 8004f34:	69bb      	ldr	r3, [r7, #24]
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	d018      	beq.n	8004f6c <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	685b      	ldr	r3, [r3, #4]
 8004f3e:	085a      	lsrs	r2, r3, #1
 8004f40:	69bb      	ldr	r3, [r7, #24]
 8004f42:	441a      	add	r2, r3
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	685b      	ldr	r3, [r3, #4]
 8004f48:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f4c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004f4e:	693b      	ldr	r3, [r7, #16]
 8004f50:	2b0f      	cmp	r3, #15
 8004f52:	d909      	bls.n	8004f68 <UART_SetConfig+0x4a0>
 8004f54:	693b      	ldr	r3, [r7, #16]
 8004f56:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004f5a:	d205      	bcs.n	8004f68 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004f5c:	693b      	ldr	r3, [r7, #16]
 8004f5e:	b29a      	uxth	r2, r3
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	60da      	str	r2, [r3, #12]
 8004f66:	e001      	b.n	8004f6c <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8004f68:	2301      	movs	r3, #1
 8004f6a:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	2200      	movs	r2, #0
 8004f70:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	2200      	movs	r2, #0
 8004f76:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8004f78:	7fbb      	ldrb	r3, [r7, #30]
}
 8004f7a:	4618      	mov	r0, r3
 8004f7c:	3720      	adds	r7, #32
 8004f7e:	46bd      	mov	sp, r7
 8004f80:	bd80      	pop	{r7, pc}
 8004f82:	bf00      	nop
 8004f84:	40007c00 	.word	0x40007c00
 8004f88:	40023800 	.word	0x40023800
 8004f8c:	00f42400 	.word	0x00f42400

08004f90 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004f90:	b480      	push	{r7}
 8004f92:	b083      	sub	sp, #12
 8004f94:	af00      	add	r7, sp, #0
 8004f96:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f9c:	f003 0301 	and.w	r3, r3, #1
 8004fa0:	2b00      	cmp	r3, #0
 8004fa2:	d00a      	beq.n	8004fba <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	685b      	ldr	r3, [r3, #4]
 8004faa:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	430a      	orrs	r2, r1
 8004fb8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fbe:	f003 0302 	and.w	r3, r3, #2
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	d00a      	beq.n	8004fdc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	685b      	ldr	r3, [r3, #4]
 8004fcc:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	430a      	orrs	r2, r1
 8004fda:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fe0:	f003 0304 	and.w	r3, r3, #4
 8004fe4:	2b00      	cmp	r3, #0
 8004fe6:	d00a      	beq.n	8004ffe <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	685b      	ldr	r3, [r3, #4]
 8004fee:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	430a      	orrs	r2, r1
 8004ffc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005002:	f003 0308 	and.w	r3, r3, #8
 8005006:	2b00      	cmp	r3, #0
 8005008:	d00a      	beq.n	8005020 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	685b      	ldr	r3, [r3, #4]
 8005010:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	430a      	orrs	r2, r1
 800501e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005024:	f003 0310 	and.w	r3, r3, #16
 8005028:	2b00      	cmp	r3, #0
 800502a:	d00a      	beq.n	8005042 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	689b      	ldr	r3, [r3, #8]
 8005032:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	430a      	orrs	r2, r1
 8005040:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005046:	f003 0320 	and.w	r3, r3, #32
 800504a:	2b00      	cmp	r3, #0
 800504c:	d00a      	beq.n	8005064 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	689b      	ldr	r3, [r3, #8]
 8005054:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	430a      	orrs	r2, r1
 8005062:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005068:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800506c:	2b00      	cmp	r3, #0
 800506e:	d01a      	beq.n	80050a6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	685b      	ldr	r3, [r3, #4]
 8005076:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	430a      	orrs	r2, r1
 8005084:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800508a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800508e:	d10a      	bne.n	80050a6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	685b      	ldr	r3, [r3, #4]
 8005096:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	430a      	orrs	r2, r1
 80050a4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050aa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80050ae:	2b00      	cmp	r3, #0
 80050b0:	d00a      	beq.n	80050c8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	685b      	ldr	r3, [r3, #4]
 80050b8:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	430a      	orrs	r2, r1
 80050c6:	605a      	str	r2, [r3, #4]
  }
}
 80050c8:	bf00      	nop
 80050ca:	370c      	adds	r7, #12
 80050cc:	46bd      	mov	sp, r7
 80050ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050d2:	4770      	bx	lr

080050d4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80050d4:	b580      	push	{r7, lr}
 80050d6:	b086      	sub	sp, #24
 80050d8:	af02      	add	r7, sp, #8
 80050da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	2200      	movs	r2, #0
 80050e0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80050e4:	f7fd f838 	bl	8002158 <HAL_GetTick>
 80050e8:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	f003 0308 	and.w	r3, r3, #8
 80050f4:	2b08      	cmp	r3, #8
 80050f6:	d10e      	bne.n	8005116 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80050f8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80050fc:	9300      	str	r3, [sp, #0]
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	2200      	movs	r2, #0
 8005102:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8005106:	6878      	ldr	r0, [r7, #4]
 8005108:	f000 f831 	bl	800516e <UART_WaitOnFlagUntilTimeout>
 800510c:	4603      	mov	r3, r0
 800510e:	2b00      	cmp	r3, #0
 8005110:	d001      	beq.n	8005116 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005112:	2303      	movs	r3, #3
 8005114:	e027      	b.n	8005166 <UART_CheckIdleState+0x92>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	f003 0304 	and.w	r3, r3, #4
 8005120:	2b04      	cmp	r3, #4
 8005122:	d10e      	bne.n	8005142 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005124:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005128:	9300      	str	r3, [sp, #0]
 800512a:	68fb      	ldr	r3, [r7, #12]
 800512c:	2200      	movs	r2, #0
 800512e:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8005132:	6878      	ldr	r0, [r7, #4]
 8005134:	f000 f81b 	bl	800516e <UART_WaitOnFlagUntilTimeout>
 8005138:	4603      	mov	r3, r0
 800513a:	2b00      	cmp	r3, #0
 800513c:	d001      	beq.n	8005142 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800513e:	2303      	movs	r3, #3
 8005140:	e011      	b.n	8005166 <UART_CheckIdleState+0x92>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	2220      	movs	r2, #32
 8005146:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	2220      	movs	r2, #32
 800514c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	2200      	movs	r2, #0
 8005154:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	2200      	movs	r2, #0
 800515a:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	2200      	movs	r2, #0
 8005160:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8005164:	2300      	movs	r3, #0
}
 8005166:	4618      	mov	r0, r3
 8005168:	3710      	adds	r7, #16
 800516a:	46bd      	mov	sp, r7
 800516c:	bd80      	pop	{r7, pc}

0800516e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800516e:	b580      	push	{r7, lr}
 8005170:	b09c      	sub	sp, #112	; 0x70
 8005172:	af00      	add	r7, sp, #0
 8005174:	60f8      	str	r0, [r7, #12]
 8005176:	60b9      	str	r1, [r7, #8]
 8005178:	603b      	str	r3, [r7, #0]
 800517a:	4613      	mov	r3, r2
 800517c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800517e:	e0a7      	b.n	80052d0 <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005180:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005182:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005186:	f000 80a3 	beq.w	80052d0 <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800518a:	f7fc ffe5 	bl	8002158 <HAL_GetTick>
 800518e:	4602      	mov	r2, r0
 8005190:	683b      	ldr	r3, [r7, #0]
 8005192:	1ad3      	subs	r3, r2, r3
 8005194:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8005196:	429a      	cmp	r2, r3
 8005198:	d302      	bcc.n	80051a0 <UART_WaitOnFlagUntilTimeout+0x32>
 800519a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800519c:	2b00      	cmp	r3, #0
 800519e:	d13f      	bne.n	8005220 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051a6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80051a8:	e853 3f00 	ldrex	r3, [r3]
 80051ac:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80051ae:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80051b0:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80051b4:	667b      	str	r3, [r7, #100]	; 0x64
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	461a      	mov	r2, r3
 80051bc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80051be:	65fb      	str	r3, [r7, #92]	; 0x5c
 80051c0:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80051c2:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80051c4:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80051c6:	e841 2300 	strex	r3, r2, [r1]
 80051ca:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 80051cc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	d1e6      	bne.n	80051a0 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	3308      	adds	r3, #8
 80051d8:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051da:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80051dc:	e853 3f00 	ldrex	r3, [r3]
 80051e0:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80051e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80051e4:	f023 0301 	bic.w	r3, r3, #1
 80051e8:	663b      	str	r3, [r7, #96]	; 0x60
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	3308      	adds	r3, #8
 80051f0:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80051f2:	64ba      	str	r2, [r7, #72]	; 0x48
 80051f4:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80051f6:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80051f8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80051fa:	e841 2300 	strex	r3, r2, [r1]
 80051fe:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8005200:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005202:	2b00      	cmp	r3, #0
 8005204:	d1e5      	bne.n	80051d2 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	2220      	movs	r2, #32
 800520a:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->RxState = HAL_UART_STATE_READY;
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	2220      	movs	r2, #32
 8005210:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        __HAL_UNLOCK(huart);
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	2200      	movs	r2, #0
 8005218:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

        return HAL_TIMEOUT;
 800521c:	2303      	movs	r3, #3
 800521e:	e068      	b.n	80052f2 <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	f003 0304 	and.w	r3, r3, #4
 800522a:	2b00      	cmp	r3, #0
 800522c:	d050      	beq.n	80052d0 <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	69db      	ldr	r3, [r3, #28]
 8005234:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005238:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800523c:	d148      	bne.n	80052d0 <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005246:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800524e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005250:	e853 3f00 	ldrex	r3, [r3]
 8005254:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005256:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005258:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800525c:	66fb      	str	r3, [r7, #108]	; 0x6c
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	461a      	mov	r2, r3
 8005264:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005266:	637b      	str	r3, [r7, #52]	; 0x34
 8005268:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800526a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800526c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800526e:	e841 2300 	strex	r3, r2, [r1]
 8005272:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8005274:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005276:	2b00      	cmp	r3, #0
 8005278:	d1e6      	bne.n	8005248 <UART_WaitOnFlagUntilTimeout+0xda>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	3308      	adds	r3, #8
 8005280:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005282:	697b      	ldr	r3, [r7, #20]
 8005284:	e853 3f00 	ldrex	r3, [r3]
 8005288:	613b      	str	r3, [r7, #16]
   return(result);
 800528a:	693b      	ldr	r3, [r7, #16]
 800528c:	f023 0301 	bic.w	r3, r3, #1
 8005290:	66bb      	str	r3, [r7, #104]	; 0x68
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	3308      	adds	r3, #8
 8005298:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800529a:	623a      	str	r2, [r7, #32]
 800529c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800529e:	69f9      	ldr	r1, [r7, #28]
 80052a0:	6a3a      	ldr	r2, [r7, #32]
 80052a2:	e841 2300 	strex	r3, r2, [r1]
 80052a6:	61bb      	str	r3, [r7, #24]
   return(result);
 80052a8:	69bb      	ldr	r3, [r7, #24]
 80052aa:	2b00      	cmp	r3, #0
 80052ac:	d1e5      	bne.n	800527a <UART_WaitOnFlagUntilTimeout+0x10c>

          huart->gState = HAL_UART_STATE_READY;
 80052ae:	68fb      	ldr	r3, [r7, #12]
 80052b0:	2220      	movs	r2, #32
 80052b2:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->RxState = HAL_UART_STATE_READY;
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	2220      	movs	r2, #32
 80052b8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	2220      	movs	r2, #32
 80052c0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	2200      	movs	r2, #0
 80052c8:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 80052cc:	2303      	movs	r3, #3
 80052ce:	e010      	b.n	80052f2 <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	69da      	ldr	r2, [r3, #28]
 80052d6:	68bb      	ldr	r3, [r7, #8]
 80052d8:	4013      	ands	r3, r2
 80052da:	68ba      	ldr	r2, [r7, #8]
 80052dc:	429a      	cmp	r2, r3
 80052de:	bf0c      	ite	eq
 80052e0:	2301      	moveq	r3, #1
 80052e2:	2300      	movne	r3, #0
 80052e4:	b2db      	uxtb	r3, r3
 80052e6:	461a      	mov	r2, r3
 80052e8:	79fb      	ldrb	r3, [r7, #7]
 80052ea:	429a      	cmp	r2, r3
 80052ec:	f43f af48 	beq.w	8005180 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80052f0:	2300      	movs	r3, #0
}
 80052f2:	4618      	mov	r0, r3
 80052f4:	3770      	adds	r7, #112	; 0x70
 80052f6:	46bd      	mov	sp, r7
 80052f8:	bd80      	pop	{r7, pc}
	...

080052fc <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80052fc:	b480      	push	{r7}
 80052fe:	b097      	sub	sp, #92	; 0x5c
 8005300:	af00      	add	r7, sp, #0
 8005302:	60f8      	str	r0, [r7, #12]
 8005304:	60b9      	str	r1, [r7, #8]
 8005306:	4613      	mov	r3, r2
 8005308:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	68ba      	ldr	r2, [r7, #8]
 800530e:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	88fa      	ldrh	r2, [r7, #6]
 8005314:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	88fa      	ldrh	r2, [r7, #6]
 800531c:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	2200      	movs	r2, #0
 8005324:	669a      	str	r2, [r3, #104]	; 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	689b      	ldr	r3, [r3, #8]
 800532a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800532e:	d10e      	bne.n	800534e <UART_Start_Receive_IT+0x52>
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	691b      	ldr	r3, [r3, #16]
 8005334:	2b00      	cmp	r3, #0
 8005336:	d105      	bne.n	8005344 <UART_Start_Receive_IT+0x48>
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	f240 12ff 	movw	r2, #511	; 0x1ff
 800533e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8005342:	e02d      	b.n	80053a0 <UART_Start_Receive_IT+0xa4>
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	22ff      	movs	r2, #255	; 0xff
 8005348:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800534c:	e028      	b.n	80053a0 <UART_Start_Receive_IT+0xa4>
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	689b      	ldr	r3, [r3, #8]
 8005352:	2b00      	cmp	r3, #0
 8005354:	d10d      	bne.n	8005372 <UART_Start_Receive_IT+0x76>
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	691b      	ldr	r3, [r3, #16]
 800535a:	2b00      	cmp	r3, #0
 800535c:	d104      	bne.n	8005368 <UART_Start_Receive_IT+0x6c>
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	22ff      	movs	r2, #255	; 0xff
 8005362:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8005366:	e01b      	b.n	80053a0 <UART_Start_Receive_IT+0xa4>
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	227f      	movs	r2, #127	; 0x7f
 800536c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8005370:	e016      	b.n	80053a0 <UART_Start_Receive_IT+0xa4>
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	689b      	ldr	r3, [r3, #8]
 8005376:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800537a:	d10d      	bne.n	8005398 <UART_Start_Receive_IT+0x9c>
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	691b      	ldr	r3, [r3, #16]
 8005380:	2b00      	cmp	r3, #0
 8005382:	d104      	bne.n	800538e <UART_Start_Receive_IT+0x92>
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	227f      	movs	r2, #127	; 0x7f
 8005388:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800538c:	e008      	b.n	80053a0 <UART_Start_Receive_IT+0xa4>
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	223f      	movs	r2, #63	; 0x3f
 8005392:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8005396:	e003      	b.n	80053a0 <UART_Start_Receive_IT+0xa4>
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	2200      	movs	r2, #0
 800539c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	2200      	movs	r2, #0
 80053a4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	2222      	movs	r2, #34	; 0x22
 80053ac:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	3308      	adds	r3, #8
 80053b6:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053b8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80053ba:	e853 3f00 	ldrex	r3, [r3]
 80053be:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80053c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80053c2:	f043 0301 	orr.w	r3, r3, #1
 80053c6:	657b      	str	r3, [r7, #84]	; 0x54
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	3308      	adds	r3, #8
 80053ce:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80053d0:	64ba      	str	r2, [r7, #72]	; 0x48
 80053d2:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053d4:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80053d6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80053d8:	e841 2300 	strex	r3, r2, [r1]
 80053dc:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 80053de:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80053e0:	2b00      	cmp	r3, #0
 80053e2:	d1e5      	bne.n	80053b0 <UART_Start_Receive_IT+0xb4>

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	689b      	ldr	r3, [r3, #8]
 80053e8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80053ec:	d107      	bne.n	80053fe <UART_Start_Receive_IT+0x102>
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	691b      	ldr	r3, [r3, #16]
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d103      	bne.n	80053fe <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 80053f6:	68fb      	ldr	r3, [r7, #12]
 80053f8:	4a21      	ldr	r2, [pc, #132]	; (8005480 <UART_Start_Receive_IT+0x184>)
 80053fa:	669a      	str	r2, [r3, #104]	; 0x68
 80053fc:	e002      	b.n	8005404 <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 80053fe:	68fb      	ldr	r3, [r7, #12]
 8005400:	4a20      	ldr	r2, [pc, #128]	; (8005484 <UART_Start_Receive_IT+0x188>)
 8005402:	669a      	str	r2, [r3, #104]	; 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	691b      	ldr	r3, [r3, #16]
 8005408:	2b00      	cmp	r3, #0
 800540a:	d019      	beq.n	8005440 <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005412:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005414:	e853 3f00 	ldrex	r3, [r3]
 8005418:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800541a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800541c:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 8005420:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005422:	68fb      	ldr	r3, [r7, #12]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	461a      	mov	r2, r3
 8005428:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800542a:	637b      	str	r3, [r7, #52]	; 0x34
 800542c:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800542e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005430:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005432:	e841 2300 	strex	r3, r2, [r1]
 8005436:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8005438:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800543a:	2b00      	cmp	r3, #0
 800543c:	d1e6      	bne.n	800540c <UART_Start_Receive_IT+0x110>
 800543e:	e018      	b.n	8005472 <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005446:	697b      	ldr	r3, [r7, #20]
 8005448:	e853 3f00 	ldrex	r3, [r3]
 800544c:	613b      	str	r3, [r7, #16]
   return(result);
 800544e:	693b      	ldr	r3, [r7, #16]
 8005450:	f043 0320 	orr.w	r3, r3, #32
 8005454:	653b      	str	r3, [r7, #80]	; 0x50
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	461a      	mov	r2, r3
 800545c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800545e:	623b      	str	r3, [r7, #32]
 8005460:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005462:	69f9      	ldr	r1, [r7, #28]
 8005464:	6a3a      	ldr	r2, [r7, #32]
 8005466:	e841 2300 	strex	r3, r2, [r1]
 800546a:	61bb      	str	r3, [r7, #24]
   return(result);
 800546c:	69bb      	ldr	r3, [r7, #24]
 800546e:	2b00      	cmp	r3, #0
 8005470:	d1e6      	bne.n	8005440 <UART_Start_Receive_IT+0x144>
  }
  return HAL_OK;
 8005472:	2300      	movs	r3, #0
}
 8005474:	4618      	mov	r0, r3
 8005476:	375c      	adds	r7, #92	; 0x5c
 8005478:	46bd      	mov	sp, r7
 800547a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800547e:	4770      	bx	lr
 8005480:	08005737 	.word	0x08005737
 8005484:	080055d1 	.word	0x080055d1

08005488 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005488:	b480      	push	{r7}
 800548a:	b095      	sub	sp, #84	; 0x54
 800548c:	af00      	add	r7, sp, #0
 800548e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005496:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005498:	e853 3f00 	ldrex	r3, [r3]
 800549c:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800549e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80054a0:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80054a4:	64fb      	str	r3, [r7, #76]	; 0x4c
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	461a      	mov	r2, r3
 80054ac:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80054ae:	643b      	str	r3, [r7, #64]	; 0x40
 80054b0:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054b2:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80054b4:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80054b6:	e841 2300 	strex	r3, r2, [r1]
 80054ba:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80054bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80054be:	2b00      	cmp	r3, #0
 80054c0:	d1e6      	bne.n	8005490 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	3308      	adds	r3, #8
 80054c8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054ca:	6a3b      	ldr	r3, [r7, #32]
 80054cc:	e853 3f00 	ldrex	r3, [r3]
 80054d0:	61fb      	str	r3, [r7, #28]
   return(result);
 80054d2:	69fb      	ldr	r3, [r7, #28]
 80054d4:	f023 0301 	bic.w	r3, r3, #1
 80054d8:	64bb      	str	r3, [r7, #72]	; 0x48
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	3308      	adds	r3, #8
 80054e0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80054e2:	62fa      	str	r2, [r7, #44]	; 0x2c
 80054e4:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054e6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80054e8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80054ea:	e841 2300 	strex	r3, r2, [r1]
 80054ee:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80054f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	d1e5      	bne.n	80054c2 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80054fa:	2b01      	cmp	r3, #1
 80054fc:	d118      	bne.n	8005530 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005504:	68fb      	ldr	r3, [r7, #12]
 8005506:	e853 3f00 	ldrex	r3, [r3]
 800550a:	60bb      	str	r3, [r7, #8]
   return(result);
 800550c:	68bb      	ldr	r3, [r7, #8]
 800550e:	f023 0310 	bic.w	r3, r3, #16
 8005512:	647b      	str	r3, [r7, #68]	; 0x44
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	461a      	mov	r2, r3
 800551a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800551c:	61bb      	str	r3, [r7, #24]
 800551e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005520:	6979      	ldr	r1, [r7, #20]
 8005522:	69ba      	ldr	r2, [r7, #24]
 8005524:	e841 2300 	strex	r3, r2, [r1]
 8005528:	613b      	str	r3, [r7, #16]
   return(result);
 800552a:	693b      	ldr	r3, [r7, #16]
 800552c:	2b00      	cmp	r3, #0
 800552e:	d1e6      	bne.n	80054fe <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	2220      	movs	r2, #32
 8005534:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	2200      	movs	r2, #0
 800553c:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	2200      	movs	r2, #0
 8005542:	669a      	str	r2, [r3, #104]	; 0x68
}
 8005544:	bf00      	nop
 8005546:	3754      	adds	r7, #84	; 0x54
 8005548:	46bd      	mov	sp, r7
 800554a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800554e:	4770      	bx	lr

08005550 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005550:	b580      	push	{r7, lr}
 8005552:	b084      	sub	sp, #16
 8005554:	af00      	add	r7, sp, #0
 8005556:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800555c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	2200      	movs	r2, #0
 8005562:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	2200      	movs	r2, #0
 800556a:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800556e:	68f8      	ldr	r0, [r7, #12]
 8005570:	f7ff fa8a 	bl	8004a88 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005574:	bf00      	nop
 8005576:	3710      	adds	r7, #16
 8005578:	46bd      	mov	sp, r7
 800557a:	bd80      	pop	{r7, pc}

0800557c <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800557c:	b580      	push	{r7, lr}
 800557e:	b088      	sub	sp, #32
 8005580:	af00      	add	r7, sp, #0
 8005582:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	e853 3f00 	ldrex	r3, [r3]
 8005590:	60bb      	str	r3, [r7, #8]
   return(result);
 8005592:	68bb      	ldr	r3, [r7, #8]
 8005594:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005598:	61fb      	str	r3, [r7, #28]
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	461a      	mov	r2, r3
 80055a0:	69fb      	ldr	r3, [r7, #28]
 80055a2:	61bb      	str	r3, [r7, #24]
 80055a4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055a6:	6979      	ldr	r1, [r7, #20]
 80055a8:	69ba      	ldr	r2, [r7, #24]
 80055aa:	e841 2300 	strex	r3, r2, [r1]
 80055ae:	613b      	str	r3, [r7, #16]
   return(result);
 80055b0:	693b      	ldr	r3, [r7, #16]
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	d1e6      	bne.n	8005584 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	2220      	movs	r2, #32
 80055ba:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	2200      	movs	r2, #0
 80055c0:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80055c2:	6878      	ldr	r0, [r7, #4]
 80055c4:	f7ff fa56 	bl	8004a74 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80055c8:	bf00      	nop
 80055ca:	3720      	adds	r7, #32
 80055cc:	46bd      	mov	sp, r7
 80055ce:	bd80      	pop	{r7, pc}

080055d0 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 80055d0:	b580      	push	{r7, lr}
 80055d2:	b096      	sub	sp, #88	; 0x58
 80055d4:	af00      	add	r7, sp, #0
 80055d6:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80055de:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80055e8:	2b22      	cmp	r3, #34	; 0x22
 80055ea:	f040 8098 	bne.w	800571e <UART_RxISR_8BIT+0x14e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055f4:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80055f8:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 80055fc:	b2d9      	uxtb	r1, r3
 80055fe:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8005602:	b2da      	uxtb	r2, r3
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005608:	400a      	ands	r2, r1
 800560a:	b2d2      	uxtb	r2, r2
 800560c:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005612:	1c5a      	adds	r2, r3, #1
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800561e:	b29b      	uxth	r3, r3
 8005620:	3b01      	subs	r3, #1
 8005622:	b29a      	uxth	r2, r3
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8005630:	b29b      	uxth	r3, r3
 8005632:	2b00      	cmp	r3, #0
 8005634:	d17b      	bne.n	800572e <UART_RxISR_8BIT+0x15e>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800563c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800563e:	e853 3f00 	ldrex	r3, [r3]
 8005642:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8005644:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005646:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800564a:	653b      	str	r3, [r7, #80]	; 0x50
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	461a      	mov	r2, r3
 8005652:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005654:	647b      	str	r3, [r7, #68]	; 0x44
 8005656:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005658:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800565a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800565c:	e841 2300 	strex	r3, r2, [r1]
 8005660:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005662:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005664:	2b00      	cmp	r3, #0
 8005666:	d1e6      	bne.n	8005636 <UART_RxISR_8BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	3308      	adds	r3, #8
 800566e:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005670:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005672:	e853 3f00 	ldrex	r3, [r3]
 8005676:	623b      	str	r3, [r7, #32]
   return(result);
 8005678:	6a3b      	ldr	r3, [r7, #32]
 800567a:	f023 0301 	bic.w	r3, r3, #1
 800567e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	3308      	adds	r3, #8
 8005686:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005688:	633a      	str	r2, [r7, #48]	; 0x30
 800568a:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800568c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800568e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005690:	e841 2300 	strex	r3, r2, [r1]
 8005694:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005696:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005698:	2b00      	cmp	r3, #0
 800569a:	d1e5      	bne.n	8005668 <UART_RxISR_8BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	2220      	movs	r2, #32
 80056a0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	2200      	movs	r2, #0
 80056a8:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	2200      	movs	r2, #0
 80056ae:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80056b4:	2b01      	cmp	r3, #1
 80056b6:	d12e      	bne.n	8005716 <UART_RxISR_8BIT+0x146>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	2200      	movs	r2, #0
 80056bc:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056c4:	693b      	ldr	r3, [r7, #16]
 80056c6:	e853 3f00 	ldrex	r3, [r3]
 80056ca:	60fb      	str	r3, [r7, #12]
   return(result);
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	f023 0310 	bic.w	r3, r3, #16
 80056d2:	64bb      	str	r3, [r7, #72]	; 0x48
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	461a      	mov	r2, r3
 80056da:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80056dc:	61fb      	str	r3, [r7, #28]
 80056de:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056e0:	69b9      	ldr	r1, [r7, #24]
 80056e2:	69fa      	ldr	r2, [r7, #28]
 80056e4:	e841 2300 	strex	r3, r2, [r1]
 80056e8:	617b      	str	r3, [r7, #20]
   return(result);
 80056ea:	697b      	ldr	r3, [r7, #20]
 80056ec:	2b00      	cmp	r3, #0
 80056ee:	d1e6      	bne.n	80056be <UART_RxISR_8BIT+0xee>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	69db      	ldr	r3, [r3, #28]
 80056f6:	f003 0310 	and.w	r3, r3, #16
 80056fa:	2b10      	cmp	r3, #16
 80056fc:	d103      	bne.n	8005706 <UART_RxISR_8BIT+0x136>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	2210      	movs	r2, #16
 8005704:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800570c:	4619      	mov	r1, r3
 800570e:	6878      	ldr	r0, [r7, #4]
 8005710:	f7ff f9c4 	bl	8004a9c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8005714:	e00b      	b.n	800572e <UART_RxISR_8BIT+0x15e>
        HAL_UART_RxCpltCallback(huart);
 8005716:	6878      	ldr	r0, [r7, #4]
 8005718:	f7fc f8ea 	bl	80018f0 <HAL_UART_RxCpltCallback>
}
 800571c:	e007      	b.n	800572e <UART_RxISR_8BIT+0x15e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	699a      	ldr	r2, [r3, #24]
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	f042 0208 	orr.w	r2, r2, #8
 800572c:	619a      	str	r2, [r3, #24]
}
 800572e:	bf00      	nop
 8005730:	3758      	adds	r7, #88	; 0x58
 8005732:	46bd      	mov	sp, r7
 8005734:	bd80      	pop	{r7, pc}

08005736 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8005736:	b580      	push	{r7, lr}
 8005738:	b096      	sub	sp, #88	; 0x58
 800573a:	af00      	add	r7, sp, #0
 800573c:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8005744:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800574e:	2b22      	cmp	r3, #34	; 0x22
 8005750:	f040 8098 	bne.w	8005884 <UART_RxISR_16BIT+0x14e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800575a:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005762:	653b      	str	r3, [r7, #80]	; 0x50
    *tmp = (uint16_t)(uhdata & uhMask);
 8005764:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
 8005768:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 800576c:	4013      	ands	r3, r2
 800576e:	b29a      	uxth	r2, r3
 8005770:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005772:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005778:	1c9a      	adds	r2, r3, #2
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8005784:	b29b      	uxth	r3, r3
 8005786:	3b01      	subs	r3, #1
 8005788:	b29a      	uxth	r2, r3
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8005796:	b29b      	uxth	r3, r3
 8005798:	2b00      	cmp	r3, #0
 800579a:	d17b      	bne.n	8005894 <UART_RxISR_16BIT+0x15e>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057a2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80057a4:	e853 3f00 	ldrex	r3, [r3]
 80057a8:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80057aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80057ac:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80057b0:	64fb      	str	r3, [r7, #76]	; 0x4c
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	461a      	mov	r2, r3
 80057b8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80057ba:	643b      	str	r3, [r7, #64]	; 0x40
 80057bc:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057be:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80057c0:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80057c2:	e841 2300 	strex	r3, r2, [r1]
 80057c6:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80057c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80057ca:	2b00      	cmp	r3, #0
 80057cc:	d1e6      	bne.n	800579c <UART_RxISR_16BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	3308      	adds	r3, #8
 80057d4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057d6:	6a3b      	ldr	r3, [r7, #32]
 80057d8:	e853 3f00 	ldrex	r3, [r3]
 80057dc:	61fb      	str	r3, [r7, #28]
   return(result);
 80057de:	69fb      	ldr	r3, [r7, #28]
 80057e0:	f023 0301 	bic.w	r3, r3, #1
 80057e4:	64bb      	str	r3, [r7, #72]	; 0x48
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	3308      	adds	r3, #8
 80057ec:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80057ee:	62fa      	str	r2, [r7, #44]	; 0x2c
 80057f0:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057f2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80057f4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80057f6:	e841 2300 	strex	r3, r2, [r1]
 80057fa:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80057fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057fe:	2b00      	cmp	r3, #0
 8005800:	d1e5      	bne.n	80057ce <UART_RxISR_16BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	2220      	movs	r2, #32
 8005806:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	2200      	movs	r2, #0
 800580e:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	2200      	movs	r2, #0
 8005814:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800581a:	2b01      	cmp	r3, #1
 800581c:	d12e      	bne.n	800587c <UART_RxISR_16BIT+0x146>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	2200      	movs	r2, #0
 8005822:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	e853 3f00 	ldrex	r3, [r3]
 8005830:	60bb      	str	r3, [r7, #8]
   return(result);
 8005832:	68bb      	ldr	r3, [r7, #8]
 8005834:	f023 0310 	bic.w	r3, r3, #16
 8005838:	647b      	str	r3, [r7, #68]	; 0x44
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	461a      	mov	r2, r3
 8005840:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005842:	61bb      	str	r3, [r7, #24]
 8005844:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005846:	6979      	ldr	r1, [r7, #20]
 8005848:	69ba      	ldr	r2, [r7, #24]
 800584a:	e841 2300 	strex	r3, r2, [r1]
 800584e:	613b      	str	r3, [r7, #16]
   return(result);
 8005850:	693b      	ldr	r3, [r7, #16]
 8005852:	2b00      	cmp	r3, #0
 8005854:	d1e6      	bne.n	8005824 <UART_RxISR_16BIT+0xee>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	69db      	ldr	r3, [r3, #28]
 800585c:	f003 0310 	and.w	r3, r3, #16
 8005860:	2b10      	cmp	r3, #16
 8005862:	d103      	bne.n	800586c <UART_RxISR_16BIT+0x136>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	2210      	movs	r2, #16
 800586a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8005872:	4619      	mov	r1, r3
 8005874:	6878      	ldr	r0, [r7, #4]
 8005876:	f7ff f911 	bl	8004a9c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800587a:	e00b      	b.n	8005894 <UART_RxISR_16BIT+0x15e>
        HAL_UART_RxCpltCallback(huart);
 800587c:	6878      	ldr	r0, [r7, #4]
 800587e:	f7fc f837 	bl	80018f0 <HAL_UART_RxCpltCallback>
}
 8005882:	e007      	b.n	8005894 <UART_RxISR_16BIT+0x15e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	699a      	ldr	r2, [r3, #24]
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	f042 0208 	orr.w	r2, r2, #8
 8005892:	619a      	str	r2, [r3, #24]
}
 8005894:	bf00      	nop
 8005896:	3758      	adds	r7, #88	; 0x58
 8005898:	46bd      	mov	sp, r7
 800589a:	bd80      	pop	{r7, pc}

0800589c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800589c:	b084      	sub	sp, #16
 800589e:	b580      	push	{r7, lr}
 80058a0:	b084      	sub	sp, #16
 80058a2:	af00      	add	r7, sp, #0
 80058a4:	6078      	str	r0, [r7, #4]
 80058a6:	f107 001c 	add.w	r0, r7, #28
 80058aa:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80058ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80058b0:	2b01      	cmp	r3, #1
 80058b2:	d120      	bne.n	80058f6 <USB_CoreInit+0x5a>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80058b8:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	68da      	ldr	r2, [r3, #12]
 80058c4:	4b20      	ldr	r3, [pc, #128]	; (8005948 <USB_CoreInit+0xac>)
 80058c6:	4013      	ands	r3, r2
 80058c8:	687a      	ldr	r2, [r7, #4]
 80058ca:	60d3      	str	r3, [r2, #12]
    /* Select ULPI Interface */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	68db      	ldr	r3, [r3, #12]
 80058d0:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80058d8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80058da:	2b01      	cmp	r3, #1
 80058dc:	d105      	bne.n	80058ea <USB_CoreInit+0x4e>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	68db      	ldr	r3, [r3, #12]
 80058e2:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80058ea:	6878      	ldr	r0, [r7, #4]
 80058ec:	f000 fa96 	bl	8005e1c <USB_CoreReset>
 80058f0:	4603      	mov	r3, r0
 80058f2:	73fb      	strb	r3, [r7, #15]
 80058f4:	e010      	b.n	8005918 <USB_CoreInit+0x7c>
  }
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	68db      	ldr	r3, [r3, #12]
 80058fa:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8005902:	6878      	ldr	r0, [r7, #4]
 8005904:	f000 fa8a 	bl	8005e1c <USB_CoreReset>
 8005908:	4603      	mov	r3, r0
 800590a:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005910:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if (cfg.dma_enable == 1U)
 8005918:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800591a:	2b01      	cmp	r3, #1
 800591c:	d10b      	bne.n	8005936 <USB_CoreInit+0x9a>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	689b      	ldr	r3, [r3, #8]
 8005922:	f043 0206 	orr.w	r2, r3, #6
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	689b      	ldr	r3, [r3, #8]
 800592e:	f043 0220 	orr.w	r2, r3, #32
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8005936:	7bfb      	ldrb	r3, [r7, #15]
}
 8005938:	4618      	mov	r0, r3
 800593a:	3710      	adds	r7, #16
 800593c:	46bd      	mov	sp, r7
 800593e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005942:	b004      	add	sp, #16
 8005944:	4770      	bx	lr
 8005946:	bf00      	nop
 8005948:	ffbdffbf 	.word	0xffbdffbf

0800594c <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800594c:	b480      	push	{r7}
 800594e:	b083      	sub	sp, #12
 8005950:	af00      	add	r7, sp, #0
 8005952:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	689b      	ldr	r3, [r3, #8]
 8005958:	f023 0201 	bic.w	r2, r3, #1
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8005960:	2300      	movs	r3, #0
}
 8005962:	4618      	mov	r0, r3
 8005964:	370c      	adds	r7, #12
 8005966:	46bd      	mov	sp, r7
 8005968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800596c:	4770      	bx	lr

0800596e <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800596e:	b580      	push	{r7, lr}
 8005970:	b084      	sub	sp, #16
 8005972:	af00      	add	r7, sp, #0
 8005974:	6078      	str	r0, [r7, #4]
 8005976:	460b      	mov	r3, r1
 8005978:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800597a:	2300      	movs	r3, #0
 800597c:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	68db      	ldr	r3, [r3, #12]
 8005982:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800598a:	78fb      	ldrb	r3, [r7, #3]
 800598c:	2b01      	cmp	r3, #1
 800598e:	d115      	bne.n	80059bc <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	68db      	ldr	r3, [r3, #12]
 8005994:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800599c:	2001      	movs	r0, #1
 800599e:	f7fc fbe7 	bl	8002170 <HAL_Delay>
      ms++;
 80059a2:	68fb      	ldr	r3, [r7, #12]
 80059a4:	3301      	adds	r3, #1
 80059a6:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 80059a8:	6878      	ldr	r0, [r7, #4]
 80059aa:	f000 fa29 	bl	8005e00 <USB_GetMode>
 80059ae:	4603      	mov	r3, r0
 80059b0:	2b01      	cmp	r3, #1
 80059b2:	d01e      	beq.n	80059f2 <USB_SetCurrentMode+0x84>
 80059b4:	68fb      	ldr	r3, [r7, #12]
 80059b6:	2b31      	cmp	r3, #49	; 0x31
 80059b8:	d9f0      	bls.n	800599c <USB_SetCurrentMode+0x2e>
 80059ba:	e01a      	b.n	80059f2 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80059bc:	78fb      	ldrb	r3, [r7, #3]
 80059be:	2b00      	cmp	r3, #0
 80059c0:	d115      	bne.n	80059ee <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	68db      	ldr	r3, [r3, #12]
 80059c6:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 80059ce:	2001      	movs	r0, #1
 80059d0:	f7fc fbce 	bl	8002170 <HAL_Delay>
      ms++;
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	3301      	adds	r3, #1
 80059d8:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 80059da:	6878      	ldr	r0, [r7, #4]
 80059dc:	f000 fa10 	bl	8005e00 <USB_GetMode>
 80059e0:	4603      	mov	r3, r0
 80059e2:	2b00      	cmp	r3, #0
 80059e4:	d005      	beq.n	80059f2 <USB_SetCurrentMode+0x84>
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	2b31      	cmp	r3, #49	; 0x31
 80059ea:	d9f0      	bls.n	80059ce <USB_SetCurrentMode+0x60>
 80059ec:	e001      	b.n	80059f2 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80059ee:	2301      	movs	r3, #1
 80059f0:	e005      	b.n	80059fe <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 80059f2:	68fb      	ldr	r3, [r7, #12]
 80059f4:	2b32      	cmp	r3, #50	; 0x32
 80059f6:	d101      	bne.n	80059fc <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80059f8:	2301      	movs	r3, #1
 80059fa:	e000      	b.n	80059fe <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80059fc:	2300      	movs	r3, #0
}
 80059fe:	4618      	mov	r0, r3
 8005a00:	3710      	adds	r7, #16
 8005a02:	46bd      	mov	sp, r7
 8005a04:	bd80      	pop	{r7, pc}
	...

08005a08 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005a08:	b084      	sub	sp, #16
 8005a0a:	b580      	push	{r7, lr}
 8005a0c:	b086      	sub	sp, #24
 8005a0e:	af00      	add	r7, sp, #0
 8005a10:	6078      	str	r0, [r7, #4]
 8005a12:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8005a16:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8005a1a:	2300      	movs	r3, #0
 8005a1c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8005a22:	2300      	movs	r3, #0
 8005a24:	613b      	str	r3, [r7, #16]
 8005a26:	e009      	b.n	8005a3c <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8005a28:	687a      	ldr	r2, [r7, #4]
 8005a2a:	693b      	ldr	r3, [r7, #16]
 8005a2c:	3340      	adds	r3, #64	; 0x40
 8005a2e:	009b      	lsls	r3, r3, #2
 8005a30:	4413      	add	r3, r2
 8005a32:	2200      	movs	r2, #0
 8005a34:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8005a36:	693b      	ldr	r3, [r7, #16]
 8005a38:	3301      	adds	r3, #1
 8005a3a:	613b      	str	r3, [r7, #16]
 8005a3c:	693b      	ldr	r3, [r7, #16]
 8005a3e:	2b0e      	cmp	r3, #14
 8005a40:	d9f2      	bls.n	8005a28 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8005a42:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005a44:	2b00      	cmp	r3, #0
 8005a46:	d11c      	bne.n	8005a82 <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005a4e:	685b      	ldr	r3, [r3, #4]
 8005a50:	68fa      	ldr	r2, [r7, #12]
 8005a52:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005a56:	f043 0302 	orr.w	r3, r3, #2
 8005a5a:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a60:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	601a      	str	r2, [r3, #0]
 8005a80:	e005      	b.n	8005a8e <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a86:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8005a94:	461a      	mov	r2, r3
 8005a96:	2300      	movs	r3, #0
 8005a98:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005aa0:	4619      	mov	r1, r3
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005aa8:	461a      	mov	r2, r3
 8005aaa:	680b      	ldr	r3, [r1, #0]
 8005aac:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8005aae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005ab0:	2b01      	cmp	r3, #1
 8005ab2:	d10c      	bne.n	8005ace <USB_DevInit+0xc6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8005ab4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005ab6:	2b00      	cmp	r3, #0
 8005ab8:	d104      	bne.n	8005ac4 <USB_DevInit+0xbc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8005aba:	2100      	movs	r1, #0
 8005abc:	6878      	ldr	r0, [r7, #4]
 8005abe:	f000 f965 	bl	8005d8c <USB_SetDevSpeed>
 8005ac2:	e008      	b.n	8005ad6 <USB_DevInit+0xce>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8005ac4:	2101      	movs	r1, #1
 8005ac6:	6878      	ldr	r0, [r7, #4]
 8005ac8:	f000 f960 	bl	8005d8c <USB_SetDevSpeed>
 8005acc:	e003      	b.n	8005ad6 <USB_DevInit+0xce>
  }
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8005ace:	2103      	movs	r1, #3
 8005ad0:	6878      	ldr	r0, [r7, #4]
 8005ad2:	f000 f95b 	bl	8005d8c <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8005ad6:	2110      	movs	r1, #16
 8005ad8:	6878      	ldr	r0, [r7, #4]
 8005ada:	f000 f8f3 	bl	8005cc4 <USB_FlushTxFifo>
 8005ade:	4603      	mov	r3, r0
 8005ae0:	2b00      	cmp	r3, #0
 8005ae2:	d001      	beq.n	8005ae8 <USB_DevInit+0xe0>
  {
    ret = HAL_ERROR;
 8005ae4:	2301      	movs	r3, #1
 8005ae6:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8005ae8:	6878      	ldr	r0, [r7, #4]
 8005aea:	f000 f91f 	bl	8005d2c <USB_FlushRxFifo>
 8005aee:	4603      	mov	r3, r0
 8005af0:	2b00      	cmp	r3, #0
 8005af2:	d001      	beq.n	8005af8 <USB_DevInit+0xf0>
  {
    ret = HAL_ERROR;
 8005af4:	2301      	movs	r3, #1
 8005af6:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005afe:	461a      	mov	r2, r3
 8005b00:	2300      	movs	r3, #0
 8005b02:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005b0a:	461a      	mov	r2, r3
 8005b0c:	2300      	movs	r3, #0
 8005b0e:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005b16:	461a      	mov	r2, r3
 8005b18:	2300      	movs	r3, #0
 8005b1a:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005b1c:	2300      	movs	r3, #0
 8005b1e:	613b      	str	r3, [r7, #16]
 8005b20:	e043      	b.n	8005baa <USB_DevInit+0x1a2>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8005b22:	693b      	ldr	r3, [r7, #16]
 8005b24:	015a      	lsls	r2, r3, #5
 8005b26:	68fb      	ldr	r3, [r7, #12]
 8005b28:	4413      	add	r3, r2
 8005b2a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005b34:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005b38:	d118      	bne.n	8005b6c <USB_DevInit+0x164>
    {
      if (i == 0U)
 8005b3a:	693b      	ldr	r3, [r7, #16]
 8005b3c:	2b00      	cmp	r3, #0
 8005b3e:	d10a      	bne.n	8005b56 <USB_DevInit+0x14e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8005b40:	693b      	ldr	r3, [r7, #16]
 8005b42:	015a      	lsls	r2, r3, #5
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	4413      	add	r3, r2
 8005b48:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005b4c:	461a      	mov	r2, r3
 8005b4e:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8005b52:	6013      	str	r3, [r2, #0]
 8005b54:	e013      	b.n	8005b7e <USB_DevInit+0x176>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8005b56:	693b      	ldr	r3, [r7, #16]
 8005b58:	015a      	lsls	r2, r3, #5
 8005b5a:	68fb      	ldr	r3, [r7, #12]
 8005b5c:	4413      	add	r3, r2
 8005b5e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005b62:	461a      	mov	r2, r3
 8005b64:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8005b68:	6013      	str	r3, [r2, #0]
 8005b6a:	e008      	b.n	8005b7e <USB_DevInit+0x176>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8005b6c:	693b      	ldr	r3, [r7, #16]
 8005b6e:	015a      	lsls	r2, r3, #5
 8005b70:	68fb      	ldr	r3, [r7, #12]
 8005b72:	4413      	add	r3, r2
 8005b74:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005b78:	461a      	mov	r2, r3
 8005b7a:	2300      	movs	r3, #0
 8005b7c:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8005b7e:	693b      	ldr	r3, [r7, #16]
 8005b80:	015a      	lsls	r2, r3, #5
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	4413      	add	r3, r2
 8005b86:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005b8a:	461a      	mov	r2, r3
 8005b8c:	2300      	movs	r3, #0
 8005b8e:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8005b90:	693b      	ldr	r3, [r7, #16]
 8005b92:	015a      	lsls	r2, r3, #5
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	4413      	add	r3, r2
 8005b98:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005b9c:	461a      	mov	r2, r3
 8005b9e:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8005ba2:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005ba4:	693b      	ldr	r3, [r7, #16]
 8005ba6:	3301      	adds	r3, #1
 8005ba8:	613b      	str	r3, [r7, #16]
 8005baa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005bac:	693a      	ldr	r2, [r7, #16]
 8005bae:	429a      	cmp	r2, r3
 8005bb0:	d3b7      	bcc.n	8005b22 <USB_DevInit+0x11a>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005bb2:	2300      	movs	r3, #0
 8005bb4:	613b      	str	r3, [r7, #16]
 8005bb6:	e043      	b.n	8005c40 <USB_DevInit+0x238>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005bb8:	693b      	ldr	r3, [r7, #16]
 8005bba:	015a      	lsls	r2, r3, #5
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	4413      	add	r3, r2
 8005bc0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005bca:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005bce:	d118      	bne.n	8005c02 <USB_DevInit+0x1fa>
    {
      if (i == 0U)
 8005bd0:	693b      	ldr	r3, [r7, #16]
 8005bd2:	2b00      	cmp	r3, #0
 8005bd4:	d10a      	bne.n	8005bec <USB_DevInit+0x1e4>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8005bd6:	693b      	ldr	r3, [r7, #16]
 8005bd8:	015a      	lsls	r2, r3, #5
 8005bda:	68fb      	ldr	r3, [r7, #12]
 8005bdc:	4413      	add	r3, r2
 8005bde:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005be2:	461a      	mov	r2, r3
 8005be4:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8005be8:	6013      	str	r3, [r2, #0]
 8005bea:	e013      	b.n	8005c14 <USB_DevInit+0x20c>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8005bec:	693b      	ldr	r3, [r7, #16]
 8005bee:	015a      	lsls	r2, r3, #5
 8005bf0:	68fb      	ldr	r3, [r7, #12]
 8005bf2:	4413      	add	r3, r2
 8005bf4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005bf8:	461a      	mov	r2, r3
 8005bfa:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8005bfe:	6013      	str	r3, [r2, #0]
 8005c00:	e008      	b.n	8005c14 <USB_DevInit+0x20c>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8005c02:	693b      	ldr	r3, [r7, #16]
 8005c04:	015a      	lsls	r2, r3, #5
 8005c06:	68fb      	ldr	r3, [r7, #12]
 8005c08:	4413      	add	r3, r2
 8005c0a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005c0e:	461a      	mov	r2, r3
 8005c10:	2300      	movs	r3, #0
 8005c12:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8005c14:	693b      	ldr	r3, [r7, #16]
 8005c16:	015a      	lsls	r2, r3, #5
 8005c18:	68fb      	ldr	r3, [r7, #12]
 8005c1a:	4413      	add	r3, r2
 8005c1c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005c20:	461a      	mov	r2, r3
 8005c22:	2300      	movs	r3, #0
 8005c24:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8005c26:	693b      	ldr	r3, [r7, #16]
 8005c28:	015a      	lsls	r2, r3, #5
 8005c2a:	68fb      	ldr	r3, [r7, #12]
 8005c2c:	4413      	add	r3, r2
 8005c2e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005c32:	461a      	mov	r2, r3
 8005c34:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8005c38:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005c3a:	693b      	ldr	r3, [r7, #16]
 8005c3c:	3301      	adds	r3, #1
 8005c3e:	613b      	str	r3, [r7, #16]
 8005c40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c42:	693a      	ldr	r2, [r7, #16]
 8005c44:	429a      	cmp	r2, r3
 8005c46:	d3b7      	bcc.n	8005bb8 <USB_DevInit+0x1b0>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005c4e:	691b      	ldr	r3, [r3, #16]
 8005c50:	68fa      	ldr	r2, [r7, #12]
 8005c52:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005c56:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005c5a:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	2200      	movs	r2, #0
 8005c60:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8005c68:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8005c6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c6c:	2b00      	cmp	r3, #0
 8005c6e:	d105      	bne.n	8005c7c <USB_DevInit+0x274>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	699b      	ldr	r3, [r3, #24]
 8005c74:	f043 0210 	orr.w	r2, r3, #16
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	699a      	ldr	r2, [r3, #24]
 8005c80:	4b0e      	ldr	r3, [pc, #56]	; (8005cbc <USB_DevInit+0x2b4>)
 8005c82:	4313      	orrs	r3, r2
 8005c84:	687a      	ldr	r2, [r7, #4]
 8005c86:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8005c88:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005c8a:	2b00      	cmp	r3, #0
 8005c8c:	d005      	beq.n	8005c9a <USB_DevInit+0x292>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	699b      	ldr	r3, [r3, #24]
 8005c92:	f043 0208 	orr.w	r2, r3, #8
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8005c9a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005c9c:	2b01      	cmp	r3, #1
 8005c9e:	d105      	bne.n	8005cac <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	699a      	ldr	r2, [r3, #24]
 8005ca4:	4b06      	ldr	r3, [pc, #24]	; (8005cc0 <USB_DevInit+0x2b8>)
 8005ca6:	4313      	orrs	r3, r2
 8005ca8:	687a      	ldr	r2, [r7, #4]
 8005caa:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8005cac:	7dfb      	ldrb	r3, [r7, #23]
}
 8005cae:	4618      	mov	r0, r3
 8005cb0:	3718      	adds	r7, #24
 8005cb2:	46bd      	mov	sp, r7
 8005cb4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005cb8:	b004      	add	sp, #16
 8005cba:	4770      	bx	lr
 8005cbc:	803c3800 	.word	0x803c3800
 8005cc0:	40000004 	.word	0x40000004

08005cc4 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8005cc4:	b480      	push	{r7}
 8005cc6:	b085      	sub	sp, #20
 8005cc8:	af00      	add	r7, sp, #0
 8005cca:	6078      	str	r0, [r7, #4]
 8005ccc:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8005cce:	2300      	movs	r3, #0
 8005cd0:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005cd2:	68fb      	ldr	r3, [r7, #12]
 8005cd4:	3301      	adds	r3, #1
 8005cd6:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8005cd8:	68fb      	ldr	r3, [r7, #12]
 8005cda:	4a13      	ldr	r2, [pc, #76]	; (8005d28 <USB_FlushTxFifo+0x64>)
 8005cdc:	4293      	cmp	r3, r2
 8005cde:	d901      	bls.n	8005ce4 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8005ce0:	2303      	movs	r3, #3
 8005ce2:	e01b      	b.n	8005d1c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	691b      	ldr	r3, [r3, #16]
 8005ce8:	2b00      	cmp	r3, #0
 8005cea:	daf2      	bge.n	8005cd2 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8005cec:	2300      	movs	r3, #0
 8005cee:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8005cf0:	683b      	ldr	r3, [r7, #0]
 8005cf2:	019b      	lsls	r3, r3, #6
 8005cf4:	f043 0220 	orr.w	r2, r3, #32
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005cfc:	68fb      	ldr	r3, [r7, #12]
 8005cfe:	3301      	adds	r3, #1
 8005d00:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8005d02:	68fb      	ldr	r3, [r7, #12]
 8005d04:	4a08      	ldr	r2, [pc, #32]	; (8005d28 <USB_FlushTxFifo+0x64>)
 8005d06:	4293      	cmp	r3, r2
 8005d08:	d901      	bls.n	8005d0e <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8005d0a:	2303      	movs	r3, #3
 8005d0c:	e006      	b.n	8005d1c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	691b      	ldr	r3, [r3, #16]
 8005d12:	f003 0320 	and.w	r3, r3, #32
 8005d16:	2b20      	cmp	r3, #32
 8005d18:	d0f0      	beq.n	8005cfc <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8005d1a:	2300      	movs	r3, #0
}
 8005d1c:	4618      	mov	r0, r3
 8005d1e:	3714      	adds	r7, #20
 8005d20:	46bd      	mov	sp, r7
 8005d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d26:	4770      	bx	lr
 8005d28:	00030d40 	.word	0x00030d40

08005d2c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8005d2c:	b480      	push	{r7}
 8005d2e:	b085      	sub	sp, #20
 8005d30:	af00      	add	r7, sp, #0
 8005d32:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005d34:	2300      	movs	r3, #0
 8005d36:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	3301      	adds	r3, #1
 8005d3c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8005d3e:	68fb      	ldr	r3, [r7, #12]
 8005d40:	4a11      	ldr	r2, [pc, #68]	; (8005d88 <USB_FlushRxFifo+0x5c>)
 8005d42:	4293      	cmp	r3, r2
 8005d44:	d901      	bls.n	8005d4a <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8005d46:	2303      	movs	r3, #3
 8005d48:	e018      	b.n	8005d7c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	691b      	ldr	r3, [r3, #16]
 8005d4e:	2b00      	cmp	r3, #0
 8005d50:	daf2      	bge.n	8005d38 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8005d52:	2300      	movs	r3, #0
 8005d54:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	2210      	movs	r2, #16
 8005d5a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005d5c:	68fb      	ldr	r3, [r7, #12]
 8005d5e:	3301      	adds	r3, #1
 8005d60:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8005d62:	68fb      	ldr	r3, [r7, #12]
 8005d64:	4a08      	ldr	r2, [pc, #32]	; (8005d88 <USB_FlushRxFifo+0x5c>)
 8005d66:	4293      	cmp	r3, r2
 8005d68:	d901      	bls.n	8005d6e <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8005d6a:	2303      	movs	r3, #3
 8005d6c:	e006      	b.n	8005d7c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	691b      	ldr	r3, [r3, #16]
 8005d72:	f003 0310 	and.w	r3, r3, #16
 8005d76:	2b10      	cmp	r3, #16
 8005d78:	d0f0      	beq.n	8005d5c <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8005d7a:	2300      	movs	r3, #0
}
 8005d7c:	4618      	mov	r0, r3
 8005d7e:	3714      	adds	r7, #20
 8005d80:	46bd      	mov	sp, r7
 8005d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d86:	4770      	bx	lr
 8005d88:	00030d40 	.word	0x00030d40

08005d8c <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8005d8c:	b480      	push	{r7}
 8005d8e:	b085      	sub	sp, #20
 8005d90:	af00      	add	r7, sp, #0
 8005d92:	6078      	str	r0, [r7, #4]
 8005d94:	460b      	mov	r3, r1
 8005d96:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8005d9c:	68fb      	ldr	r3, [r7, #12]
 8005d9e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005da2:	681a      	ldr	r2, [r3, #0]
 8005da4:	78fb      	ldrb	r3, [r7, #3]
 8005da6:	68f9      	ldr	r1, [r7, #12]
 8005da8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005dac:	4313      	orrs	r3, r2
 8005dae:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8005db0:	2300      	movs	r3, #0
}
 8005db2:	4618      	mov	r0, r3
 8005db4:	3714      	adds	r7, #20
 8005db6:	46bd      	mov	sp, r7
 8005db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dbc:	4770      	bx	lr

08005dbe <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8005dbe:	b480      	push	{r7}
 8005dc0:	b085      	sub	sp, #20
 8005dc2:	af00      	add	r7, sp, #0
 8005dc4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	68fa      	ldr	r2, [r7, #12]
 8005dd4:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8005dd8:	f023 0303 	bic.w	r3, r3, #3
 8005ddc:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005de4:	685b      	ldr	r3, [r3, #4]
 8005de6:	68fa      	ldr	r2, [r7, #12]
 8005de8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005dec:	f043 0302 	orr.w	r3, r3, #2
 8005df0:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8005df2:	2300      	movs	r3, #0
}
 8005df4:	4618      	mov	r0, r3
 8005df6:	3714      	adds	r7, #20
 8005df8:	46bd      	mov	sp, r7
 8005dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dfe:	4770      	bx	lr

08005e00 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8005e00:	b480      	push	{r7}
 8005e02:	b083      	sub	sp, #12
 8005e04:	af00      	add	r7, sp, #0
 8005e06:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	695b      	ldr	r3, [r3, #20]
 8005e0c:	f003 0301 	and.w	r3, r3, #1
}
 8005e10:	4618      	mov	r0, r3
 8005e12:	370c      	adds	r7, #12
 8005e14:	46bd      	mov	sp, r7
 8005e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e1a:	4770      	bx	lr

08005e1c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8005e1c:	b480      	push	{r7}
 8005e1e:	b085      	sub	sp, #20
 8005e20:	af00      	add	r7, sp, #0
 8005e22:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005e24:	2300      	movs	r3, #0
 8005e26:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005e28:	68fb      	ldr	r3, [r7, #12]
 8005e2a:	3301      	adds	r3, #1
 8005e2c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	4a13      	ldr	r2, [pc, #76]	; (8005e80 <USB_CoreReset+0x64>)
 8005e32:	4293      	cmp	r3, r2
 8005e34:	d901      	bls.n	8005e3a <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8005e36:	2303      	movs	r3, #3
 8005e38:	e01b      	b.n	8005e72 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	691b      	ldr	r3, [r3, #16]
 8005e3e:	2b00      	cmp	r3, #0
 8005e40:	daf2      	bge.n	8005e28 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8005e42:	2300      	movs	r3, #0
 8005e44:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	691b      	ldr	r3, [r3, #16]
 8005e4a:	f043 0201 	orr.w	r2, r3, #1
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005e52:	68fb      	ldr	r3, [r7, #12]
 8005e54:	3301      	adds	r3, #1
 8005e56:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8005e58:	68fb      	ldr	r3, [r7, #12]
 8005e5a:	4a09      	ldr	r2, [pc, #36]	; (8005e80 <USB_CoreReset+0x64>)
 8005e5c:	4293      	cmp	r3, r2
 8005e5e:	d901      	bls.n	8005e64 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8005e60:	2303      	movs	r3, #3
 8005e62:	e006      	b.n	8005e72 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	691b      	ldr	r3, [r3, #16]
 8005e68:	f003 0301 	and.w	r3, r3, #1
 8005e6c:	2b01      	cmp	r3, #1
 8005e6e:	d0f0      	beq.n	8005e52 <USB_CoreReset+0x36>

  return HAL_OK;
 8005e70:	2300      	movs	r3, #0
}
 8005e72:	4618      	mov	r0, r3
 8005e74:	3714      	adds	r7, #20
 8005e76:	46bd      	mov	sp, r7
 8005e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e7c:	4770      	bx	lr
 8005e7e:	bf00      	nop
 8005e80:	00030d40 	.word	0x00030d40

08005e84 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8005e84:	b480      	push	{r7}
 8005e86:	af00      	add	r7, sp, #0
  * The issue was logged under:https://github.com/ARM-software/CMSIS-FreeRTOS/issues/35
  * until it is correctly fixed, the code below is commented
  */
/*    NVIC_SetPriority (SVCall_IRQn, 0U); */
#endif
}
 8005e88:	bf00      	nop
 8005e8a:	46bd      	mov	sp, r7
 8005e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e90:	4770      	bx	lr
	...

08005e94 <osKernelInitialize>:

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8005e94:	b480      	push	{r7}
 8005e96:	b085      	sub	sp, #20
 8005e98:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005e9a:	f3ef 8305 	mrs	r3, IPSR
 8005e9e:	60bb      	str	r3, [r7, #8]
  return(result);
 8005ea0:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005ea2:	2b00      	cmp	r3, #0
 8005ea4:	d10f      	bne.n	8005ec6 <osKernelInitialize+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005ea6:	f3ef 8310 	mrs	r3, PRIMASK
 8005eaa:	607b      	str	r3, [r7, #4]
  return(result);
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	2b00      	cmp	r3, #0
 8005eb0:	d105      	bne.n	8005ebe <osKernelInitialize+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8005eb2:	f3ef 8311 	mrs	r3, BASEPRI
 8005eb6:	603b      	str	r3, [r7, #0]
  return(result);
 8005eb8:	683b      	ldr	r3, [r7, #0]
 8005eba:	2b00      	cmp	r3, #0
 8005ebc:	d007      	beq.n	8005ece <osKernelInitialize+0x3a>
 8005ebe:	4b0e      	ldr	r3, [pc, #56]	; (8005ef8 <osKernelInitialize+0x64>)
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	2b02      	cmp	r3, #2
 8005ec4:	d103      	bne.n	8005ece <osKernelInitialize+0x3a>
    stat = osErrorISR;
 8005ec6:	f06f 0305 	mvn.w	r3, #5
 8005eca:	60fb      	str	r3, [r7, #12]
 8005ecc:	e00c      	b.n	8005ee8 <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 8005ece:	4b0a      	ldr	r3, [pc, #40]	; (8005ef8 <osKernelInitialize+0x64>)
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	2b00      	cmp	r3, #0
 8005ed4:	d105      	bne.n	8005ee2 <osKernelInitialize+0x4e>
      #if defined(USE_FREERTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8005ed6:	4b08      	ldr	r3, [pc, #32]	; (8005ef8 <osKernelInitialize+0x64>)
 8005ed8:	2201      	movs	r2, #1
 8005eda:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8005edc:	2300      	movs	r3, #0
 8005ede:	60fb      	str	r3, [r7, #12]
 8005ee0:	e002      	b.n	8005ee8 <osKernelInitialize+0x54>
    } else {
      stat = osError;
 8005ee2:	f04f 33ff 	mov.w	r3, #4294967295
 8005ee6:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8005ee8:	68fb      	ldr	r3, [r7, #12]
}
 8005eea:	4618      	mov	r0, r3
 8005eec:	3714      	adds	r7, #20
 8005eee:	46bd      	mov	sp, r7
 8005ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ef4:	4770      	bx	lr
 8005ef6:	bf00      	nop
 8005ef8:	20000bac 	.word	0x20000bac

08005efc <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8005efc:	b580      	push	{r7, lr}
 8005efe:	b084      	sub	sp, #16
 8005f00:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005f02:	f3ef 8305 	mrs	r3, IPSR
 8005f06:	60bb      	str	r3, [r7, #8]
  return(result);
 8005f08:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005f0a:	2b00      	cmp	r3, #0
 8005f0c:	d10f      	bne.n	8005f2e <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005f0e:	f3ef 8310 	mrs	r3, PRIMASK
 8005f12:	607b      	str	r3, [r7, #4]
  return(result);
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	2b00      	cmp	r3, #0
 8005f18:	d105      	bne.n	8005f26 <osKernelStart+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8005f1a:	f3ef 8311 	mrs	r3, BASEPRI
 8005f1e:	603b      	str	r3, [r7, #0]
  return(result);
 8005f20:	683b      	ldr	r3, [r7, #0]
 8005f22:	2b00      	cmp	r3, #0
 8005f24:	d007      	beq.n	8005f36 <osKernelStart+0x3a>
 8005f26:	4b0f      	ldr	r3, [pc, #60]	; (8005f64 <osKernelStart+0x68>)
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	2b02      	cmp	r3, #2
 8005f2c:	d103      	bne.n	8005f36 <osKernelStart+0x3a>
    stat = osErrorISR;
 8005f2e:	f06f 0305 	mvn.w	r3, #5
 8005f32:	60fb      	str	r3, [r7, #12]
 8005f34:	e010      	b.n	8005f58 <osKernelStart+0x5c>
  }
  else {
    if (KernelState == osKernelReady) {
 8005f36:	4b0b      	ldr	r3, [pc, #44]	; (8005f64 <osKernelStart+0x68>)
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	2b01      	cmp	r3, #1
 8005f3c:	d109      	bne.n	8005f52 <osKernelStart+0x56>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8005f3e:	f7ff ffa1 	bl	8005e84 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8005f42:	4b08      	ldr	r3, [pc, #32]	; (8005f64 <osKernelStart+0x68>)
 8005f44:	2202      	movs	r2, #2
 8005f46:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8005f48:	f001 f9f2 	bl	8007330 <vTaskStartScheduler>
      stat = osOK;
 8005f4c:	2300      	movs	r3, #0
 8005f4e:	60fb      	str	r3, [r7, #12]
 8005f50:	e002      	b.n	8005f58 <osKernelStart+0x5c>
    } else {
      stat = osError;
 8005f52:	f04f 33ff 	mov.w	r3, #4294967295
 8005f56:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8005f58:	68fb      	ldr	r3, [r7, #12]
}
 8005f5a:	4618      	mov	r0, r3
 8005f5c:	3710      	adds	r7, #16
 8005f5e:	46bd      	mov	sp, r7
 8005f60:	bd80      	pop	{r7, pc}
 8005f62:	bf00      	nop
 8005f64:	20000bac 	.word	0x20000bac

08005f68 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8005f68:	b580      	push	{r7, lr}
 8005f6a:	b090      	sub	sp, #64	; 0x40
 8005f6c:	af04      	add	r7, sp, #16
 8005f6e:	60f8      	str	r0, [r7, #12]
 8005f70:	60b9      	str	r1, [r7, #8]
 8005f72:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8005f74:	2300      	movs	r3, #0
 8005f76:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005f78:	f3ef 8305 	mrs	r3, IPSR
 8005f7c:	61fb      	str	r3, [r7, #28]
  return(result);
 8005f7e:	69fb      	ldr	r3, [r7, #28]

  if (!IS_IRQ() && (func != NULL)) {
 8005f80:	2b00      	cmp	r3, #0
 8005f82:	f040 808f 	bne.w	80060a4 <osThreadNew+0x13c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005f86:	f3ef 8310 	mrs	r3, PRIMASK
 8005f8a:	61bb      	str	r3, [r7, #24]
  return(result);
 8005f8c:	69bb      	ldr	r3, [r7, #24]
 8005f8e:	2b00      	cmp	r3, #0
 8005f90:	d105      	bne.n	8005f9e <osThreadNew+0x36>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8005f92:	f3ef 8311 	mrs	r3, BASEPRI
 8005f96:	617b      	str	r3, [r7, #20]
  return(result);
 8005f98:	697b      	ldr	r3, [r7, #20]
 8005f9a:	2b00      	cmp	r3, #0
 8005f9c:	d003      	beq.n	8005fa6 <osThreadNew+0x3e>
 8005f9e:	4b44      	ldr	r3, [pc, #272]	; (80060b0 <osThreadNew+0x148>)
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	2b02      	cmp	r3, #2
 8005fa4:	d07e      	beq.n	80060a4 <osThreadNew+0x13c>
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	2b00      	cmp	r3, #0
 8005faa:	d07b      	beq.n	80060a4 <osThreadNew+0x13c>
    stack = configMINIMAL_STACK_SIZE;
 8005fac:	2380      	movs	r3, #128	; 0x80
 8005fae:	62bb      	str	r3, [r7, #40]	; 0x28
    prio  = (UBaseType_t)osPriorityNormal;
 8005fb0:	2318      	movs	r3, #24
 8005fb2:	627b      	str	r3, [r7, #36]	; 0x24

    name = NULL;
 8005fb4:	2300      	movs	r3, #0
 8005fb6:	62fb      	str	r3, [r7, #44]	; 0x2c
    mem  = -1;
 8005fb8:	f04f 33ff 	mov.w	r3, #4294967295
 8005fbc:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	2b00      	cmp	r3, #0
 8005fc2:	d045      	beq.n	8006050 <osThreadNew+0xe8>
      if (attr->name != NULL) {
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	2b00      	cmp	r3, #0
 8005fca:	d002      	beq.n	8005fd2 <osThreadNew+0x6a>
        name = attr->name;
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (attr->priority != osPriorityNone) {
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	699b      	ldr	r3, [r3, #24]
 8005fd6:	2b00      	cmp	r3, #0
 8005fd8:	d002      	beq.n	8005fe0 <osThreadNew+0x78>
        prio = (UBaseType_t)attr->priority;
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	699b      	ldr	r3, [r3, #24]
 8005fde:	627b      	str	r3, [r7, #36]	; 0x24
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8005fe0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005fe2:	2b00      	cmp	r3, #0
 8005fe4:	d008      	beq.n	8005ff8 <osThreadNew+0x90>
 8005fe6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005fe8:	2b38      	cmp	r3, #56	; 0x38
 8005fea:	d805      	bhi.n	8005ff8 <osThreadNew+0x90>
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	685b      	ldr	r3, [r3, #4]
 8005ff0:	f003 0301 	and.w	r3, r3, #1
 8005ff4:	2b00      	cmp	r3, #0
 8005ff6:	d001      	beq.n	8005ffc <osThreadNew+0x94>
        return (NULL);
 8005ff8:	2300      	movs	r3, #0
 8005ffa:	e054      	b.n	80060a6 <osThreadNew+0x13e>
      }

      if (attr->stack_size > 0U) {
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	695b      	ldr	r3, [r3, #20]
 8006000:	2b00      	cmp	r3, #0
 8006002:	d003      	beq.n	800600c <osThreadNew+0xa4>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	695b      	ldr	r3, [r3, #20]
 8006008:	089b      	lsrs	r3, r3, #2
 800600a:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	689b      	ldr	r3, [r3, #8]
 8006010:	2b00      	cmp	r3, #0
 8006012:	d00e      	beq.n	8006032 <osThreadNew+0xca>
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	68db      	ldr	r3, [r3, #12]
 8006018:	2bbb      	cmp	r3, #187	; 0xbb
 800601a:	d90a      	bls.n	8006032 <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8006020:	2b00      	cmp	r3, #0
 8006022:	d006      	beq.n	8006032 <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	695b      	ldr	r3, [r3, #20]
 8006028:	2b00      	cmp	r3, #0
 800602a:	d002      	beq.n	8006032 <osThreadNew+0xca>
        mem = 1;
 800602c:	2301      	movs	r3, #1
 800602e:	623b      	str	r3, [r7, #32]
 8006030:	e010      	b.n	8006054 <osThreadNew+0xec>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	689b      	ldr	r3, [r3, #8]
 8006036:	2b00      	cmp	r3, #0
 8006038:	d10c      	bne.n	8006054 <osThreadNew+0xec>
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	68db      	ldr	r3, [r3, #12]
 800603e:	2b00      	cmp	r3, #0
 8006040:	d108      	bne.n	8006054 <osThreadNew+0xec>
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	691b      	ldr	r3, [r3, #16]
 8006046:	2b00      	cmp	r3, #0
 8006048:	d104      	bne.n	8006054 <osThreadNew+0xec>
          mem = 0;
 800604a:	2300      	movs	r3, #0
 800604c:	623b      	str	r3, [r7, #32]
 800604e:	e001      	b.n	8006054 <osThreadNew+0xec>
        }
      }
    }
    else {
      mem = 0;
 8006050:	2300      	movs	r3, #0
 8006052:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 8006054:	6a3b      	ldr	r3, [r7, #32]
 8006056:	2b01      	cmp	r3, #1
 8006058:	d110      	bne.n	800607c <osThreadNew+0x114>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 800605e:	687a      	ldr	r2, [r7, #4]
 8006060:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8006062:	9202      	str	r2, [sp, #8]
 8006064:	9301      	str	r3, [sp, #4]
 8006066:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006068:	9300      	str	r3, [sp, #0]
 800606a:	68bb      	ldr	r3, [r7, #8]
 800606c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800606e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006070:	68f8      	ldr	r0, [r7, #12]
 8006072:	f000 ff67 	bl	8006f44 <xTaskCreateStatic>
 8006076:	4603      	mov	r3, r0
 8006078:	613b      	str	r3, [r7, #16]
 800607a:	e013      	b.n	80060a4 <osThreadNew+0x13c>
    }
    else {
      if (mem == 0) {
 800607c:	6a3b      	ldr	r3, [r7, #32]
 800607e:	2b00      	cmp	r3, #0
 8006080:	d110      	bne.n	80060a4 <osThreadNew+0x13c>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8006082:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006084:	b29a      	uxth	r2, r3
 8006086:	f107 0310 	add.w	r3, r7, #16
 800608a:	9301      	str	r3, [sp, #4]
 800608c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800608e:	9300      	str	r3, [sp, #0]
 8006090:	68bb      	ldr	r3, [r7, #8]
 8006092:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006094:	68f8      	ldr	r0, [r7, #12]
 8006096:	f000 ffb8 	bl	800700a <xTaskCreate>
 800609a:	4603      	mov	r3, r0
 800609c:	2b01      	cmp	r3, #1
 800609e:	d001      	beq.n	80060a4 <osThreadNew+0x13c>
          hTask = NULL;
 80060a0:	2300      	movs	r3, #0
 80060a2:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 80060a4:	693b      	ldr	r3, [r7, #16]
}
 80060a6:	4618      	mov	r0, r3
 80060a8:	3730      	adds	r7, #48	; 0x30
 80060aa:	46bd      	mov	sp, r7
 80060ac:	bd80      	pop	{r7, pc}
 80060ae:	bf00      	nop
 80060b0:	20000bac 	.word	0x20000bac

080060b4 <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 80060b4:	b580      	push	{r7, lr}
 80060b6:	b086      	sub	sp, #24
 80060b8:	af00      	add	r7, sp, #0
 80060ba:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80060bc:	f3ef 8305 	mrs	r3, IPSR
 80060c0:	613b      	str	r3, [r7, #16]
  return(result);
 80060c2:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 80060c4:	2b00      	cmp	r3, #0
 80060c6:	d10f      	bne.n	80060e8 <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80060c8:	f3ef 8310 	mrs	r3, PRIMASK
 80060cc:	60fb      	str	r3, [r7, #12]
  return(result);
 80060ce:	68fb      	ldr	r3, [r7, #12]
 80060d0:	2b00      	cmp	r3, #0
 80060d2:	d105      	bne.n	80060e0 <osDelay+0x2c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80060d4:	f3ef 8311 	mrs	r3, BASEPRI
 80060d8:	60bb      	str	r3, [r7, #8]
  return(result);
 80060da:	68bb      	ldr	r3, [r7, #8]
 80060dc:	2b00      	cmp	r3, #0
 80060de:	d007      	beq.n	80060f0 <osDelay+0x3c>
 80060e0:	4b0a      	ldr	r3, [pc, #40]	; (800610c <osDelay+0x58>)
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	2b02      	cmp	r3, #2
 80060e6:	d103      	bne.n	80060f0 <osDelay+0x3c>
    stat = osErrorISR;
 80060e8:	f06f 0305 	mvn.w	r3, #5
 80060ec:	617b      	str	r3, [r7, #20]
 80060ee:	e007      	b.n	8006100 <osDelay+0x4c>
  }
  else {
    stat = osOK;
 80060f0:	2300      	movs	r3, #0
 80060f2:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	2b00      	cmp	r3, #0
 80060f8:	d002      	beq.n	8006100 <osDelay+0x4c>
      vTaskDelay(ticks);
 80060fa:	6878      	ldr	r0, [r7, #4]
 80060fc:	f001 f8e2 	bl	80072c4 <vTaskDelay>
    }
  }

  return (stat);
 8006100:	697b      	ldr	r3, [r7, #20]
}
 8006102:	4618      	mov	r0, r3
 8006104:	3718      	adds	r7, #24
 8006106:	46bd      	mov	sp, r7
 8006108:	bd80      	pop	{r7, pc}
 800610a:	bf00      	nop
 800610c:	20000bac 	.word	0x20000bac

08006110 <osMutexNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 8006110:	b580      	push	{r7, lr}
 8006112:	b08a      	sub	sp, #40	; 0x28
 8006114:	af00      	add	r7, sp, #0
 8006116:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 8006118:	2300      	movs	r3, #0
 800611a:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800611c:	f3ef 8305 	mrs	r3, IPSR
 8006120:	613b      	str	r3, [r7, #16]
  return(result);
 8006122:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ()) {
 8006124:	2b00      	cmp	r3, #0
 8006126:	f040 8085 	bne.w	8006234 <osMutexNew+0x124>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800612a:	f3ef 8310 	mrs	r3, PRIMASK
 800612e:	60fb      	str	r3, [r7, #12]
  return(result);
 8006130:	68fb      	ldr	r3, [r7, #12]
 8006132:	2b00      	cmp	r3, #0
 8006134:	d105      	bne.n	8006142 <osMutexNew+0x32>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8006136:	f3ef 8311 	mrs	r3, BASEPRI
 800613a:	60bb      	str	r3, [r7, #8]
  return(result);
 800613c:	68bb      	ldr	r3, [r7, #8]
 800613e:	2b00      	cmp	r3, #0
 8006140:	d003      	beq.n	800614a <osMutexNew+0x3a>
 8006142:	4b3f      	ldr	r3, [pc, #252]	; (8006240 <osMutexNew+0x130>)
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	2b02      	cmp	r3, #2
 8006148:	d074      	beq.n	8006234 <osMutexNew+0x124>
    if (attr != NULL) {
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	2b00      	cmp	r3, #0
 800614e:	d003      	beq.n	8006158 <osMutexNew+0x48>
      type = attr->attr_bits;
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	685b      	ldr	r3, [r3, #4]
 8006154:	623b      	str	r3, [r7, #32]
 8006156:	e001      	b.n	800615c <osMutexNew+0x4c>
    } else {
      type = 0U;
 8006158:	2300      	movs	r3, #0
 800615a:	623b      	str	r3, [r7, #32]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 800615c:	6a3b      	ldr	r3, [r7, #32]
 800615e:	f003 0301 	and.w	r3, r3, #1
 8006162:	2b00      	cmp	r3, #0
 8006164:	d002      	beq.n	800616c <osMutexNew+0x5c>
      rmtx = 1U;
 8006166:	2301      	movs	r3, #1
 8006168:	61fb      	str	r3, [r7, #28]
 800616a:	e001      	b.n	8006170 <osMutexNew+0x60>
    } else {
      rmtx = 0U;
 800616c:	2300      	movs	r3, #0
 800616e:	61fb      	str	r3, [r7, #28]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 8006170:	6a3b      	ldr	r3, [r7, #32]
 8006172:	f003 0308 	and.w	r3, r3, #8
 8006176:	2b00      	cmp	r3, #0
 8006178:	d15c      	bne.n	8006234 <osMutexNew+0x124>
      mem = -1;
 800617a:	f04f 33ff 	mov.w	r3, #4294967295
 800617e:	61bb      	str	r3, [r7, #24]

      if (attr != NULL) {
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	2b00      	cmp	r3, #0
 8006184:	d015      	beq.n	80061b2 <osMutexNew+0xa2>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	689b      	ldr	r3, [r3, #8]
 800618a:	2b00      	cmp	r3, #0
 800618c:	d006      	beq.n	800619c <osMutexNew+0x8c>
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	68db      	ldr	r3, [r3, #12]
 8006192:	2b4f      	cmp	r3, #79	; 0x4f
 8006194:	d902      	bls.n	800619c <osMutexNew+0x8c>
          mem = 1;
 8006196:	2301      	movs	r3, #1
 8006198:	61bb      	str	r3, [r7, #24]
 800619a:	e00c      	b.n	80061b6 <osMutexNew+0xa6>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	689b      	ldr	r3, [r3, #8]
 80061a0:	2b00      	cmp	r3, #0
 80061a2:	d108      	bne.n	80061b6 <osMutexNew+0xa6>
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	68db      	ldr	r3, [r3, #12]
 80061a8:	2b00      	cmp	r3, #0
 80061aa:	d104      	bne.n	80061b6 <osMutexNew+0xa6>
            mem = 0;
 80061ac:	2300      	movs	r3, #0
 80061ae:	61bb      	str	r3, [r7, #24]
 80061b0:	e001      	b.n	80061b6 <osMutexNew+0xa6>
          }
        }
      }
      else {
        mem = 0;
 80061b2:	2300      	movs	r3, #0
 80061b4:	61bb      	str	r3, [r7, #24]
      }

      if (mem == 1) {
 80061b6:	69bb      	ldr	r3, [r7, #24]
 80061b8:	2b01      	cmp	r3, #1
 80061ba:	d112      	bne.n	80061e2 <osMutexNew+0xd2>
        if (rmtx != 0U) {
 80061bc:	69fb      	ldr	r3, [r7, #28]
 80061be:	2b00      	cmp	r3, #0
 80061c0:	d007      	beq.n	80061d2 <osMutexNew+0xc2>
          hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	689b      	ldr	r3, [r3, #8]
 80061c6:	4619      	mov	r1, r3
 80061c8:	2004      	movs	r0, #4
 80061ca:	f000 faa6 	bl	800671a <xQueueCreateMutexStatic>
 80061ce:	6278      	str	r0, [r7, #36]	; 0x24
 80061d0:	e016      	b.n	8006200 <osMutexNew+0xf0>
        }
        else {
          hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	689b      	ldr	r3, [r3, #8]
 80061d6:	4619      	mov	r1, r3
 80061d8:	2001      	movs	r0, #1
 80061da:	f000 fa9e 	bl	800671a <xQueueCreateMutexStatic>
 80061de:	6278      	str	r0, [r7, #36]	; 0x24
 80061e0:	e00e      	b.n	8006200 <osMutexNew+0xf0>
        }
      }
      else {
        if (mem == 0) {
 80061e2:	69bb      	ldr	r3, [r7, #24]
 80061e4:	2b00      	cmp	r3, #0
 80061e6:	d10b      	bne.n	8006200 <osMutexNew+0xf0>
          if (rmtx != 0U) {
 80061e8:	69fb      	ldr	r3, [r7, #28]
 80061ea:	2b00      	cmp	r3, #0
 80061ec:	d004      	beq.n	80061f8 <osMutexNew+0xe8>
            hMutex = xSemaphoreCreateRecursiveMutex ();
 80061ee:	2004      	movs	r0, #4
 80061f0:	f000 fa7b 	bl	80066ea <xQueueCreateMutex>
 80061f4:	6278      	str	r0, [r7, #36]	; 0x24
 80061f6:	e003      	b.n	8006200 <osMutexNew+0xf0>
          } else {
            hMutex = xSemaphoreCreateMutex ();
 80061f8:	2001      	movs	r0, #1
 80061fa:	f000 fa76 	bl	80066ea <xQueueCreateMutex>
 80061fe:	6278      	str	r0, [r7, #36]	; 0x24
          }
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 8006200:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006202:	2b00      	cmp	r3, #0
 8006204:	d00c      	beq.n	8006220 <osMutexNew+0x110>
        if (attr != NULL) {
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	2b00      	cmp	r3, #0
 800620a:	d003      	beq.n	8006214 <osMutexNew+0x104>
          name = attr->name;
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	617b      	str	r3, [r7, #20]
 8006212:	e001      	b.n	8006218 <osMutexNew+0x108>
        } else {
          name = NULL;
 8006214:	2300      	movs	r3, #0
 8006216:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hMutex, name);
 8006218:	6979      	ldr	r1, [r7, #20]
 800621a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800621c:	f000 fe34 	bl	8006e88 <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 8006220:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006222:	2b00      	cmp	r3, #0
 8006224:	d006      	beq.n	8006234 <osMutexNew+0x124>
 8006226:	69fb      	ldr	r3, [r7, #28]
 8006228:	2b00      	cmp	r3, #0
 800622a:	d003      	beq.n	8006234 <osMutexNew+0x124>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 800622c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800622e:	f043 0301 	orr.w	r3, r3, #1
 8006232:	627b      	str	r3, [r7, #36]	; 0x24
      }
    }
  }

  return ((osMutexId_t)hMutex);
 8006234:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8006236:	4618      	mov	r0, r3
 8006238:	3728      	adds	r7, #40	; 0x28
 800623a:	46bd      	mov	sp, r7
 800623c:	bd80      	pop	{r7, pc}
 800623e:	bf00      	nop
 8006240:	20000bac 	.word	0x20000bac

08006244 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8006244:	b480      	push	{r7}
 8006246:	b085      	sub	sp, #20
 8006248:	af00      	add	r7, sp, #0
 800624a:	60f8      	str	r0, [r7, #12]
 800624c:	60b9      	str	r1, [r7, #8]
 800624e:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8006250:	68fb      	ldr	r3, [r7, #12]
 8006252:	4a07      	ldr	r2, [pc, #28]	; (8006270 <vApplicationGetIdleTaskMemory+0x2c>)
 8006254:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8006256:	68bb      	ldr	r3, [r7, #8]
 8006258:	4a06      	ldr	r2, [pc, #24]	; (8006274 <vApplicationGetIdleTaskMemory+0x30>)
 800625a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	2280      	movs	r2, #128	; 0x80
 8006260:	601a      	str	r2, [r3, #0]
}
 8006262:	bf00      	nop
 8006264:	3714      	adds	r7, #20
 8006266:	46bd      	mov	sp, r7
 8006268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800626c:	4770      	bx	lr
 800626e:	bf00      	nop
 8006270:	20000bb0 	.word	0x20000bb0
 8006274:	20000c6c 	.word	0x20000c6c

08006278 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8006278:	b480      	push	{r7}
 800627a:	b085      	sub	sp, #20
 800627c:	af00      	add	r7, sp, #0
 800627e:	60f8      	str	r0, [r7, #12]
 8006280:	60b9      	str	r1, [r7, #8]
 8006282:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8006284:	68fb      	ldr	r3, [r7, #12]
 8006286:	4a07      	ldr	r2, [pc, #28]	; (80062a4 <vApplicationGetTimerTaskMemory+0x2c>)
 8006288:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800628a:	68bb      	ldr	r3, [r7, #8]
 800628c:	4a06      	ldr	r2, [pc, #24]	; (80062a8 <vApplicationGetTimerTaskMemory+0x30>)
 800628e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	f44f 7280 	mov.w	r2, #256	; 0x100
 8006296:	601a      	str	r2, [r3, #0]
}
 8006298:	bf00      	nop
 800629a:	3714      	adds	r7, #20
 800629c:	46bd      	mov	sp, r7
 800629e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062a2:	4770      	bx	lr
 80062a4:	20000e6c 	.word	0x20000e6c
 80062a8:	20000f28 	.word	0x20000f28

080062ac <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80062ac:	b480      	push	{r7}
 80062ae:	b083      	sub	sp, #12
 80062b0:	af00      	add	r7, sp, #0
 80062b2:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	f103 0208 	add.w	r2, r3, #8
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	f04f 32ff 	mov.w	r2, #4294967295
 80062c4:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	f103 0208 	add.w	r2, r3, #8
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	f103 0208 	add.w	r2, r3, #8
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	2200      	movs	r2, #0
 80062de:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80062e0:	bf00      	nop
 80062e2:	370c      	adds	r7, #12
 80062e4:	46bd      	mov	sp, r7
 80062e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ea:	4770      	bx	lr

080062ec <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80062ec:	b480      	push	{r7}
 80062ee:	b083      	sub	sp, #12
 80062f0:	af00      	add	r7, sp, #0
 80062f2:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	2200      	movs	r2, #0
 80062f8:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80062fa:	bf00      	nop
 80062fc:	370c      	adds	r7, #12
 80062fe:	46bd      	mov	sp, r7
 8006300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006304:	4770      	bx	lr

08006306 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006306:	b480      	push	{r7}
 8006308:	b085      	sub	sp, #20
 800630a:	af00      	add	r7, sp, #0
 800630c:	6078      	str	r0, [r7, #4]
 800630e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	685b      	ldr	r3, [r3, #4]
 8006314:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8006316:	683b      	ldr	r3, [r7, #0]
 8006318:	68fa      	ldr	r2, [r7, #12]
 800631a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800631c:	68fb      	ldr	r3, [r7, #12]
 800631e:	689a      	ldr	r2, [r3, #8]
 8006320:	683b      	ldr	r3, [r7, #0]
 8006322:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8006324:	68fb      	ldr	r3, [r7, #12]
 8006326:	689b      	ldr	r3, [r3, #8]
 8006328:	683a      	ldr	r2, [r7, #0]
 800632a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800632c:	68fb      	ldr	r3, [r7, #12]
 800632e:	683a      	ldr	r2, [r7, #0]
 8006330:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8006332:	683b      	ldr	r3, [r7, #0]
 8006334:	687a      	ldr	r2, [r7, #4]
 8006336:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	1c5a      	adds	r2, r3, #1
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	601a      	str	r2, [r3, #0]
}
 8006342:	bf00      	nop
 8006344:	3714      	adds	r7, #20
 8006346:	46bd      	mov	sp, r7
 8006348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800634c:	4770      	bx	lr

0800634e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800634e:	b480      	push	{r7}
 8006350:	b085      	sub	sp, #20
 8006352:	af00      	add	r7, sp, #0
 8006354:	6078      	str	r0, [r7, #4]
 8006356:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8006358:	683b      	ldr	r3, [r7, #0]
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800635e:	68bb      	ldr	r3, [r7, #8]
 8006360:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006364:	d103      	bne.n	800636e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	691b      	ldr	r3, [r3, #16]
 800636a:	60fb      	str	r3, [r7, #12]
 800636c:	e00c      	b.n	8006388 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	3308      	adds	r3, #8
 8006372:	60fb      	str	r3, [r7, #12]
 8006374:	e002      	b.n	800637c <vListInsert+0x2e>
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	685b      	ldr	r3, [r3, #4]
 800637a:	60fb      	str	r3, [r7, #12]
 800637c:	68fb      	ldr	r3, [r7, #12]
 800637e:	685b      	ldr	r3, [r3, #4]
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	68ba      	ldr	r2, [r7, #8]
 8006384:	429a      	cmp	r2, r3
 8006386:	d2f6      	bcs.n	8006376 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8006388:	68fb      	ldr	r3, [r7, #12]
 800638a:	685a      	ldr	r2, [r3, #4]
 800638c:	683b      	ldr	r3, [r7, #0]
 800638e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8006390:	683b      	ldr	r3, [r7, #0]
 8006392:	685b      	ldr	r3, [r3, #4]
 8006394:	683a      	ldr	r2, [r7, #0]
 8006396:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8006398:	683b      	ldr	r3, [r7, #0]
 800639a:	68fa      	ldr	r2, [r7, #12]
 800639c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800639e:	68fb      	ldr	r3, [r7, #12]
 80063a0:	683a      	ldr	r2, [r7, #0]
 80063a2:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80063a4:	683b      	ldr	r3, [r7, #0]
 80063a6:	687a      	ldr	r2, [r7, #4]
 80063a8:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	1c5a      	adds	r2, r3, #1
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	601a      	str	r2, [r3, #0]
}
 80063b4:	bf00      	nop
 80063b6:	3714      	adds	r7, #20
 80063b8:	46bd      	mov	sp, r7
 80063ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063be:	4770      	bx	lr

080063c0 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80063c0:	b480      	push	{r7}
 80063c2:	b085      	sub	sp, #20
 80063c4:	af00      	add	r7, sp, #0
 80063c6:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	691b      	ldr	r3, [r3, #16]
 80063cc:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	685b      	ldr	r3, [r3, #4]
 80063d2:	687a      	ldr	r2, [r7, #4]
 80063d4:	6892      	ldr	r2, [r2, #8]
 80063d6:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	689b      	ldr	r3, [r3, #8]
 80063dc:	687a      	ldr	r2, [r7, #4]
 80063de:	6852      	ldr	r2, [r2, #4]
 80063e0:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80063e2:	68fb      	ldr	r3, [r7, #12]
 80063e4:	685b      	ldr	r3, [r3, #4]
 80063e6:	687a      	ldr	r2, [r7, #4]
 80063e8:	429a      	cmp	r2, r3
 80063ea:	d103      	bne.n	80063f4 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	689a      	ldr	r2, [r3, #8]
 80063f0:	68fb      	ldr	r3, [r7, #12]
 80063f2:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	2200      	movs	r2, #0
 80063f8:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80063fa:	68fb      	ldr	r3, [r7, #12]
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	1e5a      	subs	r2, r3, #1
 8006400:	68fb      	ldr	r3, [r7, #12]
 8006402:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	681b      	ldr	r3, [r3, #0]
}
 8006408:	4618      	mov	r0, r3
 800640a:	3714      	adds	r7, #20
 800640c:	46bd      	mov	sp, r7
 800640e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006412:	4770      	bx	lr

08006414 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8006414:	b580      	push	{r7, lr}
 8006416:	b084      	sub	sp, #16
 8006418:	af00      	add	r7, sp, #0
 800641a:	6078      	str	r0, [r7, #4]
 800641c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8006422:	68fb      	ldr	r3, [r7, #12]
 8006424:	2b00      	cmp	r3, #0
 8006426:	d10c      	bne.n	8006442 <xQueueGenericReset+0x2e>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8006428:	f04f 0350 	mov.w	r3, #80	; 0x50
 800642c:	b672      	cpsid	i
 800642e:	f383 8811 	msr	BASEPRI, r3
 8006432:	f3bf 8f6f 	isb	sy
 8006436:	f3bf 8f4f 	dsb	sy
 800643a:	b662      	cpsie	i
 800643c:	60bb      	str	r3, [r7, #8]
		"	isb														\n" \
		"	dsb														\n" \
		"	cpsie i													\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800643e:	bf00      	nop
 8006440:	e7fe      	b.n	8006440 <xQueueGenericReset+0x2c>

	taskENTER_CRITICAL();
 8006442:	f002 f933 	bl	80086ac <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006446:	68fb      	ldr	r3, [r7, #12]
 8006448:	681a      	ldr	r2, [r3, #0]
 800644a:	68fb      	ldr	r3, [r7, #12]
 800644c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800644e:	68f9      	ldr	r1, [r7, #12]
 8006450:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8006452:	fb01 f303 	mul.w	r3, r1, r3
 8006456:	441a      	add	r2, r3
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800645c:	68fb      	ldr	r3, [r7, #12]
 800645e:	2200      	movs	r2, #0
 8006460:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8006462:	68fb      	ldr	r3, [r7, #12]
 8006464:	681a      	ldr	r2, [r3, #0]
 8006466:	68fb      	ldr	r3, [r7, #12]
 8006468:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800646a:	68fb      	ldr	r3, [r7, #12]
 800646c:	681a      	ldr	r2, [r3, #0]
 800646e:	68fb      	ldr	r3, [r7, #12]
 8006470:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006472:	3b01      	subs	r3, #1
 8006474:	68f9      	ldr	r1, [r7, #12]
 8006476:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8006478:	fb01 f303 	mul.w	r3, r1, r3
 800647c:	441a      	add	r2, r3
 800647e:	68fb      	ldr	r3, [r7, #12]
 8006480:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8006482:	68fb      	ldr	r3, [r7, #12]
 8006484:	22ff      	movs	r2, #255	; 0xff
 8006486:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800648a:	68fb      	ldr	r3, [r7, #12]
 800648c:	22ff      	movs	r2, #255	; 0xff
 800648e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8006492:	683b      	ldr	r3, [r7, #0]
 8006494:	2b00      	cmp	r3, #0
 8006496:	d114      	bne.n	80064c2 <xQueueGenericReset+0xae>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006498:	68fb      	ldr	r3, [r7, #12]
 800649a:	691b      	ldr	r3, [r3, #16]
 800649c:	2b00      	cmp	r3, #0
 800649e:	d01a      	beq.n	80064d6 <xQueueGenericReset+0xc2>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80064a0:	68fb      	ldr	r3, [r7, #12]
 80064a2:	3310      	adds	r3, #16
 80064a4:	4618      	mov	r0, r3
 80064a6:	f001 f9eb 	bl	8007880 <xTaskRemoveFromEventList>
 80064aa:	4603      	mov	r3, r0
 80064ac:	2b00      	cmp	r3, #0
 80064ae:	d012      	beq.n	80064d6 <xQueueGenericReset+0xc2>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80064b0:	4b0c      	ldr	r3, [pc, #48]	; (80064e4 <xQueueGenericReset+0xd0>)
 80064b2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80064b6:	601a      	str	r2, [r3, #0]
 80064b8:	f3bf 8f4f 	dsb	sy
 80064bc:	f3bf 8f6f 	isb	sy
 80064c0:	e009      	b.n	80064d6 <xQueueGenericReset+0xc2>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80064c2:	68fb      	ldr	r3, [r7, #12]
 80064c4:	3310      	adds	r3, #16
 80064c6:	4618      	mov	r0, r3
 80064c8:	f7ff fef0 	bl	80062ac <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80064cc:	68fb      	ldr	r3, [r7, #12]
 80064ce:	3324      	adds	r3, #36	; 0x24
 80064d0:	4618      	mov	r0, r3
 80064d2:	f7ff feeb 	bl	80062ac <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80064d6:	f002 f91d 	bl	8008714 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80064da:	2301      	movs	r3, #1
}
 80064dc:	4618      	mov	r0, r3
 80064de:	3710      	adds	r7, #16
 80064e0:	46bd      	mov	sp, r7
 80064e2:	bd80      	pop	{r7, pc}
 80064e4:	e000ed04 	.word	0xe000ed04

080064e8 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80064e8:	b580      	push	{r7, lr}
 80064ea:	b08e      	sub	sp, #56	; 0x38
 80064ec:	af02      	add	r7, sp, #8
 80064ee:	60f8      	str	r0, [r7, #12]
 80064f0:	60b9      	str	r1, [r7, #8]
 80064f2:	607a      	str	r2, [r7, #4]
 80064f4:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80064f6:	68fb      	ldr	r3, [r7, #12]
 80064f8:	2b00      	cmp	r3, #0
 80064fa:	d10c      	bne.n	8006516 <xQueueGenericCreateStatic+0x2e>
	__asm volatile
 80064fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006500:	b672      	cpsid	i
 8006502:	f383 8811 	msr	BASEPRI, r3
 8006506:	f3bf 8f6f 	isb	sy
 800650a:	f3bf 8f4f 	dsb	sy
 800650e:	b662      	cpsie	i
 8006510:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8006512:	bf00      	nop
 8006514:	e7fe      	b.n	8006514 <xQueueGenericCreateStatic+0x2c>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8006516:	683b      	ldr	r3, [r7, #0]
 8006518:	2b00      	cmp	r3, #0
 800651a:	d10c      	bne.n	8006536 <xQueueGenericCreateStatic+0x4e>
	__asm volatile
 800651c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006520:	b672      	cpsid	i
 8006522:	f383 8811 	msr	BASEPRI, r3
 8006526:	f3bf 8f6f 	isb	sy
 800652a:	f3bf 8f4f 	dsb	sy
 800652e:	b662      	cpsie	i
 8006530:	627b      	str	r3, [r7, #36]	; 0x24
}
 8006532:	bf00      	nop
 8006534:	e7fe      	b.n	8006534 <xQueueGenericCreateStatic+0x4c>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	2b00      	cmp	r3, #0
 800653a:	d002      	beq.n	8006542 <xQueueGenericCreateStatic+0x5a>
 800653c:	68bb      	ldr	r3, [r7, #8]
 800653e:	2b00      	cmp	r3, #0
 8006540:	d001      	beq.n	8006546 <xQueueGenericCreateStatic+0x5e>
 8006542:	2301      	movs	r3, #1
 8006544:	e000      	b.n	8006548 <xQueueGenericCreateStatic+0x60>
 8006546:	2300      	movs	r3, #0
 8006548:	2b00      	cmp	r3, #0
 800654a:	d10c      	bne.n	8006566 <xQueueGenericCreateStatic+0x7e>
	__asm volatile
 800654c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006550:	b672      	cpsid	i
 8006552:	f383 8811 	msr	BASEPRI, r3
 8006556:	f3bf 8f6f 	isb	sy
 800655a:	f3bf 8f4f 	dsb	sy
 800655e:	b662      	cpsie	i
 8006560:	623b      	str	r3, [r7, #32]
}
 8006562:	bf00      	nop
 8006564:	e7fe      	b.n	8006564 <xQueueGenericCreateStatic+0x7c>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	2b00      	cmp	r3, #0
 800656a:	d102      	bne.n	8006572 <xQueueGenericCreateStatic+0x8a>
 800656c:	68bb      	ldr	r3, [r7, #8]
 800656e:	2b00      	cmp	r3, #0
 8006570:	d101      	bne.n	8006576 <xQueueGenericCreateStatic+0x8e>
 8006572:	2301      	movs	r3, #1
 8006574:	e000      	b.n	8006578 <xQueueGenericCreateStatic+0x90>
 8006576:	2300      	movs	r3, #0
 8006578:	2b00      	cmp	r3, #0
 800657a:	d10c      	bne.n	8006596 <xQueueGenericCreateStatic+0xae>
	__asm volatile
 800657c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006580:	b672      	cpsid	i
 8006582:	f383 8811 	msr	BASEPRI, r3
 8006586:	f3bf 8f6f 	isb	sy
 800658a:	f3bf 8f4f 	dsb	sy
 800658e:	b662      	cpsie	i
 8006590:	61fb      	str	r3, [r7, #28]
}
 8006592:	bf00      	nop
 8006594:	e7fe      	b.n	8006594 <xQueueGenericCreateStatic+0xac>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8006596:	2350      	movs	r3, #80	; 0x50
 8006598:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800659a:	697b      	ldr	r3, [r7, #20]
 800659c:	2b50      	cmp	r3, #80	; 0x50
 800659e:	d00c      	beq.n	80065ba <xQueueGenericCreateStatic+0xd2>
	__asm volatile
 80065a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80065a4:	b672      	cpsid	i
 80065a6:	f383 8811 	msr	BASEPRI, r3
 80065aa:	f3bf 8f6f 	isb	sy
 80065ae:	f3bf 8f4f 	dsb	sy
 80065b2:	b662      	cpsie	i
 80065b4:	61bb      	str	r3, [r7, #24]
}
 80065b6:	bf00      	nop
 80065b8:	e7fe      	b.n	80065b8 <xQueueGenericCreateStatic+0xd0>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80065ba:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80065bc:	683b      	ldr	r3, [r7, #0]
 80065be:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 80065c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80065c2:	2b00      	cmp	r3, #0
 80065c4:	d00d      	beq.n	80065e2 <xQueueGenericCreateStatic+0xfa>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80065c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80065c8:	2201      	movs	r2, #1
 80065ca:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80065ce:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 80065d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80065d4:	9300      	str	r3, [sp, #0]
 80065d6:	4613      	mov	r3, r2
 80065d8:	687a      	ldr	r2, [r7, #4]
 80065da:	68b9      	ldr	r1, [r7, #8]
 80065dc:	68f8      	ldr	r0, [r7, #12]
 80065de:	f000 f847 	bl	8006670 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80065e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 80065e4:	4618      	mov	r0, r3
 80065e6:	3730      	adds	r7, #48	; 0x30
 80065e8:	46bd      	mov	sp, r7
 80065ea:	bd80      	pop	{r7, pc}

080065ec <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80065ec:	b580      	push	{r7, lr}
 80065ee:	b08a      	sub	sp, #40	; 0x28
 80065f0:	af02      	add	r7, sp, #8
 80065f2:	60f8      	str	r0, [r7, #12]
 80065f4:	60b9      	str	r1, [r7, #8]
 80065f6:	4613      	mov	r3, r2
 80065f8:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80065fa:	68fb      	ldr	r3, [r7, #12]
 80065fc:	2b00      	cmp	r3, #0
 80065fe:	d10c      	bne.n	800661a <xQueueGenericCreate+0x2e>
	__asm volatile
 8006600:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006604:	b672      	cpsid	i
 8006606:	f383 8811 	msr	BASEPRI, r3
 800660a:	f3bf 8f6f 	isb	sy
 800660e:	f3bf 8f4f 	dsb	sy
 8006612:	b662      	cpsie	i
 8006614:	613b      	str	r3, [r7, #16]
}
 8006616:	bf00      	nop
 8006618:	e7fe      	b.n	8006618 <xQueueGenericCreate+0x2c>

		if( uxItemSize == ( UBaseType_t ) 0 )
 800661a:	68bb      	ldr	r3, [r7, #8]
 800661c:	2b00      	cmp	r3, #0
 800661e:	d102      	bne.n	8006626 <xQueueGenericCreate+0x3a>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 8006620:	2300      	movs	r3, #0
 8006622:	61fb      	str	r3, [r7, #28]
 8006624:	e004      	b.n	8006630 <xQueueGenericCreate+0x44>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006626:	68fb      	ldr	r3, [r7, #12]
 8006628:	68ba      	ldr	r2, [r7, #8]
 800662a:	fb02 f303 	mul.w	r3, r2, r3
 800662e:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8006630:	69fb      	ldr	r3, [r7, #28]
 8006632:	3350      	adds	r3, #80	; 0x50
 8006634:	4618      	mov	r0, r3
 8006636:	f002 f965 	bl	8008904 <pvPortMalloc>
 800663a:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800663c:	69bb      	ldr	r3, [r7, #24]
 800663e:	2b00      	cmp	r3, #0
 8006640:	d011      	beq.n	8006666 <xQueueGenericCreate+0x7a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8006642:	69bb      	ldr	r3, [r7, #24]
 8006644:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006646:	697b      	ldr	r3, [r7, #20]
 8006648:	3350      	adds	r3, #80	; 0x50
 800664a:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800664c:	69bb      	ldr	r3, [r7, #24]
 800664e:	2200      	movs	r2, #0
 8006650:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8006654:	79fa      	ldrb	r2, [r7, #7]
 8006656:	69bb      	ldr	r3, [r7, #24]
 8006658:	9300      	str	r3, [sp, #0]
 800665a:	4613      	mov	r3, r2
 800665c:	697a      	ldr	r2, [r7, #20]
 800665e:	68b9      	ldr	r1, [r7, #8]
 8006660:	68f8      	ldr	r0, [r7, #12]
 8006662:	f000 f805 	bl	8006670 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8006666:	69bb      	ldr	r3, [r7, #24]
	}
 8006668:	4618      	mov	r0, r3
 800666a:	3720      	adds	r7, #32
 800666c:	46bd      	mov	sp, r7
 800666e:	bd80      	pop	{r7, pc}

08006670 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8006670:	b580      	push	{r7, lr}
 8006672:	b084      	sub	sp, #16
 8006674:	af00      	add	r7, sp, #0
 8006676:	60f8      	str	r0, [r7, #12]
 8006678:	60b9      	str	r1, [r7, #8]
 800667a:	607a      	str	r2, [r7, #4]
 800667c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800667e:	68bb      	ldr	r3, [r7, #8]
 8006680:	2b00      	cmp	r3, #0
 8006682:	d103      	bne.n	800668c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8006684:	69bb      	ldr	r3, [r7, #24]
 8006686:	69ba      	ldr	r2, [r7, #24]
 8006688:	601a      	str	r2, [r3, #0]
 800668a:	e002      	b.n	8006692 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800668c:	69bb      	ldr	r3, [r7, #24]
 800668e:	687a      	ldr	r2, [r7, #4]
 8006690:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8006692:	69bb      	ldr	r3, [r7, #24]
 8006694:	68fa      	ldr	r2, [r7, #12]
 8006696:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8006698:	69bb      	ldr	r3, [r7, #24]
 800669a:	68ba      	ldr	r2, [r7, #8]
 800669c:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800669e:	2101      	movs	r1, #1
 80066a0:	69b8      	ldr	r0, [r7, #24]
 80066a2:	f7ff feb7 	bl	8006414 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80066a6:	69bb      	ldr	r3, [r7, #24]
 80066a8:	78fa      	ldrb	r2, [r7, #3]
 80066aa:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80066ae:	bf00      	nop
 80066b0:	3710      	adds	r7, #16
 80066b2:	46bd      	mov	sp, r7
 80066b4:	bd80      	pop	{r7, pc}

080066b6 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 80066b6:	b580      	push	{r7, lr}
 80066b8:	b082      	sub	sp, #8
 80066ba:	af00      	add	r7, sp, #0
 80066bc:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	2b00      	cmp	r3, #0
 80066c2:	d00e      	beq.n	80066e2 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	2200      	movs	r2, #0
 80066c8:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	2200      	movs	r2, #0
 80066ce:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	2200      	movs	r2, #0
 80066d4:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 80066d6:	2300      	movs	r3, #0
 80066d8:	2200      	movs	r2, #0
 80066da:	2100      	movs	r1, #0
 80066dc:	6878      	ldr	r0, [r7, #4]
 80066de:	f000 f837 	bl	8006750 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 80066e2:	bf00      	nop
 80066e4:	3708      	adds	r7, #8
 80066e6:	46bd      	mov	sp, r7
 80066e8:	bd80      	pop	{r7, pc}

080066ea <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 80066ea:	b580      	push	{r7, lr}
 80066ec:	b086      	sub	sp, #24
 80066ee:	af00      	add	r7, sp, #0
 80066f0:	4603      	mov	r3, r0
 80066f2:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 80066f4:	2301      	movs	r3, #1
 80066f6:	617b      	str	r3, [r7, #20]
 80066f8:	2300      	movs	r3, #0
 80066fa:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 80066fc:	79fb      	ldrb	r3, [r7, #7]
 80066fe:	461a      	mov	r2, r3
 8006700:	6939      	ldr	r1, [r7, #16]
 8006702:	6978      	ldr	r0, [r7, #20]
 8006704:	f7ff ff72 	bl	80065ec <xQueueGenericCreate>
 8006708:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800670a:	68f8      	ldr	r0, [r7, #12]
 800670c:	f7ff ffd3 	bl	80066b6 <prvInitialiseMutex>

		return xNewQueue;
 8006710:	68fb      	ldr	r3, [r7, #12]
	}
 8006712:	4618      	mov	r0, r3
 8006714:	3718      	adds	r7, #24
 8006716:	46bd      	mov	sp, r7
 8006718:	bd80      	pop	{r7, pc}

0800671a <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 800671a:	b580      	push	{r7, lr}
 800671c:	b088      	sub	sp, #32
 800671e:	af02      	add	r7, sp, #8
 8006720:	4603      	mov	r3, r0
 8006722:	6039      	str	r1, [r7, #0]
 8006724:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8006726:	2301      	movs	r3, #1
 8006728:	617b      	str	r3, [r7, #20]
 800672a:	2300      	movs	r3, #0
 800672c:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 800672e:	79fb      	ldrb	r3, [r7, #7]
 8006730:	9300      	str	r3, [sp, #0]
 8006732:	683b      	ldr	r3, [r7, #0]
 8006734:	2200      	movs	r2, #0
 8006736:	6939      	ldr	r1, [r7, #16]
 8006738:	6978      	ldr	r0, [r7, #20]
 800673a:	f7ff fed5 	bl	80064e8 <xQueueGenericCreateStatic>
 800673e:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8006740:	68f8      	ldr	r0, [r7, #12]
 8006742:	f7ff ffb8 	bl	80066b6 <prvInitialiseMutex>

		return xNewQueue;
 8006746:	68fb      	ldr	r3, [r7, #12]
	}
 8006748:	4618      	mov	r0, r3
 800674a:	3718      	adds	r7, #24
 800674c:	46bd      	mov	sp, r7
 800674e:	bd80      	pop	{r7, pc}

08006750 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8006750:	b580      	push	{r7, lr}
 8006752:	b08e      	sub	sp, #56	; 0x38
 8006754:	af00      	add	r7, sp, #0
 8006756:	60f8      	str	r0, [r7, #12]
 8006758:	60b9      	str	r1, [r7, #8]
 800675a:	607a      	str	r2, [r7, #4]
 800675c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800675e:	2300      	movs	r3, #0
 8006760:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006762:	68fb      	ldr	r3, [r7, #12]
 8006764:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8006766:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006768:	2b00      	cmp	r3, #0
 800676a:	d10c      	bne.n	8006786 <xQueueGenericSend+0x36>
	__asm volatile
 800676c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006770:	b672      	cpsid	i
 8006772:	f383 8811 	msr	BASEPRI, r3
 8006776:	f3bf 8f6f 	isb	sy
 800677a:	f3bf 8f4f 	dsb	sy
 800677e:	b662      	cpsie	i
 8006780:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8006782:	bf00      	nop
 8006784:	e7fe      	b.n	8006784 <xQueueGenericSend+0x34>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006786:	68bb      	ldr	r3, [r7, #8]
 8006788:	2b00      	cmp	r3, #0
 800678a:	d103      	bne.n	8006794 <xQueueGenericSend+0x44>
 800678c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800678e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006790:	2b00      	cmp	r3, #0
 8006792:	d101      	bne.n	8006798 <xQueueGenericSend+0x48>
 8006794:	2301      	movs	r3, #1
 8006796:	e000      	b.n	800679a <xQueueGenericSend+0x4a>
 8006798:	2300      	movs	r3, #0
 800679a:	2b00      	cmp	r3, #0
 800679c:	d10c      	bne.n	80067b8 <xQueueGenericSend+0x68>
	__asm volatile
 800679e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80067a2:	b672      	cpsid	i
 80067a4:	f383 8811 	msr	BASEPRI, r3
 80067a8:	f3bf 8f6f 	isb	sy
 80067ac:	f3bf 8f4f 	dsb	sy
 80067b0:	b662      	cpsie	i
 80067b2:	627b      	str	r3, [r7, #36]	; 0x24
}
 80067b4:	bf00      	nop
 80067b6:	e7fe      	b.n	80067b6 <xQueueGenericSend+0x66>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80067b8:	683b      	ldr	r3, [r7, #0]
 80067ba:	2b02      	cmp	r3, #2
 80067bc:	d103      	bne.n	80067c6 <xQueueGenericSend+0x76>
 80067be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80067c0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80067c2:	2b01      	cmp	r3, #1
 80067c4:	d101      	bne.n	80067ca <xQueueGenericSend+0x7a>
 80067c6:	2301      	movs	r3, #1
 80067c8:	e000      	b.n	80067cc <xQueueGenericSend+0x7c>
 80067ca:	2300      	movs	r3, #0
 80067cc:	2b00      	cmp	r3, #0
 80067ce:	d10c      	bne.n	80067ea <xQueueGenericSend+0x9a>
	__asm volatile
 80067d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80067d4:	b672      	cpsid	i
 80067d6:	f383 8811 	msr	BASEPRI, r3
 80067da:	f3bf 8f6f 	isb	sy
 80067de:	f3bf 8f4f 	dsb	sy
 80067e2:	b662      	cpsie	i
 80067e4:	623b      	str	r3, [r7, #32]
}
 80067e6:	bf00      	nop
 80067e8:	e7fe      	b.n	80067e8 <xQueueGenericSend+0x98>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80067ea:	f001 fa13 	bl	8007c14 <xTaskGetSchedulerState>
 80067ee:	4603      	mov	r3, r0
 80067f0:	2b00      	cmp	r3, #0
 80067f2:	d102      	bne.n	80067fa <xQueueGenericSend+0xaa>
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	2b00      	cmp	r3, #0
 80067f8:	d101      	bne.n	80067fe <xQueueGenericSend+0xae>
 80067fa:	2301      	movs	r3, #1
 80067fc:	e000      	b.n	8006800 <xQueueGenericSend+0xb0>
 80067fe:	2300      	movs	r3, #0
 8006800:	2b00      	cmp	r3, #0
 8006802:	d10c      	bne.n	800681e <xQueueGenericSend+0xce>
	__asm volatile
 8006804:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006808:	b672      	cpsid	i
 800680a:	f383 8811 	msr	BASEPRI, r3
 800680e:	f3bf 8f6f 	isb	sy
 8006812:	f3bf 8f4f 	dsb	sy
 8006816:	b662      	cpsie	i
 8006818:	61fb      	str	r3, [r7, #28]
}
 800681a:	bf00      	nop
 800681c:	e7fe      	b.n	800681c <xQueueGenericSend+0xcc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800681e:	f001 ff45 	bl	80086ac <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006822:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006824:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006826:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006828:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800682a:	429a      	cmp	r2, r3
 800682c:	d302      	bcc.n	8006834 <xQueueGenericSend+0xe4>
 800682e:	683b      	ldr	r3, [r7, #0]
 8006830:	2b02      	cmp	r3, #2
 8006832:	d129      	bne.n	8006888 <xQueueGenericSend+0x138>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006834:	683a      	ldr	r2, [r7, #0]
 8006836:	68b9      	ldr	r1, [r7, #8]
 8006838:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800683a:	f000 fa15 	bl	8006c68 <prvCopyDataToQueue>
 800683e:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006840:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006842:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006844:	2b00      	cmp	r3, #0
 8006846:	d010      	beq.n	800686a <xQueueGenericSend+0x11a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006848:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800684a:	3324      	adds	r3, #36	; 0x24
 800684c:	4618      	mov	r0, r3
 800684e:	f001 f817 	bl	8007880 <xTaskRemoveFromEventList>
 8006852:	4603      	mov	r3, r0
 8006854:	2b00      	cmp	r3, #0
 8006856:	d013      	beq.n	8006880 <xQueueGenericSend+0x130>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8006858:	4b3f      	ldr	r3, [pc, #252]	; (8006958 <xQueueGenericSend+0x208>)
 800685a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800685e:	601a      	str	r2, [r3, #0]
 8006860:	f3bf 8f4f 	dsb	sy
 8006864:	f3bf 8f6f 	isb	sy
 8006868:	e00a      	b.n	8006880 <xQueueGenericSend+0x130>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800686a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800686c:	2b00      	cmp	r3, #0
 800686e:	d007      	beq.n	8006880 <xQueueGenericSend+0x130>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8006870:	4b39      	ldr	r3, [pc, #228]	; (8006958 <xQueueGenericSend+0x208>)
 8006872:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006876:	601a      	str	r2, [r3, #0]
 8006878:	f3bf 8f4f 	dsb	sy
 800687c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8006880:	f001 ff48 	bl	8008714 <vPortExitCritical>
				return pdPASS;
 8006884:	2301      	movs	r3, #1
 8006886:	e063      	b.n	8006950 <xQueueGenericSend+0x200>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	2b00      	cmp	r3, #0
 800688c:	d103      	bne.n	8006896 <xQueueGenericSend+0x146>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800688e:	f001 ff41 	bl	8008714 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8006892:	2300      	movs	r3, #0
 8006894:	e05c      	b.n	8006950 <xQueueGenericSend+0x200>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006896:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006898:	2b00      	cmp	r3, #0
 800689a:	d106      	bne.n	80068aa <xQueueGenericSend+0x15a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800689c:	f107 0314 	add.w	r3, r7, #20
 80068a0:	4618      	mov	r0, r3
 80068a2:	f001 f853 	bl	800794c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80068a6:	2301      	movs	r3, #1
 80068a8:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80068aa:	f001 ff33 	bl	8008714 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80068ae:	f000 fdb3 	bl	8007418 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80068b2:	f001 fefb 	bl	80086ac <vPortEnterCritical>
 80068b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80068b8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80068bc:	b25b      	sxtb	r3, r3
 80068be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80068c2:	d103      	bne.n	80068cc <xQueueGenericSend+0x17c>
 80068c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80068c6:	2200      	movs	r2, #0
 80068c8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80068cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80068ce:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80068d2:	b25b      	sxtb	r3, r3
 80068d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80068d8:	d103      	bne.n	80068e2 <xQueueGenericSend+0x192>
 80068da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80068dc:	2200      	movs	r2, #0
 80068de:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80068e2:	f001 ff17 	bl	8008714 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80068e6:	1d3a      	adds	r2, r7, #4
 80068e8:	f107 0314 	add.w	r3, r7, #20
 80068ec:	4611      	mov	r1, r2
 80068ee:	4618      	mov	r0, r3
 80068f0:	f001 f842 	bl	8007978 <xTaskCheckForTimeOut>
 80068f4:	4603      	mov	r3, r0
 80068f6:	2b00      	cmp	r3, #0
 80068f8:	d124      	bne.n	8006944 <xQueueGenericSend+0x1f4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80068fa:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80068fc:	f000 faac 	bl	8006e58 <prvIsQueueFull>
 8006900:	4603      	mov	r3, r0
 8006902:	2b00      	cmp	r3, #0
 8006904:	d018      	beq.n	8006938 <xQueueGenericSend+0x1e8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8006906:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006908:	3310      	adds	r3, #16
 800690a:	687a      	ldr	r2, [r7, #4]
 800690c:	4611      	mov	r1, r2
 800690e:	4618      	mov	r0, r3
 8006910:	f000 ff62 	bl	80077d8 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8006914:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006916:	f000 fa37 	bl	8006d88 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800691a:	f000 fd8b 	bl	8007434 <xTaskResumeAll>
 800691e:	4603      	mov	r3, r0
 8006920:	2b00      	cmp	r3, #0
 8006922:	f47f af7c 	bne.w	800681e <xQueueGenericSend+0xce>
				{
					portYIELD_WITHIN_API();
 8006926:	4b0c      	ldr	r3, [pc, #48]	; (8006958 <xQueueGenericSend+0x208>)
 8006928:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800692c:	601a      	str	r2, [r3, #0]
 800692e:	f3bf 8f4f 	dsb	sy
 8006932:	f3bf 8f6f 	isb	sy
 8006936:	e772      	b.n	800681e <xQueueGenericSend+0xce>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8006938:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800693a:	f000 fa25 	bl	8006d88 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800693e:	f000 fd79 	bl	8007434 <xTaskResumeAll>
 8006942:	e76c      	b.n	800681e <xQueueGenericSend+0xce>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8006944:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006946:	f000 fa1f 	bl	8006d88 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800694a:	f000 fd73 	bl	8007434 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800694e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8006950:	4618      	mov	r0, r3
 8006952:	3738      	adds	r7, #56	; 0x38
 8006954:	46bd      	mov	sp, r7
 8006956:	bd80      	pop	{r7, pc}
 8006958:	e000ed04 	.word	0xe000ed04

0800695c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800695c:	b580      	push	{r7, lr}
 800695e:	b08e      	sub	sp, #56	; 0x38
 8006960:	af00      	add	r7, sp, #0
 8006962:	60f8      	str	r0, [r7, #12]
 8006964:	60b9      	str	r1, [r7, #8]
 8006966:	607a      	str	r2, [r7, #4]
 8006968:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800696a:	68fb      	ldr	r3, [r7, #12]
 800696c:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800696e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006970:	2b00      	cmp	r3, #0
 8006972:	d10c      	bne.n	800698e <xQueueGenericSendFromISR+0x32>
	__asm volatile
 8006974:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006978:	b672      	cpsid	i
 800697a:	f383 8811 	msr	BASEPRI, r3
 800697e:	f3bf 8f6f 	isb	sy
 8006982:	f3bf 8f4f 	dsb	sy
 8006986:	b662      	cpsie	i
 8006988:	627b      	str	r3, [r7, #36]	; 0x24
}
 800698a:	bf00      	nop
 800698c:	e7fe      	b.n	800698c <xQueueGenericSendFromISR+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800698e:	68bb      	ldr	r3, [r7, #8]
 8006990:	2b00      	cmp	r3, #0
 8006992:	d103      	bne.n	800699c <xQueueGenericSendFromISR+0x40>
 8006994:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006996:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006998:	2b00      	cmp	r3, #0
 800699a:	d101      	bne.n	80069a0 <xQueueGenericSendFromISR+0x44>
 800699c:	2301      	movs	r3, #1
 800699e:	e000      	b.n	80069a2 <xQueueGenericSendFromISR+0x46>
 80069a0:	2300      	movs	r3, #0
 80069a2:	2b00      	cmp	r3, #0
 80069a4:	d10c      	bne.n	80069c0 <xQueueGenericSendFromISR+0x64>
	__asm volatile
 80069a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80069aa:	b672      	cpsid	i
 80069ac:	f383 8811 	msr	BASEPRI, r3
 80069b0:	f3bf 8f6f 	isb	sy
 80069b4:	f3bf 8f4f 	dsb	sy
 80069b8:	b662      	cpsie	i
 80069ba:	623b      	str	r3, [r7, #32]
}
 80069bc:	bf00      	nop
 80069be:	e7fe      	b.n	80069be <xQueueGenericSendFromISR+0x62>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80069c0:	683b      	ldr	r3, [r7, #0]
 80069c2:	2b02      	cmp	r3, #2
 80069c4:	d103      	bne.n	80069ce <xQueueGenericSendFromISR+0x72>
 80069c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80069c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80069ca:	2b01      	cmp	r3, #1
 80069cc:	d101      	bne.n	80069d2 <xQueueGenericSendFromISR+0x76>
 80069ce:	2301      	movs	r3, #1
 80069d0:	e000      	b.n	80069d4 <xQueueGenericSendFromISR+0x78>
 80069d2:	2300      	movs	r3, #0
 80069d4:	2b00      	cmp	r3, #0
 80069d6:	d10c      	bne.n	80069f2 <xQueueGenericSendFromISR+0x96>
	__asm volatile
 80069d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80069dc:	b672      	cpsid	i
 80069de:	f383 8811 	msr	BASEPRI, r3
 80069e2:	f3bf 8f6f 	isb	sy
 80069e6:	f3bf 8f4f 	dsb	sy
 80069ea:	b662      	cpsie	i
 80069ec:	61fb      	str	r3, [r7, #28]
}
 80069ee:	bf00      	nop
 80069f0:	e7fe      	b.n	80069f0 <xQueueGenericSendFromISR+0x94>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80069f2:	f001 ff43 	bl	800887c <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80069f6:	f3ef 8211 	mrs	r2, BASEPRI
 80069fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80069fe:	b672      	cpsid	i
 8006a00:	f383 8811 	msr	BASEPRI, r3
 8006a04:	f3bf 8f6f 	isb	sy
 8006a08:	f3bf 8f4f 	dsb	sy
 8006a0c:	b662      	cpsie	i
 8006a0e:	61ba      	str	r2, [r7, #24]
 8006a10:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8006a12:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006a14:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006a16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a18:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006a1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a1c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006a1e:	429a      	cmp	r2, r3
 8006a20:	d302      	bcc.n	8006a28 <xQueueGenericSendFromISR+0xcc>
 8006a22:	683b      	ldr	r3, [r7, #0]
 8006a24:	2b02      	cmp	r3, #2
 8006a26:	d12c      	bne.n	8006a82 <xQueueGenericSendFromISR+0x126>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8006a28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a2a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006a2e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006a32:	683a      	ldr	r2, [r7, #0]
 8006a34:	68b9      	ldr	r1, [r7, #8]
 8006a36:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006a38:	f000 f916 	bl	8006c68 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8006a3c:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 8006a40:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006a44:	d112      	bne.n	8006a6c <xQueueGenericSendFromISR+0x110>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006a46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a4a:	2b00      	cmp	r3, #0
 8006a4c:	d016      	beq.n	8006a7c <xQueueGenericSendFromISR+0x120>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006a4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a50:	3324      	adds	r3, #36	; 0x24
 8006a52:	4618      	mov	r0, r3
 8006a54:	f000 ff14 	bl	8007880 <xTaskRemoveFromEventList>
 8006a58:	4603      	mov	r3, r0
 8006a5a:	2b00      	cmp	r3, #0
 8006a5c:	d00e      	beq.n	8006a7c <xQueueGenericSendFromISR+0x120>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	2b00      	cmp	r3, #0
 8006a62:	d00b      	beq.n	8006a7c <xQueueGenericSendFromISR+0x120>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	2201      	movs	r2, #1
 8006a68:	601a      	str	r2, [r3, #0]
 8006a6a:	e007      	b.n	8006a7c <xQueueGenericSendFromISR+0x120>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8006a6c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8006a70:	3301      	adds	r3, #1
 8006a72:	b2db      	uxtb	r3, r3
 8006a74:	b25a      	sxtb	r2, r3
 8006a76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a78:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8006a7c:	2301      	movs	r3, #1
 8006a7e:	637b      	str	r3, [r7, #52]	; 0x34
		{
 8006a80:	e001      	b.n	8006a86 <xQueueGenericSendFromISR+0x12a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8006a82:	2300      	movs	r3, #0
 8006a84:	637b      	str	r3, [r7, #52]	; 0x34
 8006a86:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006a88:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8006a8a:	693b      	ldr	r3, [r7, #16]
 8006a8c:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8006a90:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8006a92:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8006a94:	4618      	mov	r0, r3
 8006a96:	3738      	adds	r7, #56	; 0x38
 8006a98:	46bd      	mov	sp, r7
 8006a9a:	bd80      	pop	{r7, pc}

08006a9c <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8006a9c:	b580      	push	{r7, lr}
 8006a9e:	b08c      	sub	sp, #48	; 0x30
 8006aa0:	af00      	add	r7, sp, #0
 8006aa2:	60f8      	str	r0, [r7, #12]
 8006aa4:	60b9      	str	r1, [r7, #8]
 8006aa6:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8006aa8:	2300      	movs	r3, #0
 8006aaa:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006aac:	68fb      	ldr	r3, [r7, #12]
 8006aae:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8006ab0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006ab2:	2b00      	cmp	r3, #0
 8006ab4:	d10c      	bne.n	8006ad0 <xQueueReceive+0x34>
	__asm volatile
 8006ab6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006aba:	b672      	cpsid	i
 8006abc:	f383 8811 	msr	BASEPRI, r3
 8006ac0:	f3bf 8f6f 	isb	sy
 8006ac4:	f3bf 8f4f 	dsb	sy
 8006ac8:	b662      	cpsie	i
 8006aca:	623b      	str	r3, [r7, #32]
}
 8006acc:	bf00      	nop
 8006ace:	e7fe      	b.n	8006ace <xQueueReceive+0x32>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006ad0:	68bb      	ldr	r3, [r7, #8]
 8006ad2:	2b00      	cmp	r3, #0
 8006ad4:	d103      	bne.n	8006ade <xQueueReceive+0x42>
 8006ad6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006ad8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ada:	2b00      	cmp	r3, #0
 8006adc:	d101      	bne.n	8006ae2 <xQueueReceive+0x46>
 8006ade:	2301      	movs	r3, #1
 8006ae0:	e000      	b.n	8006ae4 <xQueueReceive+0x48>
 8006ae2:	2300      	movs	r3, #0
 8006ae4:	2b00      	cmp	r3, #0
 8006ae6:	d10c      	bne.n	8006b02 <xQueueReceive+0x66>
	__asm volatile
 8006ae8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006aec:	b672      	cpsid	i
 8006aee:	f383 8811 	msr	BASEPRI, r3
 8006af2:	f3bf 8f6f 	isb	sy
 8006af6:	f3bf 8f4f 	dsb	sy
 8006afa:	b662      	cpsie	i
 8006afc:	61fb      	str	r3, [r7, #28]
}
 8006afe:	bf00      	nop
 8006b00:	e7fe      	b.n	8006b00 <xQueueReceive+0x64>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006b02:	f001 f887 	bl	8007c14 <xTaskGetSchedulerState>
 8006b06:	4603      	mov	r3, r0
 8006b08:	2b00      	cmp	r3, #0
 8006b0a:	d102      	bne.n	8006b12 <xQueueReceive+0x76>
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	2b00      	cmp	r3, #0
 8006b10:	d101      	bne.n	8006b16 <xQueueReceive+0x7a>
 8006b12:	2301      	movs	r3, #1
 8006b14:	e000      	b.n	8006b18 <xQueueReceive+0x7c>
 8006b16:	2300      	movs	r3, #0
 8006b18:	2b00      	cmp	r3, #0
 8006b1a:	d10c      	bne.n	8006b36 <xQueueReceive+0x9a>
	__asm volatile
 8006b1c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b20:	b672      	cpsid	i
 8006b22:	f383 8811 	msr	BASEPRI, r3
 8006b26:	f3bf 8f6f 	isb	sy
 8006b2a:	f3bf 8f4f 	dsb	sy
 8006b2e:	b662      	cpsie	i
 8006b30:	61bb      	str	r3, [r7, #24]
}
 8006b32:	bf00      	nop
 8006b34:	e7fe      	b.n	8006b34 <xQueueReceive+0x98>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006b36:	f001 fdb9 	bl	80086ac <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006b3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b3c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b3e:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006b40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b42:	2b00      	cmp	r3, #0
 8006b44:	d01f      	beq.n	8006b86 <xQueueReceive+0xea>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8006b46:	68b9      	ldr	r1, [r7, #8]
 8006b48:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006b4a:	f000 f8f7 	bl	8006d3c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8006b4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b50:	1e5a      	subs	r2, r3, #1
 8006b52:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b54:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006b56:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b58:	691b      	ldr	r3, [r3, #16]
 8006b5a:	2b00      	cmp	r3, #0
 8006b5c:	d00f      	beq.n	8006b7e <xQueueReceive+0xe2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006b5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b60:	3310      	adds	r3, #16
 8006b62:	4618      	mov	r0, r3
 8006b64:	f000 fe8c 	bl	8007880 <xTaskRemoveFromEventList>
 8006b68:	4603      	mov	r3, r0
 8006b6a:	2b00      	cmp	r3, #0
 8006b6c:	d007      	beq.n	8006b7e <xQueueReceive+0xe2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8006b6e:	4b3d      	ldr	r3, [pc, #244]	; (8006c64 <xQueueReceive+0x1c8>)
 8006b70:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006b74:	601a      	str	r2, [r3, #0]
 8006b76:	f3bf 8f4f 	dsb	sy
 8006b7a:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8006b7e:	f001 fdc9 	bl	8008714 <vPortExitCritical>
				return pdPASS;
 8006b82:	2301      	movs	r3, #1
 8006b84:	e069      	b.n	8006c5a <xQueueReceive+0x1be>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	2b00      	cmp	r3, #0
 8006b8a:	d103      	bne.n	8006b94 <xQueueReceive+0xf8>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8006b8c:	f001 fdc2 	bl	8008714 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8006b90:	2300      	movs	r3, #0
 8006b92:	e062      	b.n	8006c5a <xQueueReceive+0x1be>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006b94:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006b96:	2b00      	cmp	r3, #0
 8006b98:	d106      	bne.n	8006ba8 <xQueueReceive+0x10c>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006b9a:	f107 0310 	add.w	r3, r7, #16
 8006b9e:	4618      	mov	r0, r3
 8006ba0:	f000 fed4 	bl	800794c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006ba4:	2301      	movs	r3, #1
 8006ba6:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006ba8:	f001 fdb4 	bl	8008714 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006bac:	f000 fc34 	bl	8007418 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006bb0:	f001 fd7c 	bl	80086ac <vPortEnterCritical>
 8006bb4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006bb6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006bba:	b25b      	sxtb	r3, r3
 8006bbc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006bc0:	d103      	bne.n	8006bca <xQueueReceive+0x12e>
 8006bc2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006bc4:	2200      	movs	r2, #0
 8006bc6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006bca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006bcc:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006bd0:	b25b      	sxtb	r3, r3
 8006bd2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006bd6:	d103      	bne.n	8006be0 <xQueueReceive+0x144>
 8006bd8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006bda:	2200      	movs	r2, #0
 8006bdc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006be0:	f001 fd98 	bl	8008714 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006be4:	1d3a      	adds	r2, r7, #4
 8006be6:	f107 0310 	add.w	r3, r7, #16
 8006bea:	4611      	mov	r1, r2
 8006bec:	4618      	mov	r0, r3
 8006bee:	f000 fec3 	bl	8007978 <xTaskCheckForTimeOut>
 8006bf2:	4603      	mov	r3, r0
 8006bf4:	2b00      	cmp	r3, #0
 8006bf6:	d123      	bne.n	8006c40 <xQueueReceive+0x1a4>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006bf8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006bfa:	f000 f917 	bl	8006e2c <prvIsQueueEmpty>
 8006bfe:	4603      	mov	r3, r0
 8006c00:	2b00      	cmp	r3, #0
 8006c02:	d017      	beq.n	8006c34 <xQueueReceive+0x198>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8006c04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c06:	3324      	adds	r3, #36	; 0x24
 8006c08:	687a      	ldr	r2, [r7, #4]
 8006c0a:	4611      	mov	r1, r2
 8006c0c:	4618      	mov	r0, r3
 8006c0e:	f000 fde3 	bl	80077d8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8006c12:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006c14:	f000 f8b8 	bl	8006d88 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8006c18:	f000 fc0c 	bl	8007434 <xTaskResumeAll>
 8006c1c:	4603      	mov	r3, r0
 8006c1e:	2b00      	cmp	r3, #0
 8006c20:	d189      	bne.n	8006b36 <xQueueReceive+0x9a>
				{
					portYIELD_WITHIN_API();
 8006c22:	4b10      	ldr	r3, [pc, #64]	; (8006c64 <xQueueReceive+0x1c8>)
 8006c24:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006c28:	601a      	str	r2, [r3, #0]
 8006c2a:	f3bf 8f4f 	dsb	sy
 8006c2e:	f3bf 8f6f 	isb	sy
 8006c32:	e780      	b.n	8006b36 <xQueueReceive+0x9a>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8006c34:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006c36:	f000 f8a7 	bl	8006d88 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006c3a:	f000 fbfb 	bl	8007434 <xTaskResumeAll>
 8006c3e:	e77a      	b.n	8006b36 <xQueueReceive+0x9a>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8006c40:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006c42:	f000 f8a1 	bl	8006d88 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006c46:	f000 fbf5 	bl	8007434 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006c4a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006c4c:	f000 f8ee 	bl	8006e2c <prvIsQueueEmpty>
 8006c50:	4603      	mov	r3, r0
 8006c52:	2b00      	cmp	r3, #0
 8006c54:	f43f af6f 	beq.w	8006b36 <xQueueReceive+0x9a>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8006c58:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8006c5a:	4618      	mov	r0, r3
 8006c5c:	3730      	adds	r7, #48	; 0x30
 8006c5e:	46bd      	mov	sp, r7
 8006c60:	bd80      	pop	{r7, pc}
 8006c62:	bf00      	nop
 8006c64:	e000ed04 	.word	0xe000ed04

08006c68 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8006c68:	b580      	push	{r7, lr}
 8006c6a:	b086      	sub	sp, #24
 8006c6c:	af00      	add	r7, sp, #0
 8006c6e:	60f8      	str	r0, [r7, #12]
 8006c70:	60b9      	str	r1, [r7, #8]
 8006c72:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8006c74:	2300      	movs	r3, #0
 8006c76:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006c78:	68fb      	ldr	r3, [r7, #12]
 8006c7a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006c7c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8006c7e:	68fb      	ldr	r3, [r7, #12]
 8006c80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c82:	2b00      	cmp	r3, #0
 8006c84:	d10d      	bne.n	8006ca2 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006c86:	68fb      	ldr	r3, [r7, #12]
 8006c88:	681b      	ldr	r3, [r3, #0]
 8006c8a:	2b00      	cmp	r3, #0
 8006c8c:	d14d      	bne.n	8006d2a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8006c8e:	68fb      	ldr	r3, [r7, #12]
 8006c90:	689b      	ldr	r3, [r3, #8]
 8006c92:	4618      	mov	r0, r3
 8006c94:	f000 ffdc 	bl	8007c50 <xTaskPriorityDisinherit>
 8006c98:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8006c9a:	68fb      	ldr	r3, [r7, #12]
 8006c9c:	2200      	movs	r2, #0
 8006c9e:	609a      	str	r2, [r3, #8]
 8006ca0:	e043      	b.n	8006d2a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	2b00      	cmp	r3, #0
 8006ca6:	d119      	bne.n	8006cdc <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006ca8:	68fb      	ldr	r3, [r7, #12]
 8006caa:	6858      	ldr	r0, [r3, #4]
 8006cac:	68fb      	ldr	r3, [r7, #12]
 8006cae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006cb0:	461a      	mov	r2, r3
 8006cb2:	68b9      	ldr	r1, [r7, #8]
 8006cb4:	f002 f92d 	bl	8008f12 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006cb8:	68fb      	ldr	r3, [r7, #12]
 8006cba:	685a      	ldr	r2, [r3, #4]
 8006cbc:	68fb      	ldr	r3, [r7, #12]
 8006cbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006cc0:	441a      	add	r2, r3
 8006cc2:	68fb      	ldr	r3, [r7, #12]
 8006cc4:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006cc6:	68fb      	ldr	r3, [r7, #12]
 8006cc8:	685a      	ldr	r2, [r3, #4]
 8006cca:	68fb      	ldr	r3, [r7, #12]
 8006ccc:	689b      	ldr	r3, [r3, #8]
 8006cce:	429a      	cmp	r2, r3
 8006cd0:	d32b      	bcc.n	8006d2a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8006cd2:	68fb      	ldr	r3, [r7, #12]
 8006cd4:	681a      	ldr	r2, [r3, #0]
 8006cd6:	68fb      	ldr	r3, [r7, #12]
 8006cd8:	605a      	str	r2, [r3, #4]
 8006cda:	e026      	b.n	8006d2a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8006cdc:	68fb      	ldr	r3, [r7, #12]
 8006cde:	68d8      	ldr	r0, [r3, #12]
 8006ce0:	68fb      	ldr	r3, [r7, #12]
 8006ce2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ce4:	461a      	mov	r2, r3
 8006ce6:	68b9      	ldr	r1, [r7, #8]
 8006ce8:	f002 f913 	bl	8008f12 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8006cec:	68fb      	ldr	r3, [r7, #12]
 8006cee:	68da      	ldr	r2, [r3, #12]
 8006cf0:	68fb      	ldr	r3, [r7, #12]
 8006cf2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006cf4:	425b      	negs	r3, r3
 8006cf6:	441a      	add	r2, r3
 8006cf8:	68fb      	ldr	r3, [r7, #12]
 8006cfa:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006cfc:	68fb      	ldr	r3, [r7, #12]
 8006cfe:	68da      	ldr	r2, [r3, #12]
 8006d00:	68fb      	ldr	r3, [r7, #12]
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	429a      	cmp	r2, r3
 8006d06:	d207      	bcs.n	8006d18 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8006d08:	68fb      	ldr	r3, [r7, #12]
 8006d0a:	689a      	ldr	r2, [r3, #8]
 8006d0c:	68fb      	ldr	r3, [r7, #12]
 8006d0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d10:	425b      	negs	r3, r3
 8006d12:	441a      	add	r2, r3
 8006d14:	68fb      	ldr	r3, [r7, #12]
 8006d16:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	2b02      	cmp	r3, #2
 8006d1c:	d105      	bne.n	8006d2a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006d1e:	693b      	ldr	r3, [r7, #16]
 8006d20:	2b00      	cmp	r3, #0
 8006d22:	d002      	beq.n	8006d2a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8006d24:	693b      	ldr	r3, [r7, #16]
 8006d26:	3b01      	subs	r3, #1
 8006d28:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8006d2a:	693b      	ldr	r3, [r7, #16]
 8006d2c:	1c5a      	adds	r2, r3, #1
 8006d2e:	68fb      	ldr	r3, [r7, #12]
 8006d30:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8006d32:	697b      	ldr	r3, [r7, #20]
}
 8006d34:	4618      	mov	r0, r3
 8006d36:	3718      	adds	r7, #24
 8006d38:	46bd      	mov	sp, r7
 8006d3a:	bd80      	pop	{r7, pc}

08006d3c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8006d3c:	b580      	push	{r7, lr}
 8006d3e:	b082      	sub	sp, #8
 8006d40:	af00      	add	r7, sp, #0
 8006d42:	6078      	str	r0, [r7, #4]
 8006d44:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d4a:	2b00      	cmp	r3, #0
 8006d4c:	d018      	beq.n	8006d80 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	68da      	ldr	r2, [r3, #12]
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d56:	441a      	add	r2, r3
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	68da      	ldr	r2, [r3, #12]
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	689b      	ldr	r3, [r3, #8]
 8006d64:	429a      	cmp	r2, r3
 8006d66:	d303      	bcc.n	8006d70 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	681a      	ldr	r2, [r3, #0]
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	68d9      	ldr	r1, [r3, #12]
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d78:	461a      	mov	r2, r3
 8006d7a:	6838      	ldr	r0, [r7, #0]
 8006d7c:	f002 f8c9 	bl	8008f12 <memcpy>
	}
}
 8006d80:	bf00      	nop
 8006d82:	3708      	adds	r7, #8
 8006d84:	46bd      	mov	sp, r7
 8006d86:	bd80      	pop	{r7, pc}

08006d88 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8006d88:	b580      	push	{r7, lr}
 8006d8a:	b084      	sub	sp, #16
 8006d8c:	af00      	add	r7, sp, #0
 8006d8e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8006d90:	f001 fc8c 	bl	80086ac <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006d9a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006d9c:	e011      	b.n	8006dc2 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006da2:	2b00      	cmp	r3, #0
 8006da4:	d012      	beq.n	8006dcc <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	3324      	adds	r3, #36	; 0x24
 8006daa:	4618      	mov	r0, r3
 8006dac:	f000 fd68 	bl	8007880 <xTaskRemoveFromEventList>
 8006db0:	4603      	mov	r3, r0
 8006db2:	2b00      	cmp	r3, #0
 8006db4:	d001      	beq.n	8006dba <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8006db6:	f000 fe45 	bl	8007a44 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8006dba:	7bfb      	ldrb	r3, [r7, #15]
 8006dbc:	3b01      	subs	r3, #1
 8006dbe:	b2db      	uxtb	r3, r3
 8006dc0:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006dc2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006dc6:	2b00      	cmp	r3, #0
 8006dc8:	dce9      	bgt.n	8006d9e <prvUnlockQueue+0x16>
 8006dca:	e000      	b.n	8006dce <prvUnlockQueue+0x46>
					break;
 8006dcc:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	22ff      	movs	r2, #255	; 0xff
 8006dd2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8006dd6:	f001 fc9d 	bl	8008714 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8006dda:	f001 fc67 	bl	80086ac <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006de4:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006de6:	e011      	b.n	8006e0c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	691b      	ldr	r3, [r3, #16]
 8006dec:	2b00      	cmp	r3, #0
 8006dee:	d012      	beq.n	8006e16 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	3310      	adds	r3, #16
 8006df4:	4618      	mov	r0, r3
 8006df6:	f000 fd43 	bl	8007880 <xTaskRemoveFromEventList>
 8006dfa:	4603      	mov	r3, r0
 8006dfc:	2b00      	cmp	r3, #0
 8006dfe:	d001      	beq.n	8006e04 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8006e00:	f000 fe20 	bl	8007a44 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8006e04:	7bbb      	ldrb	r3, [r7, #14]
 8006e06:	3b01      	subs	r3, #1
 8006e08:	b2db      	uxtb	r3, r3
 8006e0a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006e0c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006e10:	2b00      	cmp	r3, #0
 8006e12:	dce9      	bgt.n	8006de8 <prvUnlockQueue+0x60>
 8006e14:	e000      	b.n	8006e18 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8006e16:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	22ff      	movs	r2, #255	; 0xff
 8006e1c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8006e20:	f001 fc78 	bl	8008714 <vPortExitCritical>
}
 8006e24:	bf00      	nop
 8006e26:	3710      	adds	r7, #16
 8006e28:	46bd      	mov	sp, r7
 8006e2a:	bd80      	pop	{r7, pc}

08006e2c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8006e2c:	b580      	push	{r7, lr}
 8006e2e:	b084      	sub	sp, #16
 8006e30:	af00      	add	r7, sp, #0
 8006e32:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006e34:	f001 fc3a 	bl	80086ac <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006e3c:	2b00      	cmp	r3, #0
 8006e3e:	d102      	bne.n	8006e46 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8006e40:	2301      	movs	r3, #1
 8006e42:	60fb      	str	r3, [r7, #12]
 8006e44:	e001      	b.n	8006e4a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8006e46:	2300      	movs	r3, #0
 8006e48:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006e4a:	f001 fc63 	bl	8008714 <vPortExitCritical>

	return xReturn;
 8006e4e:	68fb      	ldr	r3, [r7, #12]
}
 8006e50:	4618      	mov	r0, r3
 8006e52:	3710      	adds	r7, #16
 8006e54:	46bd      	mov	sp, r7
 8006e56:	bd80      	pop	{r7, pc}

08006e58 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8006e58:	b580      	push	{r7, lr}
 8006e5a:	b084      	sub	sp, #16
 8006e5c:	af00      	add	r7, sp, #0
 8006e5e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006e60:	f001 fc24 	bl	80086ac <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006e6c:	429a      	cmp	r2, r3
 8006e6e:	d102      	bne.n	8006e76 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8006e70:	2301      	movs	r3, #1
 8006e72:	60fb      	str	r3, [r7, #12]
 8006e74:	e001      	b.n	8006e7a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8006e76:	2300      	movs	r3, #0
 8006e78:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006e7a:	f001 fc4b 	bl	8008714 <vPortExitCritical>

	return xReturn;
 8006e7e:	68fb      	ldr	r3, [r7, #12]
}
 8006e80:	4618      	mov	r0, r3
 8006e82:	3710      	adds	r7, #16
 8006e84:	46bd      	mov	sp, r7
 8006e86:	bd80      	pop	{r7, pc}

08006e88 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8006e88:	b480      	push	{r7}
 8006e8a:	b085      	sub	sp, #20
 8006e8c:	af00      	add	r7, sp, #0
 8006e8e:	6078      	str	r0, [r7, #4]
 8006e90:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006e92:	2300      	movs	r3, #0
 8006e94:	60fb      	str	r3, [r7, #12]
 8006e96:	e014      	b.n	8006ec2 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8006e98:	4a0f      	ldr	r2, [pc, #60]	; (8006ed8 <vQueueAddToRegistry+0x50>)
 8006e9a:	68fb      	ldr	r3, [r7, #12]
 8006e9c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8006ea0:	2b00      	cmp	r3, #0
 8006ea2:	d10b      	bne.n	8006ebc <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8006ea4:	490c      	ldr	r1, [pc, #48]	; (8006ed8 <vQueueAddToRegistry+0x50>)
 8006ea6:	68fb      	ldr	r3, [r7, #12]
 8006ea8:	683a      	ldr	r2, [r7, #0]
 8006eaa:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8006eae:	4a0a      	ldr	r2, [pc, #40]	; (8006ed8 <vQueueAddToRegistry+0x50>)
 8006eb0:	68fb      	ldr	r3, [r7, #12]
 8006eb2:	00db      	lsls	r3, r3, #3
 8006eb4:	4413      	add	r3, r2
 8006eb6:	687a      	ldr	r2, [r7, #4]
 8006eb8:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8006eba:	e006      	b.n	8006eca <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006ebc:	68fb      	ldr	r3, [r7, #12]
 8006ebe:	3301      	adds	r3, #1
 8006ec0:	60fb      	str	r3, [r7, #12]
 8006ec2:	68fb      	ldr	r3, [r7, #12]
 8006ec4:	2b07      	cmp	r3, #7
 8006ec6:	d9e7      	bls.n	8006e98 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8006ec8:	bf00      	nop
 8006eca:	bf00      	nop
 8006ecc:	3714      	adds	r7, #20
 8006ece:	46bd      	mov	sp, r7
 8006ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ed4:	4770      	bx	lr
 8006ed6:	bf00      	nop
 8006ed8:	20001328 	.word	0x20001328

08006edc <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8006edc:	b580      	push	{r7, lr}
 8006ede:	b086      	sub	sp, #24
 8006ee0:	af00      	add	r7, sp, #0
 8006ee2:	60f8      	str	r0, [r7, #12]
 8006ee4:	60b9      	str	r1, [r7, #8]
 8006ee6:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8006ee8:	68fb      	ldr	r3, [r7, #12]
 8006eea:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8006eec:	f001 fbde 	bl	80086ac <vPortEnterCritical>
 8006ef0:	697b      	ldr	r3, [r7, #20]
 8006ef2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006ef6:	b25b      	sxtb	r3, r3
 8006ef8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006efc:	d103      	bne.n	8006f06 <vQueueWaitForMessageRestricted+0x2a>
 8006efe:	697b      	ldr	r3, [r7, #20]
 8006f00:	2200      	movs	r2, #0
 8006f02:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006f06:	697b      	ldr	r3, [r7, #20]
 8006f08:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006f0c:	b25b      	sxtb	r3, r3
 8006f0e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f12:	d103      	bne.n	8006f1c <vQueueWaitForMessageRestricted+0x40>
 8006f14:	697b      	ldr	r3, [r7, #20]
 8006f16:	2200      	movs	r2, #0
 8006f18:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006f1c:	f001 fbfa 	bl	8008714 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8006f20:	697b      	ldr	r3, [r7, #20]
 8006f22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f24:	2b00      	cmp	r3, #0
 8006f26:	d106      	bne.n	8006f36 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8006f28:	697b      	ldr	r3, [r7, #20]
 8006f2a:	3324      	adds	r3, #36	; 0x24
 8006f2c:	687a      	ldr	r2, [r7, #4]
 8006f2e:	68b9      	ldr	r1, [r7, #8]
 8006f30:	4618      	mov	r0, r3
 8006f32:	f000 fc77 	bl	8007824 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8006f36:	6978      	ldr	r0, [r7, #20]
 8006f38:	f7ff ff26 	bl	8006d88 <prvUnlockQueue>
	}
 8006f3c:	bf00      	nop
 8006f3e:	3718      	adds	r7, #24
 8006f40:	46bd      	mov	sp, r7
 8006f42:	bd80      	pop	{r7, pc}

08006f44 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8006f44:	b580      	push	{r7, lr}
 8006f46:	b08e      	sub	sp, #56	; 0x38
 8006f48:	af04      	add	r7, sp, #16
 8006f4a:	60f8      	str	r0, [r7, #12]
 8006f4c:	60b9      	str	r1, [r7, #8]
 8006f4e:	607a      	str	r2, [r7, #4]
 8006f50:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8006f52:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006f54:	2b00      	cmp	r3, #0
 8006f56:	d10c      	bne.n	8006f72 <xTaskCreateStatic+0x2e>
	__asm volatile
 8006f58:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f5c:	b672      	cpsid	i
 8006f5e:	f383 8811 	msr	BASEPRI, r3
 8006f62:	f3bf 8f6f 	isb	sy
 8006f66:	f3bf 8f4f 	dsb	sy
 8006f6a:	b662      	cpsie	i
 8006f6c:	623b      	str	r3, [r7, #32]
}
 8006f6e:	bf00      	nop
 8006f70:	e7fe      	b.n	8006f70 <xTaskCreateStatic+0x2c>
		configASSERT( pxTaskBuffer != NULL );
 8006f72:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f74:	2b00      	cmp	r3, #0
 8006f76:	d10c      	bne.n	8006f92 <xTaskCreateStatic+0x4e>
	__asm volatile
 8006f78:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f7c:	b672      	cpsid	i
 8006f7e:	f383 8811 	msr	BASEPRI, r3
 8006f82:	f3bf 8f6f 	isb	sy
 8006f86:	f3bf 8f4f 	dsb	sy
 8006f8a:	b662      	cpsie	i
 8006f8c:	61fb      	str	r3, [r7, #28]
}
 8006f8e:	bf00      	nop
 8006f90:	e7fe      	b.n	8006f90 <xTaskCreateStatic+0x4c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8006f92:	23bc      	movs	r3, #188	; 0xbc
 8006f94:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8006f96:	693b      	ldr	r3, [r7, #16]
 8006f98:	2bbc      	cmp	r3, #188	; 0xbc
 8006f9a:	d00c      	beq.n	8006fb6 <xTaskCreateStatic+0x72>
	__asm volatile
 8006f9c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006fa0:	b672      	cpsid	i
 8006fa2:	f383 8811 	msr	BASEPRI, r3
 8006fa6:	f3bf 8f6f 	isb	sy
 8006faa:	f3bf 8f4f 	dsb	sy
 8006fae:	b662      	cpsie	i
 8006fb0:	61bb      	str	r3, [r7, #24]
}
 8006fb2:	bf00      	nop
 8006fb4:	e7fe      	b.n	8006fb4 <xTaskCreateStatic+0x70>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8006fb6:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8006fb8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006fba:	2b00      	cmp	r3, #0
 8006fbc:	d01e      	beq.n	8006ffc <xTaskCreateStatic+0xb8>
 8006fbe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006fc0:	2b00      	cmp	r3, #0
 8006fc2:	d01b      	beq.n	8006ffc <xTaskCreateStatic+0xb8>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006fc4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006fc6:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8006fc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006fca:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006fcc:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8006fce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006fd0:	2202      	movs	r2, #2
 8006fd2:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8006fd6:	2300      	movs	r3, #0
 8006fd8:	9303      	str	r3, [sp, #12]
 8006fda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006fdc:	9302      	str	r3, [sp, #8]
 8006fde:	f107 0314 	add.w	r3, r7, #20
 8006fe2:	9301      	str	r3, [sp, #4]
 8006fe4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006fe6:	9300      	str	r3, [sp, #0]
 8006fe8:	683b      	ldr	r3, [r7, #0]
 8006fea:	687a      	ldr	r2, [r7, #4]
 8006fec:	68b9      	ldr	r1, [r7, #8]
 8006fee:	68f8      	ldr	r0, [r7, #12]
 8006ff0:	f000 f850 	bl	8007094 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006ff4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8006ff6:	f000 f8f5 	bl	80071e4 <prvAddNewTaskToReadyList>
 8006ffa:	e001      	b.n	8007000 <xTaskCreateStatic+0xbc>
		}
		else
		{
			xReturn = NULL;
 8006ffc:	2300      	movs	r3, #0
 8006ffe:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8007000:	697b      	ldr	r3, [r7, #20]
	}
 8007002:	4618      	mov	r0, r3
 8007004:	3728      	adds	r7, #40	; 0x28
 8007006:	46bd      	mov	sp, r7
 8007008:	bd80      	pop	{r7, pc}

0800700a <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800700a:	b580      	push	{r7, lr}
 800700c:	b08c      	sub	sp, #48	; 0x30
 800700e:	af04      	add	r7, sp, #16
 8007010:	60f8      	str	r0, [r7, #12]
 8007012:	60b9      	str	r1, [r7, #8]
 8007014:	603b      	str	r3, [r7, #0]
 8007016:	4613      	mov	r3, r2
 8007018:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800701a:	88fb      	ldrh	r3, [r7, #6]
 800701c:	009b      	lsls	r3, r3, #2
 800701e:	4618      	mov	r0, r3
 8007020:	f001 fc70 	bl	8008904 <pvPortMalloc>
 8007024:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8007026:	697b      	ldr	r3, [r7, #20]
 8007028:	2b00      	cmp	r3, #0
 800702a:	d00e      	beq.n	800704a <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800702c:	20bc      	movs	r0, #188	; 0xbc
 800702e:	f001 fc69 	bl	8008904 <pvPortMalloc>
 8007032:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8007034:	69fb      	ldr	r3, [r7, #28]
 8007036:	2b00      	cmp	r3, #0
 8007038:	d003      	beq.n	8007042 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800703a:	69fb      	ldr	r3, [r7, #28]
 800703c:	697a      	ldr	r2, [r7, #20]
 800703e:	631a      	str	r2, [r3, #48]	; 0x30
 8007040:	e005      	b.n	800704e <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8007042:	6978      	ldr	r0, [r7, #20]
 8007044:	f001 fd28 	bl	8008a98 <vPortFree>
 8007048:	e001      	b.n	800704e <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800704a:	2300      	movs	r3, #0
 800704c:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800704e:	69fb      	ldr	r3, [r7, #28]
 8007050:	2b00      	cmp	r3, #0
 8007052:	d017      	beq.n	8007084 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8007054:	69fb      	ldr	r3, [r7, #28]
 8007056:	2200      	movs	r2, #0
 8007058:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800705c:	88fa      	ldrh	r2, [r7, #6]
 800705e:	2300      	movs	r3, #0
 8007060:	9303      	str	r3, [sp, #12]
 8007062:	69fb      	ldr	r3, [r7, #28]
 8007064:	9302      	str	r3, [sp, #8]
 8007066:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007068:	9301      	str	r3, [sp, #4]
 800706a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800706c:	9300      	str	r3, [sp, #0]
 800706e:	683b      	ldr	r3, [r7, #0]
 8007070:	68b9      	ldr	r1, [r7, #8]
 8007072:	68f8      	ldr	r0, [r7, #12]
 8007074:	f000 f80e 	bl	8007094 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007078:	69f8      	ldr	r0, [r7, #28]
 800707a:	f000 f8b3 	bl	80071e4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800707e:	2301      	movs	r3, #1
 8007080:	61bb      	str	r3, [r7, #24]
 8007082:	e002      	b.n	800708a <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8007084:	f04f 33ff 	mov.w	r3, #4294967295
 8007088:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800708a:	69bb      	ldr	r3, [r7, #24]
	}
 800708c:	4618      	mov	r0, r3
 800708e:	3720      	adds	r7, #32
 8007090:	46bd      	mov	sp, r7
 8007092:	bd80      	pop	{r7, pc}

08007094 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8007094:	b580      	push	{r7, lr}
 8007096:	b088      	sub	sp, #32
 8007098:	af00      	add	r7, sp, #0
 800709a:	60f8      	str	r0, [r7, #12]
 800709c:	60b9      	str	r1, [r7, #8]
 800709e:	607a      	str	r2, [r7, #4]
 80070a0:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80070a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80070a4:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	009b      	lsls	r3, r3, #2
 80070aa:	461a      	mov	r2, r3
 80070ac:	21a5      	movs	r1, #165	; 0xa5
 80070ae:	f001 ff3e 	bl	8008f2e <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80070b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80070b4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80070b6:	6879      	ldr	r1, [r7, #4]
 80070b8:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 80070bc:	440b      	add	r3, r1
 80070be:	009b      	lsls	r3, r3, #2
 80070c0:	4413      	add	r3, r2
 80070c2:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80070c4:	69bb      	ldr	r3, [r7, #24]
 80070c6:	f023 0307 	bic.w	r3, r3, #7
 80070ca:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80070cc:	69bb      	ldr	r3, [r7, #24]
 80070ce:	f003 0307 	and.w	r3, r3, #7
 80070d2:	2b00      	cmp	r3, #0
 80070d4:	d00c      	beq.n	80070f0 <prvInitialiseNewTask+0x5c>
	__asm volatile
 80070d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80070da:	b672      	cpsid	i
 80070dc:	f383 8811 	msr	BASEPRI, r3
 80070e0:	f3bf 8f6f 	isb	sy
 80070e4:	f3bf 8f4f 	dsb	sy
 80070e8:	b662      	cpsie	i
 80070ea:	617b      	str	r3, [r7, #20]
}
 80070ec:	bf00      	nop
 80070ee:	e7fe      	b.n	80070ee <prvInitialiseNewTask+0x5a>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80070f0:	68bb      	ldr	r3, [r7, #8]
 80070f2:	2b00      	cmp	r3, #0
 80070f4:	d01f      	beq.n	8007136 <prvInitialiseNewTask+0xa2>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80070f6:	2300      	movs	r3, #0
 80070f8:	61fb      	str	r3, [r7, #28]
 80070fa:	e012      	b.n	8007122 <prvInitialiseNewTask+0x8e>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80070fc:	68ba      	ldr	r2, [r7, #8]
 80070fe:	69fb      	ldr	r3, [r7, #28]
 8007100:	4413      	add	r3, r2
 8007102:	7819      	ldrb	r1, [r3, #0]
 8007104:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007106:	69fb      	ldr	r3, [r7, #28]
 8007108:	4413      	add	r3, r2
 800710a:	3334      	adds	r3, #52	; 0x34
 800710c:	460a      	mov	r2, r1
 800710e:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8007110:	68ba      	ldr	r2, [r7, #8]
 8007112:	69fb      	ldr	r3, [r7, #28]
 8007114:	4413      	add	r3, r2
 8007116:	781b      	ldrb	r3, [r3, #0]
 8007118:	2b00      	cmp	r3, #0
 800711a:	d006      	beq.n	800712a <prvInitialiseNewTask+0x96>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800711c:	69fb      	ldr	r3, [r7, #28]
 800711e:	3301      	adds	r3, #1
 8007120:	61fb      	str	r3, [r7, #28]
 8007122:	69fb      	ldr	r3, [r7, #28]
 8007124:	2b0f      	cmp	r3, #15
 8007126:	d9e9      	bls.n	80070fc <prvInitialiseNewTask+0x68>
 8007128:	e000      	b.n	800712c <prvInitialiseNewTask+0x98>
			{
				break;
 800712a:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800712c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800712e:	2200      	movs	r2, #0
 8007130:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007134:	e003      	b.n	800713e <prvInitialiseNewTask+0xaa>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8007136:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007138:	2200      	movs	r2, #0
 800713a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800713e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007140:	2b37      	cmp	r3, #55	; 0x37
 8007142:	d901      	bls.n	8007148 <prvInitialiseNewTask+0xb4>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8007144:	2337      	movs	r3, #55	; 0x37
 8007146:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8007148:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800714a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800714c:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800714e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007150:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007152:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8007154:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007156:	2200      	movs	r2, #0
 8007158:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800715a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800715c:	3304      	adds	r3, #4
 800715e:	4618      	mov	r0, r3
 8007160:	f7ff f8c4 	bl	80062ec <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8007164:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007166:	3318      	adds	r3, #24
 8007168:	4618      	mov	r0, r3
 800716a:	f7ff f8bf 	bl	80062ec <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800716e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007170:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007172:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007174:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007176:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800717a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800717c:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800717e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007180:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007182:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8007184:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007186:	2200      	movs	r2, #0
 8007188:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800718c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800718e:	2200      	movs	r2, #0
 8007190:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
	#endif

	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8007194:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007196:	3354      	adds	r3, #84	; 0x54
 8007198:	2260      	movs	r2, #96	; 0x60
 800719a:	2100      	movs	r1, #0
 800719c:	4618      	mov	r0, r3
 800719e:	f001 fec6 	bl	8008f2e <memset>
 80071a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80071a4:	4a0c      	ldr	r2, [pc, #48]	; (80071d8 <prvInitialiseNewTask+0x144>)
 80071a6:	659a      	str	r2, [r3, #88]	; 0x58
 80071a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80071aa:	4a0c      	ldr	r2, [pc, #48]	; (80071dc <prvInitialiseNewTask+0x148>)
 80071ac:	65da      	str	r2, [r3, #92]	; 0x5c
 80071ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80071b0:	4a0b      	ldr	r2, [pc, #44]	; (80071e0 <prvInitialiseNewTask+0x14c>)
 80071b2:	661a      	str	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80071b4:	683a      	ldr	r2, [r7, #0]
 80071b6:	68f9      	ldr	r1, [r7, #12]
 80071b8:	69b8      	ldr	r0, [r7, #24]
 80071ba:	f001 f96b 	bl	8008494 <pxPortInitialiseStack>
 80071be:	4602      	mov	r2, r0
 80071c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80071c2:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80071c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80071c6:	2b00      	cmp	r3, #0
 80071c8:	d002      	beq.n	80071d0 <prvInitialiseNewTask+0x13c>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80071ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80071cc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80071ce:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80071d0:	bf00      	nop
 80071d2:	3720      	adds	r7, #32
 80071d4:	46bd      	mov	sp, r7
 80071d6:	bd80      	pop	{r7, pc}
 80071d8:	0800bc6c 	.word	0x0800bc6c
 80071dc:	0800bc8c 	.word	0x0800bc8c
 80071e0:	0800bc4c 	.word	0x0800bc4c

080071e4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80071e4:	b580      	push	{r7, lr}
 80071e6:	b082      	sub	sp, #8
 80071e8:	af00      	add	r7, sp, #0
 80071ea:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80071ec:	f001 fa5e 	bl	80086ac <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80071f0:	4b2d      	ldr	r3, [pc, #180]	; (80072a8 <prvAddNewTaskToReadyList+0xc4>)
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	3301      	adds	r3, #1
 80071f6:	4a2c      	ldr	r2, [pc, #176]	; (80072a8 <prvAddNewTaskToReadyList+0xc4>)
 80071f8:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80071fa:	4b2c      	ldr	r3, [pc, #176]	; (80072ac <prvAddNewTaskToReadyList+0xc8>)
 80071fc:	681b      	ldr	r3, [r3, #0]
 80071fe:	2b00      	cmp	r3, #0
 8007200:	d109      	bne.n	8007216 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8007202:	4a2a      	ldr	r2, [pc, #168]	; (80072ac <prvAddNewTaskToReadyList+0xc8>)
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8007208:	4b27      	ldr	r3, [pc, #156]	; (80072a8 <prvAddNewTaskToReadyList+0xc4>)
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	2b01      	cmp	r3, #1
 800720e:	d110      	bne.n	8007232 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8007210:	f000 fc3c 	bl	8007a8c <prvInitialiseTaskLists>
 8007214:	e00d      	b.n	8007232 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8007216:	4b26      	ldr	r3, [pc, #152]	; (80072b0 <prvAddNewTaskToReadyList+0xcc>)
 8007218:	681b      	ldr	r3, [r3, #0]
 800721a:	2b00      	cmp	r3, #0
 800721c:	d109      	bne.n	8007232 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800721e:	4b23      	ldr	r3, [pc, #140]	; (80072ac <prvAddNewTaskToReadyList+0xc8>)
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007228:	429a      	cmp	r2, r3
 800722a:	d802      	bhi.n	8007232 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800722c:	4a1f      	ldr	r2, [pc, #124]	; (80072ac <prvAddNewTaskToReadyList+0xc8>)
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8007232:	4b20      	ldr	r3, [pc, #128]	; (80072b4 <prvAddNewTaskToReadyList+0xd0>)
 8007234:	681b      	ldr	r3, [r3, #0]
 8007236:	3301      	adds	r3, #1
 8007238:	4a1e      	ldr	r2, [pc, #120]	; (80072b4 <prvAddNewTaskToReadyList+0xd0>)
 800723a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800723c:	4b1d      	ldr	r3, [pc, #116]	; (80072b4 <prvAddNewTaskToReadyList+0xd0>)
 800723e:	681a      	ldr	r2, [r3, #0]
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007248:	4b1b      	ldr	r3, [pc, #108]	; (80072b8 <prvAddNewTaskToReadyList+0xd4>)
 800724a:	681b      	ldr	r3, [r3, #0]
 800724c:	429a      	cmp	r2, r3
 800724e:	d903      	bls.n	8007258 <prvAddNewTaskToReadyList+0x74>
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007254:	4a18      	ldr	r2, [pc, #96]	; (80072b8 <prvAddNewTaskToReadyList+0xd4>)
 8007256:	6013      	str	r3, [r2, #0]
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800725c:	4613      	mov	r3, r2
 800725e:	009b      	lsls	r3, r3, #2
 8007260:	4413      	add	r3, r2
 8007262:	009b      	lsls	r3, r3, #2
 8007264:	4a15      	ldr	r2, [pc, #84]	; (80072bc <prvAddNewTaskToReadyList+0xd8>)
 8007266:	441a      	add	r2, r3
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	3304      	adds	r3, #4
 800726c:	4619      	mov	r1, r3
 800726e:	4610      	mov	r0, r2
 8007270:	f7ff f849 	bl	8006306 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8007274:	f001 fa4e 	bl	8008714 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8007278:	4b0d      	ldr	r3, [pc, #52]	; (80072b0 <prvAddNewTaskToReadyList+0xcc>)
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	2b00      	cmp	r3, #0
 800727e:	d00e      	beq.n	800729e <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8007280:	4b0a      	ldr	r3, [pc, #40]	; (80072ac <prvAddNewTaskToReadyList+0xc8>)
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800728a:	429a      	cmp	r2, r3
 800728c:	d207      	bcs.n	800729e <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800728e:	4b0c      	ldr	r3, [pc, #48]	; (80072c0 <prvAddNewTaskToReadyList+0xdc>)
 8007290:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007294:	601a      	str	r2, [r3, #0]
 8007296:	f3bf 8f4f 	dsb	sy
 800729a:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800729e:	bf00      	nop
 80072a0:	3708      	adds	r7, #8
 80072a2:	46bd      	mov	sp, r7
 80072a4:	bd80      	pop	{r7, pc}
 80072a6:	bf00      	nop
 80072a8:	2000183c 	.word	0x2000183c
 80072ac:	20001368 	.word	0x20001368
 80072b0:	20001848 	.word	0x20001848
 80072b4:	20001858 	.word	0x20001858
 80072b8:	20001844 	.word	0x20001844
 80072bc:	2000136c 	.word	0x2000136c
 80072c0:	e000ed04 	.word	0xe000ed04

080072c4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80072c4:	b580      	push	{r7, lr}
 80072c6:	b084      	sub	sp, #16
 80072c8:	af00      	add	r7, sp, #0
 80072ca:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80072cc:	2300      	movs	r3, #0
 80072ce:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	2b00      	cmp	r3, #0
 80072d4:	d019      	beq.n	800730a <vTaskDelay+0x46>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80072d6:	4b14      	ldr	r3, [pc, #80]	; (8007328 <vTaskDelay+0x64>)
 80072d8:	681b      	ldr	r3, [r3, #0]
 80072da:	2b00      	cmp	r3, #0
 80072dc:	d00c      	beq.n	80072f8 <vTaskDelay+0x34>
	__asm volatile
 80072de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80072e2:	b672      	cpsid	i
 80072e4:	f383 8811 	msr	BASEPRI, r3
 80072e8:	f3bf 8f6f 	isb	sy
 80072ec:	f3bf 8f4f 	dsb	sy
 80072f0:	b662      	cpsie	i
 80072f2:	60bb      	str	r3, [r7, #8]
}
 80072f4:	bf00      	nop
 80072f6:	e7fe      	b.n	80072f6 <vTaskDelay+0x32>
			vTaskSuspendAll();
 80072f8:	f000 f88e 	bl	8007418 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80072fc:	2100      	movs	r1, #0
 80072fe:	6878      	ldr	r0, [r7, #4]
 8007300:	f000 fd18 	bl	8007d34 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8007304:	f000 f896 	bl	8007434 <xTaskResumeAll>
 8007308:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800730a:	68fb      	ldr	r3, [r7, #12]
 800730c:	2b00      	cmp	r3, #0
 800730e:	d107      	bne.n	8007320 <vTaskDelay+0x5c>
		{
			portYIELD_WITHIN_API();
 8007310:	4b06      	ldr	r3, [pc, #24]	; (800732c <vTaskDelay+0x68>)
 8007312:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007316:	601a      	str	r2, [r3, #0]
 8007318:	f3bf 8f4f 	dsb	sy
 800731c:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007320:	bf00      	nop
 8007322:	3710      	adds	r7, #16
 8007324:	46bd      	mov	sp, r7
 8007326:	bd80      	pop	{r7, pc}
 8007328:	20001864 	.word	0x20001864
 800732c:	e000ed04 	.word	0xe000ed04

08007330 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8007330:	b580      	push	{r7, lr}
 8007332:	b08a      	sub	sp, #40	; 0x28
 8007334:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8007336:	2300      	movs	r3, #0
 8007338:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800733a:	2300      	movs	r3, #0
 800733c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800733e:	463a      	mov	r2, r7
 8007340:	1d39      	adds	r1, r7, #4
 8007342:	f107 0308 	add.w	r3, r7, #8
 8007346:	4618      	mov	r0, r3
 8007348:	f7fe ff7c 	bl	8006244 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800734c:	6839      	ldr	r1, [r7, #0]
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	68ba      	ldr	r2, [r7, #8]
 8007352:	9202      	str	r2, [sp, #8]
 8007354:	9301      	str	r3, [sp, #4]
 8007356:	2300      	movs	r3, #0
 8007358:	9300      	str	r3, [sp, #0]
 800735a:	2300      	movs	r3, #0
 800735c:	460a      	mov	r2, r1
 800735e:	4926      	ldr	r1, [pc, #152]	; (80073f8 <vTaskStartScheduler+0xc8>)
 8007360:	4826      	ldr	r0, [pc, #152]	; (80073fc <vTaskStartScheduler+0xcc>)
 8007362:	f7ff fdef 	bl	8006f44 <xTaskCreateStatic>
 8007366:	4603      	mov	r3, r0
 8007368:	4a25      	ldr	r2, [pc, #148]	; (8007400 <vTaskStartScheduler+0xd0>)
 800736a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800736c:	4b24      	ldr	r3, [pc, #144]	; (8007400 <vTaskStartScheduler+0xd0>)
 800736e:	681b      	ldr	r3, [r3, #0]
 8007370:	2b00      	cmp	r3, #0
 8007372:	d002      	beq.n	800737a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8007374:	2301      	movs	r3, #1
 8007376:	617b      	str	r3, [r7, #20]
 8007378:	e001      	b.n	800737e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800737a:	2300      	movs	r3, #0
 800737c:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800737e:	697b      	ldr	r3, [r7, #20]
 8007380:	2b01      	cmp	r3, #1
 8007382:	d102      	bne.n	800738a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8007384:	f000 fd2a 	bl	8007ddc <xTimerCreateTimerTask>
 8007388:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800738a:	697b      	ldr	r3, [r7, #20]
 800738c:	2b01      	cmp	r3, #1
 800738e:	d11d      	bne.n	80073cc <vTaskStartScheduler+0x9c>
	__asm volatile
 8007390:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007394:	b672      	cpsid	i
 8007396:	f383 8811 	msr	BASEPRI, r3
 800739a:	f3bf 8f6f 	isb	sy
 800739e:	f3bf 8f4f 	dsb	sy
 80073a2:	b662      	cpsie	i
 80073a4:	613b      	str	r3, [r7, #16]
}
 80073a6:	bf00      	nop

		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80073a8:	4b16      	ldr	r3, [pc, #88]	; (8007404 <vTaskStartScheduler+0xd4>)
 80073aa:	681b      	ldr	r3, [r3, #0]
 80073ac:	3354      	adds	r3, #84	; 0x54
 80073ae:	4a16      	ldr	r2, [pc, #88]	; (8007408 <vTaskStartScheduler+0xd8>)
 80073b0:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80073b2:	4b16      	ldr	r3, [pc, #88]	; (800740c <vTaskStartScheduler+0xdc>)
 80073b4:	f04f 32ff 	mov.w	r2, #4294967295
 80073b8:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80073ba:	4b15      	ldr	r3, [pc, #84]	; (8007410 <vTaskStartScheduler+0xe0>)
 80073bc:	2201      	movs	r2, #1
 80073be:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80073c0:	4b14      	ldr	r3, [pc, #80]	; (8007414 <vTaskStartScheduler+0xe4>)
 80073c2:	2200      	movs	r2, #0
 80073c4:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80073c6:	f001 f8f3 	bl	80085b0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80073ca:	e010      	b.n	80073ee <vTaskStartScheduler+0xbe>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80073cc:	697b      	ldr	r3, [r7, #20]
 80073ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80073d2:	d10c      	bne.n	80073ee <vTaskStartScheduler+0xbe>
	__asm volatile
 80073d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80073d8:	b672      	cpsid	i
 80073da:	f383 8811 	msr	BASEPRI, r3
 80073de:	f3bf 8f6f 	isb	sy
 80073e2:	f3bf 8f4f 	dsb	sy
 80073e6:	b662      	cpsie	i
 80073e8:	60fb      	str	r3, [r7, #12]
}
 80073ea:	bf00      	nop
 80073ec:	e7fe      	b.n	80073ec <vTaskStartScheduler+0xbc>
}
 80073ee:	bf00      	nop
 80073f0:	3718      	adds	r7, #24
 80073f2:	46bd      	mov	sp, r7
 80073f4:	bd80      	pop	{r7, pc}
 80073f6:	bf00      	nop
 80073f8:	0800bb58 	.word	0x0800bb58
 80073fc:	08007a5d 	.word	0x08007a5d
 8007400:	20001860 	.word	0x20001860
 8007404:	20001368 	.word	0x20001368
 8007408:	20000010 	.word	0x20000010
 800740c:	2000185c 	.word	0x2000185c
 8007410:	20001848 	.word	0x20001848
 8007414:	20001840 	.word	0x20001840

08007418 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8007418:	b480      	push	{r7}
 800741a:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 800741c:	4b04      	ldr	r3, [pc, #16]	; (8007430 <vTaskSuspendAll+0x18>)
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	3301      	adds	r3, #1
 8007422:	4a03      	ldr	r2, [pc, #12]	; (8007430 <vTaskSuspendAll+0x18>)
 8007424:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 8007426:	bf00      	nop
 8007428:	46bd      	mov	sp, r7
 800742a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800742e:	4770      	bx	lr
 8007430:	20001864 	.word	0x20001864

08007434 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8007434:	b580      	push	{r7, lr}
 8007436:	b084      	sub	sp, #16
 8007438:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800743a:	2300      	movs	r3, #0
 800743c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800743e:	2300      	movs	r3, #0
 8007440:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8007442:	4b43      	ldr	r3, [pc, #268]	; (8007550 <xTaskResumeAll+0x11c>)
 8007444:	681b      	ldr	r3, [r3, #0]
 8007446:	2b00      	cmp	r3, #0
 8007448:	d10c      	bne.n	8007464 <xTaskResumeAll+0x30>
	__asm volatile
 800744a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800744e:	b672      	cpsid	i
 8007450:	f383 8811 	msr	BASEPRI, r3
 8007454:	f3bf 8f6f 	isb	sy
 8007458:	f3bf 8f4f 	dsb	sy
 800745c:	b662      	cpsie	i
 800745e:	603b      	str	r3, [r7, #0]
}
 8007460:	bf00      	nop
 8007462:	e7fe      	b.n	8007462 <xTaskResumeAll+0x2e>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8007464:	f001 f922 	bl	80086ac <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8007468:	4b39      	ldr	r3, [pc, #228]	; (8007550 <xTaskResumeAll+0x11c>)
 800746a:	681b      	ldr	r3, [r3, #0]
 800746c:	3b01      	subs	r3, #1
 800746e:	4a38      	ldr	r2, [pc, #224]	; (8007550 <xTaskResumeAll+0x11c>)
 8007470:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007472:	4b37      	ldr	r3, [pc, #220]	; (8007550 <xTaskResumeAll+0x11c>)
 8007474:	681b      	ldr	r3, [r3, #0]
 8007476:	2b00      	cmp	r3, #0
 8007478:	d162      	bne.n	8007540 <xTaskResumeAll+0x10c>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800747a:	4b36      	ldr	r3, [pc, #216]	; (8007554 <xTaskResumeAll+0x120>)
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	2b00      	cmp	r3, #0
 8007480:	d05e      	beq.n	8007540 <xTaskResumeAll+0x10c>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007482:	e02f      	b.n	80074e4 <xTaskResumeAll+0xb0>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007484:	4b34      	ldr	r3, [pc, #208]	; (8007558 <xTaskResumeAll+0x124>)
 8007486:	68db      	ldr	r3, [r3, #12]
 8007488:	68db      	ldr	r3, [r3, #12]
 800748a:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800748c:	68fb      	ldr	r3, [r7, #12]
 800748e:	3318      	adds	r3, #24
 8007490:	4618      	mov	r0, r3
 8007492:	f7fe ff95 	bl	80063c0 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007496:	68fb      	ldr	r3, [r7, #12]
 8007498:	3304      	adds	r3, #4
 800749a:	4618      	mov	r0, r3
 800749c:	f7fe ff90 	bl	80063c0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80074a0:	68fb      	ldr	r3, [r7, #12]
 80074a2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80074a4:	4b2d      	ldr	r3, [pc, #180]	; (800755c <xTaskResumeAll+0x128>)
 80074a6:	681b      	ldr	r3, [r3, #0]
 80074a8:	429a      	cmp	r2, r3
 80074aa:	d903      	bls.n	80074b4 <xTaskResumeAll+0x80>
 80074ac:	68fb      	ldr	r3, [r7, #12]
 80074ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80074b0:	4a2a      	ldr	r2, [pc, #168]	; (800755c <xTaskResumeAll+0x128>)
 80074b2:	6013      	str	r3, [r2, #0]
 80074b4:	68fb      	ldr	r3, [r7, #12]
 80074b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80074b8:	4613      	mov	r3, r2
 80074ba:	009b      	lsls	r3, r3, #2
 80074bc:	4413      	add	r3, r2
 80074be:	009b      	lsls	r3, r3, #2
 80074c0:	4a27      	ldr	r2, [pc, #156]	; (8007560 <xTaskResumeAll+0x12c>)
 80074c2:	441a      	add	r2, r3
 80074c4:	68fb      	ldr	r3, [r7, #12]
 80074c6:	3304      	adds	r3, #4
 80074c8:	4619      	mov	r1, r3
 80074ca:	4610      	mov	r0, r2
 80074cc:	f7fe ff1b 	bl	8006306 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80074d0:	68fb      	ldr	r3, [r7, #12]
 80074d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80074d4:	4b23      	ldr	r3, [pc, #140]	; (8007564 <xTaskResumeAll+0x130>)
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80074da:	429a      	cmp	r2, r3
 80074dc:	d302      	bcc.n	80074e4 <xTaskResumeAll+0xb0>
					{
						xYieldPending = pdTRUE;
 80074de:	4b22      	ldr	r3, [pc, #136]	; (8007568 <xTaskResumeAll+0x134>)
 80074e0:	2201      	movs	r2, #1
 80074e2:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80074e4:	4b1c      	ldr	r3, [pc, #112]	; (8007558 <xTaskResumeAll+0x124>)
 80074e6:	681b      	ldr	r3, [r3, #0]
 80074e8:	2b00      	cmp	r3, #0
 80074ea:	d1cb      	bne.n	8007484 <xTaskResumeAll+0x50>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80074ec:	68fb      	ldr	r3, [r7, #12]
 80074ee:	2b00      	cmp	r3, #0
 80074f0:	d001      	beq.n	80074f6 <xTaskResumeAll+0xc2>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80074f2:	f000 fb6f 	bl	8007bd4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 80074f6:	4b1d      	ldr	r3, [pc, #116]	; (800756c <xTaskResumeAll+0x138>)
 80074f8:	681b      	ldr	r3, [r3, #0]
 80074fa:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	2b00      	cmp	r3, #0
 8007500:	d010      	beq.n	8007524 <xTaskResumeAll+0xf0>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8007502:	f000 f847 	bl	8007594 <xTaskIncrementTick>
 8007506:	4603      	mov	r3, r0
 8007508:	2b00      	cmp	r3, #0
 800750a:	d002      	beq.n	8007512 <xTaskResumeAll+0xde>
							{
								xYieldPending = pdTRUE;
 800750c:	4b16      	ldr	r3, [pc, #88]	; (8007568 <xTaskResumeAll+0x134>)
 800750e:	2201      	movs	r2, #1
 8007510:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	3b01      	subs	r3, #1
 8007516:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	2b00      	cmp	r3, #0
 800751c:	d1f1      	bne.n	8007502 <xTaskResumeAll+0xce>

						uxPendedTicks = 0;
 800751e:	4b13      	ldr	r3, [pc, #76]	; (800756c <xTaskResumeAll+0x138>)
 8007520:	2200      	movs	r2, #0
 8007522:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8007524:	4b10      	ldr	r3, [pc, #64]	; (8007568 <xTaskResumeAll+0x134>)
 8007526:	681b      	ldr	r3, [r3, #0]
 8007528:	2b00      	cmp	r3, #0
 800752a:	d009      	beq.n	8007540 <xTaskResumeAll+0x10c>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800752c:	2301      	movs	r3, #1
 800752e:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8007530:	4b0f      	ldr	r3, [pc, #60]	; (8007570 <xTaskResumeAll+0x13c>)
 8007532:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007536:	601a      	str	r2, [r3, #0]
 8007538:	f3bf 8f4f 	dsb	sy
 800753c:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007540:	f001 f8e8 	bl	8008714 <vPortExitCritical>

	return xAlreadyYielded;
 8007544:	68bb      	ldr	r3, [r7, #8]
}
 8007546:	4618      	mov	r0, r3
 8007548:	3710      	adds	r7, #16
 800754a:	46bd      	mov	sp, r7
 800754c:	bd80      	pop	{r7, pc}
 800754e:	bf00      	nop
 8007550:	20001864 	.word	0x20001864
 8007554:	2000183c 	.word	0x2000183c
 8007558:	200017fc 	.word	0x200017fc
 800755c:	20001844 	.word	0x20001844
 8007560:	2000136c 	.word	0x2000136c
 8007564:	20001368 	.word	0x20001368
 8007568:	20001850 	.word	0x20001850
 800756c:	2000184c 	.word	0x2000184c
 8007570:	e000ed04 	.word	0xe000ed04

08007574 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8007574:	b480      	push	{r7}
 8007576:	b083      	sub	sp, #12
 8007578:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800757a:	4b05      	ldr	r3, [pc, #20]	; (8007590 <xTaskGetTickCount+0x1c>)
 800757c:	681b      	ldr	r3, [r3, #0]
 800757e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8007580:	687b      	ldr	r3, [r7, #4]
}
 8007582:	4618      	mov	r0, r3
 8007584:	370c      	adds	r7, #12
 8007586:	46bd      	mov	sp, r7
 8007588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800758c:	4770      	bx	lr
 800758e:	bf00      	nop
 8007590:	20001840 	.word	0x20001840

08007594 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8007594:	b580      	push	{r7, lr}
 8007596:	b086      	sub	sp, #24
 8007598:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800759a:	2300      	movs	r3, #0
 800759c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800759e:	4b50      	ldr	r3, [pc, #320]	; (80076e0 <xTaskIncrementTick+0x14c>)
 80075a0:	681b      	ldr	r3, [r3, #0]
 80075a2:	2b00      	cmp	r3, #0
 80075a4:	f040 808b 	bne.w	80076be <xTaskIncrementTick+0x12a>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80075a8:	4b4e      	ldr	r3, [pc, #312]	; (80076e4 <xTaskIncrementTick+0x150>)
 80075aa:	681b      	ldr	r3, [r3, #0]
 80075ac:	3301      	adds	r3, #1
 80075ae:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80075b0:	4a4c      	ldr	r2, [pc, #304]	; (80076e4 <xTaskIncrementTick+0x150>)
 80075b2:	693b      	ldr	r3, [r7, #16]
 80075b4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80075b6:	693b      	ldr	r3, [r7, #16]
 80075b8:	2b00      	cmp	r3, #0
 80075ba:	d122      	bne.n	8007602 <xTaskIncrementTick+0x6e>
		{
			taskSWITCH_DELAYED_LISTS();
 80075bc:	4b4a      	ldr	r3, [pc, #296]	; (80076e8 <xTaskIncrementTick+0x154>)
 80075be:	681b      	ldr	r3, [r3, #0]
 80075c0:	681b      	ldr	r3, [r3, #0]
 80075c2:	2b00      	cmp	r3, #0
 80075c4:	d00c      	beq.n	80075e0 <xTaskIncrementTick+0x4c>
	__asm volatile
 80075c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80075ca:	b672      	cpsid	i
 80075cc:	f383 8811 	msr	BASEPRI, r3
 80075d0:	f3bf 8f6f 	isb	sy
 80075d4:	f3bf 8f4f 	dsb	sy
 80075d8:	b662      	cpsie	i
 80075da:	603b      	str	r3, [r7, #0]
}
 80075dc:	bf00      	nop
 80075de:	e7fe      	b.n	80075de <xTaskIncrementTick+0x4a>
 80075e0:	4b41      	ldr	r3, [pc, #260]	; (80076e8 <xTaskIncrementTick+0x154>)
 80075e2:	681b      	ldr	r3, [r3, #0]
 80075e4:	60fb      	str	r3, [r7, #12]
 80075e6:	4b41      	ldr	r3, [pc, #260]	; (80076ec <xTaskIncrementTick+0x158>)
 80075e8:	681b      	ldr	r3, [r3, #0]
 80075ea:	4a3f      	ldr	r2, [pc, #252]	; (80076e8 <xTaskIncrementTick+0x154>)
 80075ec:	6013      	str	r3, [r2, #0]
 80075ee:	4a3f      	ldr	r2, [pc, #252]	; (80076ec <xTaskIncrementTick+0x158>)
 80075f0:	68fb      	ldr	r3, [r7, #12]
 80075f2:	6013      	str	r3, [r2, #0]
 80075f4:	4b3e      	ldr	r3, [pc, #248]	; (80076f0 <xTaskIncrementTick+0x15c>)
 80075f6:	681b      	ldr	r3, [r3, #0]
 80075f8:	3301      	adds	r3, #1
 80075fa:	4a3d      	ldr	r2, [pc, #244]	; (80076f0 <xTaskIncrementTick+0x15c>)
 80075fc:	6013      	str	r3, [r2, #0]
 80075fe:	f000 fae9 	bl	8007bd4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8007602:	4b3c      	ldr	r3, [pc, #240]	; (80076f4 <xTaskIncrementTick+0x160>)
 8007604:	681b      	ldr	r3, [r3, #0]
 8007606:	693a      	ldr	r2, [r7, #16]
 8007608:	429a      	cmp	r2, r3
 800760a:	d349      	bcc.n	80076a0 <xTaskIncrementTick+0x10c>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800760c:	4b36      	ldr	r3, [pc, #216]	; (80076e8 <xTaskIncrementTick+0x154>)
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	681b      	ldr	r3, [r3, #0]
 8007612:	2b00      	cmp	r3, #0
 8007614:	d104      	bne.n	8007620 <xTaskIncrementTick+0x8c>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007616:	4b37      	ldr	r3, [pc, #220]	; (80076f4 <xTaskIncrementTick+0x160>)
 8007618:	f04f 32ff 	mov.w	r2, #4294967295
 800761c:	601a      	str	r2, [r3, #0]
					break;
 800761e:	e03f      	b.n	80076a0 <xTaskIncrementTick+0x10c>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007620:	4b31      	ldr	r3, [pc, #196]	; (80076e8 <xTaskIncrementTick+0x154>)
 8007622:	681b      	ldr	r3, [r3, #0]
 8007624:	68db      	ldr	r3, [r3, #12]
 8007626:	68db      	ldr	r3, [r3, #12]
 8007628:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800762a:	68bb      	ldr	r3, [r7, #8]
 800762c:	685b      	ldr	r3, [r3, #4]
 800762e:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8007630:	693a      	ldr	r2, [r7, #16]
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	429a      	cmp	r2, r3
 8007636:	d203      	bcs.n	8007640 <xTaskIncrementTick+0xac>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8007638:	4a2e      	ldr	r2, [pc, #184]	; (80076f4 <xTaskIncrementTick+0x160>)
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800763e:	e02f      	b.n	80076a0 <xTaskIncrementTick+0x10c>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007640:	68bb      	ldr	r3, [r7, #8]
 8007642:	3304      	adds	r3, #4
 8007644:	4618      	mov	r0, r3
 8007646:	f7fe febb 	bl	80063c0 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800764a:	68bb      	ldr	r3, [r7, #8]
 800764c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800764e:	2b00      	cmp	r3, #0
 8007650:	d004      	beq.n	800765c <xTaskIncrementTick+0xc8>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007652:	68bb      	ldr	r3, [r7, #8]
 8007654:	3318      	adds	r3, #24
 8007656:	4618      	mov	r0, r3
 8007658:	f7fe feb2 	bl	80063c0 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800765c:	68bb      	ldr	r3, [r7, #8]
 800765e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007660:	4b25      	ldr	r3, [pc, #148]	; (80076f8 <xTaskIncrementTick+0x164>)
 8007662:	681b      	ldr	r3, [r3, #0]
 8007664:	429a      	cmp	r2, r3
 8007666:	d903      	bls.n	8007670 <xTaskIncrementTick+0xdc>
 8007668:	68bb      	ldr	r3, [r7, #8]
 800766a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800766c:	4a22      	ldr	r2, [pc, #136]	; (80076f8 <xTaskIncrementTick+0x164>)
 800766e:	6013      	str	r3, [r2, #0]
 8007670:	68bb      	ldr	r3, [r7, #8]
 8007672:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007674:	4613      	mov	r3, r2
 8007676:	009b      	lsls	r3, r3, #2
 8007678:	4413      	add	r3, r2
 800767a:	009b      	lsls	r3, r3, #2
 800767c:	4a1f      	ldr	r2, [pc, #124]	; (80076fc <xTaskIncrementTick+0x168>)
 800767e:	441a      	add	r2, r3
 8007680:	68bb      	ldr	r3, [r7, #8]
 8007682:	3304      	adds	r3, #4
 8007684:	4619      	mov	r1, r3
 8007686:	4610      	mov	r0, r2
 8007688:	f7fe fe3d 	bl	8006306 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800768c:	68bb      	ldr	r3, [r7, #8]
 800768e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007690:	4b1b      	ldr	r3, [pc, #108]	; (8007700 <xTaskIncrementTick+0x16c>)
 8007692:	681b      	ldr	r3, [r3, #0]
 8007694:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007696:	429a      	cmp	r2, r3
 8007698:	d3b8      	bcc.n	800760c <xTaskIncrementTick+0x78>
						{
							xSwitchRequired = pdTRUE;
 800769a:	2301      	movs	r3, #1
 800769c:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800769e:	e7b5      	b.n	800760c <xTaskIncrementTick+0x78>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80076a0:	4b17      	ldr	r3, [pc, #92]	; (8007700 <xTaskIncrementTick+0x16c>)
 80076a2:	681b      	ldr	r3, [r3, #0]
 80076a4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80076a6:	4915      	ldr	r1, [pc, #84]	; (80076fc <xTaskIncrementTick+0x168>)
 80076a8:	4613      	mov	r3, r2
 80076aa:	009b      	lsls	r3, r3, #2
 80076ac:	4413      	add	r3, r2
 80076ae:	009b      	lsls	r3, r3, #2
 80076b0:	440b      	add	r3, r1
 80076b2:	681b      	ldr	r3, [r3, #0]
 80076b4:	2b01      	cmp	r3, #1
 80076b6:	d907      	bls.n	80076c8 <xTaskIncrementTick+0x134>
			{
				xSwitchRequired = pdTRUE;
 80076b8:	2301      	movs	r3, #1
 80076ba:	617b      	str	r3, [r7, #20]
 80076bc:	e004      	b.n	80076c8 <xTaskIncrementTick+0x134>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 80076be:	4b11      	ldr	r3, [pc, #68]	; (8007704 <xTaskIncrementTick+0x170>)
 80076c0:	681b      	ldr	r3, [r3, #0]
 80076c2:	3301      	adds	r3, #1
 80076c4:	4a0f      	ldr	r2, [pc, #60]	; (8007704 <xTaskIncrementTick+0x170>)
 80076c6:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 80076c8:	4b0f      	ldr	r3, [pc, #60]	; (8007708 <xTaskIncrementTick+0x174>)
 80076ca:	681b      	ldr	r3, [r3, #0]
 80076cc:	2b00      	cmp	r3, #0
 80076ce:	d001      	beq.n	80076d4 <xTaskIncrementTick+0x140>
		{
			xSwitchRequired = pdTRUE;
 80076d0:	2301      	movs	r3, #1
 80076d2:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 80076d4:	697b      	ldr	r3, [r7, #20]
}
 80076d6:	4618      	mov	r0, r3
 80076d8:	3718      	adds	r7, #24
 80076da:	46bd      	mov	sp, r7
 80076dc:	bd80      	pop	{r7, pc}
 80076de:	bf00      	nop
 80076e0:	20001864 	.word	0x20001864
 80076e4:	20001840 	.word	0x20001840
 80076e8:	200017f4 	.word	0x200017f4
 80076ec:	200017f8 	.word	0x200017f8
 80076f0:	20001854 	.word	0x20001854
 80076f4:	2000185c 	.word	0x2000185c
 80076f8:	20001844 	.word	0x20001844
 80076fc:	2000136c 	.word	0x2000136c
 8007700:	20001368 	.word	0x20001368
 8007704:	2000184c 	.word	0x2000184c
 8007708:	20001850 	.word	0x20001850

0800770c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800770c:	b480      	push	{r7}
 800770e:	b085      	sub	sp, #20
 8007710:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8007712:	4b2b      	ldr	r3, [pc, #172]	; (80077c0 <vTaskSwitchContext+0xb4>)
 8007714:	681b      	ldr	r3, [r3, #0]
 8007716:	2b00      	cmp	r3, #0
 8007718:	d003      	beq.n	8007722 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800771a:	4b2a      	ldr	r3, [pc, #168]	; (80077c4 <vTaskSwitchContext+0xb8>)
 800771c:	2201      	movs	r2, #1
 800771e:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8007720:	e048      	b.n	80077b4 <vTaskSwitchContext+0xa8>
		xYieldPending = pdFALSE;
 8007722:	4b28      	ldr	r3, [pc, #160]	; (80077c4 <vTaskSwitchContext+0xb8>)
 8007724:	2200      	movs	r2, #0
 8007726:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007728:	4b27      	ldr	r3, [pc, #156]	; (80077c8 <vTaskSwitchContext+0xbc>)
 800772a:	681b      	ldr	r3, [r3, #0]
 800772c:	60fb      	str	r3, [r7, #12]
 800772e:	e012      	b.n	8007756 <vTaskSwitchContext+0x4a>
 8007730:	68fb      	ldr	r3, [r7, #12]
 8007732:	2b00      	cmp	r3, #0
 8007734:	d10c      	bne.n	8007750 <vTaskSwitchContext+0x44>
	__asm volatile
 8007736:	f04f 0350 	mov.w	r3, #80	; 0x50
 800773a:	b672      	cpsid	i
 800773c:	f383 8811 	msr	BASEPRI, r3
 8007740:	f3bf 8f6f 	isb	sy
 8007744:	f3bf 8f4f 	dsb	sy
 8007748:	b662      	cpsie	i
 800774a:	607b      	str	r3, [r7, #4]
}
 800774c:	bf00      	nop
 800774e:	e7fe      	b.n	800774e <vTaskSwitchContext+0x42>
 8007750:	68fb      	ldr	r3, [r7, #12]
 8007752:	3b01      	subs	r3, #1
 8007754:	60fb      	str	r3, [r7, #12]
 8007756:	491d      	ldr	r1, [pc, #116]	; (80077cc <vTaskSwitchContext+0xc0>)
 8007758:	68fa      	ldr	r2, [r7, #12]
 800775a:	4613      	mov	r3, r2
 800775c:	009b      	lsls	r3, r3, #2
 800775e:	4413      	add	r3, r2
 8007760:	009b      	lsls	r3, r3, #2
 8007762:	440b      	add	r3, r1
 8007764:	681b      	ldr	r3, [r3, #0]
 8007766:	2b00      	cmp	r3, #0
 8007768:	d0e2      	beq.n	8007730 <vTaskSwitchContext+0x24>
 800776a:	68fa      	ldr	r2, [r7, #12]
 800776c:	4613      	mov	r3, r2
 800776e:	009b      	lsls	r3, r3, #2
 8007770:	4413      	add	r3, r2
 8007772:	009b      	lsls	r3, r3, #2
 8007774:	4a15      	ldr	r2, [pc, #84]	; (80077cc <vTaskSwitchContext+0xc0>)
 8007776:	4413      	add	r3, r2
 8007778:	60bb      	str	r3, [r7, #8]
 800777a:	68bb      	ldr	r3, [r7, #8]
 800777c:	685b      	ldr	r3, [r3, #4]
 800777e:	685a      	ldr	r2, [r3, #4]
 8007780:	68bb      	ldr	r3, [r7, #8]
 8007782:	605a      	str	r2, [r3, #4]
 8007784:	68bb      	ldr	r3, [r7, #8]
 8007786:	685a      	ldr	r2, [r3, #4]
 8007788:	68bb      	ldr	r3, [r7, #8]
 800778a:	3308      	adds	r3, #8
 800778c:	429a      	cmp	r2, r3
 800778e:	d104      	bne.n	800779a <vTaskSwitchContext+0x8e>
 8007790:	68bb      	ldr	r3, [r7, #8]
 8007792:	685b      	ldr	r3, [r3, #4]
 8007794:	685a      	ldr	r2, [r3, #4]
 8007796:	68bb      	ldr	r3, [r7, #8]
 8007798:	605a      	str	r2, [r3, #4]
 800779a:	68bb      	ldr	r3, [r7, #8]
 800779c:	685b      	ldr	r3, [r3, #4]
 800779e:	68db      	ldr	r3, [r3, #12]
 80077a0:	4a0b      	ldr	r2, [pc, #44]	; (80077d0 <vTaskSwitchContext+0xc4>)
 80077a2:	6013      	str	r3, [r2, #0]
 80077a4:	4a08      	ldr	r2, [pc, #32]	; (80077c8 <vTaskSwitchContext+0xbc>)
 80077a6:	68fb      	ldr	r3, [r7, #12]
 80077a8:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80077aa:	4b09      	ldr	r3, [pc, #36]	; (80077d0 <vTaskSwitchContext+0xc4>)
 80077ac:	681b      	ldr	r3, [r3, #0]
 80077ae:	3354      	adds	r3, #84	; 0x54
 80077b0:	4a08      	ldr	r2, [pc, #32]	; (80077d4 <vTaskSwitchContext+0xc8>)
 80077b2:	6013      	str	r3, [r2, #0]
}
 80077b4:	bf00      	nop
 80077b6:	3714      	adds	r7, #20
 80077b8:	46bd      	mov	sp, r7
 80077ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077be:	4770      	bx	lr
 80077c0:	20001864 	.word	0x20001864
 80077c4:	20001850 	.word	0x20001850
 80077c8:	20001844 	.word	0x20001844
 80077cc:	2000136c 	.word	0x2000136c
 80077d0:	20001368 	.word	0x20001368
 80077d4:	20000010 	.word	0x20000010

080077d8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80077d8:	b580      	push	{r7, lr}
 80077da:	b084      	sub	sp, #16
 80077dc:	af00      	add	r7, sp, #0
 80077de:	6078      	str	r0, [r7, #4]
 80077e0:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	2b00      	cmp	r3, #0
 80077e6:	d10c      	bne.n	8007802 <vTaskPlaceOnEventList+0x2a>
	__asm volatile
 80077e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80077ec:	b672      	cpsid	i
 80077ee:	f383 8811 	msr	BASEPRI, r3
 80077f2:	f3bf 8f6f 	isb	sy
 80077f6:	f3bf 8f4f 	dsb	sy
 80077fa:	b662      	cpsie	i
 80077fc:	60fb      	str	r3, [r7, #12]
}
 80077fe:	bf00      	nop
 8007800:	e7fe      	b.n	8007800 <vTaskPlaceOnEventList+0x28>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007802:	4b07      	ldr	r3, [pc, #28]	; (8007820 <vTaskPlaceOnEventList+0x48>)
 8007804:	681b      	ldr	r3, [r3, #0]
 8007806:	3318      	adds	r3, #24
 8007808:	4619      	mov	r1, r3
 800780a:	6878      	ldr	r0, [r7, #4]
 800780c:	f7fe fd9f 	bl	800634e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8007810:	2101      	movs	r1, #1
 8007812:	6838      	ldr	r0, [r7, #0]
 8007814:	f000 fa8e 	bl	8007d34 <prvAddCurrentTaskToDelayedList>
}
 8007818:	bf00      	nop
 800781a:	3710      	adds	r7, #16
 800781c:	46bd      	mov	sp, r7
 800781e:	bd80      	pop	{r7, pc}
 8007820:	20001368 	.word	0x20001368

08007824 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8007824:	b580      	push	{r7, lr}
 8007826:	b086      	sub	sp, #24
 8007828:	af00      	add	r7, sp, #0
 800782a:	60f8      	str	r0, [r7, #12]
 800782c:	60b9      	str	r1, [r7, #8]
 800782e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8007830:	68fb      	ldr	r3, [r7, #12]
 8007832:	2b00      	cmp	r3, #0
 8007834:	d10c      	bne.n	8007850 <vTaskPlaceOnEventListRestricted+0x2c>
	__asm volatile
 8007836:	f04f 0350 	mov.w	r3, #80	; 0x50
 800783a:	b672      	cpsid	i
 800783c:	f383 8811 	msr	BASEPRI, r3
 8007840:	f3bf 8f6f 	isb	sy
 8007844:	f3bf 8f4f 	dsb	sy
 8007848:	b662      	cpsie	i
 800784a:	617b      	str	r3, [r7, #20]
}
 800784c:	bf00      	nop
 800784e:	e7fe      	b.n	800784e <vTaskPlaceOnEventListRestricted+0x2a>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007850:	4b0a      	ldr	r3, [pc, #40]	; (800787c <vTaskPlaceOnEventListRestricted+0x58>)
 8007852:	681b      	ldr	r3, [r3, #0]
 8007854:	3318      	adds	r3, #24
 8007856:	4619      	mov	r1, r3
 8007858:	68f8      	ldr	r0, [r7, #12]
 800785a:	f7fe fd54 	bl	8006306 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	2b00      	cmp	r3, #0
 8007862:	d002      	beq.n	800786a <vTaskPlaceOnEventListRestricted+0x46>
		{
			xTicksToWait = portMAX_DELAY;
 8007864:	f04f 33ff 	mov.w	r3, #4294967295
 8007868:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800786a:	6879      	ldr	r1, [r7, #4]
 800786c:	68b8      	ldr	r0, [r7, #8]
 800786e:	f000 fa61 	bl	8007d34 <prvAddCurrentTaskToDelayedList>
	}
 8007872:	bf00      	nop
 8007874:	3718      	adds	r7, #24
 8007876:	46bd      	mov	sp, r7
 8007878:	bd80      	pop	{r7, pc}
 800787a:	bf00      	nop
 800787c:	20001368 	.word	0x20001368

08007880 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8007880:	b580      	push	{r7, lr}
 8007882:	b086      	sub	sp, #24
 8007884:	af00      	add	r7, sp, #0
 8007886:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	68db      	ldr	r3, [r3, #12]
 800788c:	68db      	ldr	r3, [r3, #12]
 800788e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8007890:	693b      	ldr	r3, [r7, #16]
 8007892:	2b00      	cmp	r3, #0
 8007894:	d10c      	bne.n	80078b0 <xTaskRemoveFromEventList+0x30>
	__asm volatile
 8007896:	f04f 0350 	mov.w	r3, #80	; 0x50
 800789a:	b672      	cpsid	i
 800789c:	f383 8811 	msr	BASEPRI, r3
 80078a0:	f3bf 8f6f 	isb	sy
 80078a4:	f3bf 8f4f 	dsb	sy
 80078a8:	b662      	cpsie	i
 80078aa:	60fb      	str	r3, [r7, #12]
}
 80078ac:	bf00      	nop
 80078ae:	e7fe      	b.n	80078ae <xTaskRemoveFromEventList+0x2e>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80078b0:	693b      	ldr	r3, [r7, #16]
 80078b2:	3318      	adds	r3, #24
 80078b4:	4618      	mov	r0, r3
 80078b6:	f7fe fd83 	bl	80063c0 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80078ba:	4b1e      	ldr	r3, [pc, #120]	; (8007934 <xTaskRemoveFromEventList+0xb4>)
 80078bc:	681b      	ldr	r3, [r3, #0]
 80078be:	2b00      	cmp	r3, #0
 80078c0:	d11d      	bne.n	80078fe <xTaskRemoveFromEventList+0x7e>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80078c2:	693b      	ldr	r3, [r7, #16]
 80078c4:	3304      	adds	r3, #4
 80078c6:	4618      	mov	r0, r3
 80078c8:	f7fe fd7a 	bl	80063c0 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80078cc:	693b      	ldr	r3, [r7, #16]
 80078ce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80078d0:	4b19      	ldr	r3, [pc, #100]	; (8007938 <xTaskRemoveFromEventList+0xb8>)
 80078d2:	681b      	ldr	r3, [r3, #0]
 80078d4:	429a      	cmp	r2, r3
 80078d6:	d903      	bls.n	80078e0 <xTaskRemoveFromEventList+0x60>
 80078d8:	693b      	ldr	r3, [r7, #16]
 80078da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80078dc:	4a16      	ldr	r2, [pc, #88]	; (8007938 <xTaskRemoveFromEventList+0xb8>)
 80078de:	6013      	str	r3, [r2, #0]
 80078e0:	693b      	ldr	r3, [r7, #16]
 80078e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80078e4:	4613      	mov	r3, r2
 80078e6:	009b      	lsls	r3, r3, #2
 80078e8:	4413      	add	r3, r2
 80078ea:	009b      	lsls	r3, r3, #2
 80078ec:	4a13      	ldr	r2, [pc, #76]	; (800793c <xTaskRemoveFromEventList+0xbc>)
 80078ee:	441a      	add	r2, r3
 80078f0:	693b      	ldr	r3, [r7, #16]
 80078f2:	3304      	adds	r3, #4
 80078f4:	4619      	mov	r1, r3
 80078f6:	4610      	mov	r0, r2
 80078f8:	f7fe fd05 	bl	8006306 <vListInsertEnd>
 80078fc:	e005      	b.n	800790a <xTaskRemoveFromEventList+0x8a>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80078fe:	693b      	ldr	r3, [r7, #16]
 8007900:	3318      	adds	r3, #24
 8007902:	4619      	mov	r1, r3
 8007904:	480e      	ldr	r0, [pc, #56]	; (8007940 <xTaskRemoveFromEventList+0xc0>)
 8007906:	f7fe fcfe 	bl	8006306 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800790a:	693b      	ldr	r3, [r7, #16]
 800790c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800790e:	4b0d      	ldr	r3, [pc, #52]	; (8007944 <xTaskRemoveFromEventList+0xc4>)
 8007910:	681b      	ldr	r3, [r3, #0]
 8007912:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007914:	429a      	cmp	r2, r3
 8007916:	d905      	bls.n	8007924 <xTaskRemoveFromEventList+0xa4>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8007918:	2301      	movs	r3, #1
 800791a:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800791c:	4b0a      	ldr	r3, [pc, #40]	; (8007948 <xTaskRemoveFromEventList+0xc8>)
 800791e:	2201      	movs	r2, #1
 8007920:	601a      	str	r2, [r3, #0]
 8007922:	e001      	b.n	8007928 <xTaskRemoveFromEventList+0xa8>
	}
	else
	{
		xReturn = pdFALSE;
 8007924:	2300      	movs	r3, #0
 8007926:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8007928:	697b      	ldr	r3, [r7, #20]
}
 800792a:	4618      	mov	r0, r3
 800792c:	3718      	adds	r7, #24
 800792e:	46bd      	mov	sp, r7
 8007930:	bd80      	pop	{r7, pc}
 8007932:	bf00      	nop
 8007934:	20001864 	.word	0x20001864
 8007938:	20001844 	.word	0x20001844
 800793c:	2000136c 	.word	0x2000136c
 8007940:	200017fc 	.word	0x200017fc
 8007944:	20001368 	.word	0x20001368
 8007948:	20001850 	.word	0x20001850

0800794c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800794c:	b480      	push	{r7}
 800794e:	b083      	sub	sp, #12
 8007950:	af00      	add	r7, sp, #0
 8007952:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8007954:	4b06      	ldr	r3, [pc, #24]	; (8007970 <vTaskInternalSetTimeOutState+0x24>)
 8007956:	681a      	ldr	r2, [r3, #0]
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800795c:	4b05      	ldr	r3, [pc, #20]	; (8007974 <vTaskInternalSetTimeOutState+0x28>)
 800795e:	681a      	ldr	r2, [r3, #0]
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	605a      	str	r2, [r3, #4]
}
 8007964:	bf00      	nop
 8007966:	370c      	adds	r7, #12
 8007968:	46bd      	mov	sp, r7
 800796a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800796e:	4770      	bx	lr
 8007970:	20001854 	.word	0x20001854
 8007974:	20001840 	.word	0x20001840

08007978 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8007978:	b580      	push	{r7, lr}
 800797a:	b088      	sub	sp, #32
 800797c:	af00      	add	r7, sp, #0
 800797e:	6078      	str	r0, [r7, #4]
 8007980:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	2b00      	cmp	r3, #0
 8007986:	d10c      	bne.n	80079a2 <xTaskCheckForTimeOut+0x2a>
	__asm volatile
 8007988:	f04f 0350 	mov.w	r3, #80	; 0x50
 800798c:	b672      	cpsid	i
 800798e:	f383 8811 	msr	BASEPRI, r3
 8007992:	f3bf 8f6f 	isb	sy
 8007996:	f3bf 8f4f 	dsb	sy
 800799a:	b662      	cpsie	i
 800799c:	613b      	str	r3, [r7, #16]
}
 800799e:	bf00      	nop
 80079a0:	e7fe      	b.n	80079a0 <xTaskCheckForTimeOut+0x28>
	configASSERT( pxTicksToWait );
 80079a2:	683b      	ldr	r3, [r7, #0]
 80079a4:	2b00      	cmp	r3, #0
 80079a6:	d10c      	bne.n	80079c2 <xTaskCheckForTimeOut+0x4a>
	__asm volatile
 80079a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80079ac:	b672      	cpsid	i
 80079ae:	f383 8811 	msr	BASEPRI, r3
 80079b2:	f3bf 8f6f 	isb	sy
 80079b6:	f3bf 8f4f 	dsb	sy
 80079ba:	b662      	cpsie	i
 80079bc:	60fb      	str	r3, [r7, #12]
}
 80079be:	bf00      	nop
 80079c0:	e7fe      	b.n	80079c0 <xTaskCheckForTimeOut+0x48>

	taskENTER_CRITICAL();
 80079c2:	f000 fe73 	bl	80086ac <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80079c6:	4b1d      	ldr	r3, [pc, #116]	; (8007a3c <xTaskCheckForTimeOut+0xc4>)
 80079c8:	681b      	ldr	r3, [r3, #0]
 80079ca:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	685b      	ldr	r3, [r3, #4]
 80079d0:	69ba      	ldr	r2, [r7, #24]
 80079d2:	1ad3      	subs	r3, r2, r3
 80079d4:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80079d6:	683b      	ldr	r3, [r7, #0]
 80079d8:	681b      	ldr	r3, [r3, #0]
 80079da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80079de:	d102      	bne.n	80079e6 <xTaskCheckForTimeOut+0x6e>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80079e0:	2300      	movs	r3, #0
 80079e2:	61fb      	str	r3, [r7, #28]
 80079e4:	e023      	b.n	8007a2e <xTaskCheckForTimeOut+0xb6>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	681a      	ldr	r2, [r3, #0]
 80079ea:	4b15      	ldr	r3, [pc, #84]	; (8007a40 <xTaskCheckForTimeOut+0xc8>)
 80079ec:	681b      	ldr	r3, [r3, #0]
 80079ee:	429a      	cmp	r2, r3
 80079f0:	d007      	beq.n	8007a02 <xTaskCheckForTimeOut+0x8a>
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	685b      	ldr	r3, [r3, #4]
 80079f6:	69ba      	ldr	r2, [r7, #24]
 80079f8:	429a      	cmp	r2, r3
 80079fa:	d302      	bcc.n	8007a02 <xTaskCheckForTimeOut+0x8a>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80079fc:	2301      	movs	r3, #1
 80079fe:	61fb      	str	r3, [r7, #28]
 8007a00:	e015      	b.n	8007a2e <xTaskCheckForTimeOut+0xb6>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8007a02:	683b      	ldr	r3, [r7, #0]
 8007a04:	681b      	ldr	r3, [r3, #0]
 8007a06:	697a      	ldr	r2, [r7, #20]
 8007a08:	429a      	cmp	r2, r3
 8007a0a:	d20b      	bcs.n	8007a24 <xTaskCheckForTimeOut+0xac>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8007a0c:	683b      	ldr	r3, [r7, #0]
 8007a0e:	681a      	ldr	r2, [r3, #0]
 8007a10:	697b      	ldr	r3, [r7, #20]
 8007a12:	1ad2      	subs	r2, r2, r3
 8007a14:	683b      	ldr	r3, [r7, #0]
 8007a16:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8007a18:	6878      	ldr	r0, [r7, #4]
 8007a1a:	f7ff ff97 	bl	800794c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8007a1e:	2300      	movs	r3, #0
 8007a20:	61fb      	str	r3, [r7, #28]
 8007a22:	e004      	b.n	8007a2e <xTaskCheckForTimeOut+0xb6>
		}
		else
		{
			*pxTicksToWait = 0;
 8007a24:	683b      	ldr	r3, [r7, #0]
 8007a26:	2200      	movs	r2, #0
 8007a28:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8007a2a:	2301      	movs	r3, #1
 8007a2c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8007a2e:	f000 fe71 	bl	8008714 <vPortExitCritical>

	return xReturn;
 8007a32:	69fb      	ldr	r3, [r7, #28]
}
 8007a34:	4618      	mov	r0, r3
 8007a36:	3720      	adds	r7, #32
 8007a38:	46bd      	mov	sp, r7
 8007a3a:	bd80      	pop	{r7, pc}
 8007a3c:	20001840 	.word	0x20001840
 8007a40:	20001854 	.word	0x20001854

08007a44 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8007a44:	b480      	push	{r7}
 8007a46:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8007a48:	4b03      	ldr	r3, [pc, #12]	; (8007a58 <vTaskMissedYield+0x14>)
 8007a4a:	2201      	movs	r2, #1
 8007a4c:	601a      	str	r2, [r3, #0]
}
 8007a4e:	bf00      	nop
 8007a50:	46bd      	mov	sp, r7
 8007a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a56:	4770      	bx	lr
 8007a58:	20001850 	.word	0x20001850

08007a5c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8007a5c:	b580      	push	{r7, lr}
 8007a5e:	b082      	sub	sp, #8
 8007a60:	af00      	add	r7, sp, #0
 8007a62:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8007a64:	f000 f852 	bl	8007b0c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8007a68:	4b06      	ldr	r3, [pc, #24]	; (8007a84 <prvIdleTask+0x28>)
 8007a6a:	681b      	ldr	r3, [r3, #0]
 8007a6c:	2b01      	cmp	r3, #1
 8007a6e:	d9f9      	bls.n	8007a64 <prvIdleTask+0x8>
			{
				taskYIELD();
 8007a70:	4b05      	ldr	r3, [pc, #20]	; (8007a88 <prvIdleTask+0x2c>)
 8007a72:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007a76:	601a      	str	r2, [r3, #0]
 8007a78:	f3bf 8f4f 	dsb	sy
 8007a7c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8007a80:	e7f0      	b.n	8007a64 <prvIdleTask+0x8>
 8007a82:	bf00      	nop
 8007a84:	2000136c 	.word	0x2000136c
 8007a88:	e000ed04 	.word	0xe000ed04

08007a8c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8007a8c:	b580      	push	{r7, lr}
 8007a8e:	b082      	sub	sp, #8
 8007a90:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007a92:	2300      	movs	r3, #0
 8007a94:	607b      	str	r3, [r7, #4]
 8007a96:	e00c      	b.n	8007ab2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8007a98:	687a      	ldr	r2, [r7, #4]
 8007a9a:	4613      	mov	r3, r2
 8007a9c:	009b      	lsls	r3, r3, #2
 8007a9e:	4413      	add	r3, r2
 8007aa0:	009b      	lsls	r3, r3, #2
 8007aa2:	4a12      	ldr	r2, [pc, #72]	; (8007aec <prvInitialiseTaskLists+0x60>)
 8007aa4:	4413      	add	r3, r2
 8007aa6:	4618      	mov	r0, r3
 8007aa8:	f7fe fc00 	bl	80062ac <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	3301      	adds	r3, #1
 8007ab0:	607b      	str	r3, [r7, #4]
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	2b37      	cmp	r3, #55	; 0x37
 8007ab6:	d9ef      	bls.n	8007a98 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8007ab8:	480d      	ldr	r0, [pc, #52]	; (8007af0 <prvInitialiseTaskLists+0x64>)
 8007aba:	f7fe fbf7 	bl	80062ac <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8007abe:	480d      	ldr	r0, [pc, #52]	; (8007af4 <prvInitialiseTaskLists+0x68>)
 8007ac0:	f7fe fbf4 	bl	80062ac <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8007ac4:	480c      	ldr	r0, [pc, #48]	; (8007af8 <prvInitialiseTaskLists+0x6c>)
 8007ac6:	f7fe fbf1 	bl	80062ac <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8007aca:	480c      	ldr	r0, [pc, #48]	; (8007afc <prvInitialiseTaskLists+0x70>)
 8007acc:	f7fe fbee 	bl	80062ac <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8007ad0:	480b      	ldr	r0, [pc, #44]	; (8007b00 <prvInitialiseTaskLists+0x74>)
 8007ad2:	f7fe fbeb 	bl	80062ac <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8007ad6:	4b0b      	ldr	r3, [pc, #44]	; (8007b04 <prvInitialiseTaskLists+0x78>)
 8007ad8:	4a05      	ldr	r2, [pc, #20]	; (8007af0 <prvInitialiseTaskLists+0x64>)
 8007ada:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8007adc:	4b0a      	ldr	r3, [pc, #40]	; (8007b08 <prvInitialiseTaskLists+0x7c>)
 8007ade:	4a05      	ldr	r2, [pc, #20]	; (8007af4 <prvInitialiseTaskLists+0x68>)
 8007ae0:	601a      	str	r2, [r3, #0]
}
 8007ae2:	bf00      	nop
 8007ae4:	3708      	adds	r7, #8
 8007ae6:	46bd      	mov	sp, r7
 8007ae8:	bd80      	pop	{r7, pc}
 8007aea:	bf00      	nop
 8007aec:	2000136c 	.word	0x2000136c
 8007af0:	200017cc 	.word	0x200017cc
 8007af4:	200017e0 	.word	0x200017e0
 8007af8:	200017fc 	.word	0x200017fc
 8007afc:	20001810 	.word	0x20001810
 8007b00:	20001828 	.word	0x20001828
 8007b04:	200017f4 	.word	0x200017f4
 8007b08:	200017f8 	.word	0x200017f8

08007b0c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8007b0c:	b580      	push	{r7, lr}
 8007b0e:	b082      	sub	sp, #8
 8007b10:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007b12:	e019      	b.n	8007b48 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8007b14:	f000 fdca 	bl	80086ac <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007b18:	4b10      	ldr	r3, [pc, #64]	; (8007b5c <prvCheckTasksWaitingTermination+0x50>)
 8007b1a:	68db      	ldr	r3, [r3, #12]
 8007b1c:	68db      	ldr	r3, [r3, #12]
 8007b1e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	3304      	adds	r3, #4
 8007b24:	4618      	mov	r0, r3
 8007b26:	f7fe fc4b 	bl	80063c0 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8007b2a:	4b0d      	ldr	r3, [pc, #52]	; (8007b60 <prvCheckTasksWaitingTermination+0x54>)
 8007b2c:	681b      	ldr	r3, [r3, #0]
 8007b2e:	3b01      	subs	r3, #1
 8007b30:	4a0b      	ldr	r2, [pc, #44]	; (8007b60 <prvCheckTasksWaitingTermination+0x54>)
 8007b32:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8007b34:	4b0b      	ldr	r3, [pc, #44]	; (8007b64 <prvCheckTasksWaitingTermination+0x58>)
 8007b36:	681b      	ldr	r3, [r3, #0]
 8007b38:	3b01      	subs	r3, #1
 8007b3a:	4a0a      	ldr	r2, [pc, #40]	; (8007b64 <prvCheckTasksWaitingTermination+0x58>)
 8007b3c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8007b3e:	f000 fde9 	bl	8008714 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8007b42:	6878      	ldr	r0, [r7, #4]
 8007b44:	f000 f810 	bl	8007b68 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007b48:	4b06      	ldr	r3, [pc, #24]	; (8007b64 <prvCheckTasksWaitingTermination+0x58>)
 8007b4a:	681b      	ldr	r3, [r3, #0]
 8007b4c:	2b00      	cmp	r3, #0
 8007b4e:	d1e1      	bne.n	8007b14 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8007b50:	bf00      	nop
 8007b52:	bf00      	nop
 8007b54:	3708      	adds	r7, #8
 8007b56:	46bd      	mov	sp, r7
 8007b58:	bd80      	pop	{r7, pc}
 8007b5a:	bf00      	nop
 8007b5c:	20001810 	.word	0x20001810
 8007b60:	2000183c 	.word	0x2000183c
 8007b64:	20001824 	.word	0x20001824

08007b68 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8007b68:	b580      	push	{r7, lr}
 8007b6a:	b084      	sub	sp, #16
 8007b6c:	af00      	add	r7, sp, #0
 8007b6e:	6078      	str	r0, [r7, #4]

		/* Free up the memory allocated by the scheduler for the task.  It is up
		to the task to free any memory allocated at the application level. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	3354      	adds	r3, #84	; 0x54
 8007b74:	4618      	mov	r0, r3
 8007b76:	f001 fa85 	bl	8009084 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8007b80:	2b00      	cmp	r3, #0
 8007b82:	d108      	bne.n	8007b96 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007b88:	4618      	mov	r0, r3
 8007b8a:	f000 ff85 	bl	8008a98 <vPortFree>
				vPortFree( pxTCB );
 8007b8e:	6878      	ldr	r0, [r7, #4]
 8007b90:	f000 ff82 	bl	8008a98 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8007b94:	e01a      	b.n	8007bcc <prvDeleteTCB+0x64>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8007b9c:	2b01      	cmp	r3, #1
 8007b9e:	d103      	bne.n	8007ba8 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8007ba0:	6878      	ldr	r0, [r7, #4]
 8007ba2:	f000 ff79 	bl	8008a98 <vPortFree>
	}
 8007ba6:	e011      	b.n	8007bcc <prvDeleteTCB+0x64>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8007bae:	2b02      	cmp	r3, #2
 8007bb0:	d00c      	beq.n	8007bcc <prvDeleteTCB+0x64>
	__asm volatile
 8007bb2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007bb6:	b672      	cpsid	i
 8007bb8:	f383 8811 	msr	BASEPRI, r3
 8007bbc:	f3bf 8f6f 	isb	sy
 8007bc0:	f3bf 8f4f 	dsb	sy
 8007bc4:	b662      	cpsie	i
 8007bc6:	60fb      	str	r3, [r7, #12]
}
 8007bc8:	bf00      	nop
 8007bca:	e7fe      	b.n	8007bca <prvDeleteTCB+0x62>
	}
 8007bcc:	bf00      	nop
 8007bce:	3710      	adds	r7, #16
 8007bd0:	46bd      	mov	sp, r7
 8007bd2:	bd80      	pop	{r7, pc}

08007bd4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8007bd4:	b480      	push	{r7}
 8007bd6:	b083      	sub	sp, #12
 8007bd8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007bda:	4b0c      	ldr	r3, [pc, #48]	; (8007c0c <prvResetNextTaskUnblockTime+0x38>)
 8007bdc:	681b      	ldr	r3, [r3, #0]
 8007bde:	681b      	ldr	r3, [r3, #0]
 8007be0:	2b00      	cmp	r3, #0
 8007be2:	d104      	bne.n	8007bee <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8007be4:	4b0a      	ldr	r3, [pc, #40]	; (8007c10 <prvResetNextTaskUnblockTime+0x3c>)
 8007be6:	f04f 32ff 	mov.w	r2, #4294967295
 8007bea:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8007bec:	e008      	b.n	8007c00 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007bee:	4b07      	ldr	r3, [pc, #28]	; (8007c0c <prvResetNextTaskUnblockTime+0x38>)
 8007bf0:	681b      	ldr	r3, [r3, #0]
 8007bf2:	68db      	ldr	r3, [r3, #12]
 8007bf4:	68db      	ldr	r3, [r3, #12]
 8007bf6:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	685b      	ldr	r3, [r3, #4]
 8007bfc:	4a04      	ldr	r2, [pc, #16]	; (8007c10 <prvResetNextTaskUnblockTime+0x3c>)
 8007bfe:	6013      	str	r3, [r2, #0]
}
 8007c00:	bf00      	nop
 8007c02:	370c      	adds	r7, #12
 8007c04:	46bd      	mov	sp, r7
 8007c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c0a:	4770      	bx	lr
 8007c0c:	200017f4 	.word	0x200017f4
 8007c10:	2000185c 	.word	0x2000185c

08007c14 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8007c14:	b480      	push	{r7}
 8007c16:	b083      	sub	sp, #12
 8007c18:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8007c1a:	4b0b      	ldr	r3, [pc, #44]	; (8007c48 <xTaskGetSchedulerState+0x34>)
 8007c1c:	681b      	ldr	r3, [r3, #0]
 8007c1e:	2b00      	cmp	r3, #0
 8007c20:	d102      	bne.n	8007c28 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8007c22:	2301      	movs	r3, #1
 8007c24:	607b      	str	r3, [r7, #4]
 8007c26:	e008      	b.n	8007c3a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007c28:	4b08      	ldr	r3, [pc, #32]	; (8007c4c <xTaskGetSchedulerState+0x38>)
 8007c2a:	681b      	ldr	r3, [r3, #0]
 8007c2c:	2b00      	cmp	r3, #0
 8007c2e:	d102      	bne.n	8007c36 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8007c30:	2302      	movs	r3, #2
 8007c32:	607b      	str	r3, [r7, #4]
 8007c34:	e001      	b.n	8007c3a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8007c36:	2300      	movs	r3, #0
 8007c38:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8007c3a:	687b      	ldr	r3, [r7, #4]
	}
 8007c3c:	4618      	mov	r0, r3
 8007c3e:	370c      	adds	r7, #12
 8007c40:	46bd      	mov	sp, r7
 8007c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c46:	4770      	bx	lr
 8007c48:	20001848 	.word	0x20001848
 8007c4c:	20001864 	.word	0x20001864

08007c50 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8007c50:	b580      	push	{r7, lr}
 8007c52:	b086      	sub	sp, #24
 8007c54:	af00      	add	r7, sp, #0
 8007c56:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8007c5c:	2300      	movs	r3, #0
 8007c5e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	2b00      	cmp	r3, #0
 8007c64:	d05a      	beq.n	8007d1c <xTaskPriorityDisinherit+0xcc>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8007c66:	4b30      	ldr	r3, [pc, #192]	; (8007d28 <xTaskPriorityDisinherit+0xd8>)
 8007c68:	681b      	ldr	r3, [r3, #0]
 8007c6a:	693a      	ldr	r2, [r7, #16]
 8007c6c:	429a      	cmp	r2, r3
 8007c6e:	d00c      	beq.n	8007c8a <xTaskPriorityDisinherit+0x3a>
	__asm volatile
 8007c70:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c74:	b672      	cpsid	i
 8007c76:	f383 8811 	msr	BASEPRI, r3
 8007c7a:	f3bf 8f6f 	isb	sy
 8007c7e:	f3bf 8f4f 	dsb	sy
 8007c82:	b662      	cpsie	i
 8007c84:	60fb      	str	r3, [r7, #12]
}
 8007c86:	bf00      	nop
 8007c88:	e7fe      	b.n	8007c88 <xTaskPriorityDisinherit+0x38>
			configASSERT( pxTCB->uxMutexesHeld );
 8007c8a:	693b      	ldr	r3, [r7, #16]
 8007c8c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007c8e:	2b00      	cmp	r3, #0
 8007c90:	d10c      	bne.n	8007cac <xTaskPriorityDisinherit+0x5c>
	__asm volatile
 8007c92:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c96:	b672      	cpsid	i
 8007c98:	f383 8811 	msr	BASEPRI, r3
 8007c9c:	f3bf 8f6f 	isb	sy
 8007ca0:	f3bf 8f4f 	dsb	sy
 8007ca4:	b662      	cpsie	i
 8007ca6:	60bb      	str	r3, [r7, #8]
}
 8007ca8:	bf00      	nop
 8007caa:	e7fe      	b.n	8007caa <xTaskPriorityDisinherit+0x5a>
			( pxTCB->uxMutexesHeld )--;
 8007cac:	693b      	ldr	r3, [r7, #16]
 8007cae:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007cb0:	1e5a      	subs	r2, r3, #1
 8007cb2:	693b      	ldr	r3, [r7, #16]
 8007cb4:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8007cb6:	693b      	ldr	r3, [r7, #16]
 8007cb8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007cba:	693b      	ldr	r3, [r7, #16]
 8007cbc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007cbe:	429a      	cmp	r2, r3
 8007cc0:	d02c      	beq.n	8007d1c <xTaskPriorityDisinherit+0xcc>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8007cc2:	693b      	ldr	r3, [r7, #16]
 8007cc4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007cc6:	2b00      	cmp	r3, #0
 8007cc8:	d128      	bne.n	8007d1c <xTaskPriorityDisinherit+0xcc>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007cca:	693b      	ldr	r3, [r7, #16]
 8007ccc:	3304      	adds	r3, #4
 8007cce:	4618      	mov	r0, r3
 8007cd0:	f7fe fb76 	bl	80063c0 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8007cd4:	693b      	ldr	r3, [r7, #16]
 8007cd6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8007cd8:	693b      	ldr	r3, [r7, #16]
 8007cda:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007cdc:	693b      	ldr	r3, [r7, #16]
 8007cde:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007ce0:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8007ce4:	693b      	ldr	r3, [r7, #16]
 8007ce6:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8007ce8:	693b      	ldr	r3, [r7, #16]
 8007cea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007cec:	4b0f      	ldr	r3, [pc, #60]	; (8007d2c <xTaskPriorityDisinherit+0xdc>)
 8007cee:	681b      	ldr	r3, [r3, #0]
 8007cf0:	429a      	cmp	r2, r3
 8007cf2:	d903      	bls.n	8007cfc <xTaskPriorityDisinherit+0xac>
 8007cf4:	693b      	ldr	r3, [r7, #16]
 8007cf6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007cf8:	4a0c      	ldr	r2, [pc, #48]	; (8007d2c <xTaskPriorityDisinherit+0xdc>)
 8007cfa:	6013      	str	r3, [r2, #0]
 8007cfc:	693b      	ldr	r3, [r7, #16]
 8007cfe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007d00:	4613      	mov	r3, r2
 8007d02:	009b      	lsls	r3, r3, #2
 8007d04:	4413      	add	r3, r2
 8007d06:	009b      	lsls	r3, r3, #2
 8007d08:	4a09      	ldr	r2, [pc, #36]	; (8007d30 <xTaskPriorityDisinherit+0xe0>)
 8007d0a:	441a      	add	r2, r3
 8007d0c:	693b      	ldr	r3, [r7, #16]
 8007d0e:	3304      	adds	r3, #4
 8007d10:	4619      	mov	r1, r3
 8007d12:	4610      	mov	r0, r2
 8007d14:	f7fe faf7 	bl	8006306 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8007d18:	2301      	movs	r3, #1
 8007d1a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8007d1c:	697b      	ldr	r3, [r7, #20]
	}
 8007d1e:	4618      	mov	r0, r3
 8007d20:	3718      	adds	r7, #24
 8007d22:	46bd      	mov	sp, r7
 8007d24:	bd80      	pop	{r7, pc}
 8007d26:	bf00      	nop
 8007d28:	20001368 	.word	0x20001368
 8007d2c:	20001844 	.word	0x20001844
 8007d30:	2000136c 	.word	0x2000136c

08007d34 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8007d34:	b580      	push	{r7, lr}
 8007d36:	b084      	sub	sp, #16
 8007d38:	af00      	add	r7, sp, #0
 8007d3a:	6078      	str	r0, [r7, #4]
 8007d3c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8007d3e:	4b21      	ldr	r3, [pc, #132]	; (8007dc4 <prvAddCurrentTaskToDelayedList+0x90>)
 8007d40:	681b      	ldr	r3, [r3, #0]
 8007d42:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007d44:	4b20      	ldr	r3, [pc, #128]	; (8007dc8 <prvAddCurrentTaskToDelayedList+0x94>)
 8007d46:	681b      	ldr	r3, [r3, #0]
 8007d48:	3304      	adds	r3, #4
 8007d4a:	4618      	mov	r0, r3
 8007d4c:	f7fe fb38 	bl	80063c0 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007d56:	d10a      	bne.n	8007d6e <prvAddCurrentTaskToDelayedList+0x3a>
 8007d58:	683b      	ldr	r3, [r7, #0]
 8007d5a:	2b00      	cmp	r3, #0
 8007d5c:	d007      	beq.n	8007d6e <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007d5e:	4b1a      	ldr	r3, [pc, #104]	; (8007dc8 <prvAddCurrentTaskToDelayedList+0x94>)
 8007d60:	681b      	ldr	r3, [r3, #0]
 8007d62:	3304      	adds	r3, #4
 8007d64:	4619      	mov	r1, r3
 8007d66:	4819      	ldr	r0, [pc, #100]	; (8007dcc <prvAddCurrentTaskToDelayedList+0x98>)
 8007d68:	f7fe facd 	bl	8006306 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8007d6c:	e026      	b.n	8007dbc <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8007d6e:	68fa      	ldr	r2, [r7, #12]
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	4413      	add	r3, r2
 8007d74:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8007d76:	4b14      	ldr	r3, [pc, #80]	; (8007dc8 <prvAddCurrentTaskToDelayedList+0x94>)
 8007d78:	681b      	ldr	r3, [r3, #0]
 8007d7a:	68ba      	ldr	r2, [r7, #8]
 8007d7c:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8007d7e:	68ba      	ldr	r2, [r7, #8]
 8007d80:	68fb      	ldr	r3, [r7, #12]
 8007d82:	429a      	cmp	r2, r3
 8007d84:	d209      	bcs.n	8007d9a <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007d86:	4b12      	ldr	r3, [pc, #72]	; (8007dd0 <prvAddCurrentTaskToDelayedList+0x9c>)
 8007d88:	681a      	ldr	r2, [r3, #0]
 8007d8a:	4b0f      	ldr	r3, [pc, #60]	; (8007dc8 <prvAddCurrentTaskToDelayedList+0x94>)
 8007d8c:	681b      	ldr	r3, [r3, #0]
 8007d8e:	3304      	adds	r3, #4
 8007d90:	4619      	mov	r1, r3
 8007d92:	4610      	mov	r0, r2
 8007d94:	f7fe fadb 	bl	800634e <vListInsert>
}
 8007d98:	e010      	b.n	8007dbc <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007d9a:	4b0e      	ldr	r3, [pc, #56]	; (8007dd4 <prvAddCurrentTaskToDelayedList+0xa0>)
 8007d9c:	681a      	ldr	r2, [r3, #0]
 8007d9e:	4b0a      	ldr	r3, [pc, #40]	; (8007dc8 <prvAddCurrentTaskToDelayedList+0x94>)
 8007da0:	681b      	ldr	r3, [r3, #0]
 8007da2:	3304      	adds	r3, #4
 8007da4:	4619      	mov	r1, r3
 8007da6:	4610      	mov	r0, r2
 8007da8:	f7fe fad1 	bl	800634e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8007dac:	4b0a      	ldr	r3, [pc, #40]	; (8007dd8 <prvAddCurrentTaskToDelayedList+0xa4>)
 8007dae:	681b      	ldr	r3, [r3, #0]
 8007db0:	68ba      	ldr	r2, [r7, #8]
 8007db2:	429a      	cmp	r2, r3
 8007db4:	d202      	bcs.n	8007dbc <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8007db6:	4a08      	ldr	r2, [pc, #32]	; (8007dd8 <prvAddCurrentTaskToDelayedList+0xa4>)
 8007db8:	68bb      	ldr	r3, [r7, #8]
 8007dba:	6013      	str	r3, [r2, #0]
}
 8007dbc:	bf00      	nop
 8007dbe:	3710      	adds	r7, #16
 8007dc0:	46bd      	mov	sp, r7
 8007dc2:	bd80      	pop	{r7, pc}
 8007dc4:	20001840 	.word	0x20001840
 8007dc8:	20001368 	.word	0x20001368
 8007dcc:	20001828 	.word	0x20001828
 8007dd0:	200017f8 	.word	0x200017f8
 8007dd4:	200017f4 	.word	0x200017f4
 8007dd8:	2000185c 	.word	0x2000185c

08007ddc <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8007ddc:	b580      	push	{r7, lr}
 8007dde:	b08a      	sub	sp, #40	; 0x28
 8007de0:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8007de2:	2300      	movs	r3, #0
 8007de4:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8007de6:	f000 fb15 	bl	8008414 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8007dea:	4b1d      	ldr	r3, [pc, #116]	; (8007e60 <xTimerCreateTimerTask+0x84>)
 8007dec:	681b      	ldr	r3, [r3, #0]
 8007dee:	2b00      	cmp	r3, #0
 8007df0:	d021      	beq.n	8007e36 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8007df2:	2300      	movs	r3, #0
 8007df4:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8007df6:	2300      	movs	r3, #0
 8007df8:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8007dfa:	1d3a      	adds	r2, r7, #4
 8007dfc:	f107 0108 	add.w	r1, r7, #8
 8007e00:	f107 030c 	add.w	r3, r7, #12
 8007e04:	4618      	mov	r0, r3
 8007e06:	f7fe fa37 	bl	8006278 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8007e0a:	6879      	ldr	r1, [r7, #4]
 8007e0c:	68bb      	ldr	r3, [r7, #8]
 8007e0e:	68fa      	ldr	r2, [r7, #12]
 8007e10:	9202      	str	r2, [sp, #8]
 8007e12:	9301      	str	r3, [sp, #4]
 8007e14:	2302      	movs	r3, #2
 8007e16:	9300      	str	r3, [sp, #0]
 8007e18:	2300      	movs	r3, #0
 8007e1a:	460a      	mov	r2, r1
 8007e1c:	4911      	ldr	r1, [pc, #68]	; (8007e64 <xTimerCreateTimerTask+0x88>)
 8007e1e:	4812      	ldr	r0, [pc, #72]	; (8007e68 <xTimerCreateTimerTask+0x8c>)
 8007e20:	f7ff f890 	bl	8006f44 <xTaskCreateStatic>
 8007e24:	4603      	mov	r3, r0
 8007e26:	4a11      	ldr	r2, [pc, #68]	; (8007e6c <xTimerCreateTimerTask+0x90>)
 8007e28:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8007e2a:	4b10      	ldr	r3, [pc, #64]	; (8007e6c <xTimerCreateTimerTask+0x90>)
 8007e2c:	681b      	ldr	r3, [r3, #0]
 8007e2e:	2b00      	cmp	r3, #0
 8007e30:	d001      	beq.n	8007e36 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8007e32:	2301      	movs	r3, #1
 8007e34:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8007e36:	697b      	ldr	r3, [r7, #20]
 8007e38:	2b00      	cmp	r3, #0
 8007e3a:	d10c      	bne.n	8007e56 <xTimerCreateTimerTask+0x7a>
	__asm volatile
 8007e3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e40:	b672      	cpsid	i
 8007e42:	f383 8811 	msr	BASEPRI, r3
 8007e46:	f3bf 8f6f 	isb	sy
 8007e4a:	f3bf 8f4f 	dsb	sy
 8007e4e:	b662      	cpsie	i
 8007e50:	613b      	str	r3, [r7, #16]
}
 8007e52:	bf00      	nop
 8007e54:	e7fe      	b.n	8007e54 <xTimerCreateTimerTask+0x78>
	return xReturn;
 8007e56:	697b      	ldr	r3, [r7, #20]
}
 8007e58:	4618      	mov	r0, r3
 8007e5a:	3718      	adds	r7, #24
 8007e5c:	46bd      	mov	sp, r7
 8007e5e:	bd80      	pop	{r7, pc}
 8007e60:	20001898 	.word	0x20001898
 8007e64:	0800bb60 	.word	0x0800bb60
 8007e68:	08007fad 	.word	0x08007fad
 8007e6c:	2000189c 	.word	0x2000189c

08007e70 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8007e70:	b580      	push	{r7, lr}
 8007e72:	b08a      	sub	sp, #40	; 0x28
 8007e74:	af00      	add	r7, sp, #0
 8007e76:	60f8      	str	r0, [r7, #12]
 8007e78:	60b9      	str	r1, [r7, #8]
 8007e7a:	607a      	str	r2, [r7, #4]
 8007e7c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8007e7e:	2300      	movs	r3, #0
 8007e80:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8007e82:	68fb      	ldr	r3, [r7, #12]
 8007e84:	2b00      	cmp	r3, #0
 8007e86:	d10c      	bne.n	8007ea2 <xTimerGenericCommand+0x32>
	__asm volatile
 8007e88:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e8c:	b672      	cpsid	i
 8007e8e:	f383 8811 	msr	BASEPRI, r3
 8007e92:	f3bf 8f6f 	isb	sy
 8007e96:	f3bf 8f4f 	dsb	sy
 8007e9a:	b662      	cpsie	i
 8007e9c:	623b      	str	r3, [r7, #32]
}
 8007e9e:	bf00      	nop
 8007ea0:	e7fe      	b.n	8007ea0 <xTimerGenericCommand+0x30>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8007ea2:	4b1a      	ldr	r3, [pc, #104]	; (8007f0c <xTimerGenericCommand+0x9c>)
 8007ea4:	681b      	ldr	r3, [r3, #0]
 8007ea6:	2b00      	cmp	r3, #0
 8007ea8:	d02a      	beq.n	8007f00 <xTimerGenericCommand+0x90>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8007eaa:	68bb      	ldr	r3, [r7, #8]
 8007eac:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8007eb2:	68fb      	ldr	r3, [r7, #12]
 8007eb4:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8007eb6:	68bb      	ldr	r3, [r7, #8]
 8007eb8:	2b05      	cmp	r3, #5
 8007eba:	dc18      	bgt.n	8007eee <xTimerGenericCommand+0x7e>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8007ebc:	f7ff feaa 	bl	8007c14 <xTaskGetSchedulerState>
 8007ec0:	4603      	mov	r3, r0
 8007ec2:	2b02      	cmp	r3, #2
 8007ec4:	d109      	bne.n	8007eda <xTimerGenericCommand+0x6a>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8007ec6:	4b11      	ldr	r3, [pc, #68]	; (8007f0c <xTimerGenericCommand+0x9c>)
 8007ec8:	6818      	ldr	r0, [r3, #0]
 8007eca:	f107 0110 	add.w	r1, r7, #16
 8007ece:	2300      	movs	r3, #0
 8007ed0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007ed2:	f7fe fc3d 	bl	8006750 <xQueueGenericSend>
 8007ed6:	6278      	str	r0, [r7, #36]	; 0x24
 8007ed8:	e012      	b.n	8007f00 <xTimerGenericCommand+0x90>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8007eda:	4b0c      	ldr	r3, [pc, #48]	; (8007f0c <xTimerGenericCommand+0x9c>)
 8007edc:	6818      	ldr	r0, [r3, #0]
 8007ede:	f107 0110 	add.w	r1, r7, #16
 8007ee2:	2300      	movs	r3, #0
 8007ee4:	2200      	movs	r2, #0
 8007ee6:	f7fe fc33 	bl	8006750 <xQueueGenericSend>
 8007eea:	6278      	str	r0, [r7, #36]	; 0x24
 8007eec:	e008      	b.n	8007f00 <xTimerGenericCommand+0x90>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8007eee:	4b07      	ldr	r3, [pc, #28]	; (8007f0c <xTimerGenericCommand+0x9c>)
 8007ef0:	6818      	ldr	r0, [r3, #0]
 8007ef2:	f107 0110 	add.w	r1, r7, #16
 8007ef6:	2300      	movs	r3, #0
 8007ef8:	683a      	ldr	r2, [r7, #0]
 8007efa:	f7fe fd2f 	bl	800695c <xQueueGenericSendFromISR>
 8007efe:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8007f00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8007f02:	4618      	mov	r0, r3
 8007f04:	3728      	adds	r7, #40	; 0x28
 8007f06:	46bd      	mov	sp, r7
 8007f08:	bd80      	pop	{r7, pc}
 8007f0a:	bf00      	nop
 8007f0c:	20001898 	.word	0x20001898

08007f10 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8007f10:	b580      	push	{r7, lr}
 8007f12:	b088      	sub	sp, #32
 8007f14:	af02      	add	r7, sp, #8
 8007f16:	6078      	str	r0, [r7, #4]
 8007f18:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007f1a:	4b23      	ldr	r3, [pc, #140]	; (8007fa8 <prvProcessExpiredTimer+0x98>)
 8007f1c:	681b      	ldr	r3, [r3, #0]
 8007f1e:	68db      	ldr	r3, [r3, #12]
 8007f20:	68db      	ldr	r3, [r3, #12]
 8007f22:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007f24:	697b      	ldr	r3, [r7, #20]
 8007f26:	3304      	adds	r3, #4
 8007f28:	4618      	mov	r0, r3
 8007f2a:	f7fe fa49 	bl	80063c0 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007f2e:	697b      	ldr	r3, [r7, #20]
 8007f30:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007f34:	f003 0304 	and.w	r3, r3, #4
 8007f38:	2b00      	cmp	r3, #0
 8007f3a:	d024      	beq.n	8007f86 <prvProcessExpiredTimer+0x76>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8007f3c:	697b      	ldr	r3, [r7, #20]
 8007f3e:	699a      	ldr	r2, [r3, #24]
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	18d1      	adds	r1, r2, r3
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	683a      	ldr	r2, [r7, #0]
 8007f48:	6978      	ldr	r0, [r7, #20]
 8007f4a:	f000 f8d3 	bl	80080f4 <prvInsertTimerInActiveList>
 8007f4e:	4603      	mov	r3, r0
 8007f50:	2b00      	cmp	r3, #0
 8007f52:	d021      	beq.n	8007f98 <prvProcessExpiredTimer+0x88>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8007f54:	2300      	movs	r3, #0
 8007f56:	9300      	str	r3, [sp, #0]
 8007f58:	2300      	movs	r3, #0
 8007f5a:	687a      	ldr	r2, [r7, #4]
 8007f5c:	2100      	movs	r1, #0
 8007f5e:	6978      	ldr	r0, [r7, #20]
 8007f60:	f7ff ff86 	bl	8007e70 <xTimerGenericCommand>
 8007f64:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8007f66:	693b      	ldr	r3, [r7, #16]
 8007f68:	2b00      	cmp	r3, #0
 8007f6a:	d115      	bne.n	8007f98 <prvProcessExpiredTimer+0x88>
	__asm volatile
 8007f6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f70:	b672      	cpsid	i
 8007f72:	f383 8811 	msr	BASEPRI, r3
 8007f76:	f3bf 8f6f 	isb	sy
 8007f7a:	f3bf 8f4f 	dsb	sy
 8007f7e:	b662      	cpsie	i
 8007f80:	60fb      	str	r3, [r7, #12]
}
 8007f82:	bf00      	nop
 8007f84:	e7fe      	b.n	8007f84 <prvProcessExpiredTimer+0x74>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007f86:	697b      	ldr	r3, [r7, #20]
 8007f88:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007f8c:	f023 0301 	bic.w	r3, r3, #1
 8007f90:	b2da      	uxtb	r2, r3
 8007f92:	697b      	ldr	r3, [r7, #20]
 8007f94:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007f98:	697b      	ldr	r3, [r7, #20]
 8007f9a:	6a1b      	ldr	r3, [r3, #32]
 8007f9c:	6978      	ldr	r0, [r7, #20]
 8007f9e:	4798      	blx	r3
}
 8007fa0:	bf00      	nop
 8007fa2:	3718      	adds	r7, #24
 8007fa4:	46bd      	mov	sp, r7
 8007fa6:	bd80      	pop	{r7, pc}
 8007fa8:	20001890 	.word	0x20001890

08007fac <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8007fac:	b580      	push	{r7, lr}
 8007fae:	b084      	sub	sp, #16
 8007fb0:	af00      	add	r7, sp, #0
 8007fb2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8007fb4:	f107 0308 	add.w	r3, r7, #8
 8007fb8:	4618      	mov	r0, r3
 8007fba:	f000 f857 	bl	800806c <prvGetNextExpireTime>
 8007fbe:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8007fc0:	68bb      	ldr	r3, [r7, #8]
 8007fc2:	4619      	mov	r1, r3
 8007fc4:	68f8      	ldr	r0, [r7, #12]
 8007fc6:	f000 f803 	bl	8007fd0 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8007fca:	f000 f8d5 	bl	8008178 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8007fce:	e7f1      	b.n	8007fb4 <prvTimerTask+0x8>

08007fd0 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8007fd0:	b580      	push	{r7, lr}
 8007fd2:	b084      	sub	sp, #16
 8007fd4:	af00      	add	r7, sp, #0
 8007fd6:	6078      	str	r0, [r7, #4]
 8007fd8:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8007fda:	f7ff fa1d 	bl	8007418 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8007fde:	f107 0308 	add.w	r3, r7, #8
 8007fe2:	4618      	mov	r0, r3
 8007fe4:	f000 f866 	bl	80080b4 <prvSampleTimeNow>
 8007fe8:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8007fea:	68bb      	ldr	r3, [r7, #8]
 8007fec:	2b00      	cmp	r3, #0
 8007fee:	d130      	bne.n	8008052 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8007ff0:	683b      	ldr	r3, [r7, #0]
 8007ff2:	2b00      	cmp	r3, #0
 8007ff4:	d10a      	bne.n	800800c <prvProcessTimerOrBlockTask+0x3c>
 8007ff6:	687a      	ldr	r2, [r7, #4]
 8007ff8:	68fb      	ldr	r3, [r7, #12]
 8007ffa:	429a      	cmp	r2, r3
 8007ffc:	d806      	bhi.n	800800c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8007ffe:	f7ff fa19 	bl	8007434 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8008002:	68f9      	ldr	r1, [r7, #12]
 8008004:	6878      	ldr	r0, [r7, #4]
 8008006:	f7ff ff83 	bl	8007f10 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800800a:	e024      	b.n	8008056 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800800c:	683b      	ldr	r3, [r7, #0]
 800800e:	2b00      	cmp	r3, #0
 8008010:	d008      	beq.n	8008024 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8008012:	4b13      	ldr	r3, [pc, #76]	; (8008060 <prvProcessTimerOrBlockTask+0x90>)
 8008014:	681b      	ldr	r3, [r3, #0]
 8008016:	681b      	ldr	r3, [r3, #0]
 8008018:	2b00      	cmp	r3, #0
 800801a:	d101      	bne.n	8008020 <prvProcessTimerOrBlockTask+0x50>
 800801c:	2301      	movs	r3, #1
 800801e:	e000      	b.n	8008022 <prvProcessTimerOrBlockTask+0x52>
 8008020:	2300      	movs	r3, #0
 8008022:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8008024:	4b0f      	ldr	r3, [pc, #60]	; (8008064 <prvProcessTimerOrBlockTask+0x94>)
 8008026:	6818      	ldr	r0, [r3, #0]
 8008028:	687a      	ldr	r2, [r7, #4]
 800802a:	68fb      	ldr	r3, [r7, #12]
 800802c:	1ad3      	subs	r3, r2, r3
 800802e:	683a      	ldr	r2, [r7, #0]
 8008030:	4619      	mov	r1, r3
 8008032:	f7fe ff53 	bl	8006edc <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8008036:	f7ff f9fd 	bl	8007434 <xTaskResumeAll>
 800803a:	4603      	mov	r3, r0
 800803c:	2b00      	cmp	r3, #0
 800803e:	d10a      	bne.n	8008056 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8008040:	4b09      	ldr	r3, [pc, #36]	; (8008068 <prvProcessTimerOrBlockTask+0x98>)
 8008042:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008046:	601a      	str	r2, [r3, #0]
 8008048:	f3bf 8f4f 	dsb	sy
 800804c:	f3bf 8f6f 	isb	sy
}
 8008050:	e001      	b.n	8008056 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8008052:	f7ff f9ef 	bl	8007434 <xTaskResumeAll>
}
 8008056:	bf00      	nop
 8008058:	3710      	adds	r7, #16
 800805a:	46bd      	mov	sp, r7
 800805c:	bd80      	pop	{r7, pc}
 800805e:	bf00      	nop
 8008060:	20001894 	.word	0x20001894
 8008064:	20001898 	.word	0x20001898
 8008068:	e000ed04 	.word	0xe000ed04

0800806c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800806c:	b480      	push	{r7}
 800806e:	b085      	sub	sp, #20
 8008070:	af00      	add	r7, sp, #0
 8008072:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8008074:	4b0e      	ldr	r3, [pc, #56]	; (80080b0 <prvGetNextExpireTime+0x44>)
 8008076:	681b      	ldr	r3, [r3, #0]
 8008078:	681b      	ldr	r3, [r3, #0]
 800807a:	2b00      	cmp	r3, #0
 800807c:	d101      	bne.n	8008082 <prvGetNextExpireTime+0x16>
 800807e:	2201      	movs	r2, #1
 8008080:	e000      	b.n	8008084 <prvGetNextExpireTime+0x18>
 8008082:	2200      	movs	r2, #0
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	681b      	ldr	r3, [r3, #0]
 800808c:	2b00      	cmp	r3, #0
 800808e:	d105      	bne.n	800809c <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008090:	4b07      	ldr	r3, [pc, #28]	; (80080b0 <prvGetNextExpireTime+0x44>)
 8008092:	681b      	ldr	r3, [r3, #0]
 8008094:	68db      	ldr	r3, [r3, #12]
 8008096:	681b      	ldr	r3, [r3, #0]
 8008098:	60fb      	str	r3, [r7, #12]
 800809a:	e001      	b.n	80080a0 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800809c:	2300      	movs	r3, #0
 800809e:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80080a0:	68fb      	ldr	r3, [r7, #12]
}
 80080a2:	4618      	mov	r0, r3
 80080a4:	3714      	adds	r7, #20
 80080a6:	46bd      	mov	sp, r7
 80080a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080ac:	4770      	bx	lr
 80080ae:	bf00      	nop
 80080b0:	20001890 	.word	0x20001890

080080b4 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80080b4:	b580      	push	{r7, lr}
 80080b6:	b084      	sub	sp, #16
 80080b8:	af00      	add	r7, sp, #0
 80080ba:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80080bc:	f7ff fa5a 	bl	8007574 <xTaskGetTickCount>
 80080c0:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80080c2:	4b0b      	ldr	r3, [pc, #44]	; (80080f0 <prvSampleTimeNow+0x3c>)
 80080c4:	681b      	ldr	r3, [r3, #0]
 80080c6:	68fa      	ldr	r2, [r7, #12]
 80080c8:	429a      	cmp	r2, r3
 80080ca:	d205      	bcs.n	80080d8 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80080cc:	f000 f93c 	bl	8008348 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	2201      	movs	r2, #1
 80080d4:	601a      	str	r2, [r3, #0]
 80080d6:	e002      	b.n	80080de <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	2200      	movs	r2, #0
 80080dc:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80080de:	4a04      	ldr	r2, [pc, #16]	; (80080f0 <prvSampleTimeNow+0x3c>)
 80080e0:	68fb      	ldr	r3, [r7, #12]
 80080e2:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80080e4:	68fb      	ldr	r3, [r7, #12]
}
 80080e6:	4618      	mov	r0, r3
 80080e8:	3710      	adds	r7, #16
 80080ea:	46bd      	mov	sp, r7
 80080ec:	bd80      	pop	{r7, pc}
 80080ee:	bf00      	nop
 80080f0:	200018a0 	.word	0x200018a0

080080f4 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80080f4:	b580      	push	{r7, lr}
 80080f6:	b086      	sub	sp, #24
 80080f8:	af00      	add	r7, sp, #0
 80080fa:	60f8      	str	r0, [r7, #12]
 80080fc:	60b9      	str	r1, [r7, #8]
 80080fe:	607a      	str	r2, [r7, #4]
 8008100:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8008102:	2300      	movs	r3, #0
 8008104:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8008106:	68fb      	ldr	r3, [r7, #12]
 8008108:	68ba      	ldr	r2, [r7, #8]
 800810a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800810c:	68fb      	ldr	r3, [r7, #12]
 800810e:	68fa      	ldr	r2, [r7, #12]
 8008110:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8008112:	68ba      	ldr	r2, [r7, #8]
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	429a      	cmp	r2, r3
 8008118:	d812      	bhi.n	8008140 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800811a:	687a      	ldr	r2, [r7, #4]
 800811c:	683b      	ldr	r3, [r7, #0]
 800811e:	1ad2      	subs	r2, r2, r3
 8008120:	68fb      	ldr	r3, [r7, #12]
 8008122:	699b      	ldr	r3, [r3, #24]
 8008124:	429a      	cmp	r2, r3
 8008126:	d302      	bcc.n	800812e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8008128:	2301      	movs	r3, #1
 800812a:	617b      	str	r3, [r7, #20]
 800812c:	e01b      	b.n	8008166 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800812e:	4b10      	ldr	r3, [pc, #64]	; (8008170 <prvInsertTimerInActiveList+0x7c>)
 8008130:	681a      	ldr	r2, [r3, #0]
 8008132:	68fb      	ldr	r3, [r7, #12]
 8008134:	3304      	adds	r3, #4
 8008136:	4619      	mov	r1, r3
 8008138:	4610      	mov	r0, r2
 800813a:	f7fe f908 	bl	800634e <vListInsert>
 800813e:	e012      	b.n	8008166 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8008140:	687a      	ldr	r2, [r7, #4]
 8008142:	683b      	ldr	r3, [r7, #0]
 8008144:	429a      	cmp	r2, r3
 8008146:	d206      	bcs.n	8008156 <prvInsertTimerInActiveList+0x62>
 8008148:	68ba      	ldr	r2, [r7, #8]
 800814a:	683b      	ldr	r3, [r7, #0]
 800814c:	429a      	cmp	r2, r3
 800814e:	d302      	bcc.n	8008156 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8008150:	2301      	movs	r3, #1
 8008152:	617b      	str	r3, [r7, #20]
 8008154:	e007      	b.n	8008166 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8008156:	4b07      	ldr	r3, [pc, #28]	; (8008174 <prvInsertTimerInActiveList+0x80>)
 8008158:	681a      	ldr	r2, [r3, #0]
 800815a:	68fb      	ldr	r3, [r7, #12]
 800815c:	3304      	adds	r3, #4
 800815e:	4619      	mov	r1, r3
 8008160:	4610      	mov	r0, r2
 8008162:	f7fe f8f4 	bl	800634e <vListInsert>
		}
	}

	return xProcessTimerNow;
 8008166:	697b      	ldr	r3, [r7, #20]
}
 8008168:	4618      	mov	r0, r3
 800816a:	3718      	adds	r7, #24
 800816c:	46bd      	mov	sp, r7
 800816e:	bd80      	pop	{r7, pc}
 8008170:	20001894 	.word	0x20001894
 8008174:	20001890 	.word	0x20001890

08008178 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8008178:	b580      	push	{r7, lr}
 800817a:	b08e      	sub	sp, #56	; 0x38
 800817c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800817e:	e0d0      	b.n	8008322 <prvProcessReceivedCommands+0x1aa>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	2b00      	cmp	r3, #0
 8008184:	da1a      	bge.n	80081bc <prvProcessReceivedCommands+0x44>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8008186:	1d3b      	adds	r3, r7, #4
 8008188:	3304      	adds	r3, #4
 800818a:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800818c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800818e:	2b00      	cmp	r3, #0
 8008190:	d10c      	bne.n	80081ac <prvProcessReceivedCommands+0x34>
	__asm volatile
 8008192:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008196:	b672      	cpsid	i
 8008198:	f383 8811 	msr	BASEPRI, r3
 800819c:	f3bf 8f6f 	isb	sy
 80081a0:	f3bf 8f4f 	dsb	sy
 80081a4:	b662      	cpsie	i
 80081a6:	61fb      	str	r3, [r7, #28]
}
 80081a8:	bf00      	nop
 80081aa:	e7fe      	b.n	80081aa <prvProcessReceivedCommands+0x32>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80081ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80081ae:	681b      	ldr	r3, [r3, #0]
 80081b0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80081b2:	6850      	ldr	r0, [r2, #4]
 80081b4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80081b6:	6892      	ldr	r2, [r2, #8]
 80081b8:	4611      	mov	r1, r2
 80081ba:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	2b00      	cmp	r3, #0
 80081c0:	f2c0 80ae 	blt.w	8008320 <prvProcessReceivedCommands+0x1a8>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80081c4:	68fb      	ldr	r3, [r7, #12]
 80081c6:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80081c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80081ca:	695b      	ldr	r3, [r3, #20]
 80081cc:	2b00      	cmp	r3, #0
 80081ce:	d004      	beq.n	80081da <prvProcessReceivedCommands+0x62>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80081d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80081d2:	3304      	adds	r3, #4
 80081d4:	4618      	mov	r0, r3
 80081d6:	f7fe f8f3 	bl	80063c0 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80081da:	463b      	mov	r3, r7
 80081dc:	4618      	mov	r0, r3
 80081de:	f7ff ff69 	bl	80080b4 <prvSampleTimeNow>
 80081e2:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	2b09      	cmp	r3, #9
 80081e8:	f200 809b 	bhi.w	8008322 <prvProcessReceivedCommands+0x1aa>
 80081ec:	a201      	add	r2, pc, #4	; (adr r2, 80081f4 <prvProcessReceivedCommands+0x7c>)
 80081ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80081f2:	bf00      	nop
 80081f4:	0800821d 	.word	0x0800821d
 80081f8:	0800821d 	.word	0x0800821d
 80081fc:	0800821d 	.word	0x0800821d
 8008200:	08008295 	.word	0x08008295
 8008204:	080082a9 	.word	0x080082a9
 8008208:	080082f7 	.word	0x080082f7
 800820c:	0800821d 	.word	0x0800821d
 8008210:	0800821d 	.word	0x0800821d
 8008214:	08008295 	.word	0x08008295
 8008218:	080082a9 	.word	0x080082a9
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800821c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800821e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008222:	f043 0301 	orr.w	r3, r3, #1
 8008226:	b2da      	uxtb	r2, r3
 8008228:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800822a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800822e:	68ba      	ldr	r2, [r7, #8]
 8008230:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008232:	699b      	ldr	r3, [r3, #24]
 8008234:	18d1      	adds	r1, r2, r3
 8008236:	68bb      	ldr	r3, [r7, #8]
 8008238:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800823a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800823c:	f7ff ff5a 	bl	80080f4 <prvInsertTimerInActiveList>
 8008240:	4603      	mov	r3, r0
 8008242:	2b00      	cmp	r3, #0
 8008244:	d06d      	beq.n	8008322 <prvProcessReceivedCommands+0x1aa>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008246:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008248:	6a1b      	ldr	r3, [r3, #32]
 800824a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800824c:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800824e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008250:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008254:	f003 0304 	and.w	r3, r3, #4
 8008258:	2b00      	cmp	r3, #0
 800825a:	d062      	beq.n	8008322 <prvProcessReceivedCommands+0x1aa>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800825c:	68ba      	ldr	r2, [r7, #8]
 800825e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008260:	699b      	ldr	r3, [r3, #24]
 8008262:	441a      	add	r2, r3
 8008264:	2300      	movs	r3, #0
 8008266:	9300      	str	r3, [sp, #0]
 8008268:	2300      	movs	r3, #0
 800826a:	2100      	movs	r1, #0
 800826c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800826e:	f7ff fdff 	bl	8007e70 <xTimerGenericCommand>
 8008272:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8008274:	6a3b      	ldr	r3, [r7, #32]
 8008276:	2b00      	cmp	r3, #0
 8008278:	d153      	bne.n	8008322 <prvProcessReceivedCommands+0x1aa>
	__asm volatile
 800827a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800827e:	b672      	cpsid	i
 8008280:	f383 8811 	msr	BASEPRI, r3
 8008284:	f3bf 8f6f 	isb	sy
 8008288:	f3bf 8f4f 	dsb	sy
 800828c:	b662      	cpsie	i
 800828e:	61bb      	str	r3, [r7, #24]
}
 8008290:	bf00      	nop
 8008292:	e7fe      	b.n	8008292 <prvProcessReceivedCommands+0x11a>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008294:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008296:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800829a:	f023 0301 	bic.w	r3, r3, #1
 800829e:	b2da      	uxtb	r2, r3
 80082a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80082a2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 80082a6:	e03c      	b.n	8008322 <prvProcessReceivedCommands+0x1aa>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80082a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80082aa:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80082ae:	f043 0301 	orr.w	r3, r3, #1
 80082b2:	b2da      	uxtb	r2, r3
 80082b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80082b6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80082ba:	68ba      	ldr	r2, [r7, #8]
 80082bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80082be:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80082c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80082c2:	699b      	ldr	r3, [r3, #24]
 80082c4:	2b00      	cmp	r3, #0
 80082c6:	d10c      	bne.n	80082e2 <prvProcessReceivedCommands+0x16a>
	__asm volatile
 80082c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80082cc:	b672      	cpsid	i
 80082ce:	f383 8811 	msr	BASEPRI, r3
 80082d2:	f3bf 8f6f 	isb	sy
 80082d6:	f3bf 8f4f 	dsb	sy
 80082da:	b662      	cpsie	i
 80082dc:	617b      	str	r3, [r7, #20]
}
 80082de:	bf00      	nop
 80082e0:	e7fe      	b.n	80082e0 <prvProcessReceivedCommands+0x168>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80082e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80082e4:	699a      	ldr	r2, [r3, #24]
 80082e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80082e8:	18d1      	adds	r1, r2, r3
 80082ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80082ec:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80082ee:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80082f0:	f7ff ff00 	bl	80080f4 <prvInsertTimerInActiveList>
					break;
 80082f4:	e015      	b.n	8008322 <prvProcessReceivedCommands+0x1aa>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80082f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80082f8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80082fc:	f003 0302 	and.w	r3, r3, #2
 8008300:	2b00      	cmp	r3, #0
 8008302:	d103      	bne.n	800830c <prvProcessReceivedCommands+0x194>
						{
							vPortFree( pxTimer );
 8008304:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008306:	f000 fbc7 	bl	8008a98 <vPortFree>
 800830a:	e00a      	b.n	8008322 <prvProcessReceivedCommands+0x1aa>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800830c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800830e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008312:	f023 0301 	bic.w	r3, r3, #1
 8008316:	b2da      	uxtb	r2, r3
 8008318:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800831a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800831e:	e000      	b.n	8008322 <prvProcessReceivedCommands+0x1aa>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8008320:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8008322:	4b08      	ldr	r3, [pc, #32]	; (8008344 <prvProcessReceivedCommands+0x1cc>)
 8008324:	681b      	ldr	r3, [r3, #0]
 8008326:	1d39      	adds	r1, r7, #4
 8008328:	2200      	movs	r2, #0
 800832a:	4618      	mov	r0, r3
 800832c:	f7fe fbb6 	bl	8006a9c <xQueueReceive>
 8008330:	4603      	mov	r3, r0
 8008332:	2b00      	cmp	r3, #0
 8008334:	f47f af24 	bne.w	8008180 <prvProcessReceivedCommands+0x8>
	}
}
 8008338:	bf00      	nop
 800833a:	bf00      	nop
 800833c:	3730      	adds	r7, #48	; 0x30
 800833e:	46bd      	mov	sp, r7
 8008340:	bd80      	pop	{r7, pc}
 8008342:	bf00      	nop
 8008344:	20001898 	.word	0x20001898

08008348 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8008348:	b580      	push	{r7, lr}
 800834a:	b088      	sub	sp, #32
 800834c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800834e:	e04a      	b.n	80083e6 <prvSwitchTimerLists+0x9e>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008350:	4b2e      	ldr	r3, [pc, #184]	; (800840c <prvSwitchTimerLists+0xc4>)
 8008352:	681b      	ldr	r3, [r3, #0]
 8008354:	68db      	ldr	r3, [r3, #12]
 8008356:	681b      	ldr	r3, [r3, #0]
 8008358:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800835a:	4b2c      	ldr	r3, [pc, #176]	; (800840c <prvSwitchTimerLists+0xc4>)
 800835c:	681b      	ldr	r3, [r3, #0]
 800835e:	68db      	ldr	r3, [r3, #12]
 8008360:	68db      	ldr	r3, [r3, #12]
 8008362:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008364:	68fb      	ldr	r3, [r7, #12]
 8008366:	3304      	adds	r3, #4
 8008368:	4618      	mov	r0, r3
 800836a:	f7fe f829 	bl	80063c0 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800836e:	68fb      	ldr	r3, [r7, #12]
 8008370:	6a1b      	ldr	r3, [r3, #32]
 8008372:	68f8      	ldr	r0, [r7, #12]
 8008374:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008376:	68fb      	ldr	r3, [r7, #12]
 8008378:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800837c:	f003 0304 	and.w	r3, r3, #4
 8008380:	2b00      	cmp	r3, #0
 8008382:	d030      	beq.n	80083e6 <prvSwitchTimerLists+0x9e>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8008384:	68fb      	ldr	r3, [r7, #12]
 8008386:	699b      	ldr	r3, [r3, #24]
 8008388:	693a      	ldr	r2, [r7, #16]
 800838a:	4413      	add	r3, r2
 800838c:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800838e:	68ba      	ldr	r2, [r7, #8]
 8008390:	693b      	ldr	r3, [r7, #16]
 8008392:	429a      	cmp	r2, r3
 8008394:	d90e      	bls.n	80083b4 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8008396:	68fb      	ldr	r3, [r7, #12]
 8008398:	68ba      	ldr	r2, [r7, #8]
 800839a:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800839c:	68fb      	ldr	r3, [r7, #12]
 800839e:	68fa      	ldr	r2, [r7, #12]
 80083a0:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80083a2:	4b1a      	ldr	r3, [pc, #104]	; (800840c <prvSwitchTimerLists+0xc4>)
 80083a4:	681a      	ldr	r2, [r3, #0]
 80083a6:	68fb      	ldr	r3, [r7, #12]
 80083a8:	3304      	adds	r3, #4
 80083aa:	4619      	mov	r1, r3
 80083ac:	4610      	mov	r0, r2
 80083ae:	f7fd ffce 	bl	800634e <vListInsert>
 80083b2:	e018      	b.n	80083e6 <prvSwitchTimerLists+0x9e>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80083b4:	2300      	movs	r3, #0
 80083b6:	9300      	str	r3, [sp, #0]
 80083b8:	2300      	movs	r3, #0
 80083ba:	693a      	ldr	r2, [r7, #16]
 80083bc:	2100      	movs	r1, #0
 80083be:	68f8      	ldr	r0, [r7, #12]
 80083c0:	f7ff fd56 	bl	8007e70 <xTimerGenericCommand>
 80083c4:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	2b00      	cmp	r3, #0
 80083ca:	d10c      	bne.n	80083e6 <prvSwitchTimerLists+0x9e>
	__asm volatile
 80083cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80083d0:	b672      	cpsid	i
 80083d2:	f383 8811 	msr	BASEPRI, r3
 80083d6:	f3bf 8f6f 	isb	sy
 80083da:	f3bf 8f4f 	dsb	sy
 80083de:	b662      	cpsie	i
 80083e0:	603b      	str	r3, [r7, #0]
}
 80083e2:	bf00      	nop
 80083e4:	e7fe      	b.n	80083e4 <prvSwitchTimerLists+0x9c>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80083e6:	4b09      	ldr	r3, [pc, #36]	; (800840c <prvSwitchTimerLists+0xc4>)
 80083e8:	681b      	ldr	r3, [r3, #0]
 80083ea:	681b      	ldr	r3, [r3, #0]
 80083ec:	2b00      	cmp	r3, #0
 80083ee:	d1af      	bne.n	8008350 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80083f0:	4b06      	ldr	r3, [pc, #24]	; (800840c <prvSwitchTimerLists+0xc4>)
 80083f2:	681b      	ldr	r3, [r3, #0]
 80083f4:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 80083f6:	4b06      	ldr	r3, [pc, #24]	; (8008410 <prvSwitchTimerLists+0xc8>)
 80083f8:	681b      	ldr	r3, [r3, #0]
 80083fa:	4a04      	ldr	r2, [pc, #16]	; (800840c <prvSwitchTimerLists+0xc4>)
 80083fc:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80083fe:	4a04      	ldr	r2, [pc, #16]	; (8008410 <prvSwitchTimerLists+0xc8>)
 8008400:	697b      	ldr	r3, [r7, #20]
 8008402:	6013      	str	r3, [r2, #0]
}
 8008404:	bf00      	nop
 8008406:	3718      	adds	r7, #24
 8008408:	46bd      	mov	sp, r7
 800840a:	bd80      	pop	{r7, pc}
 800840c:	20001890 	.word	0x20001890
 8008410:	20001894 	.word	0x20001894

08008414 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8008414:	b580      	push	{r7, lr}
 8008416:	b082      	sub	sp, #8
 8008418:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800841a:	f000 f947 	bl	80086ac <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800841e:	4b15      	ldr	r3, [pc, #84]	; (8008474 <prvCheckForValidListAndQueue+0x60>)
 8008420:	681b      	ldr	r3, [r3, #0]
 8008422:	2b00      	cmp	r3, #0
 8008424:	d120      	bne.n	8008468 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8008426:	4814      	ldr	r0, [pc, #80]	; (8008478 <prvCheckForValidListAndQueue+0x64>)
 8008428:	f7fd ff40 	bl	80062ac <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800842c:	4813      	ldr	r0, [pc, #76]	; (800847c <prvCheckForValidListAndQueue+0x68>)
 800842e:	f7fd ff3d 	bl	80062ac <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8008432:	4b13      	ldr	r3, [pc, #76]	; (8008480 <prvCheckForValidListAndQueue+0x6c>)
 8008434:	4a10      	ldr	r2, [pc, #64]	; (8008478 <prvCheckForValidListAndQueue+0x64>)
 8008436:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8008438:	4b12      	ldr	r3, [pc, #72]	; (8008484 <prvCheckForValidListAndQueue+0x70>)
 800843a:	4a10      	ldr	r2, [pc, #64]	; (800847c <prvCheckForValidListAndQueue+0x68>)
 800843c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800843e:	2300      	movs	r3, #0
 8008440:	9300      	str	r3, [sp, #0]
 8008442:	4b11      	ldr	r3, [pc, #68]	; (8008488 <prvCheckForValidListAndQueue+0x74>)
 8008444:	4a11      	ldr	r2, [pc, #68]	; (800848c <prvCheckForValidListAndQueue+0x78>)
 8008446:	2110      	movs	r1, #16
 8008448:	200a      	movs	r0, #10
 800844a:	f7fe f84d 	bl	80064e8 <xQueueGenericCreateStatic>
 800844e:	4603      	mov	r3, r0
 8008450:	4a08      	ldr	r2, [pc, #32]	; (8008474 <prvCheckForValidListAndQueue+0x60>)
 8008452:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8008454:	4b07      	ldr	r3, [pc, #28]	; (8008474 <prvCheckForValidListAndQueue+0x60>)
 8008456:	681b      	ldr	r3, [r3, #0]
 8008458:	2b00      	cmp	r3, #0
 800845a:	d005      	beq.n	8008468 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800845c:	4b05      	ldr	r3, [pc, #20]	; (8008474 <prvCheckForValidListAndQueue+0x60>)
 800845e:	681b      	ldr	r3, [r3, #0]
 8008460:	490b      	ldr	r1, [pc, #44]	; (8008490 <prvCheckForValidListAndQueue+0x7c>)
 8008462:	4618      	mov	r0, r3
 8008464:	f7fe fd10 	bl	8006e88 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008468:	f000 f954 	bl	8008714 <vPortExitCritical>
}
 800846c:	bf00      	nop
 800846e:	46bd      	mov	sp, r7
 8008470:	bd80      	pop	{r7, pc}
 8008472:	bf00      	nop
 8008474:	20001898 	.word	0x20001898
 8008478:	20001868 	.word	0x20001868
 800847c:	2000187c 	.word	0x2000187c
 8008480:	20001890 	.word	0x20001890
 8008484:	20001894 	.word	0x20001894
 8008488:	20001944 	.word	0x20001944
 800848c:	200018a4 	.word	0x200018a4
 8008490:	0800bb68 	.word	0x0800bb68

08008494 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8008494:	b480      	push	{r7}
 8008496:	b085      	sub	sp, #20
 8008498:	af00      	add	r7, sp, #0
 800849a:	60f8      	str	r0, [r7, #12]
 800849c:	60b9      	str	r1, [r7, #8]
 800849e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80084a0:	68fb      	ldr	r3, [r7, #12]
 80084a2:	3b04      	subs	r3, #4
 80084a4:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80084a6:	68fb      	ldr	r3, [r7, #12]
 80084a8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80084ac:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80084ae:	68fb      	ldr	r3, [r7, #12]
 80084b0:	3b04      	subs	r3, #4
 80084b2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80084b4:	68bb      	ldr	r3, [r7, #8]
 80084b6:	f023 0201 	bic.w	r2, r3, #1
 80084ba:	68fb      	ldr	r3, [r7, #12]
 80084bc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80084be:	68fb      	ldr	r3, [r7, #12]
 80084c0:	3b04      	subs	r3, #4
 80084c2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80084c4:	4a0c      	ldr	r2, [pc, #48]	; (80084f8 <pxPortInitialiseStack+0x64>)
 80084c6:	68fb      	ldr	r3, [r7, #12]
 80084c8:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80084ca:	68fb      	ldr	r3, [r7, #12]
 80084cc:	3b14      	subs	r3, #20
 80084ce:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80084d0:	687a      	ldr	r2, [r7, #4]
 80084d2:	68fb      	ldr	r3, [r7, #12]
 80084d4:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80084d6:	68fb      	ldr	r3, [r7, #12]
 80084d8:	3b04      	subs	r3, #4
 80084da:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80084dc:	68fb      	ldr	r3, [r7, #12]
 80084de:	f06f 0202 	mvn.w	r2, #2
 80084e2:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80084e4:	68fb      	ldr	r3, [r7, #12]
 80084e6:	3b20      	subs	r3, #32
 80084e8:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80084ea:	68fb      	ldr	r3, [r7, #12]
}
 80084ec:	4618      	mov	r0, r3
 80084ee:	3714      	adds	r7, #20
 80084f0:	46bd      	mov	sp, r7
 80084f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084f6:	4770      	bx	lr
 80084f8:	080084fd 	.word	0x080084fd

080084fc <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80084fc:	b480      	push	{r7}
 80084fe:	b085      	sub	sp, #20
 8008500:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8008502:	2300      	movs	r3, #0
 8008504:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8008506:	4b14      	ldr	r3, [pc, #80]	; (8008558 <prvTaskExitError+0x5c>)
 8008508:	681b      	ldr	r3, [r3, #0]
 800850a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800850e:	d00c      	beq.n	800852a <prvTaskExitError+0x2e>
	__asm volatile
 8008510:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008514:	b672      	cpsid	i
 8008516:	f383 8811 	msr	BASEPRI, r3
 800851a:	f3bf 8f6f 	isb	sy
 800851e:	f3bf 8f4f 	dsb	sy
 8008522:	b662      	cpsie	i
 8008524:	60fb      	str	r3, [r7, #12]
}
 8008526:	bf00      	nop
 8008528:	e7fe      	b.n	8008528 <prvTaskExitError+0x2c>
	__asm volatile
 800852a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800852e:	b672      	cpsid	i
 8008530:	f383 8811 	msr	BASEPRI, r3
 8008534:	f3bf 8f6f 	isb	sy
 8008538:	f3bf 8f4f 	dsb	sy
 800853c:	b662      	cpsie	i
 800853e:	60bb      	str	r3, [r7, #8]
}
 8008540:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8008542:	bf00      	nop
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	2b00      	cmp	r3, #0
 8008548:	d0fc      	beq.n	8008544 <prvTaskExitError+0x48>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800854a:	bf00      	nop
 800854c:	bf00      	nop
 800854e:	3714      	adds	r7, #20
 8008550:	46bd      	mov	sp, r7
 8008552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008556:	4770      	bx	lr
 8008558:	2000000c 	.word	0x2000000c
 800855c:	00000000 	.word	0x00000000

08008560 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8008560:	4b07      	ldr	r3, [pc, #28]	; (8008580 <pxCurrentTCBConst2>)
 8008562:	6819      	ldr	r1, [r3, #0]
 8008564:	6808      	ldr	r0, [r1, #0]
 8008566:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800856a:	f380 8809 	msr	PSP, r0
 800856e:	f3bf 8f6f 	isb	sy
 8008572:	f04f 0000 	mov.w	r0, #0
 8008576:	f380 8811 	msr	BASEPRI, r0
 800857a:	4770      	bx	lr
 800857c:	f3af 8000 	nop.w

08008580 <pxCurrentTCBConst2>:
 8008580:	20001368 	.word	0x20001368
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8008584:	bf00      	nop
 8008586:	bf00      	nop

08008588 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8008588:	4808      	ldr	r0, [pc, #32]	; (80085ac <prvPortStartFirstTask+0x24>)
 800858a:	6800      	ldr	r0, [r0, #0]
 800858c:	6800      	ldr	r0, [r0, #0]
 800858e:	f380 8808 	msr	MSP, r0
 8008592:	f04f 0000 	mov.w	r0, #0
 8008596:	f380 8814 	msr	CONTROL, r0
 800859a:	b662      	cpsie	i
 800859c:	b661      	cpsie	f
 800859e:	f3bf 8f4f 	dsb	sy
 80085a2:	f3bf 8f6f 	isb	sy
 80085a6:	df00      	svc	0
 80085a8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80085aa:	bf00      	nop
 80085ac:	e000ed08 	.word	0xe000ed08

080085b0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80085b0:	b580      	push	{r7, lr}
 80085b2:	b084      	sub	sp, #16
 80085b4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80085b6:	4b37      	ldr	r3, [pc, #220]	; (8008694 <xPortStartScheduler+0xe4>)
 80085b8:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80085ba:	68fb      	ldr	r3, [r7, #12]
 80085bc:	781b      	ldrb	r3, [r3, #0]
 80085be:	b2db      	uxtb	r3, r3
 80085c0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80085c2:	68fb      	ldr	r3, [r7, #12]
 80085c4:	22ff      	movs	r2, #255	; 0xff
 80085c6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80085c8:	68fb      	ldr	r3, [r7, #12]
 80085ca:	781b      	ldrb	r3, [r3, #0]
 80085cc:	b2db      	uxtb	r3, r3
 80085ce:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80085d0:	78fb      	ldrb	r3, [r7, #3]
 80085d2:	b2db      	uxtb	r3, r3
 80085d4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80085d8:	b2da      	uxtb	r2, r3
 80085da:	4b2f      	ldr	r3, [pc, #188]	; (8008698 <xPortStartScheduler+0xe8>)
 80085dc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80085de:	4b2f      	ldr	r3, [pc, #188]	; (800869c <xPortStartScheduler+0xec>)
 80085e0:	2207      	movs	r2, #7
 80085e2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80085e4:	e009      	b.n	80085fa <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 80085e6:	4b2d      	ldr	r3, [pc, #180]	; (800869c <xPortStartScheduler+0xec>)
 80085e8:	681b      	ldr	r3, [r3, #0]
 80085ea:	3b01      	subs	r3, #1
 80085ec:	4a2b      	ldr	r2, [pc, #172]	; (800869c <xPortStartScheduler+0xec>)
 80085ee:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80085f0:	78fb      	ldrb	r3, [r7, #3]
 80085f2:	b2db      	uxtb	r3, r3
 80085f4:	005b      	lsls	r3, r3, #1
 80085f6:	b2db      	uxtb	r3, r3
 80085f8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80085fa:	78fb      	ldrb	r3, [r7, #3]
 80085fc:	b2db      	uxtb	r3, r3
 80085fe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008602:	2b80      	cmp	r3, #128	; 0x80
 8008604:	d0ef      	beq.n	80085e6 <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8008606:	4b25      	ldr	r3, [pc, #148]	; (800869c <xPortStartScheduler+0xec>)
 8008608:	681b      	ldr	r3, [r3, #0]
 800860a:	f1c3 0307 	rsb	r3, r3, #7
 800860e:	2b04      	cmp	r3, #4
 8008610:	d00c      	beq.n	800862c <xPortStartScheduler+0x7c>
	__asm volatile
 8008612:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008616:	b672      	cpsid	i
 8008618:	f383 8811 	msr	BASEPRI, r3
 800861c:	f3bf 8f6f 	isb	sy
 8008620:	f3bf 8f4f 	dsb	sy
 8008624:	b662      	cpsie	i
 8008626:	60bb      	str	r3, [r7, #8]
}
 8008628:	bf00      	nop
 800862a:	e7fe      	b.n	800862a <xPortStartScheduler+0x7a>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800862c:	4b1b      	ldr	r3, [pc, #108]	; (800869c <xPortStartScheduler+0xec>)
 800862e:	681b      	ldr	r3, [r3, #0]
 8008630:	021b      	lsls	r3, r3, #8
 8008632:	4a1a      	ldr	r2, [pc, #104]	; (800869c <xPortStartScheduler+0xec>)
 8008634:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8008636:	4b19      	ldr	r3, [pc, #100]	; (800869c <xPortStartScheduler+0xec>)
 8008638:	681b      	ldr	r3, [r3, #0]
 800863a:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800863e:	4a17      	ldr	r2, [pc, #92]	; (800869c <xPortStartScheduler+0xec>)
 8008640:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	b2da      	uxtb	r2, r3
 8008646:	68fb      	ldr	r3, [r7, #12]
 8008648:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800864a:	4b15      	ldr	r3, [pc, #84]	; (80086a0 <xPortStartScheduler+0xf0>)
 800864c:	681b      	ldr	r3, [r3, #0]
 800864e:	4a14      	ldr	r2, [pc, #80]	; (80086a0 <xPortStartScheduler+0xf0>)
 8008650:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8008654:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8008656:	4b12      	ldr	r3, [pc, #72]	; (80086a0 <xPortStartScheduler+0xf0>)
 8008658:	681b      	ldr	r3, [r3, #0]
 800865a:	4a11      	ldr	r2, [pc, #68]	; (80086a0 <xPortStartScheduler+0xf0>)
 800865c:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8008660:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8008662:	f000 f8dd 	bl	8008820 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8008666:	4b0f      	ldr	r3, [pc, #60]	; (80086a4 <xPortStartScheduler+0xf4>)
 8008668:	2200      	movs	r2, #0
 800866a:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800866c:	f000 f8fc 	bl	8008868 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8008670:	4b0d      	ldr	r3, [pc, #52]	; (80086a8 <xPortStartScheduler+0xf8>)
 8008672:	681b      	ldr	r3, [r3, #0]
 8008674:	4a0c      	ldr	r2, [pc, #48]	; (80086a8 <xPortStartScheduler+0xf8>)
 8008676:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800867a:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800867c:	f7ff ff84 	bl	8008588 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8008680:	f7ff f844 	bl	800770c <vTaskSwitchContext>
	prvTaskExitError();
 8008684:	f7ff ff3a 	bl	80084fc <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8008688:	2300      	movs	r3, #0
}
 800868a:	4618      	mov	r0, r3
 800868c:	3710      	adds	r7, #16
 800868e:	46bd      	mov	sp, r7
 8008690:	bd80      	pop	{r7, pc}
 8008692:	bf00      	nop
 8008694:	e000e400 	.word	0xe000e400
 8008698:	20001994 	.word	0x20001994
 800869c:	20001998 	.word	0x20001998
 80086a0:	e000ed20 	.word	0xe000ed20
 80086a4:	2000000c 	.word	0x2000000c
 80086a8:	e000ef34 	.word	0xe000ef34

080086ac <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80086ac:	b480      	push	{r7}
 80086ae:	b083      	sub	sp, #12
 80086b0:	af00      	add	r7, sp, #0
	__asm volatile
 80086b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80086b6:	b672      	cpsid	i
 80086b8:	f383 8811 	msr	BASEPRI, r3
 80086bc:	f3bf 8f6f 	isb	sy
 80086c0:	f3bf 8f4f 	dsb	sy
 80086c4:	b662      	cpsie	i
 80086c6:	607b      	str	r3, [r7, #4]
}
 80086c8:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80086ca:	4b10      	ldr	r3, [pc, #64]	; (800870c <vPortEnterCritical+0x60>)
 80086cc:	681b      	ldr	r3, [r3, #0]
 80086ce:	3301      	adds	r3, #1
 80086d0:	4a0e      	ldr	r2, [pc, #56]	; (800870c <vPortEnterCritical+0x60>)
 80086d2:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80086d4:	4b0d      	ldr	r3, [pc, #52]	; (800870c <vPortEnterCritical+0x60>)
 80086d6:	681b      	ldr	r3, [r3, #0]
 80086d8:	2b01      	cmp	r3, #1
 80086da:	d111      	bne.n	8008700 <vPortEnterCritical+0x54>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80086dc:	4b0c      	ldr	r3, [pc, #48]	; (8008710 <vPortEnterCritical+0x64>)
 80086de:	681b      	ldr	r3, [r3, #0]
 80086e0:	b2db      	uxtb	r3, r3
 80086e2:	2b00      	cmp	r3, #0
 80086e4:	d00c      	beq.n	8008700 <vPortEnterCritical+0x54>
	__asm volatile
 80086e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80086ea:	b672      	cpsid	i
 80086ec:	f383 8811 	msr	BASEPRI, r3
 80086f0:	f3bf 8f6f 	isb	sy
 80086f4:	f3bf 8f4f 	dsb	sy
 80086f8:	b662      	cpsie	i
 80086fa:	603b      	str	r3, [r7, #0]
}
 80086fc:	bf00      	nop
 80086fe:	e7fe      	b.n	80086fe <vPortEnterCritical+0x52>
	}
}
 8008700:	bf00      	nop
 8008702:	370c      	adds	r7, #12
 8008704:	46bd      	mov	sp, r7
 8008706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800870a:	4770      	bx	lr
 800870c:	2000000c 	.word	0x2000000c
 8008710:	e000ed04 	.word	0xe000ed04

08008714 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8008714:	b480      	push	{r7}
 8008716:	b083      	sub	sp, #12
 8008718:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800871a:	4b13      	ldr	r3, [pc, #76]	; (8008768 <vPortExitCritical+0x54>)
 800871c:	681b      	ldr	r3, [r3, #0]
 800871e:	2b00      	cmp	r3, #0
 8008720:	d10c      	bne.n	800873c <vPortExitCritical+0x28>
	__asm volatile
 8008722:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008726:	b672      	cpsid	i
 8008728:	f383 8811 	msr	BASEPRI, r3
 800872c:	f3bf 8f6f 	isb	sy
 8008730:	f3bf 8f4f 	dsb	sy
 8008734:	b662      	cpsie	i
 8008736:	607b      	str	r3, [r7, #4]
}
 8008738:	bf00      	nop
 800873a:	e7fe      	b.n	800873a <vPortExitCritical+0x26>
	uxCriticalNesting--;
 800873c:	4b0a      	ldr	r3, [pc, #40]	; (8008768 <vPortExitCritical+0x54>)
 800873e:	681b      	ldr	r3, [r3, #0]
 8008740:	3b01      	subs	r3, #1
 8008742:	4a09      	ldr	r2, [pc, #36]	; (8008768 <vPortExitCritical+0x54>)
 8008744:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8008746:	4b08      	ldr	r3, [pc, #32]	; (8008768 <vPortExitCritical+0x54>)
 8008748:	681b      	ldr	r3, [r3, #0]
 800874a:	2b00      	cmp	r3, #0
 800874c:	d105      	bne.n	800875a <vPortExitCritical+0x46>
 800874e:	2300      	movs	r3, #0
 8008750:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008752:	683b      	ldr	r3, [r7, #0]
 8008754:	f383 8811 	msr	BASEPRI, r3
}
 8008758:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800875a:	bf00      	nop
 800875c:	370c      	adds	r7, #12
 800875e:	46bd      	mov	sp, r7
 8008760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008764:	4770      	bx	lr
 8008766:	bf00      	nop
 8008768:	2000000c 	.word	0x2000000c
 800876c:	00000000 	.word	0x00000000

08008770 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8008770:	f3ef 8009 	mrs	r0, PSP
 8008774:	f3bf 8f6f 	isb	sy
 8008778:	4b15      	ldr	r3, [pc, #84]	; (80087d0 <pxCurrentTCBConst>)
 800877a:	681a      	ldr	r2, [r3, #0]
 800877c:	f01e 0f10 	tst.w	lr, #16
 8008780:	bf08      	it	eq
 8008782:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8008786:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800878a:	6010      	str	r0, [r2, #0]
 800878c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8008790:	f04f 0050 	mov.w	r0, #80	; 0x50
 8008794:	b672      	cpsid	i
 8008796:	f380 8811 	msr	BASEPRI, r0
 800879a:	f3bf 8f4f 	dsb	sy
 800879e:	f3bf 8f6f 	isb	sy
 80087a2:	b662      	cpsie	i
 80087a4:	f7fe ffb2 	bl	800770c <vTaskSwitchContext>
 80087a8:	f04f 0000 	mov.w	r0, #0
 80087ac:	f380 8811 	msr	BASEPRI, r0
 80087b0:	bc09      	pop	{r0, r3}
 80087b2:	6819      	ldr	r1, [r3, #0]
 80087b4:	6808      	ldr	r0, [r1, #0]
 80087b6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80087ba:	f01e 0f10 	tst.w	lr, #16
 80087be:	bf08      	it	eq
 80087c0:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80087c4:	f380 8809 	msr	PSP, r0
 80087c8:	f3bf 8f6f 	isb	sy
 80087cc:	4770      	bx	lr
 80087ce:	bf00      	nop

080087d0 <pxCurrentTCBConst>:
 80087d0:	20001368 	.word	0x20001368
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80087d4:	bf00      	nop
 80087d6:	bf00      	nop

080087d8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80087d8:	b580      	push	{r7, lr}
 80087da:	b082      	sub	sp, #8
 80087dc:	af00      	add	r7, sp, #0
	__asm volatile
 80087de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80087e2:	b672      	cpsid	i
 80087e4:	f383 8811 	msr	BASEPRI, r3
 80087e8:	f3bf 8f6f 	isb	sy
 80087ec:	f3bf 8f4f 	dsb	sy
 80087f0:	b662      	cpsie	i
 80087f2:	607b      	str	r3, [r7, #4]
}
 80087f4:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80087f6:	f7fe fecd 	bl	8007594 <xTaskIncrementTick>
 80087fa:	4603      	mov	r3, r0
 80087fc:	2b00      	cmp	r3, #0
 80087fe:	d003      	beq.n	8008808 <xPortSysTickHandler+0x30>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8008800:	4b06      	ldr	r3, [pc, #24]	; (800881c <xPortSysTickHandler+0x44>)
 8008802:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008806:	601a      	str	r2, [r3, #0]
 8008808:	2300      	movs	r3, #0
 800880a:	603b      	str	r3, [r7, #0]
	__asm volatile
 800880c:	683b      	ldr	r3, [r7, #0]
 800880e:	f383 8811 	msr	BASEPRI, r3
}
 8008812:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8008814:	bf00      	nop
 8008816:	3708      	adds	r7, #8
 8008818:	46bd      	mov	sp, r7
 800881a:	bd80      	pop	{r7, pc}
 800881c:	e000ed04 	.word	0xe000ed04

08008820 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8008820:	b480      	push	{r7}
 8008822:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8008824:	4b0b      	ldr	r3, [pc, #44]	; (8008854 <vPortSetupTimerInterrupt+0x34>)
 8008826:	2200      	movs	r2, #0
 8008828:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800882a:	4b0b      	ldr	r3, [pc, #44]	; (8008858 <vPortSetupTimerInterrupt+0x38>)
 800882c:	2200      	movs	r2, #0
 800882e:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8008830:	4b0a      	ldr	r3, [pc, #40]	; (800885c <vPortSetupTimerInterrupt+0x3c>)
 8008832:	681b      	ldr	r3, [r3, #0]
 8008834:	4a0a      	ldr	r2, [pc, #40]	; (8008860 <vPortSetupTimerInterrupt+0x40>)
 8008836:	fba2 2303 	umull	r2, r3, r2, r3
 800883a:	099b      	lsrs	r3, r3, #6
 800883c:	4a09      	ldr	r2, [pc, #36]	; (8008864 <vPortSetupTimerInterrupt+0x44>)
 800883e:	3b01      	subs	r3, #1
 8008840:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8008842:	4b04      	ldr	r3, [pc, #16]	; (8008854 <vPortSetupTimerInterrupt+0x34>)
 8008844:	2207      	movs	r2, #7
 8008846:	601a      	str	r2, [r3, #0]
}
 8008848:	bf00      	nop
 800884a:	46bd      	mov	sp, r7
 800884c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008850:	4770      	bx	lr
 8008852:	bf00      	nop
 8008854:	e000e010 	.word	0xe000e010
 8008858:	e000e018 	.word	0xe000e018
 800885c:	20000000 	.word	0x20000000
 8008860:	10624dd3 	.word	0x10624dd3
 8008864:	e000e014 	.word	0xe000e014

08008868 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8008868:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8008878 <vPortEnableVFP+0x10>
 800886c:	6801      	ldr	r1, [r0, #0]
 800886e:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8008872:	6001      	str	r1, [r0, #0]
 8008874:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8008876:	bf00      	nop
 8008878:	e000ed88 	.word	0xe000ed88

0800887c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800887c:	b480      	push	{r7}
 800887e:	b085      	sub	sp, #20
 8008880:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8008882:	f3ef 8305 	mrs	r3, IPSR
 8008886:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8008888:	68fb      	ldr	r3, [r7, #12]
 800888a:	2b0f      	cmp	r3, #15
 800888c:	d916      	bls.n	80088bc <vPortValidateInterruptPriority+0x40>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800888e:	4a19      	ldr	r2, [pc, #100]	; (80088f4 <vPortValidateInterruptPriority+0x78>)
 8008890:	68fb      	ldr	r3, [r7, #12]
 8008892:	4413      	add	r3, r2
 8008894:	781b      	ldrb	r3, [r3, #0]
 8008896:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8008898:	4b17      	ldr	r3, [pc, #92]	; (80088f8 <vPortValidateInterruptPriority+0x7c>)
 800889a:	781b      	ldrb	r3, [r3, #0]
 800889c:	7afa      	ldrb	r2, [r7, #11]
 800889e:	429a      	cmp	r2, r3
 80088a0:	d20c      	bcs.n	80088bc <vPortValidateInterruptPriority+0x40>
	__asm volatile
 80088a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80088a6:	b672      	cpsid	i
 80088a8:	f383 8811 	msr	BASEPRI, r3
 80088ac:	f3bf 8f6f 	isb	sy
 80088b0:	f3bf 8f4f 	dsb	sy
 80088b4:	b662      	cpsie	i
 80088b6:	607b      	str	r3, [r7, #4]
}
 80088b8:	bf00      	nop
 80088ba:	e7fe      	b.n	80088ba <vPortValidateInterruptPriority+0x3e>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80088bc:	4b0f      	ldr	r3, [pc, #60]	; (80088fc <vPortValidateInterruptPriority+0x80>)
 80088be:	681b      	ldr	r3, [r3, #0]
 80088c0:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80088c4:	4b0e      	ldr	r3, [pc, #56]	; (8008900 <vPortValidateInterruptPriority+0x84>)
 80088c6:	681b      	ldr	r3, [r3, #0]
 80088c8:	429a      	cmp	r2, r3
 80088ca:	d90c      	bls.n	80088e6 <vPortValidateInterruptPriority+0x6a>
	__asm volatile
 80088cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80088d0:	b672      	cpsid	i
 80088d2:	f383 8811 	msr	BASEPRI, r3
 80088d6:	f3bf 8f6f 	isb	sy
 80088da:	f3bf 8f4f 	dsb	sy
 80088de:	b662      	cpsie	i
 80088e0:	603b      	str	r3, [r7, #0]
}
 80088e2:	bf00      	nop
 80088e4:	e7fe      	b.n	80088e4 <vPortValidateInterruptPriority+0x68>
	}
 80088e6:	bf00      	nop
 80088e8:	3714      	adds	r7, #20
 80088ea:	46bd      	mov	sp, r7
 80088ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088f0:	4770      	bx	lr
 80088f2:	bf00      	nop
 80088f4:	e000e3f0 	.word	0xe000e3f0
 80088f8:	20001994 	.word	0x20001994
 80088fc:	e000ed0c 	.word	0xe000ed0c
 8008900:	20001998 	.word	0x20001998

08008904 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8008904:	b580      	push	{r7, lr}
 8008906:	b08a      	sub	sp, #40	; 0x28
 8008908:	af00      	add	r7, sp, #0
 800890a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800890c:	2300      	movs	r3, #0
 800890e:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8008910:	f7fe fd82 	bl	8007418 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8008914:	4b5b      	ldr	r3, [pc, #364]	; (8008a84 <pvPortMalloc+0x180>)
 8008916:	681b      	ldr	r3, [r3, #0]
 8008918:	2b00      	cmp	r3, #0
 800891a:	d101      	bne.n	8008920 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800891c:	f000 f91a 	bl	8008b54 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8008920:	4b59      	ldr	r3, [pc, #356]	; (8008a88 <pvPortMalloc+0x184>)
 8008922:	681a      	ldr	r2, [r3, #0]
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	4013      	ands	r3, r2
 8008928:	2b00      	cmp	r3, #0
 800892a:	f040 8092 	bne.w	8008a52 <pvPortMalloc+0x14e>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	2b00      	cmp	r3, #0
 8008932:	d01f      	beq.n	8008974 <pvPortMalloc+0x70>
			{
				xWantedSize += xHeapStructSize;
 8008934:	2208      	movs	r2, #8
 8008936:	687b      	ldr	r3, [r7, #4]
 8008938:	4413      	add	r3, r2
 800893a:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	f003 0307 	and.w	r3, r3, #7
 8008942:	2b00      	cmp	r3, #0
 8008944:	d016      	beq.n	8008974 <pvPortMalloc+0x70>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8008946:	687b      	ldr	r3, [r7, #4]
 8008948:	f023 0307 	bic.w	r3, r3, #7
 800894c:	3308      	adds	r3, #8
 800894e:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	f003 0307 	and.w	r3, r3, #7
 8008956:	2b00      	cmp	r3, #0
 8008958:	d00c      	beq.n	8008974 <pvPortMalloc+0x70>
	__asm volatile
 800895a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800895e:	b672      	cpsid	i
 8008960:	f383 8811 	msr	BASEPRI, r3
 8008964:	f3bf 8f6f 	isb	sy
 8008968:	f3bf 8f4f 	dsb	sy
 800896c:	b662      	cpsie	i
 800896e:	617b      	str	r3, [r7, #20]
}
 8008970:	bf00      	nop
 8008972:	e7fe      	b.n	8008972 <pvPortMalloc+0x6e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	2b00      	cmp	r3, #0
 8008978:	d06b      	beq.n	8008a52 <pvPortMalloc+0x14e>
 800897a:	4b44      	ldr	r3, [pc, #272]	; (8008a8c <pvPortMalloc+0x188>)
 800897c:	681b      	ldr	r3, [r3, #0]
 800897e:	687a      	ldr	r2, [r7, #4]
 8008980:	429a      	cmp	r2, r3
 8008982:	d866      	bhi.n	8008a52 <pvPortMalloc+0x14e>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8008984:	4b42      	ldr	r3, [pc, #264]	; (8008a90 <pvPortMalloc+0x18c>)
 8008986:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8008988:	4b41      	ldr	r3, [pc, #260]	; (8008a90 <pvPortMalloc+0x18c>)
 800898a:	681b      	ldr	r3, [r3, #0]
 800898c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800898e:	e004      	b.n	800899a <pvPortMalloc+0x96>
				{
					pxPreviousBlock = pxBlock;
 8008990:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008992:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8008994:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008996:	681b      	ldr	r3, [r3, #0]
 8008998:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800899a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800899c:	685b      	ldr	r3, [r3, #4]
 800899e:	687a      	ldr	r2, [r7, #4]
 80089a0:	429a      	cmp	r2, r3
 80089a2:	d903      	bls.n	80089ac <pvPortMalloc+0xa8>
 80089a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80089a6:	681b      	ldr	r3, [r3, #0]
 80089a8:	2b00      	cmp	r3, #0
 80089aa:	d1f1      	bne.n	8008990 <pvPortMalloc+0x8c>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80089ac:	4b35      	ldr	r3, [pc, #212]	; (8008a84 <pvPortMalloc+0x180>)
 80089ae:	681b      	ldr	r3, [r3, #0]
 80089b0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80089b2:	429a      	cmp	r2, r3
 80089b4:	d04d      	beq.n	8008a52 <pvPortMalloc+0x14e>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80089b6:	6a3b      	ldr	r3, [r7, #32]
 80089b8:	681b      	ldr	r3, [r3, #0]
 80089ba:	2208      	movs	r2, #8
 80089bc:	4413      	add	r3, r2
 80089be:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80089c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80089c2:	681a      	ldr	r2, [r3, #0]
 80089c4:	6a3b      	ldr	r3, [r7, #32]
 80089c6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80089c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80089ca:	685a      	ldr	r2, [r3, #4]
 80089cc:	687b      	ldr	r3, [r7, #4]
 80089ce:	1ad2      	subs	r2, r2, r3
 80089d0:	2308      	movs	r3, #8
 80089d2:	005b      	lsls	r3, r3, #1
 80089d4:	429a      	cmp	r2, r3
 80089d6:	d921      	bls.n	8008a1c <pvPortMalloc+0x118>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80089d8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	4413      	add	r3, r2
 80089de:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80089e0:	69bb      	ldr	r3, [r7, #24]
 80089e2:	f003 0307 	and.w	r3, r3, #7
 80089e6:	2b00      	cmp	r3, #0
 80089e8:	d00c      	beq.n	8008a04 <pvPortMalloc+0x100>
	__asm volatile
 80089ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80089ee:	b672      	cpsid	i
 80089f0:	f383 8811 	msr	BASEPRI, r3
 80089f4:	f3bf 8f6f 	isb	sy
 80089f8:	f3bf 8f4f 	dsb	sy
 80089fc:	b662      	cpsie	i
 80089fe:	613b      	str	r3, [r7, #16]
}
 8008a00:	bf00      	nop
 8008a02:	e7fe      	b.n	8008a02 <pvPortMalloc+0xfe>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8008a04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a06:	685a      	ldr	r2, [r3, #4]
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	1ad2      	subs	r2, r2, r3
 8008a0c:	69bb      	ldr	r3, [r7, #24]
 8008a0e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8008a10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a12:	687a      	ldr	r2, [r7, #4]
 8008a14:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8008a16:	69b8      	ldr	r0, [r7, #24]
 8008a18:	f000 f8fe 	bl	8008c18 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8008a1c:	4b1b      	ldr	r3, [pc, #108]	; (8008a8c <pvPortMalloc+0x188>)
 8008a1e:	681a      	ldr	r2, [r3, #0]
 8008a20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a22:	685b      	ldr	r3, [r3, #4]
 8008a24:	1ad3      	subs	r3, r2, r3
 8008a26:	4a19      	ldr	r2, [pc, #100]	; (8008a8c <pvPortMalloc+0x188>)
 8008a28:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8008a2a:	4b18      	ldr	r3, [pc, #96]	; (8008a8c <pvPortMalloc+0x188>)
 8008a2c:	681a      	ldr	r2, [r3, #0]
 8008a2e:	4b19      	ldr	r3, [pc, #100]	; (8008a94 <pvPortMalloc+0x190>)
 8008a30:	681b      	ldr	r3, [r3, #0]
 8008a32:	429a      	cmp	r2, r3
 8008a34:	d203      	bcs.n	8008a3e <pvPortMalloc+0x13a>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8008a36:	4b15      	ldr	r3, [pc, #84]	; (8008a8c <pvPortMalloc+0x188>)
 8008a38:	681b      	ldr	r3, [r3, #0]
 8008a3a:	4a16      	ldr	r2, [pc, #88]	; (8008a94 <pvPortMalloc+0x190>)
 8008a3c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8008a3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a40:	685a      	ldr	r2, [r3, #4]
 8008a42:	4b11      	ldr	r3, [pc, #68]	; (8008a88 <pvPortMalloc+0x184>)
 8008a44:	681b      	ldr	r3, [r3, #0]
 8008a46:	431a      	orrs	r2, r3
 8008a48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a4a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8008a4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a4e:	2200      	movs	r2, #0
 8008a50:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8008a52:	f7fe fcef 	bl	8007434 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8008a56:	69fb      	ldr	r3, [r7, #28]
 8008a58:	f003 0307 	and.w	r3, r3, #7
 8008a5c:	2b00      	cmp	r3, #0
 8008a5e:	d00c      	beq.n	8008a7a <pvPortMalloc+0x176>
	__asm volatile
 8008a60:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008a64:	b672      	cpsid	i
 8008a66:	f383 8811 	msr	BASEPRI, r3
 8008a6a:	f3bf 8f6f 	isb	sy
 8008a6e:	f3bf 8f4f 	dsb	sy
 8008a72:	b662      	cpsie	i
 8008a74:	60fb      	str	r3, [r7, #12]
}
 8008a76:	bf00      	nop
 8008a78:	e7fe      	b.n	8008a78 <pvPortMalloc+0x174>
	return pvReturn;
 8008a7a:	69fb      	ldr	r3, [r7, #28]
}
 8008a7c:	4618      	mov	r0, r3
 8008a7e:	3728      	adds	r7, #40	; 0x28
 8008a80:	46bd      	mov	sp, r7
 8008a82:	bd80      	pop	{r7, pc}
 8008a84:	200055a4 	.word	0x200055a4
 8008a88:	200055b0 	.word	0x200055b0
 8008a8c:	200055a8 	.word	0x200055a8
 8008a90:	2000559c 	.word	0x2000559c
 8008a94:	200055ac 	.word	0x200055ac

08008a98 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8008a98:	b580      	push	{r7, lr}
 8008a9a:	b086      	sub	sp, #24
 8008a9c:	af00      	add	r7, sp, #0
 8008a9e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	2b00      	cmp	r3, #0
 8008aa8:	d04c      	beq.n	8008b44 <vPortFree+0xac>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8008aaa:	2308      	movs	r3, #8
 8008aac:	425b      	negs	r3, r3
 8008aae:	697a      	ldr	r2, [r7, #20]
 8008ab0:	4413      	add	r3, r2
 8008ab2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8008ab4:	697b      	ldr	r3, [r7, #20]
 8008ab6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8008ab8:	693b      	ldr	r3, [r7, #16]
 8008aba:	685a      	ldr	r2, [r3, #4]
 8008abc:	4b23      	ldr	r3, [pc, #140]	; (8008b4c <vPortFree+0xb4>)
 8008abe:	681b      	ldr	r3, [r3, #0]
 8008ac0:	4013      	ands	r3, r2
 8008ac2:	2b00      	cmp	r3, #0
 8008ac4:	d10c      	bne.n	8008ae0 <vPortFree+0x48>
	__asm volatile
 8008ac6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008aca:	b672      	cpsid	i
 8008acc:	f383 8811 	msr	BASEPRI, r3
 8008ad0:	f3bf 8f6f 	isb	sy
 8008ad4:	f3bf 8f4f 	dsb	sy
 8008ad8:	b662      	cpsie	i
 8008ada:	60fb      	str	r3, [r7, #12]
}
 8008adc:	bf00      	nop
 8008ade:	e7fe      	b.n	8008ade <vPortFree+0x46>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8008ae0:	693b      	ldr	r3, [r7, #16]
 8008ae2:	681b      	ldr	r3, [r3, #0]
 8008ae4:	2b00      	cmp	r3, #0
 8008ae6:	d00c      	beq.n	8008b02 <vPortFree+0x6a>
	__asm volatile
 8008ae8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008aec:	b672      	cpsid	i
 8008aee:	f383 8811 	msr	BASEPRI, r3
 8008af2:	f3bf 8f6f 	isb	sy
 8008af6:	f3bf 8f4f 	dsb	sy
 8008afa:	b662      	cpsie	i
 8008afc:	60bb      	str	r3, [r7, #8]
}
 8008afe:	bf00      	nop
 8008b00:	e7fe      	b.n	8008b00 <vPortFree+0x68>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8008b02:	693b      	ldr	r3, [r7, #16]
 8008b04:	685a      	ldr	r2, [r3, #4]
 8008b06:	4b11      	ldr	r3, [pc, #68]	; (8008b4c <vPortFree+0xb4>)
 8008b08:	681b      	ldr	r3, [r3, #0]
 8008b0a:	4013      	ands	r3, r2
 8008b0c:	2b00      	cmp	r3, #0
 8008b0e:	d019      	beq.n	8008b44 <vPortFree+0xac>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8008b10:	693b      	ldr	r3, [r7, #16]
 8008b12:	681b      	ldr	r3, [r3, #0]
 8008b14:	2b00      	cmp	r3, #0
 8008b16:	d115      	bne.n	8008b44 <vPortFree+0xac>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8008b18:	693b      	ldr	r3, [r7, #16]
 8008b1a:	685a      	ldr	r2, [r3, #4]
 8008b1c:	4b0b      	ldr	r3, [pc, #44]	; (8008b4c <vPortFree+0xb4>)
 8008b1e:	681b      	ldr	r3, [r3, #0]
 8008b20:	43db      	mvns	r3, r3
 8008b22:	401a      	ands	r2, r3
 8008b24:	693b      	ldr	r3, [r7, #16]
 8008b26:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8008b28:	f7fe fc76 	bl	8007418 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8008b2c:	693b      	ldr	r3, [r7, #16]
 8008b2e:	685a      	ldr	r2, [r3, #4]
 8008b30:	4b07      	ldr	r3, [pc, #28]	; (8008b50 <vPortFree+0xb8>)
 8008b32:	681b      	ldr	r3, [r3, #0]
 8008b34:	4413      	add	r3, r2
 8008b36:	4a06      	ldr	r2, [pc, #24]	; (8008b50 <vPortFree+0xb8>)
 8008b38:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8008b3a:	6938      	ldr	r0, [r7, #16]
 8008b3c:	f000 f86c 	bl	8008c18 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8008b40:	f7fe fc78 	bl	8007434 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8008b44:	bf00      	nop
 8008b46:	3718      	adds	r7, #24
 8008b48:	46bd      	mov	sp, r7
 8008b4a:	bd80      	pop	{r7, pc}
 8008b4c:	200055b0 	.word	0x200055b0
 8008b50:	200055a8 	.word	0x200055a8

08008b54 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8008b54:	b480      	push	{r7}
 8008b56:	b085      	sub	sp, #20
 8008b58:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8008b5a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8008b5e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8008b60:	4b27      	ldr	r3, [pc, #156]	; (8008c00 <prvHeapInit+0xac>)
 8008b62:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8008b64:	68fb      	ldr	r3, [r7, #12]
 8008b66:	f003 0307 	and.w	r3, r3, #7
 8008b6a:	2b00      	cmp	r3, #0
 8008b6c:	d00c      	beq.n	8008b88 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8008b6e:	68fb      	ldr	r3, [r7, #12]
 8008b70:	3307      	adds	r3, #7
 8008b72:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008b74:	68fb      	ldr	r3, [r7, #12]
 8008b76:	f023 0307 	bic.w	r3, r3, #7
 8008b7a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8008b7c:	68ba      	ldr	r2, [r7, #8]
 8008b7e:	68fb      	ldr	r3, [r7, #12]
 8008b80:	1ad3      	subs	r3, r2, r3
 8008b82:	4a1f      	ldr	r2, [pc, #124]	; (8008c00 <prvHeapInit+0xac>)
 8008b84:	4413      	add	r3, r2
 8008b86:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8008b88:	68fb      	ldr	r3, [r7, #12]
 8008b8a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8008b8c:	4a1d      	ldr	r2, [pc, #116]	; (8008c04 <prvHeapInit+0xb0>)
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8008b92:	4b1c      	ldr	r3, [pc, #112]	; (8008c04 <prvHeapInit+0xb0>)
 8008b94:	2200      	movs	r2, #0
 8008b96:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	68ba      	ldr	r2, [r7, #8]
 8008b9c:	4413      	add	r3, r2
 8008b9e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8008ba0:	2208      	movs	r2, #8
 8008ba2:	68fb      	ldr	r3, [r7, #12]
 8008ba4:	1a9b      	subs	r3, r3, r2
 8008ba6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008ba8:	68fb      	ldr	r3, [r7, #12]
 8008baa:	f023 0307 	bic.w	r3, r3, #7
 8008bae:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8008bb0:	68fb      	ldr	r3, [r7, #12]
 8008bb2:	4a15      	ldr	r2, [pc, #84]	; (8008c08 <prvHeapInit+0xb4>)
 8008bb4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8008bb6:	4b14      	ldr	r3, [pc, #80]	; (8008c08 <prvHeapInit+0xb4>)
 8008bb8:	681b      	ldr	r3, [r3, #0]
 8008bba:	2200      	movs	r2, #0
 8008bbc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8008bbe:	4b12      	ldr	r3, [pc, #72]	; (8008c08 <prvHeapInit+0xb4>)
 8008bc0:	681b      	ldr	r3, [r3, #0]
 8008bc2:	2200      	movs	r2, #0
 8008bc4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8008bc6:	687b      	ldr	r3, [r7, #4]
 8008bc8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8008bca:	683b      	ldr	r3, [r7, #0]
 8008bcc:	68fa      	ldr	r2, [r7, #12]
 8008bce:	1ad2      	subs	r2, r2, r3
 8008bd0:	683b      	ldr	r3, [r7, #0]
 8008bd2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8008bd4:	4b0c      	ldr	r3, [pc, #48]	; (8008c08 <prvHeapInit+0xb4>)
 8008bd6:	681a      	ldr	r2, [r3, #0]
 8008bd8:	683b      	ldr	r3, [r7, #0]
 8008bda:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008bdc:	683b      	ldr	r3, [r7, #0]
 8008bde:	685b      	ldr	r3, [r3, #4]
 8008be0:	4a0a      	ldr	r2, [pc, #40]	; (8008c0c <prvHeapInit+0xb8>)
 8008be2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008be4:	683b      	ldr	r3, [r7, #0]
 8008be6:	685b      	ldr	r3, [r3, #4]
 8008be8:	4a09      	ldr	r2, [pc, #36]	; (8008c10 <prvHeapInit+0xbc>)
 8008bea:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8008bec:	4b09      	ldr	r3, [pc, #36]	; (8008c14 <prvHeapInit+0xc0>)
 8008bee:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8008bf2:	601a      	str	r2, [r3, #0]
}
 8008bf4:	bf00      	nop
 8008bf6:	3714      	adds	r7, #20
 8008bf8:	46bd      	mov	sp, r7
 8008bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bfe:	4770      	bx	lr
 8008c00:	2000199c 	.word	0x2000199c
 8008c04:	2000559c 	.word	0x2000559c
 8008c08:	200055a4 	.word	0x200055a4
 8008c0c:	200055ac 	.word	0x200055ac
 8008c10:	200055a8 	.word	0x200055a8
 8008c14:	200055b0 	.word	0x200055b0

08008c18 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8008c18:	b480      	push	{r7}
 8008c1a:	b085      	sub	sp, #20
 8008c1c:	af00      	add	r7, sp, #0
 8008c1e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8008c20:	4b28      	ldr	r3, [pc, #160]	; (8008cc4 <prvInsertBlockIntoFreeList+0xac>)
 8008c22:	60fb      	str	r3, [r7, #12]
 8008c24:	e002      	b.n	8008c2c <prvInsertBlockIntoFreeList+0x14>
 8008c26:	68fb      	ldr	r3, [r7, #12]
 8008c28:	681b      	ldr	r3, [r3, #0]
 8008c2a:	60fb      	str	r3, [r7, #12]
 8008c2c:	68fb      	ldr	r3, [r7, #12]
 8008c2e:	681b      	ldr	r3, [r3, #0]
 8008c30:	687a      	ldr	r2, [r7, #4]
 8008c32:	429a      	cmp	r2, r3
 8008c34:	d8f7      	bhi.n	8008c26 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8008c36:	68fb      	ldr	r3, [r7, #12]
 8008c38:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8008c3a:	68fb      	ldr	r3, [r7, #12]
 8008c3c:	685b      	ldr	r3, [r3, #4]
 8008c3e:	68ba      	ldr	r2, [r7, #8]
 8008c40:	4413      	add	r3, r2
 8008c42:	687a      	ldr	r2, [r7, #4]
 8008c44:	429a      	cmp	r2, r3
 8008c46:	d108      	bne.n	8008c5a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8008c48:	68fb      	ldr	r3, [r7, #12]
 8008c4a:	685a      	ldr	r2, [r3, #4]
 8008c4c:	687b      	ldr	r3, [r7, #4]
 8008c4e:	685b      	ldr	r3, [r3, #4]
 8008c50:	441a      	add	r2, r3
 8008c52:	68fb      	ldr	r3, [r7, #12]
 8008c54:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8008c56:	68fb      	ldr	r3, [r7, #12]
 8008c58:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8008c5a:	687b      	ldr	r3, [r7, #4]
 8008c5c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8008c5e:	687b      	ldr	r3, [r7, #4]
 8008c60:	685b      	ldr	r3, [r3, #4]
 8008c62:	68ba      	ldr	r2, [r7, #8]
 8008c64:	441a      	add	r2, r3
 8008c66:	68fb      	ldr	r3, [r7, #12]
 8008c68:	681b      	ldr	r3, [r3, #0]
 8008c6a:	429a      	cmp	r2, r3
 8008c6c:	d118      	bne.n	8008ca0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8008c6e:	68fb      	ldr	r3, [r7, #12]
 8008c70:	681a      	ldr	r2, [r3, #0]
 8008c72:	4b15      	ldr	r3, [pc, #84]	; (8008cc8 <prvInsertBlockIntoFreeList+0xb0>)
 8008c74:	681b      	ldr	r3, [r3, #0]
 8008c76:	429a      	cmp	r2, r3
 8008c78:	d00d      	beq.n	8008c96 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8008c7a:	687b      	ldr	r3, [r7, #4]
 8008c7c:	685a      	ldr	r2, [r3, #4]
 8008c7e:	68fb      	ldr	r3, [r7, #12]
 8008c80:	681b      	ldr	r3, [r3, #0]
 8008c82:	685b      	ldr	r3, [r3, #4]
 8008c84:	441a      	add	r2, r3
 8008c86:	687b      	ldr	r3, [r7, #4]
 8008c88:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8008c8a:	68fb      	ldr	r3, [r7, #12]
 8008c8c:	681b      	ldr	r3, [r3, #0]
 8008c8e:	681a      	ldr	r2, [r3, #0]
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	601a      	str	r2, [r3, #0]
 8008c94:	e008      	b.n	8008ca8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8008c96:	4b0c      	ldr	r3, [pc, #48]	; (8008cc8 <prvInsertBlockIntoFreeList+0xb0>)
 8008c98:	681a      	ldr	r2, [r3, #0]
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	601a      	str	r2, [r3, #0]
 8008c9e:	e003      	b.n	8008ca8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8008ca0:	68fb      	ldr	r3, [r7, #12]
 8008ca2:	681a      	ldr	r2, [r3, #0]
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8008ca8:	68fa      	ldr	r2, [r7, #12]
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	429a      	cmp	r2, r3
 8008cae:	d002      	beq.n	8008cb6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8008cb0:	68fb      	ldr	r3, [r7, #12]
 8008cb2:	687a      	ldr	r2, [r7, #4]
 8008cb4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008cb6:	bf00      	nop
 8008cb8:	3714      	adds	r7, #20
 8008cba:	46bd      	mov	sp, r7
 8008cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cc0:	4770      	bx	lr
 8008cc2:	bf00      	nop
 8008cc4:	2000559c 	.word	0x2000559c
 8008cc8:	200055a4 	.word	0x200055a4

08008ccc <__errno>:
 8008ccc:	4b01      	ldr	r3, [pc, #4]	; (8008cd4 <__errno+0x8>)
 8008cce:	6818      	ldr	r0, [r3, #0]
 8008cd0:	4770      	bx	lr
 8008cd2:	bf00      	nop
 8008cd4:	20000010 	.word	0x20000010

08008cd8 <std>:
 8008cd8:	2300      	movs	r3, #0
 8008cda:	b510      	push	{r4, lr}
 8008cdc:	4604      	mov	r4, r0
 8008cde:	e9c0 3300 	strd	r3, r3, [r0]
 8008ce2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008ce6:	6083      	str	r3, [r0, #8]
 8008ce8:	8181      	strh	r1, [r0, #12]
 8008cea:	6643      	str	r3, [r0, #100]	; 0x64
 8008cec:	81c2      	strh	r2, [r0, #14]
 8008cee:	6183      	str	r3, [r0, #24]
 8008cf0:	4619      	mov	r1, r3
 8008cf2:	2208      	movs	r2, #8
 8008cf4:	305c      	adds	r0, #92	; 0x5c
 8008cf6:	f000 f91a 	bl	8008f2e <memset>
 8008cfa:	4b05      	ldr	r3, [pc, #20]	; (8008d10 <std+0x38>)
 8008cfc:	6263      	str	r3, [r4, #36]	; 0x24
 8008cfe:	4b05      	ldr	r3, [pc, #20]	; (8008d14 <std+0x3c>)
 8008d00:	62a3      	str	r3, [r4, #40]	; 0x28
 8008d02:	4b05      	ldr	r3, [pc, #20]	; (8008d18 <std+0x40>)
 8008d04:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008d06:	4b05      	ldr	r3, [pc, #20]	; (8008d1c <std+0x44>)
 8008d08:	6224      	str	r4, [r4, #32]
 8008d0a:	6323      	str	r3, [r4, #48]	; 0x30
 8008d0c:	bd10      	pop	{r4, pc}
 8008d0e:	bf00      	nop
 8008d10:	0800915d 	.word	0x0800915d
 8008d14:	0800917f 	.word	0x0800917f
 8008d18:	080091b7 	.word	0x080091b7
 8008d1c:	080091db 	.word	0x080091db

08008d20 <_cleanup_r>:
 8008d20:	4901      	ldr	r1, [pc, #4]	; (8008d28 <_cleanup_r+0x8>)
 8008d22:	f000 b8af 	b.w	8008e84 <_fwalk_reent>
 8008d26:	bf00      	nop
 8008d28:	08009f15 	.word	0x08009f15

08008d2c <__sfmoreglue>:
 8008d2c:	b570      	push	{r4, r5, r6, lr}
 8008d2e:	2268      	movs	r2, #104	; 0x68
 8008d30:	1e4d      	subs	r5, r1, #1
 8008d32:	4355      	muls	r5, r2
 8008d34:	460e      	mov	r6, r1
 8008d36:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8008d3a:	f000 f921 	bl	8008f80 <_malloc_r>
 8008d3e:	4604      	mov	r4, r0
 8008d40:	b140      	cbz	r0, 8008d54 <__sfmoreglue+0x28>
 8008d42:	2100      	movs	r1, #0
 8008d44:	e9c0 1600 	strd	r1, r6, [r0]
 8008d48:	300c      	adds	r0, #12
 8008d4a:	60a0      	str	r0, [r4, #8]
 8008d4c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8008d50:	f000 f8ed 	bl	8008f2e <memset>
 8008d54:	4620      	mov	r0, r4
 8008d56:	bd70      	pop	{r4, r5, r6, pc}

08008d58 <__sfp_lock_acquire>:
 8008d58:	4801      	ldr	r0, [pc, #4]	; (8008d60 <__sfp_lock_acquire+0x8>)
 8008d5a:	f000 b8d8 	b.w	8008f0e <__retarget_lock_acquire_recursive>
 8008d5e:	bf00      	nop
 8008d60:	200055b5 	.word	0x200055b5

08008d64 <__sfp_lock_release>:
 8008d64:	4801      	ldr	r0, [pc, #4]	; (8008d6c <__sfp_lock_release+0x8>)
 8008d66:	f000 b8d3 	b.w	8008f10 <__retarget_lock_release_recursive>
 8008d6a:	bf00      	nop
 8008d6c:	200055b5 	.word	0x200055b5

08008d70 <__sinit_lock_acquire>:
 8008d70:	4801      	ldr	r0, [pc, #4]	; (8008d78 <__sinit_lock_acquire+0x8>)
 8008d72:	f000 b8cc 	b.w	8008f0e <__retarget_lock_acquire_recursive>
 8008d76:	bf00      	nop
 8008d78:	200055b6 	.word	0x200055b6

08008d7c <__sinit_lock_release>:
 8008d7c:	4801      	ldr	r0, [pc, #4]	; (8008d84 <__sinit_lock_release+0x8>)
 8008d7e:	f000 b8c7 	b.w	8008f10 <__retarget_lock_release_recursive>
 8008d82:	bf00      	nop
 8008d84:	200055b6 	.word	0x200055b6

08008d88 <__sinit>:
 8008d88:	b510      	push	{r4, lr}
 8008d8a:	4604      	mov	r4, r0
 8008d8c:	f7ff fff0 	bl	8008d70 <__sinit_lock_acquire>
 8008d90:	69a3      	ldr	r3, [r4, #24]
 8008d92:	b11b      	cbz	r3, 8008d9c <__sinit+0x14>
 8008d94:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008d98:	f7ff bff0 	b.w	8008d7c <__sinit_lock_release>
 8008d9c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8008da0:	6523      	str	r3, [r4, #80]	; 0x50
 8008da2:	4b13      	ldr	r3, [pc, #76]	; (8008df0 <__sinit+0x68>)
 8008da4:	4a13      	ldr	r2, [pc, #76]	; (8008df4 <__sinit+0x6c>)
 8008da6:	681b      	ldr	r3, [r3, #0]
 8008da8:	62a2      	str	r2, [r4, #40]	; 0x28
 8008daa:	42a3      	cmp	r3, r4
 8008dac:	bf04      	itt	eq
 8008dae:	2301      	moveq	r3, #1
 8008db0:	61a3      	streq	r3, [r4, #24]
 8008db2:	4620      	mov	r0, r4
 8008db4:	f000 f820 	bl	8008df8 <__sfp>
 8008db8:	6060      	str	r0, [r4, #4]
 8008dba:	4620      	mov	r0, r4
 8008dbc:	f000 f81c 	bl	8008df8 <__sfp>
 8008dc0:	60a0      	str	r0, [r4, #8]
 8008dc2:	4620      	mov	r0, r4
 8008dc4:	f000 f818 	bl	8008df8 <__sfp>
 8008dc8:	2200      	movs	r2, #0
 8008dca:	60e0      	str	r0, [r4, #12]
 8008dcc:	2104      	movs	r1, #4
 8008dce:	6860      	ldr	r0, [r4, #4]
 8008dd0:	f7ff ff82 	bl	8008cd8 <std>
 8008dd4:	68a0      	ldr	r0, [r4, #8]
 8008dd6:	2201      	movs	r2, #1
 8008dd8:	2109      	movs	r1, #9
 8008dda:	f7ff ff7d 	bl	8008cd8 <std>
 8008dde:	68e0      	ldr	r0, [r4, #12]
 8008de0:	2202      	movs	r2, #2
 8008de2:	2112      	movs	r1, #18
 8008de4:	f7ff ff78 	bl	8008cd8 <std>
 8008de8:	2301      	movs	r3, #1
 8008dea:	61a3      	str	r3, [r4, #24]
 8008dec:	e7d2      	b.n	8008d94 <__sinit+0xc>
 8008dee:	bf00      	nop
 8008df0:	0800bcac 	.word	0x0800bcac
 8008df4:	08008d21 	.word	0x08008d21

08008df8 <__sfp>:
 8008df8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008dfa:	4607      	mov	r7, r0
 8008dfc:	f7ff ffac 	bl	8008d58 <__sfp_lock_acquire>
 8008e00:	4b1e      	ldr	r3, [pc, #120]	; (8008e7c <__sfp+0x84>)
 8008e02:	681e      	ldr	r6, [r3, #0]
 8008e04:	69b3      	ldr	r3, [r6, #24]
 8008e06:	b913      	cbnz	r3, 8008e0e <__sfp+0x16>
 8008e08:	4630      	mov	r0, r6
 8008e0a:	f7ff ffbd 	bl	8008d88 <__sinit>
 8008e0e:	3648      	adds	r6, #72	; 0x48
 8008e10:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8008e14:	3b01      	subs	r3, #1
 8008e16:	d503      	bpl.n	8008e20 <__sfp+0x28>
 8008e18:	6833      	ldr	r3, [r6, #0]
 8008e1a:	b30b      	cbz	r3, 8008e60 <__sfp+0x68>
 8008e1c:	6836      	ldr	r6, [r6, #0]
 8008e1e:	e7f7      	b.n	8008e10 <__sfp+0x18>
 8008e20:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8008e24:	b9d5      	cbnz	r5, 8008e5c <__sfp+0x64>
 8008e26:	4b16      	ldr	r3, [pc, #88]	; (8008e80 <__sfp+0x88>)
 8008e28:	60e3      	str	r3, [r4, #12]
 8008e2a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8008e2e:	6665      	str	r5, [r4, #100]	; 0x64
 8008e30:	f000 f86c 	bl	8008f0c <__retarget_lock_init_recursive>
 8008e34:	f7ff ff96 	bl	8008d64 <__sfp_lock_release>
 8008e38:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8008e3c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8008e40:	6025      	str	r5, [r4, #0]
 8008e42:	61a5      	str	r5, [r4, #24]
 8008e44:	2208      	movs	r2, #8
 8008e46:	4629      	mov	r1, r5
 8008e48:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8008e4c:	f000 f86f 	bl	8008f2e <memset>
 8008e50:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8008e54:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8008e58:	4620      	mov	r0, r4
 8008e5a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008e5c:	3468      	adds	r4, #104	; 0x68
 8008e5e:	e7d9      	b.n	8008e14 <__sfp+0x1c>
 8008e60:	2104      	movs	r1, #4
 8008e62:	4638      	mov	r0, r7
 8008e64:	f7ff ff62 	bl	8008d2c <__sfmoreglue>
 8008e68:	4604      	mov	r4, r0
 8008e6a:	6030      	str	r0, [r6, #0]
 8008e6c:	2800      	cmp	r0, #0
 8008e6e:	d1d5      	bne.n	8008e1c <__sfp+0x24>
 8008e70:	f7ff ff78 	bl	8008d64 <__sfp_lock_release>
 8008e74:	230c      	movs	r3, #12
 8008e76:	603b      	str	r3, [r7, #0]
 8008e78:	e7ee      	b.n	8008e58 <__sfp+0x60>
 8008e7a:	bf00      	nop
 8008e7c:	0800bcac 	.word	0x0800bcac
 8008e80:	ffff0001 	.word	0xffff0001

08008e84 <_fwalk_reent>:
 8008e84:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008e88:	4606      	mov	r6, r0
 8008e8a:	4688      	mov	r8, r1
 8008e8c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8008e90:	2700      	movs	r7, #0
 8008e92:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008e96:	f1b9 0901 	subs.w	r9, r9, #1
 8008e9a:	d505      	bpl.n	8008ea8 <_fwalk_reent+0x24>
 8008e9c:	6824      	ldr	r4, [r4, #0]
 8008e9e:	2c00      	cmp	r4, #0
 8008ea0:	d1f7      	bne.n	8008e92 <_fwalk_reent+0xe>
 8008ea2:	4638      	mov	r0, r7
 8008ea4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008ea8:	89ab      	ldrh	r3, [r5, #12]
 8008eaa:	2b01      	cmp	r3, #1
 8008eac:	d907      	bls.n	8008ebe <_fwalk_reent+0x3a>
 8008eae:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008eb2:	3301      	adds	r3, #1
 8008eb4:	d003      	beq.n	8008ebe <_fwalk_reent+0x3a>
 8008eb6:	4629      	mov	r1, r5
 8008eb8:	4630      	mov	r0, r6
 8008eba:	47c0      	blx	r8
 8008ebc:	4307      	orrs	r7, r0
 8008ebe:	3568      	adds	r5, #104	; 0x68
 8008ec0:	e7e9      	b.n	8008e96 <_fwalk_reent+0x12>
	...

08008ec4 <__libc_init_array>:
 8008ec4:	b570      	push	{r4, r5, r6, lr}
 8008ec6:	4d0d      	ldr	r5, [pc, #52]	; (8008efc <__libc_init_array+0x38>)
 8008ec8:	4c0d      	ldr	r4, [pc, #52]	; (8008f00 <__libc_init_array+0x3c>)
 8008eca:	1b64      	subs	r4, r4, r5
 8008ecc:	10a4      	asrs	r4, r4, #2
 8008ece:	2600      	movs	r6, #0
 8008ed0:	42a6      	cmp	r6, r4
 8008ed2:	d109      	bne.n	8008ee8 <__libc_init_array+0x24>
 8008ed4:	4d0b      	ldr	r5, [pc, #44]	; (8008f04 <__libc_init_array+0x40>)
 8008ed6:	4c0c      	ldr	r4, [pc, #48]	; (8008f08 <__libc_init_array+0x44>)
 8008ed8:	f002 fdf8 	bl	800bacc <_init>
 8008edc:	1b64      	subs	r4, r4, r5
 8008ede:	10a4      	asrs	r4, r4, #2
 8008ee0:	2600      	movs	r6, #0
 8008ee2:	42a6      	cmp	r6, r4
 8008ee4:	d105      	bne.n	8008ef2 <__libc_init_array+0x2e>
 8008ee6:	bd70      	pop	{r4, r5, r6, pc}
 8008ee8:	f855 3b04 	ldr.w	r3, [r5], #4
 8008eec:	4798      	blx	r3
 8008eee:	3601      	adds	r6, #1
 8008ef0:	e7ee      	b.n	8008ed0 <__libc_init_array+0xc>
 8008ef2:	f855 3b04 	ldr.w	r3, [r5], #4
 8008ef6:	4798      	blx	r3
 8008ef8:	3601      	adds	r6, #1
 8008efa:	e7f2      	b.n	8008ee2 <__libc_init_array+0x1e>
 8008efc:	0800c084 	.word	0x0800c084
 8008f00:	0800c084 	.word	0x0800c084
 8008f04:	0800c084 	.word	0x0800c084
 8008f08:	0800c088 	.word	0x0800c088

08008f0c <__retarget_lock_init_recursive>:
 8008f0c:	4770      	bx	lr

08008f0e <__retarget_lock_acquire_recursive>:
 8008f0e:	4770      	bx	lr

08008f10 <__retarget_lock_release_recursive>:
 8008f10:	4770      	bx	lr

08008f12 <memcpy>:
 8008f12:	440a      	add	r2, r1
 8008f14:	4291      	cmp	r1, r2
 8008f16:	f100 33ff 	add.w	r3, r0, #4294967295
 8008f1a:	d100      	bne.n	8008f1e <memcpy+0xc>
 8008f1c:	4770      	bx	lr
 8008f1e:	b510      	push	{r4, lr}
 8008f20:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008f24:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008f28:	4291      	cmp	r1, r2
 8008f2a:	d1f9      	bne.n	8008f20 <memcpy+0xe>
 8008f2c:	bd10      	pop	{r4, pc}

08008f2e <memset>:
 8008f2e:	4402      	add	r2, r0
 8008f30:	4603      	mov	r3, r0
 8008f32:	4293      	cmp	r3, r2
 8008f34:	d100      	bne.n	8008f38 <memset+0xa>
 8008f36:	4770      	bx	lr
 8008f38:	f803 1b01 	strb.w	r1, [r3], #1
 8008f3c:	e7f9      	b.n	8008f32 <memset+0x4>
	...

08008f40 <sbrk_aligned>:
 8008f40:	b570      	push	{r4, r5, r6, lr}
 8008f42:	4e0e      	ldr	r6, [pc, #56]	; (8008f7c <sbrk_aligned+0x3c>)
 8008f44:	460c      	mov	r4, r1
 8008f46:	6831      	ldr	r1, [r6, #0]
 8008f48:	4605      	mov	r5, r0
 8008f4a:	b911      	cbnz	r1, 8008f52 <sbrk_aligned+0x12>
 8008f4c:	f000 f8f6 	bl	800913c <_sbrk_r>
 8008f50:	6030      	str	r0, [r6, #0]
 8008f52:	4621      	mov	r1, r4
 8008f54:	4628      	mov	r0, r5
 8008f56:	f000 f8f1 	bl	800913c <_sbrk_r>
 8008f5a:	1c43      	adds	r3, r0, #1
 8008f5c:	d00a      	beq.n	8008f74 <sbrk_aligned+0x34>
 8008f5e:	1cc4      	adds	r4, r0, #3
 8008f60:	f024 0403 	bic.w	r4, r4, #3
 8008f64:	42a0      	cmp	r0, r4
 8008f66:	d007      	beq.n	8008f78 <sbrk_aligned+0x38>
 8008f68:	1a21      	subs	r1, r4, r0
 8008f6a:	4628      	mov	r0, r5
 8008f6c:	f000 f8e6 	bl	800913c <_sbrk_r>
 8008f70:	3001      	adds	r0, #1
 8008f72:	d101      	bne.n	8008f78 <sbrk_aligned+0x38>
 8008f74:	f04f 34ff 	mov.w	r4, #4294967295
 8008f78:	4620      	mov	r0, r4
 8008f7a:	bd70      	pop	{r4, r5, r6, pc}
 8008f7c:	200055bc 	.word	0x200055bc

08008f80 <_malloc_r>:
 8008f80:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008f84:	1ccd      	adds	r5, r1, #3
 8008f86:	f025 0503 	bic.w	r5, r5, #3
 8008f8a:	3508      	adds	r5, #8
 8008f8c:	2d0c      	cmp	r5, #12
 8008f8e:	bf38      	it	cc
 8008f90:	250c      	movcc	r5, #12
 8008f92:	2d00      	cmp	r5, #0
 8008f94:	4607      	mov	r7, r0
 8008f96:	db01      	blt.n	8008f9c <_malloc_r+0x1c>
 8008f98:	42a9      	cmp	r1, r5
 8008f9a:	d905      	bls.n	8008fa8 <_malloc_r+0x28>
 8008f9c:	230c      	movs	r3, #12
 8008f9e:	603b      	str	r3, [r7, #0]
 8008fa0:	2600      	movs	r6, #0
 8008fa2:	4630      	mov	r0, r6
 8008fa4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008fa8:	4e2e      	ldr	r6, [pc, #184]	; (8009064 <_malloc_r+0xe4>)
 8008faa:	f001 fb83 	bl	800a6b4 <__malloc_lock>
 8008fae:	6833      	ldr	r3, [r6, #0]
 8008fb0:	461c      	mov	r4, r3
 8008fb2:	bb34      	cbnz	r4, 8009002 <_malloc_r+0x82>
 8008fb4:	4629      	mov	r1, r5
 8008fb6:	4638      	mov	r0, r7
 8008fb8:	f7ff ffc2 	bl	8008f40 <sbrk_aligned>
 8008fbc:	1c43      	adds	r3, r0, #1
 8008fbe:	4604      	mov	r4, r0
 8008fc0:	d14d      	bne.n	800905e <_malloc_r+0xde>
 8008fc2:	6834      	ldr	r4, [r6, #0]
 8008fc4:	4626      	mov	r6, r4
 8008fc6:	2e00      	cmp	r6, #0
 8008fc8:	d140      	bne.n	800904c <_malloc_r+0xcc>
 8008fca:	6823      	ldr	r3, [r4, #0]
 8008fcc:	4631      	mov	r1, r6
 8008fce:	4638      	mov	r0, r7
 8008fd0:	eb04 0803 	add.w	r8, r4, r3
 8008fd4:	f000 f8b2 	bl	800913c <_sbrk_r>
 8008fd8:	4580      	cmp	r8, r0
 8008fda:	d13a      	bne.n	8009052 <_malloc_r+0xd2>
 8008fdc:	6821      	ldr	r1, [r4, #0]
 8008fde:	3503      	adds	r5, #3
 8008fe0:	1a6d      	subs	r5, r5, r1
 8008fe2:	f025 0503 	bic.w	r5, r5, #3
 8008fe6:	3508      	adds	r5, #8
 8008fe8:	2d0c      	cmp	r5, #12
 8008fea:	bf38      	it	cc
 8008fec:	250c      	movcc	r5, #12
 8008fee:	4629      	mov	r1, r5
 8008ff0:	4638      	mov	r0, r7
 8008ff2:	f7ff ffa5 	bl	8008f40 <sbrk_aligned>
 8008ff6:	3001      	adds	r0, #1
 8008ff8:	d02b      	beq.n	8009052 <_malloc_r+0xd2>
 8008ffa:	6823      	ldr	r3, [r4, #0]
 8008ffc:	442b      	add	r3, r5
 8008ffe:	6023      	str	r3, [r4, #0]
 8009000:	e00e      	b.n	8009020 <_malloc_r+0xa0>
 8009002:	6822      	ldr	r2, [r4, #0]
 8009004:	1b52      	subs	r2, r2, r5
 8009006:	d41e      	bmi.n	8009046 <_malloc_r+0xc6>
 8009008:	2a0b      	cmp	r2, #11
 800900a:	d916      	bls.n	800903a <_malloc_r+0xba>
 800900c:	1961      	adds	r1, r4, r5
 800900e:	42a3      	cmp	r3, r4
 8009010:	6025      	str	r5, [r4, #0]
 8009012:	bf18      	it	ne
 8009014:	6059      	strne	r1, [r3, #4]
 8009016:	6863      	ldr	r3, [r4, #4]
 8009018:	bf08      	it	eq
 800901a:	6031      	streq	r1, [r6, #0]
 800901c:	5162      	str	r2, [r4, r5]
 800901e:	604b      	str	r3, [r1, #4]
 8009020:	4638      	mov	r0, r7
 8009022:	f104 060b 	add.w	r6, r4, #11
 8009026:	f001 fb4b 	bl	800a6c0 <__malloc_unlock>
 800902a:	f026 0607 	bic.w	r6, r6, #7
 800902e:	1d23      	adds	r3, r4, #4
 8009030:	1af2      	subs	r2, r6, r3
 8009032:	d0b6      	beq.n	8008fa2 <_malloc_r+0x22>
 8009034:	1b9b      	subs	r3, r3, r6
 8009036:	50a3      	str	r3, [r4, r2]
 8009038:	e7b3      	b.n	8008fa2 <_malloc_r+0x22>
 800903a:	6862      	ldr	r2, [r4, #4]
 800903c:	42a3      	cmp	r3, r4
 800903e:	bf0c      	ite	eq
 8009040:	6032      	streq	r2, [r6, #0]
 8009042:	605a      	strne	r2, [r3, #4]
 8009044:	e7ec      	b.n	8009020 <_malloc_r+0xa0>
 8009046:	4623      	mov	r3, r4
 8009048:	6864      	ldr	r4, [r4, #4]
 800904a:	e7b2      	b.n	8008fb2 <_malloc_r+0x32>
 800904c:	4634      	mov	r4, r6
 800904e:	6876      	ldr	r6, [r6, #4]
 8009050:	e7b9      	b.n	8008fc6 <_malloc_r+0x46>
 8009052:	230c      	movs	r3, #12
 8009054:	603b      	str	r3, [r7, #0]
 8009056:	4638      	mov	r0, r7
 8009058:	f001 fb32 	bl	800a6c0 <__malloc_unlock>
 800905c:	e7a1      	b.n	8008fa2 <_malloc_r+0x22>
 800905e:	6025      	str	r5, [r4, #0]
 8009060:	e7de      	b.n	8009020 <_malloc_r+0xa0>
 8009062:	bf00      	nop
 8009064:	200055b8 	.word	0x200055b8

08009068 <cleanup_glue>:
 8009068:	b538      	push	{r3, r4, r5, lr}
 800906a:	460c      	mov	r4, r1
 800906c:	6809      	ldr	r1, [r1, #0]
 800906e:	4605      	mov	r5, r0
 8009070:	b109      	cbz	r1, 8009076 <cleanup_glue+0xe>
 8009072:	f7ff fff9 	bl	8009068 <cleanup_glue>
 8009076:	4621      	mov	r1, r4
 8009078:	4628      	mov	r0, r5
 800907a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800907e:	f001 bff9 	b.w	800b074 <_free_r>
	...

08009084 <_reclaim_reent>:
 8009084:	4b2c      	ldr	r3, [pc, #176]	; (8009138 <_reclaim_reent+0xb4>)
 8009086:	681b      	ldr	r3, [r3, #0]
 8009088:	4283      	cmp	r3, r0
 800908a:	b570      	push	{r4, r5, r6, lr}
 800908c:	4604      	mov	r4, r0
 800908e:	d051      	beq.n	8009134 <_reclaim_reent+0xb0>
 8009090:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8009092:	b143      	cbz	r3, 80090a6 <_reclaim_reent+0x22>
 8009094:	68db      	ldr	r3, [r3, #12]
 8009096:	2b00      	cmp	r3, #0
 8009098:	d14a      	bne.n	8009130 <_reclaim_reent+0xac>
 800909a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800909c:	6819      	ldr	r1, [r3, #0]
 800909e:	b111      	cbz	r1, 80090a6 <_reclaim_reent+0x22>
 80090a0:	4620      	mov	r0, r4
 80090a2:	f001 ffe7 	bl	800b074 <_free_r>
 80090a6:	6961      	ldr	r1, [r4, #20]
 80090a8:	b111      	cbz	r1, 80090b0 <_reclaim_reent+0x2c>
 80090aa:	4620      	mov	r0, r4
 80090ac:	f001 ffe2 	bl	800b074 <_free_r>
 80090b0:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80090b2:	b111      	cbz	r1, 80090ba <_reclaim_reent+0x36>
 80090b4:	4620      	mov	r0, r4
 80090b6:	f001 ffdd 	bl	800b074 <_free_r>
 80090ba:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 80090bc:	b111      	cbz	r1, 80090c4 <_reclaim_reent+0x40>
 80090be:	4620      	mov	r0, r4
 80090c0:	f001 ffd8 	bl	800b074 <_free_r>
 80090c4:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 80090c6:	b111      	cbz	r1, 80090ce <_reclaim_reent+0x4a>
 80090c8:	4620      	mov	r0, r4
 80090ca:	f001 ffd3 	bl	800b074 <_free_r>
 80090ce:	6c21      	ldr	r1, [r4, #64]	; 0x40
 80090d0:	b111      	cbz	r1, 80090d8 <_reclaim_reent+0x54>
 80090d2:	4620      	mov	r0, r4
 80090d4:	f001 ffce 	bl	800b074 <_free_r>
 80090d8:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 80090da:	b111      	cbz	r1, 80090e2 <_reclaim_reent+0x5e>
 80090dc:	4620      	mov	r0, r4
 80090de:	f001 ffc9 	bl	800b074 <_free_r>
 80090e2:	6da1      	ldr	r1, [r4, #88]	; 0x58
 80090e4:	b111      	cbz	r1, 80090ec <_reclaim_reent+0x68>
 80090e6:	4620      	mov	r0, r4
 80090e8:	f001 ffc4 	bl	800b074 <_free_r>
 80090ec:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80090ee:	b111      	cbz	r1, 80090f6 <_reclaim_reent+0x72>
 80090f0:	4620      	mov	r0, r4
 80090f2:	f001 ffbf 	bl	800b074 <_free_r>
 80090f6:	69a3      	ldr	r3, [r4, #24]
 80090f8:	b1e3      	cbz	r3, 8009134 <_reclaim_reent+0xb0>
 80090fa:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80090fc:	4620      	mov	r0, r4
 80090fe:	4798      	blx	r3
 8009100:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8009102:	b1b9      	cbz	r1, 8009134 <_reclaim_reent+0xb0>
 8009104:	4620      	mov	r0, r4
 8009106:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800910a:	f7ff bfad 	b.w	8009068 <cleanup_glue>
 800910e:	5949      	ldr	r1, [r1, r5]
 8009110:	b941      	cbnz	r1, 8009124 <_reclaim_reent+0xa0>
 8009112:	3504      	adds	r5, #4
 8009114:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009116:	2d80      	cmp	r5, #128	; 0x80
 8009118:	68d9      	ldr	r1, [r3, #12]
 800911a:	d1f8      	bne.n	800910e <_reclaim_reent+0x8a>
 800911c:	4620      	mov	r0, r4
 800911e:	f001 ffa9 	bl	800b074 <_free_r>
 8009122:	e7ba      	b.n	800909a <_reclaim_reent+0x16>
 8009124:	680e      	ldr	r6, [r1, #0]
 8009126:	4620      	mov	r0, r4
 8009128:	f001 ffa4 	bl	800b074 <_free_r>
 800912c:	4631      	mov	r1, r6
 800912e:	e7ef      	b.n	8009110 <_reclaim_reent+0x8c>
 8009130:	2500      	movs	r5, #0
 8009132:	e7ef      	b.n	8009114 <_reclaim_reent+0x90>
 8009134:	bd70      	pop	{r4, r5, r6, pc}
 8009136:	bf00      	nop
 8009138:	20000010 	.word	0x20000010

0800913c <_sbrk_r>:
 800913c:	b538      	push	{r3, r4, r5, lr}
 800913e:	4d06      	ldr	r5, [pc, #24]	; (8009158 <_sbrk_r+0x1c>)
 8009140:	2300      	movs	r3, #0
 8009142:	4604      	mov	r4, r0
 8009144:	4608      	mov	r0, r1
 8009146:	602b      	str	r3, [r5, #0]
 8009148:	f7f8 fd8e 	bl	8001c68 <_sbrk>
 800914c:	1c43      	adds	r3, r0, #1
 800914e:	d102      	bne.n	8009156 <_sbrk_r+0x1a>
 8009150:	682b      	ldr	r3, [r5, #0]
 8009152:	b103      	cbz	r3, 8009156 <_sbrk_r+0x1a>
 8009154:	6023      	str	r3, [r4, #0]
 8009156:	bd38      	pop	{r3, r4, r5, pc}
 8009158:	200055c0 	.word	0x200055c0

0800915c <__sread>:
 800915c:	b510      	push	{r4, lr}
 800915e:	460c      	mov	r4, r1
 8009160:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009164:	f001 ffd2 	bl	800b10c <_read_r>
 8009168:	2800      	cmp	r0, #0
 800916a:	bfab      	itete	ge
 800916c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800916e:	89a3      	ldrhlt	r3, [r4, #12]
 8009170:	181b      	addge	r3, r3, r0
 8009172:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8009176:	bfac      	ite	ge
 8009178:	6563      	strge	r3, [r4, #84]	; 0x54
 800917a:	81a3      	strhlt	r3, [r4, #12]
 800917c:	bd10      	pop	{r4, pc}

0800917e <__swrite>:
 800917e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009182:	461f      	mov	r7, r3
 8009184:	898b      	ldrh	r3, [r1, #12]
 8009186:	05db      	lsls	r3, r3, #23
 8009188:	4605      	mov	r5, r0
 800918a:	460c      	mov	r4, r1
 800918c:	4616      	mov	r6, r2
 800918e:	d505      	bpl.n	800919c <__swrite+0x1e>
 8009190:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009194:	2302      	movs	r3, #2
 8009196:	2200      	movs	r2, #0
 8009198:	f001 fa68 	bl	800a66c <_lseek_r>
 800919c:	89a3      	ldrh	r3, [r4, #12]
 800919e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80091a2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80091a6:	81a3      	strh	r3, [r4, #12]
 80091a8:	4632      	mov	r2, r6
 80091aa:	463b      	mov	r3, r7
 80091ac:	4628      	mov	r0, r5
 80091ae:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80091b2:	f000 be07 	b.w	8009dc4 <_write_r>

080091b6 <__sseek>:
 80091b6:	b510      	push	{r4, lr}
 80091b8:	460c      	mov	r4, r1
 80091ba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80091be:	f001 fa55 	bl	800a66c <_lseek_r>
 80091c2:	1c43      	adds	r3, r0, #1
 80091c4:	89a3      	ldrh	r3, [r4, #12]
 80091c6:	bf15      	itete	ne
 80091c8:	6560      	strne	r0, [r4, #84]	; 0x54
 80091ca:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80091ce:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80091d2:	81a3      	strheq	r3, [r4, #12]
 80091d4:	bf18      	it	ne
 80091d6:	81a3      	strhne	r3, [r4, #12]
 80091d8:	bd10      	pop	{r4, pc}

080091da <__sclose>:
 80091da:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80091de:	f000 be03 	b.w	8009de8 <_close_r>

080091e2 <strncmp>:
 80091e2:	b510      	push	{r4, lr}
 80091e4:	b17a      	cbz	r2, 8009206 <strncmp+0x24>
 80091e6:	4603      	mov	r3, r0
 80091e8:	3901      	subs	r1, #1
 80091ea:	1884      	adds	r4, r0, r2
 80091ec:	f813 0b01 	ldrb.w	r0, [r3], #1
 80091f0:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 80091f4:	4290      	cmp	r0, r2
 80091f6:	d101      	bne.n	80091fc <strncmp+0x1a>
 80091f8:	42a3      	cmp	r3, r4
 80091fa:	d101      	bne.n	8009200 <strncmp+0x1e>
 80091fc:	1a80      	subs	r0, r0, r2
 80091fe:	bd10      	pop	{r4, pc}
 8009200:	2800      	cmp	r0, #0
 8009202:	d1f3      	bne.n	80091ec <strncmp+0xa>
 8009204:	e7fa      	b.n	80091fc <strncmp+0x1a>
 8009206:	4610      	mov	r0, r2
 8009208:	e7f9      	b.n	80091fe <strncmp+0x1c>

0800920a <sulp>:
 800920a:	b570      	push	{r4, r5, r6, lr}
 800920c:	4604      	mov	r4, r0
 800920e:	460d      	mov	r5, r1
 8009210:	4616      	mov	r6, r2
 8009212:	ec45 4b10 	vmov	d0, r4, r5
 8009216:	f001 fdcb 	bl	800adb0 <__ulp>
 800921a:	b17e      	cbz	r6, 800923c <sulp+0x32>
 800921c:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8009220:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8009224:	2b00      	cmp	r3, #0
 8009226:	dd09      	ble.n	800923c <sulp+0x32>
 8009228:	051b      	lsls	r3, r3, #20
 800922a:	f103 517f 	add.w	r1, r3, #1069547520	; 0x3fc00000
 800922e:	2000      	movs	r0, #0
 8009230:	f501 1140 	add.w	r1, r1, #3145728	; 0x300000
 8009234:	ec41 0b17 	vmov	d7, r0, r1
 8009238:	ee20 0b07 	vmul.f64	d0, d0, d7
 800923c:	bd70      	pop	{r4, r5, r6, pc}
	...

08009240 <_strtod_l>:
 8009240:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009244:	ed2d 8b0e 	vpush	{d8-d14}
 8009248:	b097      	sub	sp, #92	; 0x5c
 800924a:	461f      	mov	r7, r3
 800924c:	2300      	movs	r3, #0
 800924e:	9312      	str	r3, [sp, #72]	; 0x48
 8009250:	4ba1      	ldr	r3, [pc, #644]	; (80094d8 <_strtod_l+0x298>)
 8009252:	920d      	str	r2, [sp, #52]	; 0x34
 8009254:	681b      	ldr	r3, [r3, #0]
 8009256:	9307      	str	r3, [sp, #28]
 8009258:	4604      	mov	r4, r0
 800925a:	4618      	mov	r0, r3
 800925c:	468b      	mov	fp, r1
 800925e:	f7f6 ffef 	bl	8000240 <strlen>
 8009262:	f04f 0800 	mov.w	r8, #0
 8009266:	4605      	mov	r5, r0
 8009268:	f04f 0900 	mov.w	r9, #0
 800926c:	f8cd b044 	str.w	fp, [sp, #68]	; 0x44
 8009270:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8009272:	7813      	ldrb	r3, [r2, #0]
 8009274:	2b2b      	cmp	r3, #43	; 0x2b
 8009276:	d04d      	beq.n	8009314 <_strtod_l+0xd4>
 8009278:	d83a      	bhi.n	80092f0 <_strtod_l+0xb0>
 800927a:	2b0d      	cmp	r3, #13
 800927c:	d833      	bhi.n	80092e6 <_strtod_l+0xa6>
 800927e:	2b08      	cmp	r3, #8
 8009280:	d833      	bhi.n	80092ea <_strtod_l+0xaa>
 8009282:	2b00      	cmp	r3, #0
 8009284:	d03d      	beq.n	8009302 <_strtod_l+0xc2>
 8009286:	2300      	movs	r3, #0
 8009288:	9308      	str	r3, [sp, #32]
 800928a:	9e11      	ldr	r6, [sp, #68]	; 0x44
 800928c:	7833      	ldrb	r3, [r6, #0]
 800928e:	2b30      	cmp	r3, #48	; 0x30
 8009290:	f040 80b0 	bne.w	80093f4 <_strtod_l+0x1b4>
 8009294:	7873      	ldrb	r3, [r6, #1]
 8009296:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800929a:	2b58      	cmp	r3, #88	; 0x58
 800929c:	d167      	bne.n	800936e <_strtod_l+0x12e>
 800929e:	9b08      	ldr	r3, [sp, #32]
 80092a0:	9301      	str	r3, [sp, #4]
 80092a2:	ab12      	add	r3, sp, #72	; 0x48
 80092a4:	9702      	str	r7, [sp, #8]
 80092a6:	9300      	str	r3, [sp, #0]
 80092a8:	4a8c      	ldr	r2, [pc, #560]	; (80094dc <_strtod_l+0x29c>)
 80092aa:	ab13      	add	r3, sp, #76	; 0x4c
 80092ac:	a911      	add	r1, sp, #68	; 0x44
 80092ae:	4620      	mov	r0, r4
 80092b0:	f000 fed4 	bl	800a05c <__gethex>
 80092b4:	f010 0507 	ands.w	r5, r0, #7
 80092b8:	4607      	mov	r7, r0
 80092ba:	d005      	beq.n	80092c8 <_strtod_l+0x88>
 80092bc:	2d06      	cmp	r5, #6
 80092be:	d12b      	bne.n	8009318 <_strtod_l+0xd8>
 80092c0:	3601      	adds	r6, #1
 80092c2:	2300      	movs	r3, #0
 80092c4:	9611      	str	r6, [sp, #68]	; 0x44
 80092c6:	9308      	str	r3, [sp, #32]
 80092c8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80092ca:	2b00      	cmp	r3, #0
 80092cc:	f040 854e 	bne.w	8009d6c <_strtod_l+0xb2c>
 80092d0:	9b08      	ldr	r3, [sp, #32]
 80092d2:	b1e3      	cbz	r3, 800930e <_strtod_l+0xce>
 80092d4:	ec49 8b17 	vmov	d7, r8, r9
 80092d8:	eeb1 0b47 	vneg.f64	d0, d7
 80092dc:	b017      	add	sp, #92	; 0x5c
 80092de:	ecbd 8b0e 	vpop	{d8-d14}
 80092e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80092e6:	2b20      	cmp	r3, #32
 80092e8:	d1cd      	bne.n	8009286 <_strtod_l+0x46>
 80092ea:	3201      	adds	r2, #1
 80092ec:	9211      	str	r2, [sp, #68]	; 0x44
 80092ee:	e7bf      	b.n	8009270 <_strtod_l+0x30>
 80092f0:	2b2d      	cmp	r3, #45	; 0x2d
 80092f2:	d1c8      	bne.n	8009286 <_strtod_l+0x46>
 80092f4:	2301      	movs	r3, #1
 80092f6:	9308      	str	r3, [sp, #32]
 80092f8:	1c53      	adds	r3, r2, #1
 80092fa:	9311      	str	r3, [sp, #68]	; 0x44
 80092fc:	7853      	ldrb	r3, [r2, #1]
 80092fe:	2b00      	cmp	r3, #0
 8009300:	d1c3      	bne.n	800928a <_strtod_l+0x4a>
 8009302:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009304:	f8cd b044 	str.w	fp, [sp, #68]	; 0x44
 8009308:	2b00      	cmp	r3, #0
 800930a:	f040 852d 	bne.w	8009d68 <_strtod_l+0xb28>
 800930e:	ec49 8b10 	vmov	d0, r8, r9
 8009312:	e7e3      	b.n	80092dc <_strtod_l+0x9c>
 8009314:	2300      	movs	r3, #0
 8009316:	e7ee      	b.n	80092f6 <_strtod_l+0xb6>
 8009318:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800931a:	b13a      	cbz	r2, 800932c <_strtod_l+0xec>
 800931c:	2135      	movs	r1, #53	; 0x35
 800931e:	a814      	add	r0, sp, #80	; 0x50
 8009320:	f001 fe4e 	bl	800afc0 <__copybits>
 8009324:	9912      	ldr	r1, [sp, #72]	; 0x48
 8009326:	4620      	mov	r0, r4
 8009328:	f001 fa10 	bl	800a74c <_Bfree>
 800932c:	3d01      	subs	r5, #1
 800932e:	2d04      	cmp	r5, #4
 8009330:	d806      	bhi.n	8009340 <_strtod_l+0x100>
 8009332:	e8df f005 	tbb	[pc, r5]
 8009336:	030a      	.short	0x030a
 8009338:	1714      	.short	0x1714
 800933a:	0a          	.byte	0x0a
 800933b:	00          	.byte	0x00
 800933c:	e9dd 8914 	ldrd	r8, r9, [sp, #80]	; 0x50
 8009340:	073f      	lsls	r7, r7, #28
 8009342:	d5c1      	bpl.n	80092c8 <_strtod_l+0x88>
 8009344:	f049 4900 	orr.w	r9, r9, #2147483648	; 0x80000000
 8009348:	e7be      	b.n	80092c8 <_strtod_l+0x88>
 800934a:	e9dd 8314 	ldrd	r8, r3, [sp, #80]	; 0x50
 800934e:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8009350:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8009354:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8009358:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 800935c:	e7f0      	b.n	8009340 <_strtod_l+0x100>
 800935e:	f8df 9180 	ldr.w	r9, [pc, #384]	; 80094e0 <_strtod_l+0x2a0>
 8009362:	e7ed      	b.n	8009340 <_strtod_l+0x100>
 8009364:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 8009368:	f04f 38ff 	mov.w	r8, #4294967295
 800936c:	e7e8      	b.n	8009340 <_strtod_l+0x100>
 800936e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009370:	1c5a      	adds	r2, r3, #1
 8009372:	9211      	str	r2, [sp, #68]	; 0x44
 8009374:	785b      	ldrb	r3, [r3, #1]
 8009376:	2b30      	cmp	r3, #48	; 0x30
 8009378:	d0f9      	beq.n	800936e <_strtod_l+0x12e>
 800937a:	2b00      	cmp	r3, #0
 800937c:	d0a4      	beq.n	80092c8 <_strtod_l+0x88>
 800937e:	2301      	movs	r3, #1
 8009380:	f04f 0a00 	mov.w	sl, #0
 8009384:	9304      	str	r3, [sp, #16]
 8009386:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009388:	930a      	str	r3, [sp, #40]	; 0x28
 800938a:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 800938e:	f8cd a018 	str.w	sl, [sp, #24]
 8009392:	220a      	movs	r2, #10
 8009394:	9811      	ldr	r0, [sp, #68]	; 0x44
 8009396:	7807      	ldrb	r7, [r0, #0]
 8009398:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
 800939c:	b2d9      	uxtb	r1, r3
 800939e:	2909      	cmp	r1, #9
 80093a0:	d92a      	bls.n	80093f8 <_strtod_l+0x1b8>
 80093a2:	9907      	ldr	r1, [sp, #28]
 80093a4:	462a      	mov	r2, r5
 80093a6:	f7ff ff1c 	bl	80091e2 <strncmp>
 80093aa:	2800      	cmp	r0, #0
 80093ac:	d033      	beq.n	8009416 <_strtod_l+0x1d6>
 80093ae:	2000      	movs	r0, #0
 80093b0:	9b06      	ldr	r3, [sp, #24]
 80093b2:	463a      	mov	r2, r7
 80093b4:	4601      	mov	r1, r0
 80093b6:	4607      	mov	r7, r0
 80093b8:	2a65      	cmp	r2, #101	; 0x65
 80093ba:	d001      	beq.n	80093c0 <_strtod_l+0x180>
 80093bc:	2a45      	cmp	r2, #69	; 0x45
 80093be:	d117      	bne.n	80093f0 <_strtod_l+0x1b0>
 80093c0:	b91b      	cbnz	r3, 80093ca <_strtod_l+0x18a>
 80093c2:	9b04      	ldr	r3, [sp, #16]
 80093c4:	4303      	orrs	r3, r0
 80093c6:	d09c      	beq.n	8009302 <_strtod_l+0xc2>
 80093c8:	2300      	movs	r3, #0
 80093ca:	f8dd b044 	ldr.w	fp, [sp, #68]	; 0x44
 80093ce:	f10b 0201 	add.w	r2, fp, #1
 80093d2:	9211      	str	r2, [sp, #68]	; 0x44
 80093d4:	f89b 2001 	ldrb.w	r2, [fp, #1]
 80093d8:	2a2b      	cmp	r2, #43	; 0x2b
 80093da:	d071      	beq.n	80094c0 <_strtod_l+0x280>
 80093dc:	2a2d      	cmp	r2, #45	; 0x2d
 80093de:	d077      	beq.n	80094d0 <_strtod_l+0x290>
 80093e0:	f04f 0e00 	mov.w	lr, #0
 80093e4:	f1a2 0530 	sub.w	r5, r2, #48	; 0x30
 80093e8:	2d09      	cmp	r5, #9
 80093ea:	d97f      	bls.n	80094ec <_strtod_l+0x2ac>
 80093ec:	f8cd b044 	str.w	fp, [sp, #68]	; 0x44
 80093f0:	2500      	movs	r5, #0
 80093f2:	e09b      	b.n	800952c <_strtod_l+0x2ec>
 80093f4:	2300      	movs	r3, #0
 80093f6:	e7c3      	b.n	8009380 <_strtod_l+0x140>
 80093f8:	9906      	ldr	r1, [sp, #24]
 80093fa:	2908      	cmp	r1, #8
 80093fc:	bfdd      	ittte	le
 80093fe:	9909      	ldrle	r1, [sp, #36]	; 0x24
 8009400:	fb02 3301 	mlale	r3, r2, r1, r3
 8009404:	9309      	strle	r3, [sp, #36]	; 0x24
 8009406:	fb02 3a0a 	mlagt	sl, r2, sl, r3
 800940a:	9b06      	ldr	r3, [sp, #24]
 800940c:	3001      	adds	r0, #1
 800940e:	3301      	adds	r3, #1
 8009410:	9306      	str	r3, [sp, #24]
 8009412:	9011      	str	r0, [sp, #68]	; 0x44
 8009414:	e7be      	b.n	8009394 <_strtod_l+0x154>
 8009416:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009418:	195a      	adds	r2, r3, r5
 800941a:	9211      	str	r2, [sp, #68]	; 0x44
 800941c:	5d5a      	ldrb	r2, [r3, r5]
 800941e:	9b06      	ldr	r3, [sp, #24]
 8009420:	b3a3      	cbz	r3, 800948c <_strtod_l+0x24c>
 8009422:	4607      	mov	r7, r0
 8009424:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8009428:	2909      	cmp	r1, #9
 800942a:	d912      	bls.n	8009452 <_strtod_l+0x212>
 800942c:	2101      	movs	r1, #1
 800942e:	e7c3      	b.n	80093b8 <_strtod_l+0x178>
 8009430:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009432:	1c5a      	adds	r2, r3, #1
 8009434:	9211      	str	r2, [sp, #68]	; 0x44
 8009436:	785a      	ldrb	r2, [r3, #1]
 8009438:	3001      	adds	r0, #1
 800943a:	2a30      	cmp	r2, #48	; 0x30
 800943c:	d0f8      	beq.n	8009430 <_strtod_l+0x1f0>
 800943e:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8009442:	2b08      	cmp	r3, #8
 8009444:	f200 8497 	bhi.w	8009d76 <_strtod_l+0xb36>
 8009448:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800944a:	930a      	str	r3, [sp, #40]	; 0x28
 800944c:	4607      	mov	r7, r0
 800944e:	2000      	movs	r0, #0
 8009450:	4603      	mov	r3, r0
 8009452:	3a30      	subs	r2, #48	; 0x30
 8009454:	f100 0101 	add.w	r1, r0, #1
 8009458:	d012      	beq.n	8009480 <_strtod_l+0x240>
 800945a:	440f      	add	r7, r1
 800945c:	eb00 0c03 	add.w	ip, r0, r3
 8009460:	4619      	mov	r1, r3
 8009462:	250a      	movs	r5, #10
 8009464:	4561      	cmp	r1, ip
 8009466:	d113      	bne.n	8009490 <_strtod_l+0x250>
 8009468:	1819      	adds	r1, r3, r0
 800946a:	2908      	cmp	r1, #8
 800946c:	f103 0301 	add.w	r3, r3, #1
 8009470:	4403      	add	r3, r0
 8009472:	dc1c      	bgt.n	80094ae <_strtod_l+0x26e>
 8009474:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009476:	210a      	movs	r1, #10
 8009478:	fb01 2200 	mla	r2, r1, r0, r2
 800947c:	9209      	str	r2, [sp, #36]	; 0x24
 800947e:	2100      	movs	r1, #0
 8009480:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8009482:	1c50      	adds	r0, r2, #1
 8009484:	9011      	str	r0, [sp, #68]	; 0x44
 8009486:	7852      	ldrb	r2, [r2, #1]
 8009488:	4608      	mov	r0, r1
 800948a:	e7cb      	b.n	8009424 <_strtod_l+0x1e4>
 800948c:	9806      	ldr	r0, [sp, #24]
 800948e:	e7d4      	b.n	800943a <_strtod_l+0x1fa>
 8009490:	2908      	cmp	r1, #8
 8009492:	dc04      	bgt.n	800949e <_strtod_l+0x25e>
 8009494:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8009496:	436e      	muls	r6, r5
 8009498:	9609      	str	r6, [sp, #36]	; 0x24
 800949a:	3101      	adds	r1, #1
 800949c:	e7e2      	b.n	8009464 <_strtod_l+0x224>
 800949e:	f101 0e01 	add.w	lr, r1, #1
 80094a2:	f1be 0f10 	cmp.w	lr, #16
 80094a6:	bfd8      	it	le
 80094a8:	fb05 fa0a 	mulle.w	sl, r5, sl
 80094ac:	e7f5      	b.n	800949a <_strtod_l+0x25a>
 80094ae:	2b10      	cmp	r3, #16
 80094b0:	bfdc      	itt	le
 80094b2:	210a      	movle	r1, #10
 80094b4:	fb01 2a0a 	mlale	sl, r1, sl, r2
 80094b8:	e7e1      	b.n	800947e <_strtod_l+0x23e>
 80094ba:	2700      	movs	r7, #0
 80094bc:	2101      	movs	r1, #1
 80094be:	e780      	b.n	80093c2 <_strtod_l+0x182>
 80094c0:	f04f 0e00 	mov.w	lr, #0
 80094c4:	f10b 0202 	add.w	r2, fp, #2
 80094c8:	9211      	str	r2, [sp, #68]	; 0x44
 80094ca:	f89b 2002 	ldrb.w	r2, [fp, #2]
 80094ce:	e789      	b.n	80093e4 <_strtod_l+0x1a4>
 80094d0:	f04f 0e01 	mov.w	lr, #1
 80094d4:	e7f6      	b.n	80094c4 <_strtod_l+0x284>
 80094d6:	bf00      	nop
 80094d8:	0800bd88 	.word	0x0800bd88
 80094dc:	0800bcbc 	.word	0x0800bcbc
 80094e0:	7ff00000 	.word	0x7ff00000
 80094e4:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80094e6:	1c55      	adds	r5, r2, #1
 80094e8:	9511      	str	r5, [sp, #68]	; 0x44
 80094ea:	7852      	ldrb	r2, [r2, #1]
 80094ec:	2a30      	cmp	r2, #48	; 0x30
 80094ee:	d0f9      	beq.n	80094e4 <_strtod_l+0x2a4>
 80094f0:	f1a2 0531 	sub.w	r5, r2, #49	; 0x31
 80094f4:	2d08      	cmp	r5, #8
 80094f6:	f63f af7b 	bhi.w	80093f0 <_strtod_l+0x1b0>
 80094fa:	f1a2 0c30 	sub.w	ip, r2, #48	; 0x30
 80094fe:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8009500:	9207      	str	r2, [sp, #28]
 8009502:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8009504:	1c55      	adds	r5, r2, #1
 8009506:	9511      	str	r5, [sp, #68]	; 0x44
 8009508:	7852      	ldrb	r2, [r2, #1]
 800950a:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 800950e:	2e09      	cmp	r6, #9
 8009510:	d937      	bls.n	8009582 <_strtod_l+0x342>
 8009512:	9e07      	ldr	r6, [sp, #28]
 8009514:	1bad      	subs	r5, r5, r6
 8009516:	2d08      	cmp	r5, #8
 8009518:	f644 651f 	movw	r5, #19999	; 0x4e1f
 800951c:	dc02      	bgt.n	8009524 <_strtod_l+0x2e4>
 800951e:	4565      	cmp	r5, ip
 8009520:	bfa8      	it	ge
 8009522:	4665      	movge	r5, ip
 8009524:	f1be 0f00 	cmp.w	lr, #0
 8009528:	d000      	beq.n	800952c <_strtod_l+0x2ec>
 800952a:	426d      	negs	r5, r5
 800952c:	2b00      	cmp	r3, #0
 800952e:	d14d      	bne.n	80095cc <_strtod_l+0x38c>
 8009530:	9b04      	ldr	r3, [sp, #16]
 8009532:	4303      	orrs	r3, r0
 8009534:	f47f aec8 	bne.w	80092c8 <_strtod_l+0x88>
 8009538:	2900      	cmp	r1, #0
 800953a:	f47f aee2 	bne.w	8009302 <_strtod_l+0xc2>
 800953e:	2a69      	cmp	r2, #105	; 0x69
 8009540:	d027      	beq.n	8009592 <_strtod_l+0x352>
 8009542:	dc24      	bgt.n	800958e <_strtod_l+0x34e>
 8009544:	2a49      	cmp	r2, #73	; 0x49
 8009546:	d024      	beq.n	8009592 <_strtod_l+0x352>
 8009548:	2a4e      	cmp	r2, #78	; 0x4e
 800954a:	f47f aeda 	bne.w	8009302 <_strtod_l+0xc2>
 800954e:	4996      	ldr	r1, [pc, #600]	; (80097a8 <_strtod_l+0x568>)
 8009550:	a811      	add	r0, sp, #68	; 0x44
 8009552:	f000 ffdb 	bl	800a50c <__match>
 8009556:	2800      	cmp	r0, #0
 8009558:	f43f aed3 	beq.w	8009302 <_strtod_l+0xc2>
 800955c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800955e:	781b      	ldrb	r3, [r3, #0]
 8009560:	2b28      	cmp	r3, #40	; 0x28
 8009562:	d12d      	bne.n	80095c0 <_strtod_l+0x380>
 8009564:	4991      	ldr	r1, [pc, #580]	; (80097ac <_strtod_l+0x56c>)
 8009566:	aa14      	add	r2, sp, #80	; 0x50
 8009568:	a811      	add	r0, sp, #68	; 0x44
 800956a:	f000 ffe3 	bl	800a534 <__hexnan>
 800956e:	2805      	cmp	r0, #5
 8009570:	d126      	bne.n	80095c0 <_strtod_l+0x380>
 8009572:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009574:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 8009578:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 800957c:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 8009580:	e6a2      	b.n	80092c8 <_strtod_l+0x88>
 8009582:	250a      	movs	r5, #10
 8009584:	fb05 250c 	mla	r5, r5, ip, r2
 8009588:	f1a5 0c30 	sub.w	ip, r5, #48	; 0x30
 800958c:	e7b9      	b.n	8009502 <_strtod_l+0x2c2>
 800958e:	2a6e      	cmp	r2, #110	; 0x6e
 8009590:	e7db      	b.n	800954a <_strtod_l+0x30a>
 8009592:	4987      	ldr	r1, [pc, #540]	; (80097b0 <_strtod_l+0x570>)
 8009594:	a811      	add	r0, sp, #68	; 0x44
 8009596:	f000 ffb9 	bl	800a50c <__match>
 800959a:	2800      	cmp	r0, #0
 800959c:	f43f aeb1 	beq.w	8009302 <_strtod_l+0xc2>
 80095a0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80095a2:	4984      	ldr	r1, [pc, #528]	; (80097b4 <_strtod_l+0x574>)
 80095a4:	3b01      	subs	r3, #1
 80095a6:	a811      	add	r0, sp, #68	; 0x44
 80095a8:	9311      	str	r3, [sp, #68]	; 0x44
 80095aa:	f000 ffaf 	bl	800a50c <__match>
 80095ae:	b910      	cbnz	r0, 80095b6 <_strtod_l+0x376>
 80095b0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80095b2:	3301      	adds	r3, #1
 80095b4:	9311      	str	r3, [sp, #68]	; 0x44
 80095b6:	f8df 9210 	ldr.w	r9, [pc, #528]	; 80097c8 <_strtod_l+0x588>
 80095ba:	f04f 0800 	mov.w	r8, #0
 80095be:	e683      	b.n	80092c8 <_strtod_l+0x88>
 80095c0:	487d      	ldr	r0, [pc, #500]	; (80097b8 <_strtod_l+0x578>)
 80095c2:	f001 fdb5 	bl	800b130 <nan>
 80095c6:	ec59 8b10 	vmov	r8, r9, d0
 80095ca:	e67d      	b.n	80092c8 <_strtod_l+0x88>
 80095cc:	1bea      	subs	r2, r5, r7
 80095ce:	eddd 7a09 	vldr	s15, [sp, #36]	; 0x24
 80095d2:	9207      	str	r2, [sp, #28]
 80095d4:	9a06      	ldr	r2, [sp, #24]
 80095d6:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 80095da:	2a00      	cmp	r2, #0
 80095dc:	bf08      	it	eq
 80095de:	461a      	moveq	r2, r3
 80095e0:	2b10      	cmp	r3, #16
 80095e2:	9206      	str	r2, [sp, #24]
 80095e4:	461a      	mov	r2, r3
 80095e6:	bfa8      	it	ge
 80095e8:	2210      	movge	r2, #16
 80095ea:	2b09      	cmp	r3, #9
 80095ec:	ec59 8b17 	vmov	r8, r9, d7
 80095f0:	dd0c      	ble.n	800960c <_strtod_l+0x3cc>
 80095f2:	4972      	ldr	r1, [pc, #456]	; (80097bc <_strtod_l+0x57c>)
 80095f4:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 80095f8:	ed11 5b12 	vldr	d5, [r1, #-72]	; 0xffffffb8
 80095fc:	ee06 aa90 	vmov	s13, sl
 8009600:	eeb8 6b66 	vcvt.f64.u32	d6, s13
 8009604:	eea7 6b05 	vfma.f64	d6, d7, d5
 8009608:	ec59 8b16 	vmov	r8, r9, d6
 800960c:	2b0f      	cmp	r3, #15
 800960e:	dc36      	bgt.n	800967e <_strtod_l+0x43e>
 8009610:	9907      	ldr	r1, [sp, #28]
 8009612:	2900      	cmp	r1, #0
 8009614:	f43f ae58 	beq.w	80092c8 <_strtod_l+0x88>
 8009618:	dd23      	ble.n	8009662 <_strtod_l+0x422>
 800961a:	2916      	cmp	r1, #22
 800961c:	dc0b      	bgt.n	8009636 <_strtod_l+0x3f6>
 800961e:	4b67      	ldr	r3, [pc, #412]	; (80097bc <_strtod_l+0x57c>)
 8009620:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 8009624:	ed93 7b00 	vldr	d7, [r3]
 8009628:	ec49 8b16 	vmov	d6, r8, r9
 800962c:	ee27 7b06 	vmul.f64	d7, d7, d6
 8009630:	ec59 8b17 	vmov	r8, r9, d7
 8009634:	e648      	b.n	80092c8 <_strtod_l+0x88>
 8009636:	9807      	ldr	r0, [sp, #28]
 8009638:	f1c3 0125 	rsb	r1, r3, #37	; 0x25
 800963c:	4281      	cmp	r1, r0
 800963e:	db1e      	blt.n	800967e <_strtod_l+0x43e>
 8009640:	4a5e      	ldr	r2, [pc, #376]	; (80097bc <_strtod_l+0x57c>)
 8009642:	f1c3 030f 	rsb	r3, r3, #15
 8009646:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
 800964a:	ed91 7b00 	vldr	d7, [r1]
 800964e:	ec49 8b16 	vmov	d6, r8, r9
 8009652:	1ac3      	subs	r3, r0, r3
 8009654:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 8009658:	ee27 7b06 	vmul.f64	d7, d7, d6
 800965c:	ed92 6b00 	vldr	d6, [r2]
 8009660:	e7e4      	b.n	800962c <_strtod_l+0x3ec>
 8009662:	9907      	ldr	r1, [sp, #28]
 8009664:	3116      	adds	r1, #22
 8009666:	db0a      	blt.n	800967e <_strtod_l+0x43e>
 8009668:	4b54      	ldr	r3, [pc, #336]	; (80097bc <_strtod_l+0x57c>)
 800966a:	1b7d      	subs	r5, r7, r5
 800966c:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8009670:	ed95 7b00 	vldr	d7, [r5]
 8009674:	ec49 8b16 	vmov	d6, r8, r9
 8009678:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800967c:	e7d8      	b.n	8009630 <_strtod_l+0x3f0>
 800967e:	9907      	ldr	r1, [sp, #28]
 8009680:	1a9a      	subs	r2, r3, r2
 8009682:	440a      	add	r2, r1
 8009684:	2a00      	cmp	r2, #0
 8009686:	dd6f      	ble.n	8009768 <_strtod_l+0x528>
 8009688:	f012 000f 	ands.w	r0, r2, #15
 800968c:	d00a      	beq.n	80096a4 <_strtod_l+0x464>
 800968e:	494b      	ldr	r1, [pc, #300]	; (80097bc <_strtod_l+0x57c>)
 8009690:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 8009694:	ed91 7b00 	vldr	d7, [r1]
 8009698:	ec49 8b16 	vmov	d6, r8, r9
 800969c:	ee27 7b06 	vmul.f64	d7, d7, d6
 80096a0:	ec59 8b17 	vmov	r8, r9, d7
 80096a4:	f032 020f 	bics.w	r2, r2, #15
 80096a8:	d04f      	beq.n	800974a <_strtod_l+0x50a>
 80096aa:	f5b2 7f9a 	cmp.w	r2, #308	; 0x134
 80096ae:	dd22      	ble.n	80096f6 <_strtod_l+0x4b6>
 80096b0:	2500      	movs	r5, #0
 80096b2:	462e      	mov	r6, r5
 80096b4:	9506      	str	r5, [sp, #24]
 80096b6:	462f      	mov	r7, r5
 80096b8:	2322      	movs	r3, #34	; 0x22
 80096ba:	f8df 910c 	ldr.w	r9, [pc, #268]	; 80097c8 <_strtod_l+0x588>
 80096be:	6023      	str	r3, [r4, #0]
 80096c0:	f04f 0800 	mov.w	r8, #0
 80096c4:	9b06      	ldr	r3, [sp, #24]
 80096c6:	2b00      	cmp	r3, #0
 80096c8:	f43f adfe 	beq.w	80092c8 <_strtod_l+0x88>
 80096cc:	9912      	ldr	r1, [sp, #72]	; 0x48
 80096ce:	4620      	mov	r0, r4
 80096d0:	f001 f83c 	bl	800a74c <_Bfree>
 80096d4:	4639      	mov	r1, r7
 80096d6:	4620      	mov	r0, r4
 80096d8:	f001 f838 	bl	800a74c <_Bfree>
 80096dc:	4631      	mov	r1, r6
 80096de:	4620      	mov	r0, r4
 80096e0:	f001 f834 	bl	800a74c <_Bfree>
 80096e4:	9906      	ldr	r1, [sp, #24]
 80096e6:	4620      	mov	r0, r4
 80096e8:	f001 f830 	bl	800a74c <_Bfree>
 80096ec:	4629      	mov	r1, r5
 80096ee:	4620      	mov	r0, r4
 80096f0:	f001 f82c 	bl	800a74c <_Bfree>
 80096f4:	e5e8      	b.n	80092c8 <_strtod_l+0x88>
 80096f6:	2000      	movs	r0, #0
 80096f8:	ec49 8b17 	vmov	d7, r8, r9
 80096fc:	f8df c0c0 	ldr.w	ip, [pc, #192]	; 80097c0 <_strtod_l+0x580>
 8009700:	1112      	asrs	r2, r2, #4
 8009702:	4601      	mov	r1, r0
 8009704:	2a01      	cmp	r2, #1
 8009706:	dc23      	bgt.n	8009750 <_strtod_l+0x510>
 8009708:	b108      	cbz	r0, 800970e <_strtod_l+0x4ce>
 800970a:	ec59 8b17 	vmov	r8, r9, d7
 800970e:	4a2c      	ldr	r2, [pc, #176]	; (80097c0 <_strtod_l+0x580>)
 8009710:	482c      	ldr	r0, [pc, #176]	; (80097c4 <_strtod_l+0x584>)
 8009712:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 8009716:	ed92 7b00 	vldr	d7, [r2]
 800971a:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 800971e:	ec49 8b16 	vmov	d6, r8, r9
 8009722:	4a29      	ldr	r2, [pc, #164]	; (80097c8 <_strtod_l+0x588>)
 8009724:	ee27 7b06 	vmul.f64	d7, d7, d6
 8009728:	ee17 1a90 	vmov	r1, s15
 800972c:	400a      	ands	r2, r1
 800972e:	4282      	cmp	r2, r0
 8009730:	ec59 8b17 	vmov	r8, r9, d7
 8009734:	d8bc      	bhi.n	80096b0 <_strtod_l+0x470>
 8009736:	f5a0 1080 	sub.w	r0, r0, #1048576	; 0x100000
 800973a:	4282      	cmp	r2, r0
 800973c:	bf86      	itte	hi
 800973e:	f8df 908c 	ldrhi.w	r9, [pc, #140]	; 80097cc <_strtod_l+0x58c>
 8009742:	f04f 38ff 	movhi.w	r8, #4294967295
 8009746:	f101 7954 	addls.w	r9, r1, #55574528	; 0x3500000
 800974a:	2200      	movs	r2, #0
 800974c:	9204      	str	r2, [sp, #16]
 800974e:	e078      	b.n	8009842 <_strtod_l+0x602>
 8009750:	07d6      	lsls	r6, r2, #31
 8009752:	d504      	bpl.n	800975e <_strtod_l+0x51e>
 8009754:	ed9c 6b00 	vldr	d6, [ip]
 8009758:	2001      	movs	r0, #1
 800975a:	ee27 7b06 	vmul.f64	d7, d7, d6
 800975e:	3101      	adds	r1, #1
 8009760:	1052      	asrs	r2, r2, #1
 8009762:	f10c 0c08 	add.w	ip, ip, #8
 8009766:	e7cd      	b.n	8009704 <_strtod_l+0x4c4>
 8009768:	d0ef      	beq.n	800974a <_strtod_l+0x50a>
 800976a:	4252      	negs	r2, r2
 800976c:	f012 000f 	ands.w	r0, r2, #15
 8009770:	d00a      	beq.n	8009788 <_strtod_l+0x548>
 8009772:	4912      	ldr	r1, [pc, #72]	; (80097bc <_strtod_l+0x57c>)
 8009774:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 8009778:	ed91 7b00 	vldr	d7, [r1]
 800977c:	ec49 8b16 	vmov	d6, r8, r9
 8009780:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8009784:	ec59 8b17 	vmov	r8, r9, d7
 8009788:	1112      	asrs	r2, r2, #4
 800978a:	d0de      	beq.n	800974a <_strtod_l+0x50a>
 800978c:	2a1f      	cmp	r2, #31
 800978e:	dd1f      	ble.n	80097d0 <_strtod_l+0x590>
 8009790:	2500      	movs	r5, #0
 8009792:	462e      	mov	r6, r5
 8009794:	9506      	str	r5, [sp, #24]
 8009796:	462f      	mov	r7, r5
 8009798:	2322      	movs	r3, #34	; 0x22
 800979a:	f04f 0800 	mov.w	r8, #0
 800979e:	f04f 0900 	mov.w	r9, #0
 80097a2:	6023      	str	r3, [r4, #0]
 80097a4:	e78e      	b.n	80096c4 <_strtod_l+0x484>
 80097a6:	bf00      	nop
 80097a8:	0800bcb9 	.word	0x0800bcb9
 80097ac:	0800bcd0 	.word	0x0800bcd0
 80097b0:	0800bcb0 	.word	0x0800bcb0
 80097b4:	0800bcb3 	.word	0x0800bcb3
 80097b8:	0800bf47 	.word	0x0800bf47
 80097bc:	0800be38 	.word	0x0800be38
 80097c0:	0800be10 	.word	0x0800be10
 80097c4:	7ca00000 	.word	0x7ca00000
 80097c8:	7ff00000 	.word	0x7ff00000
 80097cc:	7fefffff 	.word	0x7fefffff
 80097d0:	f012 0110 	ands.w	r1, r2, #16
 80097d4:	bf18      	it	ne
 80097d6:	216a      	movne	r1, #106	; 0x6a
 80097d8:	9104      	str	r1, [sp, #16]
 80097da:	ec49 8b17 	vmov	d7, r8, r9
 80097de:	49be      	ldr	r1, [pc, #760]	; (8009ad8 <_strtod_l+0x898>)
 80097e0:	2000      	movs	r0, #0
 80097e2:	07d6      	lsls	r6, r2, #31
 80097e4:	d504      	bpl.n	80097f0 <_strtod_l+0x5b0>
 80097e6:	ed91 6b00 	vldr	d6, [r1]
 80097ea:	2001      	movs	r0, #1
 80097ec:	ee27 7b06 	vmul.f64	d7, d7, d6
 80097f0:	1052      	asrs	r2, r2, #1
 80097f2:	f101 0108 	add.w	r1, r1, #8
 80097f6:	d1f4      	bne.n	80097e2 <_strtod_l+0x5a2>
 80097f8:	b108      	cbz	r0, 80097fe <_strtod_l+0x5be>
 80097fa:	ec59 8b17 	vmov	r8, r9, d7
 80097fe:	9a04      	ldr	r2, [sp, #16]
 8009800:	b1c2      	cbz	r2, 8009834 <_strtod_l+0x5f4>
 8009802:	f3c9 510a 	ubfx	r1, r9, #20, #11
 8009806:	f1c1 026b 	rsb	r2, r1, #107	; 0x6b
 800980a:	2a00      	cmp	r2, #0
 800980c:	4648      	mov	r0, r9
 800980e:	dd11      	ble.n	8009834 <_strtod_l+0x5f4>
 8009810:	2a1f      	cmp	r2, #31
 8009812:	f340 812e 	ble.w	8009a72 <_strtod_l+0x832>
 8009816:	2a34      	cmp	r2, #52	; 0x34
 8009818:	bfde      	ittt	le
 800981a:	f1c1 014b 	rsble	r1, r1, #75	; 0x4b
 800981e:	f04f 32ff 	movle.w	r2, #4294967295
 8009822:	fa02 f101 	lslle.w	r1, r2, r1
 8009826:	f04f 0800 	mov.w	r8, #0
 800982a:	bfcc      	ite	gt
 800982c:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 8009830:	ea01 0900 	andle.w	r9, r1, r0
 8009834:	ec49 8b17 	vmov	d7, r8, r9
 8009838:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800983c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009840:	d0a6      	beq.n	8009790 <_strtod_l+0x550>
 8009842:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009844:	9200      	str	r2, [sp, #0]
 8009846:	990a      	ldr	r1, [sp, #40]	; 0x28
 8009848:	9a06      	ldr	r2, [sp, #24]
 800984a:	4620      	mov	r0, r4
 800984c:	f000 ffe6 	bl	800a81c <__s2b>
 8009850:	9006      	str	r0, [sp, #24]
 8009852:	2800      	cmp	r0, #0
 8009854:	f43f af2c 	beq.w	80096b0 <_strtod_l+0x470>
 8009858:	9b07      	ldr	r3, [sp, #28]
 800985a:	1b7d      	subs	r5, r7, r5
 800985c:	2b00      	cmp	r3, #0
 800985e:	bfb4      	ite	lt
 8009860:	462b      	movlt	r3, r5
 8009862:	2300      	movge	r3, #0
 8009864:	9309      	str	r3, [sp, #36]	; 0x24
 8009866:	9b07      	ldr	r3, [sp, #28]
 8009868:	ed9f 9b93 	vldr	d9, [pc, #588]	; 8009ab8 <_strtod_l+0x878>
 800986c:	ed9f ab94 	vldr	d10, [pc, #592]	; 8009ac0 <_strtod_l+0x880>
 8009870:	ed9f bb95 	vldr	d11, [pc, #596]	; 8009ac8 <_strtod_l+0x888>
 8009874:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8009878:	2500      	movs	r5, #0
 800987a:	930c      	str	r3, [sp, #48]	; 0x30
 800987c:	462e      	mov	r6, r5
 800987e:	9b06      	ldr	r3, [sp, #24]
 8009880:	4620      	mov	r0, r4
 8009882:	6859      	ldr	r1, [r3, #4]
 8009884:	f000 ff22 	bl	800a6cc <_Balloc>
 8009888:	4607      	mov	r7, r0
 800988a:	2800      	cmp	r0, #0
 800988c:	f43f af14 	beq.w	80096b8 <_strtod_l+0x478>
 8009890:	9b06      	ldr	r3, [sp, #24]
 8009892:	691a      	ldr	r2, [r3, #16]
 8009894:	3202      	adds	r2, #2
 8009896:	f103 010c 	add.w	r1, r3, #12
 800989a:	0092      	lsls	r2, r2, #2
 800989c:	300c      	adds	r0, #12
 800989e:	f7ff fb38 	bl	8008f12 <memcpy>
 80098a2:	ec49 8b10 	vmov	d0, r8, r9
 80098a6:	aa14      	add	r2, sp, #80	; 0x50
 80098a8:	a913      	add	r1, sp, #76	; 0x4c
 80098aa:	4620      	mov	r0, r4
 80098ac:	f001 fafc 	bl	800aea8 <__d2b>
 80098b0:	ec49 8b18 	vmov	d8, r8, r9
 80098b4:	9012      	str	r0, [sp, #72]	; 0x48
 80098b6:	2800      	cmp	r0, #0
 80098b8:	f43f aefe 	beq.w	80096b8 <_strtod_l+0x478>
 80098bc:	2101      	movs	r1, #1
 80098be:	4620      	mov	r0, r4
 80098c0:	f001 f846 	bl	800a950 <__i2b>
 80098c4:	4606      	mov	r6, r0
 80098c6:	2800      	cmp	r0, #0
 80098c8:	f43f aef6 	beq.w	80096b8 <_strtod_l+0x478>
 80098cc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80098ce:	9914      	ldr	r1, [sp, #80]	; 0x50
 80098d0:	2b00      	cmp	r3, #0
 80098d2:	bfab      	itete	ge
 80098d4:	9a09      	ldrge	r2, [sp, #36]	; 0x24
 80098d6:	9a0c      	ldrlt	r2, [sp, #48]	; 0x30
 80098d8:	f8dd a030 	ldrge.w	sl, [sp, #48]	; 0x30
 80098dc:	f8dd b024 	ldrlt.w	fp, [sp, #36]	; 0x24
 80098e0:	bfac      	ite	ge
 80098e2:	eb03 0b02 	addge.w	fp, r3, r2
 80098e6:	eba2 0a03 	sublt.w	sl, r2, r3
 80098ea:	9a04      	ldr	r2, [sp, #16]
 80098ec:	1a9b      	subs	r3, r3, r2
 80098ee:	440b      	add	r3, r1
 80098f0:	4a7a      	ldr	r2, [pc, #488]	; (8009adc <_strtod_l+0x89c>)
 80098f2:	3b01      	subs	r3, #1
 80098f4:	4293      	cmp	r3, r2
 80098f6:	f1c1 0136 	rsb	r1, r1, #54	; 0x36
 80098fa:	f280 80cd 	bge.w	8009a98 <_strtod_l+0x858>
 80098fe:	1ad2      	subs	r2, r2, r3
 8009900:	2a1f      	cmp	r2, #31
 8009902:	eba1 0102 	sub.w	r1, r1, r2
 8009906:	f04f 0001 	mov.w	r0, #1
 800990a:	f300 80b9 	bgt.w	8009a80 <_strtod_l+0x840>
 800990e:	fa00 f302 	lsl.w	r3, r0, r2
 8009912:	930b      	str	r3, [sp, #44]	; 0x2c
 8009914:	2300      	movs	r3, #0
 8009916:	930a      	str	r3, [sp, #40]	; 0x28
 8009918:	eb0b 0301 	add.w	r3, fp, r1
 800991c:	9a04      	ldr	r2, [sp, #16]
 800991e:	459b      	cmp	fp, r3
 8009920:	448a      	add	sl, r1
 8009922:	4492      	add	sl, r2
 8009924:	465a      	mov	r2, fp
 8009926:	bfa8      	it	ge
 8009928:	461a      	movge	r2, r3
 800992a:	4552      	cmp	r2, sl
 800992c:	bfa8      	it	ge
 800992e:	4652      	movge	r2, sl
 8009930:	2a00      	cmp	r2, #0
 8009932:	bfc2      	ittt	gt
 8009934:	1a9b      	subgt	r3, r3, r2
 8009936:	ebaa 0a02 	subgt.w	sl, sl, r2
 800993a:	ebab 0b02 	subgt.w	fp, fp, r2
 800993e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009940:	2a00      	cmp	r2, #0
 8009942:	dd18      	ble.n	8009976 <_strtod_l+0x736>
 8009944:	4631      	mov	r1, r6
 8009946:	4620      	mov	r0, r4
 8009948:	930f      	str	r3, [sp, #60]	; 0x3c
 800994a:	f001 f8c1 	bl	800aad0 <__pow5mult>
 800994e:	4606      	mov	r6, r0
 8009950:	2800      	cmp	r0, #0
 8009952:	f43f aeb1 	beq.w	80096b8 <_strtod_l+0x478>
 8009956:	4601      	mov	r1, r0
 8009958:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800995a:	4620      	mov	r0, r4
 800995c:	f001 f80e 	bl	800a97c <__multiply>
 8009960:	900e      	str	r0, [sp, #56]	; 0x38
 8009962:	2800      	cmp	r0, #0
 8009964:	f43f aea8 	beq.w	80096b8 <_strtod_l+0x478>
 8009968:	9912      	ldr	r1, [sp, #72]	; 0x48
 800996a:	4620      	mov	r0, r4
 800996c:	f000 feee 	bl	800a74c <_Bfree>
 8009970:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009972:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009974:	9212      	str	r2, [sp, #72]	; 0x48
 8009976:	2b00      	cmp	r3, #0
 8009978:	f300 8093 	bgt.w	8009aa2 <_strtod_l+0x862>
 800997c:	9b07      	ldr	r3, [sp, #28]
 800997e:	2b00      	cmp	r3, #0
 8009980:	dd08      	ble.n	8009994 <_strtod_l+0x754>
 8009982:	4639      	mov	r1, r7
 8009984:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009986:	4620      	mov	r0, r4
 8009988:	f001 f8a2 	bl	800aad0 <__pow5mult>
 800998c:	4607      	mov	r7, r0
 800998e:	2800      	cmp	r0, #0
 8009990:	f43f ae92 	beq.w	80096b8 <_strtod_l+0x478>
 8009994:	f1ba 0f00 	cmp.w	sl, #0
 8009998:	dd08      	ble.n	80099ac <_strtod_l+0x76c>
 800999a:	4639      	mov	r1, r7
 800999c:	4652      	mov	r2, sl
 800999e:	4620      	mov	r0, r4
 80099a0:	f001 f8f0 	bl	800ab84 <__lshift>
 80099a4:	4607      	mov	r7, r0
 80099a6:	2800      	cmp	r0, #0
 80099a8:	f43f ae86 	beq.w	80096b8 <_strtod_l+0x478>
 80099ac:	f1bb 0f00 	cmp.w	fp, #0
 80099b0:	dd08      	ble.n	80099c4 <_strtod_l+0x784>
 80099b2:	4631      	mov	r1, r6
 80099b4:	465a      	mov	r2, fp
 80099b6:	4620      	mov	r0, r4
 80099b8:	f001 f8e4 	bl	800ab84 <__lshift>
 80099bc:	4606      	mov	r6, r0
 80099be:	2800      	cmp	r0, #0
 80099c0:	f43f ae7a 	beq.w	80096b8 <_strtod_l+0x478>
 80099c4:	9912      	ldr	r1, [sp, #72]	; 0x48
 80099c6:	463a      	mov	r2, r7
 80099c8:	4620      	mov	r0, r4
 80099ca:	f001 f967 	bl	800ac9c <__mdiff>
 80099ce:	4605      	mov	r5, r0
 80099d0:	2800      	cmp	r0, #0
 80099d2:	f43f ae71 	beq.w	80096b8 <_strtod_l+0x478>
 80099d6:	2300      	movs	r3, #0
 80099d8:	f8d0 a00c 	ldr.w	sl, [r0, #12]
 80099dc:	60c3      	str	r3, [r0, #12]
 80099de:	4631      	mov	r1, r6
 80099e0:	f001 f940 	bl	800ac64 <__mcmp>
 80099e4:	2800      	cmp	r0, #0
 80099e6:	da7d      	bge.n	8009ae4 <_strtod_l+0x8a4>
 80099e8:	ea5a 0308 	orrs.w	r3, sl, r8
 80099ec:	f040 80a3 	bne.w	8009b36 <_strtod_l+0x8f6>
 80099f0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80099f4:	2b00      	cmp	r3, #0
 80099f6:	f040 809e 	bne.w	8009b36 <_strtod_l+0x8f6>
 80099fa:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80099fe:	0d1b      	lsrs	r3, r3, #20
 8009a00:	051b      	lsls	r3, r3, #20
 8009a02:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8009a06:	f240 8096 	bls.w	8009b36 <_strtod_l+0x8f6>
 8009a0a:	696b      	ldr	r3, [r5, #20]
 8009a0c:	b91b      	cbnz	r3, 8009a16 <_strtod_l+0x7d6>
 8009a0e:	692b      	ldr	r3, [r5, #16]
 8009a10:	2b01      	cmp	r3, #1
 8009a12:	f340 8090 	ble.w	8009b36 <_strtod_l+0x8f6>
 8009a16:	4629      	mov	r1, r5
 8009a18:	2201      	movs	r2, #1
 8009a1a:	4620      	mov	r0, r4
 8009a1c:	f001 f8b2 	bl	800ab84 <__lshift>
 8009a20:	4631      	mov	r1, r6
 8009a22:	4605      	mov	r5, r0
 8009a24:	f001 f91e 	bl	800ac64 <__mcmp>
 8009a28:	2800      	cmp	r0, #0
 8009a2a:	f340 8084 	ble.w	8009b36 <_strtod_l+0x8f6>
 8009a2e:	9904      	ldr	r1, [sp, #16]
 8009a30:	4a2b      	ldr	r2, [pc, #172]	; (8009ae0 <_strtod_l+0x8a0>)
 8009a32:	464b      	mov	r3, r9
 8009a34:	2900      	cmp	r1, #0
 8009a36:	f000 809d 	beq.w	8009b74 <_strtod_l+0x934>
 8009a3a:	ea02 0109 	and.w	r1, r2, r9
 8009a3e:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8009a42:	f300 8097 	bgt.w	8009b74 <_strtod_l+0x934>
 8009a46:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8009a4a:	f77f aea5 	ble.w	8009798 <_strtod_l+0x558>
 8009a4e:	ed9f 7b20 	vldr	d7, [pc, #128]	; 8009ad0 <_strtod_l+0x890>
 8009a52:	ec49 8b16 	vmov	d6, r8, r9
 8009a56:	ee26 7b07 	vmul.f64	d7, d6, d7
 8009a5a:	ed8d 7b04 	vstr	d7, [sp, #16]
 8009a5e:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 8009a62:	4313      	orrs	r3, r2
 8009a64:	bf08      	it	eq
 8009a66:	2322      	moveq	r3, #34	; 0x22
 8009a68:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8009a6c:	bf08      	it	eq
 8009a6e:	6023      	streq	r3, [r4, #0]
 8009a70:	e62c      	b.n	80096cc <_strtod_l+0x48c>
 8009a72:	f04f 31ff 	mov.w	r1, #4294967295
 8009a76:	fa01 f202 	lsl.w	r2, r1, r2
 8009a7a:	ea02 0808 	and.w	r8, r2, r8
 8009a7e:	e6d9      	b.n	8009834 <_strtod_l+0x5f4>
 8009a80:	f1c3 437f 	rsb	r3, r3, #4278190080	; 0xff000000
 8009a84:	f503 037f 	add.w	r3, r3, #16711680	; 0xff0000
 8009a88:	f503 437b 	add.w	r3, r3, #64256	; 0xfb00
 8009a8c:	33e2      	adds	r3, #226	; 0xe2
 8009a8e:	fa00 f303 	lsl.w	r3, r0, r3
 8009a92:	e9cd 300a 	strd	r3, r0, [sp, #40]	; 0x28
 8009a96:	e73f      	b.n	8009918 <_strtod_l+0x6d8>
 8009a98:	2200      	movs	r2, #0
 8009a9a:	2301      	movs	r3, #1
 8009a9c:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8009aa0:	e73a      	b.n	8009918 <_strtod_l+0x6d8>
 8009aa2:	9912      	ldr	r1, [sp, #72]	; 0x48
 8009aa4:	461a      	mov	r2, r3
 8009aa6:	4620      	mov	r0, r4
 8009aa8:	f001 f86c 	bl	800ab84 <__lshift>
 8009aac:	9012      	str	r0, [sp, #72]	; 0x48
 8009aae:	2800      	cmp	r0, #0
 8009ab0:	f47f af64 	bne.w	800997c <_strtod_l+0x73c>
 8009ab4:	e600      	b.n	80096b8 <_strtod_l+0x478>
 8009ab6:	bf00      	nop
 8009ab8:	94a03595 	.word	0x94a03595
 8009abc:	3fcfffff 	.word	0x3fcfffff
 8009ac0:	94a03595 	.word	0x94a03595
 8009ac4:	3fdfffff 	.word	0x3fdfffff
 8009ac8:	35afe535 	.word	0x35afe535
 8009acc:	3fe00000 	.word	0x3fe00000
 8009ad0:	00000000 	.word	0x00000000
 8009ad4:	39500000 	.word	0x39500000
 8009ad8:	0800bce8 	.word	0x0800bce8
 8009adc:	fffffc02 	.word	0xfffffc02
 8009ae0:	7ff00000 	.word	0x7ff00000
 8009ae4:	46cb      	mov	fp, r9
 8009ae6:	d15f      	bne.n	8009ba8 <_strtod_l+0x968>
 8009ae8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009aec:	f1ba 0f00 	cmp.w	sl, #0
 8009af0:	d02a      	beq.n	8009b48 <_strtod_l+0x908>
 8009af2:	4aa7      	ldr	r2, [pc, #668]	; (8009d90 <_strtod_l+0xb50>)
 8009af4:	4293      	cmp	r3, r2
 8009af6:	d12b      	bne.n	8009b50 <_strtod_l+0x910>
 8009af8:	9b04      	ldr	r3, [sp, #16]
 8009afa:	4642      	mov	r2, r8
 8009afc:	b1fb      	cbz	r3, 8009b3e <_strtod_l+0x8fe>
 8009afe:	4ba5      	ldr	r3, [pc, #660]	; (8009d94 <_strtod_l+0xb54>)
 8009b00:	ea09 0303 	and.w	r3, r9, r3
 8009b04:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8009b08:	f04f 31ff 	mov.w	r1, #4294967295
 8009b0c:	d81a      	bhi.n	8009b44 <_strtod_l+0x904>
 8009b0e:	0d1b      	lsrs	r3, r3, #20
 8009b10:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8009b14:	fa01 f303 	lsl.w	r3, r1, r3
 8009b18:	429a      	cmp	r2, r3
 8009b1a:	d119      	bne.n	8009b50 <_strtod_l+0x910>
 8009b1c:	4b9e      	ldr	r3, [pc, #632]	; (8009d98 <_strtod_l+0xb58>)
 8009b1e:	459b      	cmp	fp, r3
 8009b20:	d102      	bne.n	8009b28 <_strtod_l+0x8e8>
 8009b22:	3201      	adds	r2, #1
 8009b24:	f43f adc8 	beq.w	80096b8 <_strtod_l+0x478>
 8009b28:	4b9a      	ldr	r3, [pc, #616]	; (8009d94 <_strtod_l+0xb54>)
 8009b2a:	ea0b 0303 	and.w	r3, fp, r3
 8009b2e:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 8009b32:	f04f 0800 	mov.w	r8, #0
 8009b36:	9b04      	ldr	r3, [sp, #16]
 8009b38:	2b00      	cmp	r3, #0
 8009b3a:	d188      	bne.n	8009a4e <_strtod_l+0x80e>
 8009b3c:	e5c6      	b.n	80096cc <_strtod_l+0x48c>
 8009b3e:	f04f 33ff 	mov.w	r3, #4294967295
 8009b42:	e7e9      	b.n	8009b18 <_strtod_l+0x8d8>
 8009b44:	460b      	mov	r3, r1
 8009b46:	e7e7      	b.n	8009b18 <_strtod_l+0x8d8>
 8009b48:	ea53 0308 	orrs.w	r3, r3, r8
 8009b4c:	f43f af6f 	beq.w	8009a2e <_strtod_l+0x7ee>
 8009b50:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009b52:	b1cb      	cbz	r3, 8009b88 <_strtod_l+0x948>
 8009b54:	ea13 0f0b 	tst.w	r3, fp
 8009b58:	d0ed      	beq.n	8009b36 <_strtod_l+0x8f6>
 8009b5a:	9a04      	ldr	r2, [sp, #16]
 8009b5c:	4640      	mov	r0, r8
 8009b5e:	4649      	mov	r1, r9
 8009b60:	f1ba 0f00 	cmp.w	sl, #0
 8009b64:	d014      	beq.n	8009b90 <_strtod_l+0x950>
 8009b66:	f7ff fb50 	bl	800920a <sulp>
 8009b6a:	ee38 7b00 	vadd.f64	d7, d8, d0
 8009b6e:	ec59 8b17 	vmov	r8, r9, d7
 8009b72:	e7e0      	b.n	8009b36 <_strtod_l+0x8f6>
 8009b74:	4013      	ands	r3, r2
 8009b76:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8009b7a:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 8009b7e:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 8009b82:	f04f 38ff 	mov.w	r8, #4294967295
 8009b86:	e7d6      	b.n	8009b36 <_strtod_l+0x8f6>
 8009b88:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009b8a:	ea13 0f08 	tst.w	r3, r8
 8009b8e:	e7e3      	b.n	8009b58 <_strtod_l+0x918>
 8009b90:	f7ff fb3b 	bl	800920a <sulp>
 8009b94:	ee38 0b40 	vsub.f64	d0, d8, d0
 8009b98:	eeb5 0b40 	vcmp.f64	d0, #0.0
 8009b9c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009ba0:	ec59 8b10 	vmov	r8, r9, d0
 8009ba4:	d1c7      	bne.n	8009b36 <_strtod_l+0x8f6>
 8009ba6:	e5f7      	b.n	8009798 <_strtod_l+0x558>
 8009ba8:	4631      	mov	r1, r6
 8009baa:	4628      	mov	r0, r5
 8009bac:	f001 f9d8 	bl	800af60 <__ratio>
 8009bb0:	eeb0 7b00 	vmov.f64	d7, #0	; 0x40000000  2.0
 8009bb4:	eeb4 0bc7 	vcmpe.f64	d0, d7
 8009bb8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009bbc:	d865      	bhi.n	8009c8a <_strtod_l+0xa4a>
 8009bbe:	f1ba 0f00 	cmp.w	sl, #0
 8009bc2:	d042      	beq.n	8009c4a <_strtod_l+0xa0a>
 8009bc4:	4b75      	ldr	r3, [pc, #468]	; (8009d9c <_strtod_l+0xb5c>)
 8009bc6:	2200      	movs	r2, #0
 8009bc8:	eeb7 db00 	vmov.f64	d13, #112	; 0x3f800000  1.0
 8009bcc:	4871      	ldr	r0, [pc, #452]	; (8009d94 <_strtod_l+0xb54>)
 8009bce:	f8df c1d8 	ldr.w	ip, [pc, #472]	; 8009da8 <_strtod_l+0xb68>
 8009bd2:	ea0b 0100 	and.w	r1, fp, r0
 8009bd6:	4561      	cmp	r1, ip
 8009bd8:	f040 808e 	bne.w	8009cf8 <_strtod_l+0xab8>
 8009bdc:	f1ab 7954 	sub.w	r9, fp, #55574528	; 0x3500000
 8009be0:	ec49 8b10 	vmov	d0, r8, r9
 8009be4:	ec43 2b1c 	vmov	d12, r2, r3
 8009be8:	910a      	str	r1, [sp, #40]	; 0x28
 8009bea:	f001 f8e1 	bl	800adb0 <__ulp>
 8009bee:	ec49 8b1e 	vmov	d14, r8, r9
 8009bf2:	4868      	ldr	r0, [pc, #416]	; (8009d94 <_strtod_l+0xb54>)
 8009bf4:	eeac eb00 	vfma.f64	d14, d12, d0
 8009bf8:	ee1e 3a90 	vmov	r3, s29
 8009bfc:	4a68      	ldr	r2, [pc, #416]	; (8009da0 <_strtod_l+0xb60>)
 8009bfe:	990a      	ldr	r1, [sp, #40]	; 0x28
 8009c00:	4018      	ands	r0, r3
 8009c02:	4290      	cmp	r0, r2
 8009c04:	ec59 8b1e 	vmov	r8, r9, d14
 8009c08:	d94e      	bls.n	8009ca8 <_strtod_l+0xa68>
 8009c0a:	ee18 3a90 	vmov	r3, s17
 8009c0e:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8009c12:	4293      	cmp	r3, r2
 8009c14:	d104      	bne.n	8009c20 <_strtod_l+0x9e0>
 8009c16:	ee18 3a10 	vmov	r3, s16
 8009c1a:	3301      	adds	r3, #1
 8009c1c:	f43f ad4c 	beq.w	80096b8 <_strtod_l+0x478>
 8009c20:	f8df 9174 	ldr.w	r9, [pc, #372]	; 8009d98 <_strtod_l+0xb58>
 8009c24:	f04f 38ff 	mov.w	r8, #4294967295
 8009c28:	9912      	ldr	r1, [sp, #72]	; 0x48
 8009c2a:	4620      	mov	r0, r4
 8009c2c:	f000 fd8e 	bl	800a74c <_Bfree>
 8009c30:	4639      	mov	r1, r7
 8009c32:	4620      	mov	r0, r4
 8009c34:	f000 fd8a 	bl	800a74c <_Bfree>
 8009c38:	4631      	mov	r1, r6
 8009c3a:	4620      	mov	r0, r4
 8009c3c:	f000 fd86 	bl	800a74c <_Bfree>
 8009c40:	4629      	mov	r1, r5
 8009c42:	4620      	mov	r0, r4
 8009c44:	f000 fd82 	bl	800a74c <_Bfree>
 8009c48:	e619      	b.n	800987e <_strtod_l+0x63e>
 8009c4a:	f1b8 0f00 	cmp.w	r8, #0
 8009c4e:	d112      	bne.n	8009c76 <_strtod_l+0xa36>
 8009c50:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009c54:	b9b3      	cbnz	r3, 8009c84 <_strtod_l+0xa44>
 8009c56:	eeb7 7b00 	vmov.f64	d7, #112	; 0x3f800000  1.0
 8009c5a:	eeb4 0bc7 	vcmpe.f64	d0, d7
 8009c5e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009c62:	eeb6 db00 	vmov.f64	d13, #96	; 0x3f000000  0.5
 8009c66:	bf58      	it	pl
 8009c68:	ee20 db0d 	vmulpl.f64	d13, d0, d13
 8009c6c:	eeb1 7b4d 	vneg.f64	d7, d13
 8009c70:	ec53 2b17 	vmov	r2, r3, d7
 8009c74:	e7aa      	b.n	8009bcc <_strtod_l+0x98c>
 8009c76:	f1b8 0f01 	cmp.w	r8, #1
 8009c7a:	d103      	bne.n	8009c84 <_strtod_l+0xa44>
 8009c7c:	f1b9 0f00 	cmp.w	r9, #0
 8009c80:	f43f ad8a 	beq.w	8009798 <_strtod_l+0x558>
 8009c84:	4b47      	ldr	r3, [pc, #284]	; (8009da4 <_strtod_l+0xb64>)
 8009c86:	2200      	movs	r2, #0
 8009c88:	e79e      	b.n	8009bc8 <_strtod_l+0x988>
 8009c8a:	eeb6 db00 	vmov.f64	d13, #96	; 0x3f000000  0.5
 8009c8e:	ee20 db0d 	vmul.f64	d13, d0, d13
 8009c92:	f1ba 0f00 	cmp.w	sl, #0
 8009c96:	d104      	bne.n	8009ca2 <_strtod_l+0xa62>
 8009c98:	eeb1 7b4d 	vneg.f64	d7, d13
 8009c9c:	ec53 2b17 	vmov	r2, r3, d7
 8009ca0:	e794      	b.n	8009bcc <_strtod_l+0x98c>
 8009ca2:	eeb0 7b4d 	vmov.f64	d7, d13
 8009ca6:	e7f9      	b.n	8009c9c <_strtod_l+0xa5c>
 8009ca8:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 8009cac:	9b04      	ldr	r3, [sp, #16]
 8009cae:	2b00      	cmp	r3, #0
 8009cb0:	d1ba      	bne.n	8009c28 <_strtod_l+0x9e8>
 8009cb2:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8009cb6:	0d1b      	lsrs	r3, r3, #20
 8009cb8:	051b      	lsls	r3, r3, #20
 8009cba:	4299      	cmp	r1, r3
 8009cbc:	d1b4      	bne.n	8009c28 <_strtod_l+0x9e8>
 8009cbe:	ec51 0b1d 	vmov	r0, r1, d13
 8009cc2:	f7f6 fce9 	bl	8000698 <__aeabi_d2lz>
 8009cc6:	f7f6 fca1 	bl	800060c <__aeabi_l2d>
 8009cca:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009cce:	ec41 0b17 	vmov	d7, r0, r1
 8009cd2:	ea43 0308 	orr.w	r3, r3, r8
 8009cd6:	ea53 030a 	orrs.w	r3, r3, sl
 8009cda:	ee3d db47 	vsub.f64	d13, d13, d7
 8009cde:	d03c      	beq.n	8009d5a <_strtod_l+0xb1a>
 8009ce0:	eeb4 dbca 	vcmpe.f64	d13, d10
 8009ce4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009ce8:	f53f acf0 	bmi.w	80096cc <_strtod_l+0x48c>
 8009cec:	eeb4 dbcb 	vcmpe.f64	d13, d11
 8009cf0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009cf4:	dd98      	ble.n	8009c28 <_strtod_l+0x9e8>
 8009cf6:	e4e9      	b.n	80096cc <_strtod_l+0x48c>
 8009cf8:	9804      	ldr	r0, [sp, #16]
 8009cfa:	b1f0      	cbz	r0, 8009d3a <_strtod_l+0xafa>
 8009cfc:	f1b1 6fd4 	cmp.w	r1, #111149056	; 0x6a00000
 8009d00:	d81b      	bhi.n	8009d3a <_strtod_l+0xafa>
 8009d02:	ed9f 7b21 	vldr	d7, [pc, #132]	; 8009d88 <_strtod_l+0xb48>
 8009d06:	eeb4 dbc7 	vcmpe.f64	d13, d7
 8009d0a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009d0e:	d811      	bhi.n	8009d34 <_strtod_l+0xaf4>
 8009d10:	eebc dbcd 	vcvt.u32.f64	s26, d13
 8009d14:	ee1d 3a10 	vmov	r3, s26
 8009d18:	2b01      	cmp	r3, #1
 8009d1a:	bf38      	it	cc
 8009d1c:	2301      	movcc	r3, #1
 8009d1e:	ee0d 3a10 	vmov	s26, r3
 8009d22:	eeb8 db4d 	vcvt.f64.u32	d13, s26
 8009d26:	f1ba 0f00 	cmp.w	sl, #0
 8009d2a:	d113      	bne.n	8009d54 <_strtod_l+0xb14>
 8009d2c:	eeb1 7b4d 	vneg.f64	d7, d13
 8009d30:	ec53 2b17 	vmov	r2, r3, d7
 8009d34:	f103 60d6 	add.w	r0, r3, #112197632	; 0x6b00000
 8009d38:	1a43      	subs	r3, r0, r1
 8009d3a:	eeb0 0b48 	vmov.f64	d0, d8
 8009d3e:	ec43 2b1c 	vmov	d12, r2, r3
 8009d42:	910a      	str	r1, [sp, #40]	; 0x28
 8009d44:	f001 f834 	bl	800adb0 <__ulp>
 8009d48:	990a      	ldr	r1, [sp, #40]	; 0x28
 8009d4a:	eeac 8b00 	vfma.f64	d8, d12, d0
 8009d4e:	ec59 8b18 	vmov	r8, r9, d8
 8009d52:	e7ab      	b.n	8009cac <_strtod_l+0xa6c>
 8009d54:	eeb0 7b4d 	vmov.f64	d7, d13
 8009d58:	e7ea      	b.n	8009d30 <_strtod_l+0xaf0>
 8009d5a:	eeb4 dbc9 	vcmpe.f64	d13, d9
 8009d5e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009d62:	f57f af61 	bpl.w	8009c28 <_strtod_l+0x9e8>
 8009d66:	e4b1      	b.n	80096cc <_strtod_l+0x48c>
 8009d68:	2300      	movs	r3, #0
 8009d6a:	9308      	str	r3, [sp, #32]
 8009d6c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009d6e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009d70:	6013      	str	r3, [r2, #0]
 8009d72:	f7ff baad 	b.w	80092d0 <_strtod_l+0x90>
 8009d76:	2a65      	cmp	r2, #101	; 0x65
 8009d78:	f43f ab9f 	beq.w	80094ba <_strtod_l+0x27a>
 8009d7c:	2a45      	cmp	r2, #69	; 0x45
 8009d7e:	f43f ab9c 	beq.w	80094ba <_strtod_l+0x27a>
 8009d82:	2101      	movs	r1, #1
 8009d84:	f7ff bbd4 	b.w	8009530 <_strtod_l+0x2f0>
 8009d88:	ffc00000 	.word	0xffc00000
 8009d8c:	41dfffff 	.word	0x41dfffff
 8009d90:	000fffff 	.word	0x000fffff
 8009d94:	7ff00000 	.word	0x7ff00000
 8009d98:	7fefffff 	.word	0x7fefffff
 8009d9c:	3ff00000 	.word	0x3ff00000
 8009da0:	7c9fffff 	.word	0x7c9fffff
 8009da4:	bff00000 	.word	0xbff00000
 8009da8:	7fe00000 	.word	0x7fe00000

08009dac <strtod>:
 8009dac:	460a      	mov	r2, r1
 8009dae:	4601      	mov	r1, r0
 8009db0:	4802      	ldr	r0, [pc, #8]	; (8009dbc <strtod+0x10>)
 8009db2:	4b03      	ldr	r3, [pc, #12]	; (8009dc0 <strtod+0x14>)
 8009db4:	6800      	ldr	r0, [r0, #0]
 8009db6:	f7ff ba43 	b.w	8009240 <_strtod_l>
 8009dba:	bf00      	nop
 8009dbc:	20000010 	.word	0x20000010
 8009dc0:	20000078 	.word	0x20000078

08009dc4 <_write_r>:
 8009dc4:	b538      	push	{r3, r4, r5, lr}
 8009dc6:	4d07      	ldr	r5, [pc, #28]	; (8009de4 <_write_r+0x20>)
 8009dc8:	4604      	mov	r4, r0
 8009dca:	4608      	mov	r0, r1
 8009dcc:	4611      	mov	r1, r2
 8009dce:	2200      	movs	r2, #0
 8009dd0:	602a      	str	r2, [r5, #0]
 8009dd2:	461a      	mov	r2, r3
 8009dd4:	f7f7 fef7 	bl	8001bc6 <_write>
 8009dd8:	1c43      	adds	r3, r0, #1
 8009dda:	d102      	bne.n	8009de2 <_write_r+0x1e>
 8009ddc:	682b      	ldr	r3, [r5, #0]
 8009dde:	b103      	cbz	r3, 8009de2 <_write_r+0x1e>
 8009de0:	6023      	str	r3, [r4, #0]
 8009de2:	bd38      	pop	{r3, r4, r5, pc}
 8009de4:	200055c0 	.word	0x200055c0

08009de8 <_close_r>:
 8009de8:	b538      	push	{r3, r4, r5, lr}
 8009dea:	4d06      	ldr	r5, [pc, #24]	; (8009e04 <_close_r+0x1c>)
 8009dec:	2300      	movs	r3, #0
 8009dee:	4604      	mov	r4, r0
 8009df0:	4608      	mov	r0, r1
 8009df2:	602b      	str	r3, [r5, #0]
 8009df4:	f7f7 ff03 	bl	8001bfe <_close>
 8009df8:	1c43      	adds	r3, r0, #1
 8009dfa:	d102      	bne.n	8009e02 <_close_r+0x1a>
 8009dfc:	682b      	ldr	r3, [r5, #0]
 8009dfe:	b103      	cbz	r3, 8009e02 <_close_r+0x1a>
 8009e00:	6023      	str	r3, [r4, #0]
 8009e02:	bd38      	pop	{r3, r4, r5, pc}
 8009e04:	200055c0 	.word	0x200055c0

08009e08 <__sflush_r>:
 8009e08:	898a      	ldrh	r2, [r1, #12]
 8009e0a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009e0e:	4605      	mov	r5, r0
 8009e10:	0710      	lsls	r0, r2, #28
 8009e12:	460c      	mov	r4, r1
 8009e14:	d458      	bmi.n	8009ec8 <__sflush_r+0xc0>
 8009e16:	684b      	ldr	r3, [r1, #4]
 8009e18:	2b00      	cmp	r3, #0
 8009e1a:	dc05      	bgt.n	8009e28 <__sflush_r+0x20>
 8009e1c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8009e1e:	2b00      	cmp	r3, #0
 8009e20:	dc02      	bgt.n	8009e28 <__sflush_r+0x20>
 8009e22:	2000      	movs	r0, #0
 8009e24:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009e28:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009e2a:	2e00      	cmp	r6, #0
 8009e2c:	d0f9      	beq.n	8009e22 <__sflush_r+0x1a>
 8009e2e:	2300      	movs	r3, #0
 8009e30:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8009e34:	682f      	ldr	r7, [r5, #0]
 8009e36:	602b      	str	r3, [r5, #0]
 8009e38:	d032      	beq.n	8009ea0 <__sflush_r+0x98>
 8009e3a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8009e3c:	89a3      	ldrh	r3, [r4, #12]
 8009e3e:	075a      	lsls	r2, r3, #29
 8009e40:	d505      	bpl.n	8009e4e <__sflush_r+0x46>
 8009e42:	6863      	ldr	r3, [r4, #4]
 8009e44:	1ac0      	subs	r0, r0, r3
 8009e46:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009e48:	b10b      	cbz	r3, 8009e4e <__sflush_r+0x46>
 8009e4a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009e4c:	1ac0      	subs	r0, r0, r3
 8009e4e:	2300      	movs	r3, #0
 8009e50:	4602      	mov	r2, r0
 8009e52:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009e54:	6a21      	ldr	r1, [r4, #32]
 8009e56:	4628      	mov	r0, r5
 8009e58:	47b0      	blx	r6
 8009e5a:	1c43      	adds	r3, r0, #1
 8009e5c:	89a3      	ldrh	r3, [r4, #12]
 8009e5e:	d106      	bne.n	8009e6e <__sflush_r+0x66>
 8009e60:	6829      	ldr	r1, [r5, #0]
 8009e62:	291d      	cmp	r1, #29
 8009e64:	d82c      	bhi.n	8009ec0 <__sflush_r+0xb8>
 8009e66:	4a2a      	ldr	r2, [pc, #168]	; (8009f10 <__sflush_r+0x108>)
 8009e68:	40ca      	lsrs	r2, r1
 8009e6a:	07d6      	lsls	r6, r2, #31
 8009e6c:	d528      	bpl.n	8009ec0 <__sflush_r+0xb8>
 8009e6e:	2200      	movs	r2, #0
 8009e70:	6062      	str	r2, [r4, #4]
 8009e72:	04d9      	lsls	r1, r3, #19
 8009e74:	6922      	ldr	r2, [r4, #16]
 8009e76:	6022      	str	r2, [r4, #0]
 8009e78:	d504      	bpl.n	8009e84 <__sflush_r+0x7c>
 8009e7a:	1c42      	adds	r2, r0, #1
 8009e7c:	d101      	bne.n	8009e82 <__sflush_r+0x7a>
 8009e7e:	682b      	ldr	r3, [r5, #0]
 8009e80:	b903      	cbnz	r3, 8009e84 <__sflush_r+0x7c>
 8009e82:	6560      	str	r0, [r4, #84]	; 0x54
 8009e84:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009e86:	602f      	str	r7, [r5, #0]
 8009e88:	2900      	cmp	r1, #0
 8009e8a:	d0ca      	beq.n	8009e22 <__sflush_r+0x1a>
 8009e8c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009e90:	4299      	cmp	r1, r3
 8009e92:	d002      	beq.n	8009e9a <__sflush_r+0x92>
 8009e94:	4628      	mov	r0, r5
 8009e96:	f001 f8ed 	bl	800b074 <_free_r>
 8009e9a:	2000      	movs	r0, #0
 8009e9c:	6360      	str	r0, [r4, #52]	; 0x34
 8009e9e:	e7c1      	b.n	8009e24 <__sflush_r+0x1c>
 8009ea0:	6a21      	ldr	r1, [r4, #32]
 8009ea2:	2301      	movs	r3, #1
 8009ea4:	4628      	mov	r0, r5
 8009ea6:	47b0      	blx	r6
 8009ea8:	1c41      	adds	r1, r0, #1
 8009eaa:	d1c7      	bne.n	8009e3c <__sflush_r+0x34>
 8009eac:	682b      	ldr	r3, [r5, #0]
 8009eae:	2b00      	cmp	r3, #0
 8009eb0:	d0c4      	beq.n	8009e3c <__sflush_r+0x34>
 8009eb2:	2b1d      	cmp	r3, #29
 8009eb4:	d001      	beq.n	8009eba <__sflush_r+0xb2>
 8009eb6:	2b16      	cmp	r3, #22
 8009eb8:	d101      	bne.n	8009ebe <__sflush_r+0xb6>
 8009eba:	602f      	str	r7, [r5, #0]
 8009ebc:	e7b1      	b.n	8009e22 <__sflush_r+0x1a>
 8009ebe:	89a3      	ldrh	r3, [r4, #12]
 8009ec0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009ec4:	81a3      	strh	r3, [r4, #12]
 8009ec6:	e7ad      	b.n	8009e24 <__sflush_r+0x1c>
 8009ec8:	690f      	ldr	r7, [r1, #16]
 8009eca:	2f00      	cmp	r7, #0
 8009ecc:	d0a9      	beq.n	8009e22 <__sflush_r+0x1a>
 8009ece:	0793      	lsls	r3, r2, #30
 8009ed0:	680e      	ldr	r6, [r1, #0]
 8009ed2:	bf08      	it	eq
 8009ed4:	694b      	ldreq	r3, [r1, #20]
 8009ed6:	600f      	str	r7, [r1, #0]
 8009ed8:	bf18      	it	ne
 8009eda:	2300      	movne	r3, #0
 8009edc:	eba6 0807 	sub.w	r8, r6, r7
 8009ee0:	608b      	str	r3, [r1, #8]
 8009ee2:	f1b8 0f00 	cmp.w	r8, #0
 8009ee6:	dd9c      	ble.n	8009e22 <__sflush_r+0x1a>
 8009ee8:	6a21      	ldr	r1, [r4, #32]
 8009eea:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8009eec:	4643      	mov	r3, r8
 8009eee:	463a      	mov	r2, r7
 8009ef0:	4628      	mov	r0, r5
 8009ef2:	47b0      	blx	r6
 8009ef4:	2800      	cmp	r0, #0
 8009ef6:	dc06      	bgt.n	8009f06 <__sflush_r+0xfe>
 8009ef8:	89a3      	ldrh	r3, [r4, #12]
 8009efa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009efe:	81a3      	strh	r3, [r4, #12]
 8009f00:	f04f 30ff 	mov.w	r0, #4294967295
 8009f04:	e78e      	b.n	8009e24 <__sflush_r+0x1c>
 8009f06:	4407      	add	r7, r0
 8009f08:	eba8 0800 	sub.w	r8, r8, r0
 8009f0c:	e7e9      	b.n	8009ee2 <__sflush_r+0xda>
 8009f0e:	bf00      	nop
 8009f10:	20400001 	.word	0x20400001

08009f14 <_fflush_r>:
 8009f14:	b538      	push	{r3, r4, r5, lr}
 8009f16:	690b      	ldr	r3, [r1, #16]
 8009f18:	4605      	mov	r5, r0
 8009f1a:	460c      	mov	r4, r1
 8009f1c:	b913      	cbnz	r3, 8009f24 <_fflush_r+0x10>
 8009f1e:	2500      	movs	r5, #0
 8009f20:	4628      	mov	r0, r5
 8009f22:	bd38      	pop	{r3, r4, r5, pc}
 8009f24:	b118      	cbz	r0, 8009f2e <_fflush_r+0x1a>
 8009f26:	6983      	ldr	r3, [r0, #24]
 8009f28:	b90b      	cbnz	r3, 8009f2e <_fflush_r+0x1a>
 8009f2a:	f7fe ff2d 	bl	8008d88 <__sinit>
 8009f2e:	4b14      	ldr	r3, [pc, #80]	; (8009f80 <_fflush_r+0x6c>)
 8009f30:	429c      	cmp	r4, r3
 8009f32:	d11b      	bne.n	8009f6c <_fflush_r+0x58>
 8009f34:	686c      	ldr	r4, [r5, #4]
 8009f36:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009f3a:	2b00      	cmp	r3, #0
 8009f3c:	d0ef      	beq.n	8009f1e <_fflush_r+0xa>
 8009f3e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8009f40:	07d0      	lsls	r0, r2, #31
 8009f42:	d404      	bmi.n	8009f4e <_fflush_r+0x3a>
 8009f44:	0599      	lsls	r1, r3, #22
 8009f46:	d402      	bmi.n	8009f4e <_fflush_r+0x3a>
 8009f48:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009f4a:	f7fe ffe0 	bl	8008f0e <__retarget_lock_acquire_recursive>
 8009f4e:	4628      	mov	r0, r5
 8009f50:	4621      	mov	r1, r4
 8009f52:	f7ff ff59 	bl	8009e08 <__sflush_r>
 8009f56:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009f58:	07da      	lsls	r2, r3, #31
 8009f5a:	4605      	mov	r5, r0
 8009f5c:	d4e0      	bmi.n	8009f20 <_fflush_r+0xc>
 8009f5e:	89a3      	ldrh	r3, [r4, #12]
 8009f60:	059b      	lsls	r3, r3, #22
 8009f62:	d4dd      	bmi.n	8009f20 <_fflush_r+0xc>
 8009f64:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009f66:	f7fe ffd3 	bl	8008f10 <__retarget_lock_release_recursive>
 8009f6a:	e7d9      	b.n	8009f20 <_fflush_r+0xc>
 8009f6c:	4b05      	ldr	r3, [pc, #20]	; (8009f84 <_fflush_r+0x70>)
 8009f6e:	429c      	cmp	r4, r3
 8009f70:	d101      	bne.n	8009f76 <_fflush_r+0x62>
 8009f72:	68ac      	ldr	r4, [r5, #8]
 8009f74:	e7df      	b.n	8009f36 <_fflush_r+0x22>
 8009f76:	4b04      	ldr	r3, [pc, #16]	; (8009f88 <_fflush_r+0x74>)
 8009f78:	429c      	cmp	r4, r3
 8009f7a:	bf08      	it	eq
 8009f7c:	68ec      	ldreq	r4, [r5, #12]
 8009f7e:	e7da      	b.n	8009f36 <_fflush_r+0x22>
 8009f80:	0800bc6c 	.word	0x0800bc6c
 8009f84:	0800bc8c 	.word	0x0800bc8c
 8009f88:	0800bc4c 	.word	0x0800bc4c

08009f8c <rshift>:
 8009f8c:	6903      	ldr	r3, [r0, #16]
 8009f8e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8009f92:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009f96:	ea4f 1261 	mov.w	r2, r1, asr #5
 8009f9a:	f100 0414 	add.w	r4, r0, #20
 8009f9e:	dd45      	ble.n	800a02c <rshift+0xa0>
 8009fa0:	f011 011f 	ands.w	r1, r1, #31
 8009fa4:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8009fa8:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8009fac:	d10c      	bne.n	8009fc8 <rshift+0x3c>
 8009fae:	f100 0710 	add.w	r7, r0, #16
 8009fb2:	4629      	mov	r1, r5
 8009fb4:	42b1      	cmp	r1, r6
 8009fb6:	d334      	bcc.n	800a022 <rshift+0x96>
 8009fb8:	1a9b      	subs	r3, r3, r2
 8009fba:	009b      	lsls	r3, r3, #2
 8009fbc:	1eea      	subs	r2, r5, #3
 8009fbe:	4296      	cmp	r6, r2
 8009fc0:	bf38      	it	cc
 8009fc2:	2300      	movcc	r3, #0
 8009fc4:	4423      	add	r3, r4
 8009fc6:	e015      	b.n	8009ff4 <rshift+0x68>
 8009fc8:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8009fcc:	f1c1 0820 	rsb	r8, r1, #32
 8009fd0:	40cf      	lsrs	r7, r1
 8009fd2:	f105 0e04 	add.w	lr, r5, #4
 8009fd6:	46a1      	mov	r9, r4
 8009fd8:	4576      	cmp	r6, lr
 8009fda:	46f4      	mov	ip, lr
 8009fdc:	d815      	bhi.n	800a00a <rshift+0x7e>
 8009fde:	1a9a      	subs	r2, r3, r2
 8009fe0:	0092      	lsls	r2, r2, #2
 8009fe2:	3a04      	subs	r2, #4
 8009fe4:	3501      	adds	r5, #1
 8009fe6:	42ae      	cmp	r6, r5
 8009fe8:	bf38      	it	cc
 8009fea:	2200      	movcc	r2, #0
 8009fec:	18a3      	adds	r3, r4, r2
 8009fee:	50a7      	str	r7, [r4, r2]
 8009ff0:	b107      	cbz	r7, 8009ff4 <rshift+0x68>
 8009ff2:	3304      	adds	r3, #4
 8009ff4:	1b1a      	subs	r2, r3, r4
 8009ff6:	42a3      	cmp	r3, r4
 8009ff8:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8009ffc:	bf08      	it	eq
 8009ffe:	2300      	moveq	r3, #0
 800a000:	6102      	str	r2, [r0, #16]
 800a002:	bf08      	it	eq
 800a004:	6143      	streq	r3, [r0, #20]
 800a006:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a00a:	f8dc c000 	ldr.w	ip, [ip]
 800a00e:	fa0c fc08 	lsl.w	ip, ip, r8
 800a012:	ea4c 0707 	orr.w	r7, ip, r7
 800a016:	f849 7b04 	str.w	r7, [r9], #4
 800a01a:	f85e 7b04 	ldr.w	r7, [lr], #4
 800a01e:	40cf      	lsrs	r7, r1
 800a020:	e7da      	b.n	8009fd8 <rshift+0x4c>
 800a022:	f851 cb04 	ldr.w	ip, [r1], #4
 800a026:	f847 cf04 	str.w	ip, [r7, #4]!
 800a02a:	e7c3      	b.n	8009fb4 <rshift+0x28>
 800a02c:	4623      	mov	r3, r4
 800a02e:	e7e1      	b.n	8009ff4 <rshift+0x68>

0800a030 <__hexdig_fun>:
 800a030:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800a034:	2b09      	cmp	r3, #9
 800a036:	d802      	bhi.n	800a03e <__hexdig_fun+0xe>
 800a038:	3820      	subs	r0, #32
 800a03a:	b2c0      	uxtb	r0, r0
 800a03c:	4770      	bx	lr
 800a03e:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800a042:	2b05      	cmp	r3, #5
 800a044:	d801      	bhi.n	800a04a <__hexdig_fun+0x1a>
 800a046:	3847      	subs	r0, #71	; 0x47
 800a048:	e7f7      	b.n	800a03a <__hexdig_fun+0xa>
 800a04a:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800a04e:	2b05      	cmp	r3, #5
 800a050:	d801      	bhi.n	800a056 <__hexdig_fun+0x26>
 800a052:	3827      	subs	r0, #39	; 0x27
 800a054:	e7f1      	b.n	800a03a <__hexdig_fun+0xa>
 800a056:	2000      	movs	r0, #0
 800a058:	4770      	bx	lr
	...

0800a05c <__gethex>:
 800a05c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a060:	ed2d 8b02 	vpush	{d8}
 800a064:	b089      	sub	sp, #36	; 0x24
 800a066:	ee08 0a10 	vmov	s16, r0
 800a06a:	9304      	str	r3, [sp, #16]
 800a06c:	4bb4      	ldr	r3, [pc, #720]	; (800a340 <__gethex+0x2e4>)
 800a06e:	681b      	ldr	r3, [r3, #0]
 800a070:	9301      	str	r3, [sp, #4]
 800a072:	4618      	mov	r0, r3
 800a074:	468b      	mov	fp, r1
 800a076:	4690      	mov	r8, r2
 800a078:	f7f6 f8e2 	bl	8000240 <strlen>
 800a07c:	9b01      	ldr	r3, [sp, #4]
 800a07e:	f8db 2000 	ldr.w	r2, [fp]
 800a082:	4403      	add	r3, r0
 800a084:	4682      	mov	sl, r0
 800a086:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800a08a:	9305      	str	r3, [sp, #20]
 800a08c:	1c93      	adds	r3, r2, #2
 800a08e:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800a092:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800a096:	32fe      	adds	r2, #254	; 0xfe
 800a098:	18d1      	adds	r1, r2, r3
 800a09a:	461f      	mov	r7, r3
 800a09c:	f813 0b01 	ldrb.w	r0, [r3], #1
 800a0a0:	9100      	str	r1, [sp, #0]
 800a0a2:	2830      	cmp	r0, #48	; 0x30
 800a0a4:	d0f8      	beq.n	800a098 <__gethex+0x3c>
 800a0a6:	f7ff ffc3 	bl	800a030 <__hexdig_fun>
 800a0aa:	4604      	mov	r4, r0
 800a0ac:	2800      	cmp	r0, #0
 800a0ae:	d13a      	bne.n	800a126 <__gethex+0xca>
 800a0b0:	9901      	ldr	r1, [sp, #4]
 800a0b2:	4652      	mov	r2, sl
 800a0b4:	4638      	mov	r0, r7
 800a0b6:	f7ff f894 	bl	80091e2 <strncmp>
 800a0ba:	4605      	mov	r5, r0
 800a0bc:	2800      	cmp	r0, #0
 800a0be:	d168      	bne.n	800a192 <__gethex+0x136>
 800a0c0:	f817 000a 	ldrb.w	r0, [r7, sl]
 800a0c4:	eb07 060a 	add.w	r6, r7, sl
 800a0c8:	f7ff ffb2 	bl	800a030 <__hexdig_fun>
 800a0cc:	2800      	cmp	r0, #0
 800a0ce:	d062      	beq.n	800a196 <__gethex+0x13a>
 800a0d0:	4633      	mov	r3, r6
 800a0d2:	7818      	ldrb	r0, [r3, #0]
 800a0d4:	2830      	cmp	r0, #48	; 0x30
 800a0d6:	461f      	mov	r7, r3
 800a0d8:	f103 0301 	add.w	r3, r3, #1
 800a0dc:	d0f9      	beq.n	800a0d2 <__gethex+0x76>
 800a0de:	f7ff ffa7 	bl	800a030 <__hexdig_fun>
 800a0e2:	2301      	movs	r3, #1
 800a0e4:	fab0 f480 	clz	r4, r0
 800a0e8:	0964      	lsrs	r4, r4, #5
 800a0ea:	4635      	mov	r5, r6
 800a0ec:	9300      	str	r3, [sp, #0]
 800a0ee:	463a      	mov	r2, r7
 800a0f0:	4616      	mov	r6, r2
 800a0f2:	3201      	adds	r2, #1
 800a0f4:	7830      	ldrb	r0, [r6, #0]
 800a0f6:	f7ff ff9b 	bl	800a030 <__hexdig_fun>
 800a0fa:	2800      	cmp	r0, #0
 800a0fc:	d1f8      	bne.n	800a0f0 <__gethex+0x94>
 800a0fe:	9901      	ldr	r1, [sp, #4]
 800a100:	4652      	mov	r2, sl
 800a102:	4630      	mov	r0, r6
 800a104:	f7ff f86d 	bl	80091e2 <strncmp>
 800a108:	b980      	cbnz	r0, 800a12c <__gethex+0xd0>
 800a10a:	b94d      	cbnz	r5, 800a120 <__gethex+0xc4>
 800a10c:	eb06 050a 	add.w	r5, r6, sl
 800a110:	462a      	mov	r2, r5
 800a112:	4616      	mov	r6, r2
 800a114:	3201      	adds	r2, #1
 800a116:	7830      	ldrb	r0, [r6, #0]
 800a118:	f7ff ff8a 	bl	800a030 <__hexdig_fun>
 800a11c:	2800      	cmp	r0, #0
 800a11e:	d1f8      	bne.n	800a112 <__gethex+0xb6>
 800a120:	1bad      	subs	r5, r5, r6
 800a122:	00ad      	lsls	r5, r5, #2
 800a124:	e004      	b.n	800a130 <__gethex+0xd4>
 800a126:	2400      	movs	r4, #0
 800a128:	4625      	mov	r5, r4
 800a12a:	e7e0      	b.n	800a0ee <__gethex+0x92>
 800a12c:	2d00      	cmp	r5, #0
 800a12e:	d1f7      	bne.n	800a120 <__gethex+0xc4>
 800a130:	7833      	ldrb	r3, [r6, #0]
 800a132:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800a136:	2b50      	cmp	r3, #80	; 0x50
 800a138:	d13b      	bne.n	800a1b2 <__gethex+0x156>
 800a13a:	7873      	ldrb	r3, [r6, #1]
 800a13c:	2b2b      	cmp	r3, #43	; 0x2b
 800a13e:	d02c      	beq.n	800a19a <__gethex+0x13e>
 800a140:	2b2d      	cmp	r3, #45	; 0x2d
 800a142:	d02e      	beq.n	800a1a2 <__gethex+0x146>
 800a144:	1c71      	adds	r1, r6, #1
 800a146:	f04f 0900 	mov.w	r9, #0
 800a14a:	7808      	ldrb	r0, [r1, #0]
 800a14c:	f7ff ff70 	bl	800a030 <__hexdig_fun>
 800a150:	1e43      	subs	r3, r0, #1
 800a152:	b2db      	uxtb	r3, r3
 800a154:	2b18      	cmp	r3, #24
 800a156:	d82c      	bhi.n	800a1b2 <__gethex+0x156>
 800a158:	f1a0 0210 	sub.w	r2, r0, #16
 800a15c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800a160:	f7ff ff66 	bl	800a030 <__hexdig_fun>
 800a164:	1e43      	subs	r3, r0, #1
 800a166:	b2db      	uxtb	r3, r3
 800a168:	2b18      	cmp	r3, #24
 800a16a:	d91d      	bls.n	800a1a8 <__gethex+0x14c>
 800a16c:	f1b9 0f00 	cmp.w	r9, #0
 800a170:	d000      	beq.n	800a174 <__gethex+0x118>
 800a172:	4252      	negs	r2, r2
 800a174:	4415      	add	r5, r2
 800a176:	f8cb 1000 	str.w	r1, [fp]
 800a17a:	b1e4      	cbz	r4, 800a1b6 <__gethex+0x15a>
 800a17c:	9b00      	ldr	r3, [sp, #0]
 800a17e:	2b00      	cmp	r3, #0
 800a180:	bf14      	ite	ne
 800a182:	2700      	movne	r7, #0
 800a184:	2706      	moveq	r7, #6
 800a186:	4638      	mov	r0, r7
 800a188:	b009      	add	sp, #36	; 0x24
 800a18a:	ecbd 8b02 	vpop	{d8}
 800a18e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a192:	463e      	mov	r6, r7
 800a194:	4625      	mov	r5, r4
 800a196:	2401      	movs	r4, #1
 800a198:	e7ca      	b.n	800a130 <__gethex+0xd4>
 800a19a:	f04f 0900 	mov.w	r9, #0
 800a19e:	1cb1      	adds	r1, r6, #2
 800a1a0:	e7d3      	b.n	800a14a <__gethex+0xee>
 800a1a2:	f04f 0901 	mov.w	r9, #1
 800a1a6:	e7fa      	b.n	800a19e <__gethex+0x142>
 800a1a8:	230a      	movs	r3, #10
 800a1aa:	fb03 0202 	mla	r2, r3, r2, r0
 800a1ae:	3a10      	subs	r2, #16
 800a1b0:	e7d4      	b.n	800a15c <__gethex+0x100>
 800a1b2:	4631      	mov	r1, r6
 800a1b4:	e7df      	b.n	800a176 <__gethex+0x11a>
 800a1b6:	1bf3      	subs	r3, r6, r7
 800a1b8:	3b01      	subs	r3, #1
 800a1ba:	4621      	mov	r1, r4
 800a1bc:	2b07      	cmp	r3, #7
 800a1be:	dc0b      	bgt.n	800a1d8 <__gethex+0x17c>
 800a1c0:	ee18 0a10 	vmov	r0, s16
 800a1c4:	f000 fa82 	bl	800a6cc <_Balloc>
 800a1c8:	4604      	mov	r4, r0
 800a1ca:	b940      	cbnz	r0, 800a1de <__gethex+0x182>
 800a1cc:	4b5d      	ldr	r3, [pc, #372]	; (800a344 <__gethex+0x2e8>)
 800a1ce:	4602      	mov	r2, r0
 800a1d0:	21de      	movs	r1, #222	; 0xde
 800a1d2:	485d      	ldr	r0, [pc, #372]	; (800a348 <__gethex+0x2ec>)
 800a1d4:	f000 ffc2 	bl	800b15c <__assert_func>
 800a1d8:	3101      	adds	r1, #1
 800a1da:	105b      	asrs	r3, r3, #1
 800a1dc:	e7ee      	b.n	800a1bc <__gethex+0x160>
 800a1de:	f100 0914 	add.w	r9, r0, #20
 800a1e2:	f04f 0b00 	mov.w	fp, #0
 800a1e6:	f1ca 0301 	rsb	r3, sl, #1
 800a1ea:	f8cd 9008 	str.w	r9, [sp, #8]
 800a1ee:	f8cd b000 	str.w	fp, [sp]
 800a1f2:	9306      	str	r3, [sp, #24]
 800a1f4:	42b7      	cmp	r7, r6
 800a1f6:	d340      	bcc.n	800a27a <__gethex+0x21e>
 800a1f8:	9802      	ldr	r0, [sp, #8]
 800a1fa:	9b00      	ldr	r3, [sp, #0]
 800a1fc:	f840 3b04 	str.w	r3, [r0], #4
 800a200:	eba0 0009 	sub.w	r0, r0, r9
 800a204:	1080      	asrs	r0, r0, #2
 800a206:	0146      	lsls	r6, r0, #5
 800a208:	6120      	str	r0, [r4, #16]
 800a20a:	4618      	mov	r0, r3
 800a20c:	f000 fb50 	bl	800a8b0 <__hi0bits>
 800a210:	1a30      	subs	r0, r6, r0
 800a212:	f8d8 6000 	ldr.w	r6, [r8]
 800a216:	42b0      	cmp	r0, r6
 800a218:	dd63      	ble.n	800a2e2 <__gethex+0x286>
 800a21a:	1b87      	subs	r7, r0, r6
 800a21c:	4639      	mov	r1, r7
 800a21e:	4620      	mov	r0, r4
 800a220:	f000 fef1 	bl	800b006 <__any_on>
 800a224:	4682      	mov	sl, r0
 800a226:	b1a8      	cbz	r0, 800a254 <__gethex+0x1f8>
 800a228:	1e7b      	subs	r3, r7, #1
 800a22a:	1159      	asrs	r1, r3, #5
 800a22c:	f003 021f 	and.w	r2, r3, #31
 800a230:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800a234:	f04f 0a01 	mov.w	sl, #1
 800a238:	fa0a f202 	lsl.w	r2, sl, r2
 800a23c:	420a      	tst	r2, r1
 800a23e:	d009      	beq.n	800a254 <__gethex+0x1f8>
 800a240:	4553      	cmp	r3, sl
 800a242:	dd05      	ble.n	800a250 <__gethex+0x1f4>
 800a244:	1eb9      	subs	r1, r7, #2
 800a246:	4620      	mov	r0, r4
 800a248:	f000 fedd 	bl	800b006 <__any_on>
 800a24c:	2800      	cmp	r0, #0
 800a24e:	d145      	bne.n	800a2dc <__gethex+0x280>
 800a250:	f04f 0a02 	mov.w	sl, #2
 800a254:	4639      	mov	r1, r7
 800a256:	4620      	mov	r0, r4
 800a258:	f7ff fe98 	bl	8009f8c <rshift>
 800a25c:	443d      	add	r5, r7
 800a25e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800a262:	42ab      	cmp	r3, r5
 800a264:	da4c      	bge.n	800a300 <__gethex+0x2a4>
 800a266:	ee18 0a10 	vmov	r0, s16
 800a26a:	4621      	mov	r1, r4
 800a26c:	f000 fa6e 	bl	800a74c <_Bfree>
 800a270:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800a272:	2300      	movs	r3, #0
 800a274:	6013      	str	r3, [r2, #0]
 800a276:	27a3      	movs	r7, #163	; 0xa3
 800a278:	e785      	b.n	800a186 <__gethex+0x12a>
 800a27a:	1e73      	subs	r3, r6, #1
 800a27c:	9a05      	ldr	r2, [sp, #20]
 800a27e:	9303      	str	r3, [sp, #12]
 800a280:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800a284:	4293      	cmp	r3, r2
 800a286:	d019      	beq.n	800a2bc <__gethex+0x260>
 800a288:	f1bb 0f20 	cmp.w	fp, #32
 800a28c:	d107      	bne.n	800a29e <__gethex+0x242>
 800a28e:	9b02      	ldr	r3, [sp, #8]
 800a290:	9a00      	ldr	r2, [sp, #0]
 800a292:	f843 2b04 	str.w	r2, [r3], #4
 800a296:	9302      	str	r3, [sp, #8]
 800a298:	2300      	movs	r3, #0
 800a29a:	9300      	str	r3, [sp, #0]
 800a29c:	469b      	mov	fp, r3
 800a29e:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800a2a2:	f7ff fec5 	bl	800a030 <__hexdig_fun>
 800a2a6:	9b00      	ldr	r3, [sp, #0]
 800a2a8:	f000 000f 	and.w	r0, r0, #15
 800a2ac:	fa00 f00b 	lsl.w	r0, r0, fp
 800a2b0:	4303      	orrs	r3, r0
 800a2b2:	9300      	str	r3, [sp, #0]
 800a2b4:	f10b 0b04 	add.w	fp, fp, #4
 800a2b8:	9b03      	ldr	r3, [sp, #12]
 800a2ba:	e00d      	b.n	800a2d8 <__gethex+0x27c>
 800a2bc:	9b03      	ldr	r3, [sp, #12]
 800a2be:	9a06      	ldr	r2, [sp, #24]
 800a2c0:	4413      	add	r3, r2
 800a2c2:	42bb      	cmp	r3, r7
 800a2c4:	d3e0      	bcc.n	800a288 <__gethex+0x22c>
 800a2c6:	4618      	mov	r0, r3
 800a2c8:	9901      	ldr	r1, [sp, #4]
 800a2ca:	9307      	str	r3, [sp, #28]
 800a2cc:	4652      	mov	r2, sl
 800a2ce:	f7fe ff88 	bl	80091e2 <strncmp>
 800a2d2:	9b07      	ldr	r3, [sp, #28]
 800a2d4:	2800      	cmp	r0, #0
 800a2d6:	d1d7      	bne.n	800a288 <__gethex+0x22c>
 800a2d8:	461e      	mov	r6, r3
 800a2da:	e78b      	b.n	800a1f4 <__gethex+0x198>
 800a2dc:	f04f 0a03 	mov.w	sl, #3
 800a2e0:	e7b8      	b.n	800a254 <__gethex+0x1f8>
 800a2e2:	da0a      	bge.n	800a2fa <__gethex+0x29e>
 800a2e4:	1a37      	subs	r7, r6, r0
 800a2e6:	4621      	mov	r1, r4
 800a2e8:	ee18 0a10 	vmov	r0, s16
 800a2ec:	463a      	mov	r2, r7
 800a2ee:	f000 fc49 	bl	800ab84 <__lshift>
 800a2f2:	1bed      	subs	r5, r5, r7
 800a2f4:	4604      	mov	r4, r0
 800a2f6:	f100 0914 	add.w	r9, r0, #20
 800a2fa:	f04f 0a00 	mov.w	sl, #0
 800a2fe:	e7ae      	b.n	800a25e <__gethex+0x202>
 800a300:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800a304:	42a8      	cmp	r0, r5
 800a306:	dd72      	ble.n	800a3ee <__gethex+0x392>
 800a308:	1b45      	subs	r5, r0, r5
 800a30a:	42ae      	cmp	r6, r5
 800a30c:	dc36      	bgt.n	800a37c <__gethex+0x320>
 800a30e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800a312:	2b02      	cmp	r3, #2
 800a314:	d02a      	beq.n	800a36c <__gethex+0x310>
 800a316:	2b03      	cmp	r3, #3
 800a318:	d02c      	beq.n	800a374 <__gethex+0x318>
 800a31a:	2b01      	cmp	r3, #1
 800a31c:	d11c      	bne.n	800a358 <__gethex+0x2fc>
 800a31e:	42ae      	cmp	r6, r5
 800a320:	d11a      	bne.n	800a358 <__gethex+0x2fc>
 800a322:	2e01      	cmp	r6, #1
 800a324:	d112      	bne.n	800a34c <__gethex+0x2f0>
 800a326:	9a04      	ldr	r2, [sp, #16]
 800a328:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800a32c:	6013      	str	r3, [r2, #0]
 800a32e:	2301      	movs	r3, #1
 800a330:	6123      	str	r3, [r4, #16]
 800a332:	f8c9 3000 	str.w	r3, [r9]
 800a336:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800a338:	2762      	movs	r7, #98	; 0x62
 800a33a:	601c      	str	r4, [r3, #0]
 800a33c:	e723      	b.n	800a186 <__gethex+0x12a>
 800a33e:	bf00      	nop
 800a340:	0800bd88 	.word	0x0800bd88
 800a344:	0800bd10 	.word	0x0800bd10
 800a348:	0800bd21 	.word	0x0800bd21
 800a34c:	1e71      	subs	r1, r6, #1
 800a34e:	4620      	mov	r0, r4
 800a350:	f000 fe59 	bl	800b006 <__any_on>
 800a354:	2800      	cmp	r0, #0
 800a356:	d1e6      	bne.n	800a326 <__gethex+0x2ca>
 800a358:	ee18 0a10 	vmov	r0, s16
 800a35c:	4621      	mov	r1, r4
 800a35e:	f000 f9f5 	bl	800a74c <_Bfree>
 800a362:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800a364:	2300      	movs	r3, #0
 800a366:	6013      	str	r3, [r2, #0]
 800a368:	2750      	movs	r7, #80	; 0x50
 800a36a:	e70c      	b.n	800a186 <__gethex+0x12a>
 800a36c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a36e:	2b00      	cmp	r3, #0
 800a370:	d1f2      	bne.n	800a358 <__gethex+0x2fc>
 800a372:	e7d8      	b.n	800a326 <__gethex+0x2ca>
 800a374:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a376:	2b00      	cmp	r3, #0
 800a378:	d1d5      	bne.n	800a326 <__gethex+0x2ca>
 800a37a:	e7ed      	b.n	800a358 <__gethex+0x2fc>
 800a37c:	1e6f      	subs	r7, r5, #1
 800a37e:	f1ba 0f00 	cmp.w	sl, #0
 800a382:	d131      	bne.n	800a3e8 <__gethex+0x38c>
 800a384:	b127      	cbz	r7, 800a390 <__gethex+0x334>
 800a386:	4639      	mov	r1, r7
 800a388:	4620      	mov	r0, r4
 800a38a:	f000 fe3c 	bl	800b006 <__any_on>
 800a38e:	4682      	mov	sl, r0
 800a390:	117b      	asrs	r3, r7, #5
 800a392:	2101      	movs	r1, #1
 800a394:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800a398:	f007 071f 	and.w	r7, r7, #31
 800a39c:	fa01 f707 	lsl.w	r7, r1, r7
 800a3a0:	421f      	tst	r7, r3
 800a3a2:	4629      	mov	r1, r5
 800a3a4:	4620      	mov	r0, r4
 800a3a6:	bf18      	it	ne
 800a3a8:	f04a 0a02 	orrne.w	sl, sl, #2
 800a3ac:	1b76      	subs	r6, r6, r5
 800a3ae:	f7ff fded 	bl	8009f8c <rshift>
 800a3b2:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800a3b6:	2702      	movs	r7, #2
 800a3b8:	f1ba 0f00 	cmp.w	sl, #0
 800a3bc:	d048      	beq.n	800a450 <__gethex+0x3f4>
 800a3be:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800a3c2:	2b02      	cmp	r3, #2
 800a3c4:	d015      	beq.n	800a3f2 <__gethex+0x396>
 800a3c6:	2b03      	cmp	r3, #3
 800a3c8:	d017      	beq.n	800a3fa <__gethex+0x39e>
 800a3ca:	2b01      	cmp	r3, #1
 800a3cc:	d109      	bne.n	800a3e2 <__gethex+0x386>
 800a3ce:	f01a 0f02 	tst.w	sl, #2
 800a3d2:	d006      	beq.n	800a3e2 <__gethex+0x386>
 800a3d4:	f8d9 0000 	ldr.w	r0, [r9]
 800a3d8:	ea4a 0a00 	orr.w	sl, sl, r0
 800a3dc:	f01a 0f01 	tst.w	sl, #1
 800a3e0:	d10e      	bne.n	800a400 <__gethex+0x3a4>
 800a3e2:	f047 0710 	orr.w	r7, r7, #16
 800a3e6:	e033      	b.n	800a450 <__gethex+0x3f4>
 800a3e8:	f04f 0a01 	mov.w	sl, #1
 800a3ec:	e7d0      	b.n	800a390 <__gethex+0x334>
 800a3ee:	2701      	movs	r7, #1
 800a3f0:	e7e2      	b.n	800a3b8 <__gethex+0x35c>
 800a3f2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a3f4:	f1c3 0301 	rsb	r3, r3, #1
 800a3f8:	9315      	str	r3, [sp, #84]	; 0x54
 800a3fa:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a3fc:	2b00      	cmp	r3, #0
 800a3fe:	d0f0      	beq.n	800a3e2 <__gethex+0x386>
 800a400:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800a404:	f104 0314 	add.w	r3, r4, #20
 800a408:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800a40c:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800a410:	f04f 0c00 	mov.w	ip, #0
 800a414:	4618      	mov	r0, r3
 800a416:	f853 2b04 	ldr.w	r2, [r3], #4
 800a41a:	f1b2 3fff 	cmp.w	r2, #4294967295
 800a41e:	d01c      	beq.n	800a45a <__gethex+0x3fe>
 800a420:	3201      	adds	r2, #1
 800a422:	6002      	str	r2, [r0, #0]
 800a424:	2f02      	cmp	r7, #2
 800a426:	f104 0314 	add.w	r3, r4, #20
 800a42a:	d13f      	bne.n	800a4ac <__gethex+0x450>
 800a42c:	f8d8 2000 	ldr.w	r2, [r8]
 800a430:	3a01      	subs	r2, #1
 800a432:	42b2      	cmp	r2, r6
 800a434:	d10a      	bne.n	800a44c <__gethex+0x3f0>
 800a436:	1171      	asrs	r1, r6, #5
 800a438:	2201      	movs	r2, #1
 800a43a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800a43e:	f006 061f 	and.w	r6, r6, #31
 800a442:	fa02 f606 	lsl.w	r6, r2, r6
 800a446:	421e      	tst	r6, r3
 800a448:	bf18      	it	ne
 800a44a:	4617      	movne	r7, r2
 800a44c:	f047 0720 	orr.w	r7, r7, #32
 800a450:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800a452:	601c      	str	r4, [r3, #0]
 800a454:	9b04      	ldr	r3, [sp, #16]
 800a456:	601d      	str	r5, [r3, #0]
 800a458:	e695      	b.n	800a186 <__gethex+0x12a>
 800a45a:	4299      	cmp	r1, r3
 800a45c:	f843 cc04 	str.w	ip, [r3, #-4]
 800a460:	d8d8      	bhi.n	800a414 <__gethex+0x3b8>
 800a462:	68a3      	ldr	r3, [r4, #8]
 800a464:	459b      	cmp	fp, r3
 800a466:	db19      	blt.n	800a49c <__gethex+0x440>
 800a468:	6861      	ldr	r1, [r4, #4]
 800a46a:	ee18 0a10 	vmov	r0, s16
 800a46e:	3101      	adds	r1, #1
 800a470:	f000 f92c 	bl	800a6cc <_Balloc>
 800a474:	4681      	mov	r9, r0
 800a476:	b918      	cbnz	r0, 800a480 <__gethex+0x424>
 800a478:	4b1a      	ldr	r3, [pc, #104]	; (800a4e4 <__gethex+0x488>)
 800a47a:	4602      	mov	r2, r0
 800a47c:	2184      	movs	r1, #132	; 0x84
 800a47e:	e6a8      	b.n	800a1d2 <__gethex+0x176>
 800a480:	6922      	ldr	r2, [r4, #16]
 800a482:	3202      	adds	r2, #2
 800a484:	f104 010c 	add.w	r1, r4, #12
 800a488:	0092      	lsls	r2, r2, #2
 800a48a:	300c      	adds	r0, #12
 800a48c:	f7fe fd41 	bl	8008f12 <memcpy>
 800a490:	4621      	mov	r1, r4
 800a492:	ee18 0a10 	vmov	r0, s16
 800a496:	f000 f959 	bl	800a74c <_Bfree>
 800a49a:	464c      	mov	r4, r9
 800a49c:	6923      	ldr	r3, [r4, #16]
 800a49e:	1c5a      	adds	r2, r3, #1
 800a4a0:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800a4a4:	6122      	str	r2, [r4, #16]
 800a4a6:	2201      	movs	r2, #1
 800a4a8:	615a      	str	r2, [r3, #20]
 800a4aa:	e7bb      	b.n	800a424 <__gethex+0x3c8>
 800a4ac:	6922      	ldr	r2, [r4, #16]
 800a4ae:	455a      	cmp	r2, fp
 800a4b0:	dd0b      	ble.n	800a4ca <__gethex+0x46e>
 800a4b2:	2101      	movs	r1, #1
 800a4b4:	4620      	mov	r0, r4
 800a4b6:	f7ff fd69 	bl	8009f8c <rshift>
 800a4ba:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800a4be:	3501      	adds	r5, #1
 800a4c0:	42ab      	cmp	r3, r5
 800a4c2:	f6ff aed0 	blt.w	800a266 <__gethex+0x20a>
 800a4c6:	2701      	movs	r7, #1
 800a4c8:	e7c0      	b.n	800a44c <__gethex+0x3f0>
 800a4ca:	f016 061f 	ands.w	r6, r6, #31
 800a4ce:	d0fa      	beq.n	800a4c6 <__gethex+0x46a>
 800a4d0:	4453      	add	r3, sl
 800a4d2:	f1c6 0620 	rsb	r6, r6, #32
 800a4d6:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800a4da:	f000 f9e9 	bl	800a8b0 <__hi0bits>
 800a4de:	42b0      	cmp	r0, r6
 800a4e0:	dbe7      	blt.n	800a4b2 <__gethex+0x456>
 800a4e2:	e7f0      	b.n	800a4c6 <__gethex+0x46a>
 800a4e4:	0800bd10 	.word	0x0800bd10

0800a4e8 <L_shift>:
 800a4e8:	f1c2 0208 	rsb	r2, r2, #8
 800a4ec:	0092      	lsls	r2, r2, #2
 800a4ee:	b570      	push	{r4, r5, r6, lr}
 800a4f0:	f1c2 0620 	rsb	r6, r2, #32
 800a4f4:	6843      	ldr	r3, [r0, #4]
 800a4f6:	6804      	ldr	r4, [r0, #0]
 800a4f8:	fa03 f506 	lsl.w	r5, r3, r6
 800a4fc:	432c      	orrs	r4, r5
 800a4fe:	40d3      	lsrs	r3, r2
 800a500:	6004      	str	r4, [r0, #0]
 800a502:	f840 3f04 	str.w	r3, [r0, #4]!
 800a506:	4288      	cmp	r0, r1
 800a508:	d3f4      	bcc.n	800a4f4 <L_shift+0xc>
 800a50a:	bd70      	pop	{r4, r5, r6, pc}

0800a50c <__match>:
 800a50c:	b530      	push	{r4, r5, lr}
 800a50e:	6803      	ldr	r3, [r0, #0]
 800a510:	3301      	adds	r3, #1
 800a512:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a516:	b914      	cbnz	r4, 800a51e <__match+0x12>
 800a518:	6003      	str	r3, [r0, #0]
 800a51a:	2001      	movs	r0, #1
 800a51c:	bd30      	pop	{r4, r5, pc}
 800a51e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a522:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800a526:	2d19      	cmp	r5, #25
 800a528:	bf98      	it	ls
 800a52a:	3220      	addls	r2, #32
 800a52c:	42a2      	cmp	r2, r4
 800a52e:	d0f0      	beq.n	800a512 <__match+0x6>
 800a530:	2000      	movs	r0, #0
 800a532:	e7f3      	b.n	800a51c <__match+0x10>

0800a534 <__hexnan>:
 800a534:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a538:	680b      	ldr	r3, [r1, #0]
 800a53a:	115e      	asrs	r6, r3, #5
 800a53c:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800a540:	f013 031f 	ands.w	r3, r3, #31
 800a544:	b087      	sub	sp, #28
 800a546:	bf18      	it	ne
 800a548:	3604      	addne	r6, #4
 800a54a:	2500      	movs	r5, #0
 800a54c:	1f37      	subs	r7, r6, #4
 800a54e:	4690      	mov	r8, r2
 800a550:	6802      	ldr	r2, [r0, #0]
 800a552:	9301      	str	r3, [sp, #4]
 800a554:	4682      	mov	sl, r0
 800a556:	f846 5c04 	str.w	r5, [r6, #-4]
 800a55a:	46b9      	mov	r9, r7
 800a55c:	463c      	mov	r4, r7
 800a55e:	9502      	str	r5, [sp, #8]
 800a560:	46ab      	mov	fp, r5
 800a562:	7851      	ldrb	r1, [r2, #1]
 800a564:	1c53      	adds	r3, r2, #1
 800a566:	9303      	str	r3, [sp, #12]
 800a568:	b341      	cbz	r1, 800a5bc <__hexnan+0x88>
 800a56a:	4608      	mov	r0, r1
 800a56c:	9205      	str	r2, [sp, #20]
 800a56e:	9104      	str	r1, [sp, #16]
 800a570:	f7ff fd5e 	bl	800a030 <__hexdig_fun>
 800a574:	2800      	cmp	r0, #0
 800a576:	d14f      	bne.n	800a618 <__hexnan+0xe4>
 800a578:	9904      	ldr	r1, [sp, #16]
 800a57a:	9a05      	ldr	r2, [sp, #20]
 800a57c:	2920      	cmp	r1, #32
 800a57e:	d818      	bhi.n	800a5b2 <__hexnan+0x7e>
 800a580:	9b02      	ldr	r3, [sp, #8]
 800a582:	459b      	cmp	fp, r3
 800a584:	dd13      	ble.n	800a5ae <__hexnan+0x7a>
 800a586:	454c      	cmp	r4, r9
 800a588:	d206      	bcs.n	800a598 <__hexnan+0x64>
 800a58a:	2d07      	cmp	r5, #7
 800a58c:	dc04      	bgt.n	800a598 <__hexnan+0x64>
 800a58e:	462a      	mov	r2, r5
 800a590:	4649      	mov	r1, r9
 800a592:	4620      	mov	r0, r4
 800a594:	f7ff ffa8 	bl	800a4e8 <L_shift>
 800a598:	4544      	cmp	r4, r8
 800a59a:	d950      	bls.n	800a63e <__hexnan+0x10a>
 800a59c:	2300      	movs	r3, #0
 800a59e:	f1a4 0904 	sub.w	r9, r4, #4
 800a5a2:	f844 3c04 	str.w	r3, [r4, #-4]
 800a5a6:	f8cd b008 	str.w	fp, [sp, #8]
 800a5aa:	464c      	mov	r4, r9
 800a5ac:	461d      	mov	r5, r3
 800a5ae:	9a03      	ldr	r2, [sp, #12]
 800a5b0:	e7d7      	b.n	800a562 <__hexnan+0x2e>
 800a5b2:	2929      	cmp	r1, #41	; 0x29
 800a5b4:	d156      	bne.n	800a664 <__hexnan+0x130>
 800a5b6:	3202      	adds	r2, #2
 800a5b8:	f8ca 2000 	str.w	r2, [sl]
 800a5bc:	f1bb 0f00 	cmp.w	fp, #0
 800a5c0:	d050      	beq.n	800a664 <__hexnan+0x130>
 800a5c2:	454c      	cmp	r4, r9
 800a5c4:	d206      	bcs.n	800a5d4 <__hexnan+0xa0>
 800a5c6:	2d07      	cmp	r5, #7
 800a5c8:	dc04      	bgt.n	800a5d4 <__hexnan+0xa0>
 800a5ca:	462a      	mov	r2, r5
 800a5cc:	4649      	mov	r1, r9
 800a5ce:	4620      	mov	r0, r4
 800a5d0:	f7ff ff8a 	bl	800a4e8 <L_shift>
 800a5d4:	4544      	cmp	r4, r8
 800a5d6:	d934      	bls.n	800a642 <__hexnan+0x10e>
 800a5d8:	f1a8 0204 	sub.w	r2, r8, #4
 800a5dc:	4623      	mov	r3, r4
 800a5de:	f853 1b04 	ldr.w	r1, [r3], #4
 800a5e2:	f842 1f04 	str.w	r1, [r2, #4]!
 800a5e6:	429f      	cmp	r7, r3
 800a5e8:	d2f9      	bcs.n	800a5de <__hexnan+0xaa>
 800a5ea:	1b3b      	subs	r3, r7, r4
 800a5ec:	f023 0303 	bic.w	r3, r3, #3
 800a5f0:	3304      	adds	r3, #4
 800a5f2:	3401      	adds	r4, #1
 800a5f4:	3e03      	subs	r6, #3
 800a5f6:	42b4      	cmp	r4, r6
 800a5f8:	bf88      	it	hi
 800a5fa:	2304      	movhi	r3, #4
 800a5fc:	4443      	add	r3, r8
 800a5fe:	2200      	movs	r2, #0
 800a600:	f843 2b04 	str.w	r2, [r3], #4
 800a604:	429f      	cmp	r7, r3
 800a606:	d2fb      	bcs.n	800a600 <__hexnan+0xcc>
 800a608:	683b      	ldr	r3, [r7, #0]
 800a60a:	b91b      	cbnz	r3, 800a614 <__hexnan+0xe0>
 800a60c:	4547      	cmp	r7, r8
 800a60e:	d127      	bne.n	800a660 <__hexnan+0x12c>
 800a610:	2301      	movs	r3, #1
 800a612:	603b      	str	r3, [r7, #0]
 800a614:	2005      	movs	r0, #5
 800a616:	e026      	b.n	800a666 <__hexnan+0x132>
 800a618:	3501      	adds	r5, #1
 800a61a:	2d08      	cmp	r5, #8
 800a61c:	f10b 0b01 	add.w	fp, fp, #1
 800a620:	dd06      	ble.n	800a630 <__hexnan+0xfc>
 800a622:	4544      	cmp	r4, r8
 800a624:	d9c3      	bls.n	800a5ae <__hexnan+0x7a>
 800a626:	2300      	movs	r3, #0
 800a628:	f844 3c04 	str.w	r3, [r4, #-4]
 800a62c:	2501      	movs	r5, #1
 800a62e:	3c04      	subs	r4, #4
 800a630:	6822      	ldr	r2, [r4, #0]
 800a632:	f000 000f 	and.w	r0, r0, #15
 800a636:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800a63a:	6022      	str	r2, [r4, #0]
 800a63c:	e7b7      	b.n	800a5ae <__hexnan+0x7a>
 800a63e:	2508      	movs	r5, #8
 800a640:	e7b5      	b.n	800a5ae <__hexnan+0x7a>
 800a642:	9b01      	ldr	r3, [sp, #4]
 800a644:	2b00      	cmp	r3, #0
 800a646:	d0df      	beq.n	800a608 <__hexnan+0xd4>
 800a648:	f04f 32ff 	mov.w	r2, #4294967295
 800a64c:	f1c3 0320 	rsb	r3, r3, #32
 800a650:	fa22 f303 	lsr.w	r3, r2, r3
 800a654:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800a658:	401a      	ands	r2, r3
 800a65a:	f846 2c04 	str.w	r2, [r6, #-4]
 800a65e:	e7d3      	b.n	800a608 <__hexnan+0xd4>
 800a660:	3f04      	subs	r7, #4
 800a662:	e7d1      	b.n	800a608 <__hexnan+0xd4>
 800a664:	2004      	movs	r0, #4
 800a666:	b007      	add	sp, #28
 800a668:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800a66c <_lseek_r>:
 800a66c:	b538      	push	{r3, r4, r5, lr}
 800a66e:	4d07      	ldr	r5, [pc, #28]	; (800a68c <_lseek_r+0x20>)
 800a670:	4604      	mov	r4, r0
 800a672:	4608      	mov	r0, r1
 800a674:	4611      	mov	r1, r2
 800a676:	2200      	movs	r2, #0
 800a678:	602a      	str	r2, [r5, #0]
 800a67a:	461a      	mov	r2, r3
 800a67c:	f7f7 fae6 	bl	8001c4c <_lseek>
 800a680:	1c43      	adds	r3, r0, #1
 800a682:	d102      	bne.n	800a68a <_lseek_r+0x1e>
 800a684:	682b      	ldr	r3, [r5, #0]
 800a686:	b103      	cbz	r3, 800a68a <_lseek_r+0x1e>
 800a688:	6023      	str	r3, [r4, #0]
 800a68a:	bd38      	pop	{r3, r4, r5, pc}
 800a68c:	200055c0 	.word	0x200055c0

0800a690 <__ascii_mbtowc>:
 800a690:	b082      	sub	sp, #8
 800a692:	b901      	cbnz	r1, 800a696 <__ascii_mbtowc+0x6>
 800a694:	a901      	add	r1, sp, #4
 800a696:	b142      	cbz	r2, 800a6aa <__ascii_mbtowc+0x1a>
 800a698:	b14b      	cbz	r3, 800a6ae <__ascii_mbtowc+0x1e>
 800a69a:	7813      	ldrb	r3, [r2, #0]
 800a69c:	600b      	str	r3, [r1, #0]
 800a69e:	7812      	ldrb	r2, [r2, #0]
 800a6a0:	1e10      	subs	r0, r2, #0
 800a6a2:	bf18      	it	ne
 800a6a4:	2001      	movne	r0, #1
 800a6a6:	b002      	add	sp, #8
 800a6a8:	4770      	bx	lr
 800a6aa:	4610      	mov	r0, r2
 800a6ac:	e7fb      	b.n	800a6a6 <__ascii_mbtowc+0x16>
 800a6ae:	f06f 0001 	mvn.w	r0, #1
 800a6b2:	e7f8      	b.n	800a6a6 <__ascii_mbtowc+0x16>

0800a6b4 <__malloc_lock>:
 800a6b4:	4801      	ldr	r0, [pc, #4]	; (800a6bc <__malloc_lock+0x8>)
 800a6b6:	f7fe bc2a 	b.w	8008f0e <__retarget_lock_acquire_recursive>
 800a6ba:	bf00      	nop
 800a6bc:	200055b4 	.word	0x200055b4

0800a6c0 <__malloc_unlock>:
 800a6c0:	4801      	ldr	r0, [pc, #4]	; (800a6c8 <__malloc_unlock+0x8>)
 800a6c2:	f7fe bc25 	b.w	8008f10 <__retarget_lock_release_recursive>
 800a6c6:	bf00      	nop
 800a6c8:	200055b4 	.word	0x200055b4

0800a6cc <_Balloc>:
 800a6cc:	b570      	push	{r4, r5, r6, lr}
 800a6ce:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800a6d0:	4604      	mov	r4, r0
 800a6d2:	460d      	mov	r5, r1
 800a6d4:	b976      	cbnz	r6, 800a6f4 <_Balloc+0x28>
 800a6d6:	2010      	movs	r0, #16
 800a6d8:	f000 fd70 	bl	800b1bc <malloc>
 800a6dc:	4602      	mov	r2, r0
 800a6de:	6260      	str	r0, [r4, #36]	; 0x24
 800a6e0:	b920      	cbnz	r0, 800a6ec <_Balloc+0x20>
 800a6e2:	4b18      	ldr	r3, [pc, #96]	; (800a744 <_Balloc+0x78>)
 800a6e4:	4818      	ldr	r0, [pc, #96]	; (800a748 <_Balloc+0x7c>)
 800a6e6:	2166      	movs	r1, #102	; 0x66
 800a6e8:	f000 fd38 	bl	800b15c <__assert_func>
 800a6ec:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a6f0:	6006      	str	r6, [r0, #0]
 800a6f2:	60c6      	str	r6, [r0, #12]
 800a6f4:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800a6f6:	68f3      	ldr	r3, [r6, #12]
 800a6f8:	b183      	cbz	r3, 800a71c <_Balloc+0x50>
 800a6fa:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a6fc:	68db      	ldr	r3, [r3, #12]
 800a6fe:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800a702:	b9b8      	cbnz	r0, 800a734 <_Balloc+0x68>
 800a704:	2101      	movs	r1, #1
 800a706:	fa01 f605 	lsl.w	r6, r1, r5
 800a70a:	1d72      	adds	r2, r6, #5
 800a70c:	0092      	lsls	r2, r2, #2
 800a70e:	4620      	mov	r0, r4
 800a710:	f000 fc9a 	bl	800b048 <_calloc_r>
 800a714:	b160      	cbz	r0, 800a730 <_Balloc+0x64>
 800a716:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800a71a:	e00e      	b.n	800a73a <_Balloc+0x6e>
 800a71c:	2221      	movs	r2, #33	; 0x21
 800a71e:	2104      	movs	r1, #4
 800a720:	4620      	mov	r0, r4
 800a722:	f000 fc91 	bl	800b048 <_calloc_r>
 800a726:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a728:	60f0      	str	r0, [r6, #12]
 800a72a:	68db      	ldr	r3, [r3, #12]
 800a72c:	2b00      	cmp	r3, #0
 800a72e:	d1e4      	bne.n	800a6fa <_Balloc+0x2e>
 800a730:	2000      	movs	r0, #0
 800a732:	bd70      	pop	{r4, r5, r6, pc}
 800a734:	6802      	ldr	r2, [r0, #0]
 800a736:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800a73a:	2300      	movs	r3, #0
 800a73c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800a740:	e7f7      	b.n	800a732 <_Balloc+0x66>
 800a742:	bf00      	nop
 800a744:	0800bd9c 	.word	0x0800bd9c
 800a748:	0800bdb3 	.word	0x0800bdb3

0800a74c <_Bfree>:
 800a74c:	b570      	push	{r4, r5, r6, lr}
 800a74e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800a750:	4605      	mov	r5, r0
 800a752:	460c      	mov	r4, r1
 800a754:	b976      	cbnz	r6, 800a774 <_Bfree+0x28>
 800a756:	2010      	movs	r0, #16
 800a758:	f000 fd30 	bl	800b1bc <malloc>
 800a75c:	4602      	mov	r2, r0
 800a75e:	6268      	str	r0, [r5, #36]	; 0x24
 800a760:	b920      	cbnz	r0, 800a76c <_Bfree+0x20>
 800a762:	4b09      	ldr	r3, [pc, #36]	; (800a788 <_Bfree+0x3c>)
 800a764:	4809      	ldr	r0, [pc, #36]	; (800a78c <_Bfree+0x40>)
 800a766:	218a      	movs	r1, #138	; 0x8a
 800a768:	f000 fcf8 	bl	800b15c <__assert_func>
 800a76c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a770:	6006      	str	r6, [r0, #0]
 800a772:	60c6      	str	r6, [r0, #12]
 800a774:	b13c      	cbz	r4, 800a786 <_Bfree+0x3a>
 800a776:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800a778:	6862      	ldr	r2, [r4, #4]
 800a77a:	68db      	ldr	r3, [r3, #12]
 800a77c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800a780:	6021      	str	r1, [r4, #0]
 800a782:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800a786:	bd70      	pop	{r4, r5, r6, pc}
 800a788:	0800bd9c 	.word	0x0800bd9c
 800a78c:	0800bdb3 	.word	0x0800bdb3

0800a790 <__multadd>:
 800a790:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a794:	690d      	ldr	r5, [r1, #16]
 800a796:	4607      	mov	r7, r0
 800a798:	460c      	mov	r4, r1
 800a79a:	461e      	mov	r6, r3
 800a79c:	f101 0c14 	add.w	ip, r1, #20
 800a7a0:	2000      	movs	r0, #0
 800a7a2:	f8dc 3000 	ldr.w	r3, [ip]
 800a7a6:	b299      	uxth	r1, r3
 800a7a8:	fb02 6101 	mla	r1, r2, r1, r6
 800a7ac:	0c1e      	lsrs	r6, r3, #16
 800a7ae:	0c0b      	lsrs	r3, r1, #16
 800a7b0:	fb02 3306 	mla	r3, r2, r6, r3
 800a7b4:	b289      	uxth	r1, r1
 800a7b6:	3001      	adds	r0, #1
 800a7b8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800a7bc:	4285      	cmp	r5, r0
 800a7be:	f84c 1b04 	str.w	r1, [ip], #4
 800a7c2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800a7c6:	dcec      	bgt.n	800a7a2 <__multadd+0x12>
 800a7c8:	b30e      	cbz	r6, 800a80e <__multadd+0x7e>
 800a7ca:	68a3      	ldr	r3, [r4, #8]
 800a7cc:	42ab      	cmp	r3, r5
 800a7ce:	dc19      	bgt.n	800a804 <__multadd+0x74>
 800a7d0:	6861      	ldr	r1, [r4, #4]
 800a7d2:	4638      	mov	r0, r7
 800a7d4:	3101      	adds	r1, #1
 800a7d6:	f7ff ff79 	bl	800a6cc <_Balloc>
 800a7da:	4680      	mov	r8, r0
 800a7dc:	b928      	cbnz	r0, 800a7ea <__multadd+0x5a>
 800a7de:	4602      	mov	r2, r0
 800a7e0:	4b0c      	ldr	r3, [pc, #48]	; (800a814 <__multadd+0x84>)
 800a7e2:	480d      	ldr	r0, [pc, #52]	; (800a818 <__multadd+0x88>)
 800a7e4:	21b5      	movs	r1, #181	; 0xb5
 800a7e6:	f000 fcb9 	bl	800b15c <__assert_func>
 800a7ea:	6922      	ldr	r2, [r4, #16]
 800a7ec:	3202      	adds	r2, #2
 800a7ee:	f104 010c 	add.w	r1, r4, #12
 800a7f2:	0092      	lsls	r2, r2, #2
 800a7f4:	300c      	adds	r0, #12
 800a7f6:	f7fe fb8c 	bl	8008f12 <memcpy>
 800a7fa:	4621      	mov	r1, r4
 800a7fc:	4638      	mov	r0, r7
 800a7fe:	f7ff ffa5 	bl	800a74c <_Bfree>
 800a802:	4644      	mov	r4, r8
 800a804:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800a808:	3501      	adds	r5, #1
 800a80a:	615e      	str	r6, [r3, #20]
 800a80c:	6125      	str	r5, [r4, #16]
 800a80e:	4620      	mov	r0, r4
 800a810:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a814:	0800bd10 	.word	0x0800bd10
 800a818:	0800bdb3 	.word	0x0800bdb3

0800a81c <__s2b>:
 800a81c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a820:	460c      	mov	r4, r1
 800a822:	4615      	mov	r5, r2
 800a824:	461f      	mov	r7, r3
 800a826:	2209      	movs	r2, #9
 800a828:	3308      	adds	r3, #8
 800a82a:	4606      	mov	r6, r0
 800a82c:	fb93 f3f2 	sdiv	r3, r3, r2
 800a830:	2100      	movs	r1, #0
 800a832:	2201      	movs	r2, #1
 800a834:	429a      	cmp	r2, r3
 800a836:	db09      	blt.n	800a84c <__s2b+0x30>
 800a838:	4630      	mov	r0, r6
 800a83a:	f7ff ff47 	bl	800a6cc <_Balloc>
 800a83e:	b940      	cbnz	r0, 800a852 <__s2b+0x36>
 800a840:	4602      	mov	r2, r0
 800a842:	4b19      	ldr	r3, [pc, #100]	; (800a8a8 <__s2b+0x8c>)
 800a844:	4819      	ldr	r0, [pc, #100]	; (800a8ac <__s2b+0x90>)
 800a846:	21ce      	movs	r1, #206	; 0xce
 800a848:	f000 fc88 	bl	800b15c <__assert_func>
 800a84c:	0052      	lsls	r2, r2, #1
 800a84e:	3101      	adds	r1, #1
 800a850:	e7f0      	b.n	800a834 <__s2b+0x18>
 800a852:	9b08      	ldr	r3, [sp, #32]
 800a854:	6143      	str	r3, [r0, #20]
 800a856:	2d09      	cmp	r5, #9
 800a858:	f04f 0301 	mov.w	r3, #1
 800a85c:	6103      	str	r3, [r0, #16]
 800a85e:	dd16      	ble.n	800a88e <__s2b+0x72>
 800a860:	f104 0909 	add.w	r9, r4, #9
 800a864:	46c8      	mov	r8, r9
 800a866:	442c      	add	r4, r5
 800a868:	f818 3b01 	ldrb.w	r3, [r8], #1
 800a86c:	4601      	mov	r1, r0
 800a86e:	3b30      	subs	r3, #48	; 0x30
 800a870:	220a      	movs	r2, #10
 800a872:	4630      	mov	r0, r6
 800a874:	f7ff ff8c 	bl	800a790 <__multadd>
 800a878:	45a0      	cmp	r8, r4
 800a87a:	d1f5      	bne.n	800a868 <__s2b+0x4c>
 800a87c:	f1a5 0408 	sub.w	r4, r5, #8
 800a880:	444c      	add	r4, r9
 800a882:	1b2d      	subs	r5, r5, r4
 800a884:	1963      	adds	r3, r4, r5
 800a886:	42bb      	cmp	r3, r7
 800a888:	db04      	blt.n	800a894 <__s2b+0x78>
 800a88a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a88e:	340a      	adds	r4, #10
 800a890:	2509      	movs	r5, #9
 800a892:	e7f6      	b.n	800a882 <__s2b+0x66>
 800a894:	f814 3b01 	ldrb.w	r3, [r4], #1
 800a898:	4601      	mov	r1, r0
 800a89a:	3b30      	subs	r3, #48	; 0x30
 800a89c:	220a      	movs	r2, #10
 800a89e:	4630      	mov	r0, r6
 800a8a0:	f7ff ff76 	bl	800a790 <__multadd>
 800a8a4:	e7ee      	b.n	800a884 <__s2b+0x68>
 800a8a6:	bf00      	nop
 800a8a8:	0800bd10 	.word	0x0800bd10
 800a8ac:	0800bdb3 	.word	0x0800bdb3

0800a8b0 <__hi0bits>:
 800a8b0:	0c03      	lsrs	r3, r0, #16
 800a8b2:	041b      	lsls	r3, r3, #16
 800a8b4:	b9d3      	cbnz	r3, 800a8ec <__hi0bits+0x3c>
 800a8b6:	0400      	lsls	r0, r0, #16
 800a8b8:	2310      	movs	r3, #16
 800a8ba:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800a8be:	bf04      	itt	eq
 800a8c0:	0200      	lsleq	r0, r0, #8
 800a8c2:	3308      	addeq	r3, #8
 800a8c4:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800a8c8:	bf04      	itt	eq
 800a8ca:	0100      	lsleq	r0, r0, #4
 800a8cc:	3304      	addeq	r3, #4
 800a8ce:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800a8d2:	bf04      	itt	eq
 800a8d4:	0080      	lsleq	r0, r0, #2
 800a8d6:	3302      	addeq	r3, #2
 800a8d8:	2800      	cmp	r0, #0
 800a8da:	db05      	blt.n	800a8e8 <__hi0bits+0x38>
 800a8dc:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800a8e0:	f103 0301 	add.w	r3, r3, #1
 800a8e4:	bf08      	it	eq
 800a8e6:	2320      	moveq	r3, #32
 800a8e8:	4618      	mov	r0, r3
 800a8ea:	4770      	bx	lr
 800a8ec:	2300      	movs	r3, #0
 800a8ee:	e7e4      	b.n	800a8ba <__hi0bits+0xa>

0800a8f0 <__lo0bits>:
 800a8f0:	6803      	ldr	r3, [r0, #0]
 800a8f2:	f013 0207 	ands.w	r2, r3, #7
 800a8f6:	4601      	mov	r1, r0
 800a8f8:	d00b      	beq.n	800a912 <__lo0bits+0x22>
 800a8fa:	07da      	lsls	r2, r3, #31
 800a8fc:	d423      	bmi.n	800a946 <__lo0bits+0x56>
 800a8fe:	0798      	lsls	r0, r3, #30
 800a900:	bf49      	itett	mi
 800a902:	085b      	lsrmi	r3, r3, #1
 800a904:	089b      	lsrpl	r3, r3, #2
 800a906:	2001      	movmi	r0, #1
 800a908:	600b      	strmi	r3, [r1, #0]
 800a90a:	bf5c      	itt	pl
 800a90c:	600b      	strpl	r3, [r1, #0]
 800a90e:	2002      	movpl	r0, #2
 800a910:	4770      	bx	lr
 800a912:	b298      	uxth	r0, r3
 800a914:	b9a8      	cbnz	r0, 800a942 <__lo0bits+0x52>
 800a916:	0c1b      	lsrs	r3, r3, #16
 800a918:	2010      	movs	r0, #16
 800a91a:	b2da      	uxtb	r2, r3
 800a91c:	b90a      	cbnz	r2, 800a922 <__lo0bits+0x32>
 800a91e:	3008      	adds	r0, #8
 800a920:	0a1b      	lsrs	r3, r3, #8
 800a922:	071a      	lsls	r2, r3, #28
 800a924:	bf04      	itt	eq
 800a926:	091b      	lsreq	r3, r3, #4
 800a928:	3004      	addeq	r0, #4
 800a92a:	079a      	lsls	r2, r3, #30
 800a92c:	bf04      	itt	eq
 800a92e:	089b      	lsreq	r3, r3, #2
 800a930:	3002      	addeq	r0, #2
 800a932:	07da      	lsls	r2, r3, #31
 800a934:	d403      	bmi.n	800a93e <__lo0bits+0x4e>
 800a936:	085b      	lsrs	r3, r3, #1
 800a938:	f100 0001 	add.w	r0, r0, #1
 800a93c:	d005      	beq.n	800a94a <__lo0bits+0x5a>
 800a93e:	600b      	str	r3, [r1, #0]
 800a940:	4770      	bx	lr
 800a942:	4610      	mov	r0, r2
 800a944:	e7e9      	b.n	800a91a <__lo0bits+0x2a>
 800a946:	2000      	movs	r0, #0
 800a948:	4770      	bx	lr
 800a94a:	2020      	movs	r0, #32
 800a94c:	4770      	bx	lr
	...

0800a950 <__i2b>:
 800a950:	b510      	push	{r4, lr}
 800a952:	460c      	mov	r4, r1
 800a954:	2101      	movs	r1, #1
 800a956:	f7ff feb9 	bl	800a6cc <_Balloc>
 800a95a:	4602      	mov	r2, r0
 800a95c:	b928      	cbnz	r0, 800a96a <__i2b+0x1a>
 800a95e:	4b05      	ldr	r3, [pc, #20]	; (800a974 <__i2b+0x24>)
 800a960:	4805      	ldr	r0, [pc, #20]	; (800a978 <__i2b+0x28>)
 800a962:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800a966:	f000 fbf9 	bl	800b15c <__assert_func>
 800a96a:	2301      	movs	r3, #1
 800a96c:	6144      	str	r4, [r0, #20]
 800a96e:	6103      	str	r3, [r0, #16]
 800a970:	bd10      	pop	{r4, pc}
 800a972:	bf00      	nop
 800a974:	0800bd10 	.word	0x0800bd10
 800a978:	0800bdb3 	.word	0x0800bdb3

0800a97c <__multiply>:
 800a97c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a980:	4691      	mov	r9, r2
 800a982:	690a      	ldr	r2, [r1, #16]
 800a984:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800a988:	429a      	cmp	r2, r3
 800a98a:	bfb8      	it	lt
 800a98c:	460b      	movlt	r3, r1
 800a98e:	460c      	mov	r4, r1
 800a990:	bfbc      	itt	lt
 800a992:	464c      	movlt	r4, r9
 800a994:	4699      	movlt	r9, r3
 800a996:	6927      	ldr	r7, [r4, #16]
 800a998:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800a99c:	68a3      	ldr	r3, [r4, #8]
 800a99e:	6861      	ldr	r1, [r4, #4]
 800a9a0:	eb07 060a 	add.w	r6, r7, sl
 800a9a4:	42b3      	cmp	r3, r6
 800a9a6:	b085      	sub	sp, #20
 800a9a8:	bfb8      	it	lt
 800a9aa:	3101      	addlt	r1, #1
 800a9ac:	f7ff fe8e 	bl	800a6cc <_Balloc>
 800a9b0:	b930      	cbnz	r0, 800a9c0 <__multiply+0x44>
 800a9b2:	4602      	mov	r2, r0
 800a9b4:	4b44      	ldr	r3, [pc, #272]	; (800aac8 <__multiply+0x14c>)
 800a9b6:	4845      	ldr	r0, [pc, #276]	; (800aacc <__multiply+0x150>)
 800a9b8:	f240 115d 	movw	r1, #349	; 0x15d
 800a9bc:	f000 fbce 	bl	800b15c <__assert_func>
 800a9c0:	f100 0514 	add.w	r5, r0, #20
 800a9c4:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800a9c8:	462b      	mov	r3, r5
 800a9ca:	2200      	movs	r2, #0
 800a9cc:	4543      	cmp	r3, r8
 800a9ce:	d321      	bcc.n	800aa14 <__multiply+0x98>
 800a9d0:	f104 0314 	add.w	r3, r4, #20
 800a9d4:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800a9d8:	f109 0314 	add.w	r3, r9, #20
 800a9dc:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800a9e0:	9202      	str	r2, [sp, #8]
 800a9e2:	1b3a      	subs	r2, r7, r4
 800a9e4:	3a15      	subs	r2, #21
 800a9e6:	f022 0203 	bic.w	r2, r2, #3
 800a9ea:	3204      	adds	r2, #4
 800a9ec:	f104 0115 	add.w	r1, r4, #21
 800a9f0:	428f      	cmp	r7, r1
 800a9f2:	bf38      	it	cc
 800a9f4:	2204      	movcc	r2, #4
 800a9f6:	9201      	str	r2, [sp, #4]
 800a9f8:	9a02      	ldr	r2, [sp, #8]
 800a9fa:	9303      	str	r3, [sp, #12]
 800a9fc:	429a      	cmp	r2, r3
 800a9fe:	d80c      	bhi.n	800aa1a <__multiply+0x9e>
 800aa00:	2e00      	cmp	r6, #0
 800aa02:	dd03      	ble.n	800aa0c <__multiply+0x90>
 800aa04:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800aa08:	2b00      	cmp	r3, #0
 800aa0a:	d05a      	beq.n	800aac2 <__multiply+0x146>
 800aa0c:	6106      	str	r6, [r0, #16]
 800aa0e:	b005      	add	sp, #20
 800aa10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aa14:	f843 2b04 	str.w	r2, [r3], #4
 800aa18:	e7d8      	b.n	800a9cc <__multiply+0x50>
 800aa1a:	f8b3 a000 	ldrh.w	sl, [r3]
 800aa1e:	f1ba 0f00 	cmp.w	sl, #0
 800aa22:	d024      	beq.n	800aa6e <__multiply+0xf2>
 800aa24:	f104 0e14 	add.w	lr, r4, #20
 800aa28:	46a9      	mov	r9, r5
 800aa2a:	f04f 0c00 	mov.w	ip, #0
 800aa2e:	f85e 2b04 	ldr.w	r2, [lr], #4
 800aa32:	f8d9 1000 	ldr.w	r1, [r9]
 800aa36:	fa1f fb82 	uxth.w	fp, r2
 800aa3a:	b289      	uxth	r1, r1
 800aa3c:	fb0a 110b 	mla	r1, sl, fp, r1
 800aa40:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800aa44:	f8d9 2000 	ldr.w	r2, [r9]
 800aa48:	4461      	add	r1, ip
 800aa4a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800aa4e:	fb0a c20b 	mla	r2, sl, fp, ip
 800aa52:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800aa56:	b289      	uxth	r1, r1
 800aa58:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800aa5c:	4577      	cmp	r7, lr
 800aa5e:	f849 1b04 	str.w	r1, [r9], #4
 800aa62:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800aa66:	d8e2      	bhi.n	800aa2e <__multiply+0xb2>
 800aa68:	9a01      	ldr	r2, [sp, #4]
 800aa6a:	f845 c002 	str.w	ip, [r5, r2]
 800aa6e:	9a03      	ldr	r2, [sp, #12]
 800aa70:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800aa74:	3304      	adds	r3, #4
 800aa76:	f1b9 0f00 	cmp.w	r9, #0
 800aa7a:	d020      	beq.n	800aabe <__multiply+0x142>
 800aa7c:	6829      	ldr	r1, [r5, #0]
 800aa7e:	f104 0c14 	add.w	ip, r4, #20
 800aa82:	46ae      	mov	lr, r5
 800aa84:	f04f 0a00 	mov.w	sl, #0
 800aa88:	f8bc b000 	ldrh.w	fp, [ip]
 800aa8c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800aa90:	fb09 220b 	mla	r2, r9, fp, r2
 800aa94:	4492      	add	sl, r2
 800aa96:	b289      	uxth	r1, r1
 800aa98:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800aa9c:	f84e 1b04 	str.w	r1, [lr], #4
 800aaa0:	f85c 2b04 	ldr.w	r2, [ip], #4
 800aaa4:	f8be 1000 	ldrh.w	r1, [lr]
 800aaa8:	0c12      	lsrs	r2, r2, #16
 800aaaa:	fb09 1102 	mla	r1, r9, r2, r1
 800aaae:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800aab2:	4567      	cmp	r7, ip
 800aab4:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800aab8:	d8e6      	bhi.n	800aa88 <__multiply+0x10c>
 800aaba:	9a01      	ldr	r2, [sp, #4]
 800aabc:	50a9      	str	r1, [r5, r2]
 800aabe:	3504      	adds	r5, #4
 800aac0:	e79a      	b.n	800a9f8 <__multiply+0x7c>
 800aac2:	3e01      	subs	r6, #1
 800aac4:	e79c      	b.n	800aa00 <__multiply+0x84>
 800aac6:	bf00      	nop
 800aac8:	0800bd10 	.word	0x0800bd10
 800aacc:	0800bdb3 	.word	0x0800bdb3

0800aad0 <__pow5mult>:
 800aad0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800aad4:	4615      	mov	r5, r2
 800aad6:	f012 0203 	ands.w	r2, r2, #3
 800aada:	4606      	mov	r6, r0
 800aadc:	460f      	mov	r7, r1
 800aade:	d007      	beq.n	800aaf0 <__pow5mult+0x20>
 800aae0:	4c25      	ldr	r4, [pc, #148]	; (800ab78 <__pow5mult+0xa8>)
 800aae2:	3a01      	subs	r2, #1
 800aae4:	2300      	movs	r3, #0
 800aae6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800aaea:	f7ff fe51 	bl	800a790 <__multadd>
 800aaee:	4607      	mov	r7, r0
 800aaf0:	10ad      	asrs	r5, r5, #2
 800aaf2:	d03d      	beq.n	800ab70 <__pow5mult+0xa0>
 800aaf4:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800aaf6:	b97c      	cbnz	r4, 800ab18 <__pow5mult+0x48>
 800aaf8:	2010      	movs	r0, #16
 800aafa:	f000 fb5f 	bl	800b1bc <malloc>
 800aafe:	4602      	mov	r2, r0
 800ab00:	6270      	str	r0, [r6, #36]	; 0x24
 800ab02:	b928      	cbnz	r0, 800ab10 <__pow5mult+0x40>
 800ab04:	4b1d      	ldr	r3, [pc, #116]	; (800ab7c <__pow5mult+0xac>)
 800ab06:	481e      	ldr	r0, [pc, #120]	; (800ab80 <__pow5mult+0xb0>)
 800ab08:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800ab0c:	f000 fb26 	bl	800b15c <__assert_func>
 800ab10:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800ab14:	6004      	str	r4, [r0, #0]
 800ab16:	60c4      	str	r4, [r0, #12]
 800ab18:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800ab1c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800ab20:	b94c      	cbnz	r4, 800ab36 <__pow5mult+0x66>
 800ab22:	f240 2171 	movw	r1, #625	; 0x271
 800ab26:	4630      	mov	r0, r6
 800ab28:	f7ff ff12 	bl	800a950 <__i2b>
 800ab2c:	2300      	movs	r3, #0
 800ab2e:	f8c8 0008 	str.w	r0, [r8, #8]
 800ab32:	4604      	mov	r4, r0
 800ab34:	6003      	str	r3, [r0, #0]
 800ab36:	f04f 0900 	mov.w	r9, #0
 800ab3a:	07eb      	lsls	r3, r5, #31
 800ab3c:	d50a      	bpl.n	800ab54 <__pow5mult+0x84>
 800ab3e:	4639      	mov	r1, r7
 800ab40:	4622      	mov	r2, r4
 800ab42:	4630      	mov	r0, r6
 800ab44:	f7ff ff1a 	bl	800a97c <__multiply>
 800ab48:	4639      	mov	r1, r7
 800ab4a:	4680      	mov	r8, r0
 800ab4c:	4630      	mov	r0, r6
 800ab4e:	f7ff fdfd 	bl	800a74c <_Bfree>
 800ab52:	4647      	mov	r7, r8
 800ab54:	106d      	asrs	r5, r5, #1
 800ab56:	d00b      	beq.n	800ab70 <__pow5mult+0xa0>
 800ab58:	6820      	ldr	r0, [r4, #0]
 800ab5a:	b938      	cbnz	r0, 800ab6c <__pow5mult+0x9c>
 800ab5c:	4622      	mov	r2, r4
 800ab5e:	4621      	mov	r1, r4
 800ab60:	4630      	mov	r0, r6
 800ab62:	f7ff ff0b 	bl	800a97c <__multiply>
 800ab66:	6020      	str	r0, [r4, #0]
 800ab68:	f8c0 9000 	str.w	r9, [r0]
 800ab6c:	4604      	mov	r4, r0
 800ab6e:	e7e4      	b.n	800ab3a <__pow5mult+0x6a>
 800ab70:	4638      	mov	r0, r7
 800ab72:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ab76:	bf00      	nop
 800ab78:	0800bf00 	.word	0x0800bf00
 800ab7c:	0800bd9c 	.word	0x0800bd9c
 800ab80:	0800bdb3 	.word	0x0800bdb3

0800ab84 <__lshift>:
 800ab84:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ab88:	460c      	mov	r4, r1
 800ab8a:	6849      	ldr	r1, [r1, #4]
 800ab8c:	6923      	ldr	r3, [r4, #16]
 800ab8e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800ab92:	68a3      	ldr	r3, [r4, #8]
 800ab94:	4607      	mov	r7, r0
 800ab96:	4691      	mov	r9, r2
 800ab98:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800ab9c:	f108 0601 	add.w	r6, r8, #1
 800aba0:	42b3      	cmp	r3, r6
 800aba2:	db0b      	blt.n	800abbc <__lshift+0x38>
 800aba4:	4638      	mov	r0, r7
 800aba6:	f7ff fd91 	bl	800a6cc <_Balloc>
 800abaa:	4605      	mov	r5, r0
 800abac:	b948      	cbnz	r0, 800abc2 <__lshift+0x3e>
 800abae:	4602      	mov	r2, r0
 800abb0:	4b2a      	ldr	r3, [pc, #168]	; (800ac5c <__lshift+0xd8>)
 800abb2:	482b      	ldr	r0, [pc, #172]	; (800ac60 <__lshift+0xdc>)
 800abb4:	f240 11d9 	movw	r1, #473	; 0x1d9
 800abb8:	f000 fad0 	bl	800b15c <__assert_func>
 800abbc:	3101      	adds	r1, #1
 800abbe:	005b      	lsls	r3, r3, #1
 800abc0:	e7ee      	b.n	800aba0 <__lshift+0x1c>
 800abc2:	2300      	movs	r3, #0
 800abc4:	f100 0114 	add.w	r1, r0, #20
 800abc8:	f100 0210 	add.w	r2, r0, #16
 800abcc:	4618      	mov	r0, r3
 800abce:	4553      	cmp	r3, sl
 800abd0:	db37      	blt.n	800ac42 <__lshift+0xbe>
 800abd2:	6920      	ldr	r0, [r4, #16]
 800abd4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800abd8:	f104 0314 	add.w	r3, r4, #20
 800abdc:	f019 091f 	ands.w	r9, r9, #31
 800abe0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800abe4:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800abe8:	d02f      	beq.n	800ac4a <__lshift+0xc6>
 800abea:	f1c9 0e20 	rsb	lr, r9, #32
 800abee:	468a      	mov	sl, r1
 800abf0:	f04f 0c00 	mov.w	ip, #0
 800abf4:	681a      	ldr	r2, [r3, #0]
 800abf6:	fa02 f209 	lsl.w	r2, r2, r9
 800abfa:	ea42 020c 	orr.w	r2, r2, ip
 800abfe:	f84a 2b04 	str.w	r2, [sl], #4
 800ac02:	f853 2b04 	ldr.w	r2, [r3], #4
 800ac06:	4298      	cmp	r0, r3
 800ac08:	fa22 fc0e 	lsr.w	ip, r2, lr
 800ac0c:	d8f2      	bhi.n	800abf4 <__lshift+0x70>
 800ac0e:	1b03      	subs	r3, r0, r4
 800ac10:	3b15      	subs	r3, #21
 800ac12:	f023 0303 	bic.w	r3, r3, #3
 800ac16:	3304      	adds	r3, #4
 800ac18:	f104 0215 	add.w	r2, r4, #21
 800ac1c:	4290      	cmp	r0, r2
 800ac1e:	bf38      	it	cc
 800ac20:	2304      	movcc	r3, #4
 800ac22:	f841 c003 	str.w	ip, [r1, r3]
 800ac26:	f1bc 0f00 	cmp.w	ip, #0
 800ac2a:	d001      	beq.n	800ac30 <__lshift+0xac>
 800ac2c:	f108 0602 	add.w	r6, r8, #2
 800ac30:	3e01      	subs	r6, #1
 800ac32:	4638      	mov	r0, r7
 800ac34:	612e      	str	r6, [r5, #16]
 800ac36:	4621      	mov	r1, r4
 800ac38:	f7ff fd88 	bl	800a74c <_Bfree>
 800ac3c:	4628      	mov	r0, r5
 800ac3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ac42:	f842 0f04 	str.w	r0, [r2, #4]!
 800ac46:	3301      	adds	r3, #1
 800ac48:	e7c1      	b.n	800abce <__lshift+0x4a>
 800ac4a:	3904      	subs	r1, #4
 800ac4c:	f853 2b04 	ldr.w	r2, [r3], #4
 800ac50:	f841 2f04 	str.w	r2, [r1, #4]!
 800ac54:	4298      	cmp	r0, r3
 800ac56:	d8f9      	bhi.n	800ac4c <__lshift+0xc8>
 800ac58:	e7ea      	b.n	800ac30 <__lshift+0xac>
 800ac5a:	bf00      	nop
 800ac5c:	0800bd10 	.word	0x0800bd10
 800ac60:	0800bdb3 	.word	0x0800bdb3

0800ac64 <__mcmp>:
 800ac64:	b530      	push	{r4, r5, lr}
 800ac66:	6902      	ldr	r2, [r0, #16]
 800ac68:	690c      	ldr	r4, [r1, #16]
 800ac6a:	1b12      	subs	r2, r2, r4
 800ac6c:	d10e      	bne.n	800ac8c <__mcmp+0x28>
 800ac6e:	f100 0314 	add.w	r3, r0, #20
 800ac72:	3114      	adds	r1, #20
 800ac74:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800ac78:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800ac7c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800ac80:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800ac84:	42a5      	cmp	r5, r4
 800ac86:	d003      	beq.n	800ac90 <__mcmp+0x2c>
 800ac88:	d305      	bcc.n	800ac96 <__mcmp+0x32>
 800ac8a:	2201      	movs	r2, #1
 800ac8c:	4610      	mov	r0, r2
 800ac8e:	bd30      	pop	{r4, r5, pc}
 800ac90:	4283      	cmp	r3, r0
 800ac92:	d3f3      	bcc.n	800ac7c <__mcmp+0x18>
 800ac94:	e7fa      	b.n	800ac8c <__mcmp+0x28>
 800ac96:	f04f 32ff 	mov.w	r2, #4294967295
 800ac9a:	e7f7      	b.n	800ac8c <__mcmp+0x28>

0800ac9c <__mdiff>:
 800ac9c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aca0:	460c      	mov	r4, r1
 800aca2:	4606      	mov	r6, r0
 800aca4:	4611      	mov	r1, r2
 800aca6:	4620      	mov	r0, r4
 800aca8:	4690      	mov	r8, r2
 800acaa:	f7ff ffdb 	bl	800ac64 <__mcmp>
 800acae:	1e05      	subs	r5, r0, #0
 800acb0:	d110      	bne.n	800acd4 <__mdiff+0x38>
 800acb2:	4629      	mov	r1, r5
 800acb4:	4630      	mov	r0, r6
 800acb6:	f7ff fd09 	bl	800a6cc <_Balloc>
 800acba:	b930      	cbnz	r0, 800acca <__mdiff+0x2e>
 800acbc:	4b3a      	ldr	r3, [pc, #232]	; (800ada8 <__mdiff+0x10c>)
 800acbe:	4602      	mov	r2, r0
 800acc0:	f240 2132 	movw	r1, #562	; 0x232
 800acc4:	4839      	ldr	r0, [pc, #228]	; (800adac <__mdiff+0x110>)
 800acc6:	f000 fa49 	bl	800b15c <__assert_func>
 800acca:	2301      	movs	r3, #1
 800accc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800acd0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800acd4:	bfa4      	itt	ge
 800acd6:	4643      	movge	r3, r8
 800acd8:	46a0      	movge	r8, r4
 800acda:	4630      	mov	r0, r6
 800acdc:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800ace0:	bfa6      	itte	ge
 800ace2:	461c      	movge	r4, r3
 800ace4:	2500      	movge	r5, #0
 800ace6:	2501      	movlt	r5, #1
 800ace8:	f7ff fcf0 	bl	800a6cc <_Balloc>
 800acec:	b920      	cbnz	r0, 800acf8 <__mdiff+0x5c>
 800acee:	4b2e      	ldr	r3, [pc, #184]	; (800ada8 <__mdiff+0x10c>)
 800acf0:	4602      	mov	r2, r0
 800acf2:	f44f 7110 	mov.w	r1, #576	; 0x240
 800acf6:	e7e5      	b.n	800acc4 <__mdiff+0x28>
 800acf8:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800acfc:	6926      	ldr	r6, [r4, #16]
 800acfe:	60c5      	str	r5, [r0, #12]
 800ad00:	f104 0914 	add.w	r9, r4, #20
 800ad04:	f108 0514 	add.w	r5, r8, #20
 800ad08:	f100 0e14 	add.w	lr, r0, #20
 800ad0c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800ad10:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800ad14:	f108 0210 	add.w	r2, r8, #16
 800ad18:	46f2      	mov	sl, lr
 800ad1a:	2100      	movs	r1, #0
 800ad1c:	f859 3b04 	ldr.w	r3, [r9], #4
 800ad20:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800ad24:	fa1f f883 	uxth.w	r8, r3
 800ad28:	fa11 f18b 	uxtah	r1, r1, fp
 800ad2c:	0c1b      	lsrs	r3, r3, #16
 800ad2e:	eba1 0808 	sub.w	r8, r1, r8
 800ad32:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800ad36:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800ad3a:	fa1f f888 	uxth.w	r8, r8
 800ad3e:	1419      	asrs	r1, r3, #16
 800ad40:	454e      	cmp	r6, r9
 800ad42:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800ad46:	f84a 3b04 	str.w	r3, [sl], #4
 800ad4a:	d8e7      	bhi.n	800ad1c <__mdiff+0x80>
 800ad4c:	1b33      	subs	r3, r6, r4
 800ad4e:	3b15      	subs	r3, #21
 800ad50:	f023 0303 	bic.w	r3, r3, #3
 800ad54:	3304      	adds	r3, #4
 800ad56:	3415      	adds	r4, #21
 800ad58:	42a6      	cmp	r6, r4
 800ad5a:	bf38      	it	cc
 800ad5c:	2304      	movcc	r3, #4
 800ad5e:	441d      	add	r5, r3
 800ad60:	4473      	add	r3, lr
 800ad62:	469e      	mov	lr, r3
 800ad64:	462e      	mov	r6, r5
 800ad66:	4566      	cmp	r6, ip
 800ad68:	d30e      	bcc.n	800ad88 <__mdiff+0xec>
 800ad6a:	f10c 0203 	add.w	r2, ip, #3
 800ad6e:	1b52      	subs	r2, r2, r5
 800ad70:	f022 0203 	bic.w	r2, r2, #3
 800ad74:	3d03      	subs	r5, #3
 800ad76:	45ac      	cmp	ip, r5
 800ad78:	bf38      	it	cc
 800ad7a:	2200      	movcc	r2, #0
 800ad7c:	441a      	add	r2, r3
 800ad7e:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800ad82:	b17b      	cbz	r3, 800ada4 <__mdiff+0x108>
 800ad84:	6107      	str	r7, [r0, #16]
 800ad86:	e7a3      	b.n	800acd0 <__mdiff+0x34>
 800ad88:	f856 8b04 	ldr.w	r8, [r6], #4
 800ad8c:	fa11 f288 	uxtah	r2, r1, r8
 800ad90:	1414      	asrs	r4, r2, #16
 800ad92:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800ad96:	b292      	uxth	r2, r2
 800ad98:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800ad9c:	f84e 2b04 	str.w	r2, [lr], #4
 800ada0:	1421      	asrs	r1, r4, #16
 800ada2:	e7e0      	b.n	800ad66 <__mdiff+0xca>
 800ada4:	3f01      	subs	r7, #1
 800ada6:	e7ea      	b.n	800ad7e <__mdiff+0xe2>
 800ada8:	0800bd10 	.word	0x0800bd10
 800adac:	0800bdb3 	.word	0x0800bdb3

0800adb0 <__ulp>:
 800adb0:	b082      	sub	sp, #8
 800adb2:	ed8d 0b00 	vstr	d0, [sp]
 800adb6:	9b01      	ldr	r3, [sp, #4]
 800adb8:	4912      	ldr	r1, [pc, #72]	; (800ae04 <__ulp+0x54>)
 800adba:	4019      	ands	r1, r3
 800adbc:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 800adc0:	2900      	cmp	r1, #0
 800adc2:	dd05      	ble.n	800add0 <__ulp+0x20>
 800adc4:	2200      	movs	r2, #0
 800adc6:	460b      	mov	r3, r1
 800adc8:	ec43 2b10 	vmov	d0, r2, r3
 800adcc:	b002      	add	sp, #8
 800adce:	4770      	bx	lr
 800add0:	4249      	negs	r1, r1
 800add2:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 800add6:	ea4f 5021 	mov.w	r0, r1, asr #20
 800adda:	f04f 0200 	mov.w	r2, #0
 800adde:	f04f 0300 	mov.w	r3, #0
 800ade2:	da04      	bge.n	800adee <__ulp+0x3e>
 800ade4:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 800ade8:	fa41 f300 	asr.w	r3, r1, r0
 800adec:	e7ec      	b.n	800adc8 <__ulp+0x18>
 800adee:	f1a0 0114 	sub.w	r1, r0, #20
 800adf2:	291e      	cmp	r1, #30
 800adf4:	bfda      	itte	le
 800adf6:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 800adfa:	fa20 f101 	lsrle.w	r1, r0, r1
 800adfe:	2101      	movgt	r1, #1
 800ae00:	460a      	mov	r2, r1
 800ae02:	e7e1      	b.n	800adc8 <__ulp+0x18>
 800ae04:	7ff00000 	.word	0x7ff00000

0800ae08 <__b2d>:
 800ae08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ae0a:	6905      	ldr	r5, [r0, #16]
 800ae0c:	f100 0714 	add.w	r7, r0, #20
 800ae10:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800ae14:	1f2e      	subs	r6, r5, #4
 800ae16:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800ae1a:	4620      	mov	r0, r4
 800ae1c:	f7ff fd48 	bl	800a8b0 <__hi0bits>
 800ae20:	f1c0 0320 	rsb	r3, r0, #32
 800ae24:	280a      	cmp	r0, #10
 800ae26:	f8df c07c 	ldr.w	ip, [pc, #124]	; 800aea4 <__b2d+0x9c>
 800ae2a:	600b      	str	r3, [r1, #0]
 800ae2c:	dc14      	bgt.n	800ae58 <__b2d+0x50>
 800ae2e:	f1c0 0e0b 	rsb	lr, r0, #11
 800ae32:	fa24 f10e 	lsr.w	r1, r4, lr
 800ae36:	42b7      	cmp	r7, r6
 800ae38:	ea41 030c 	orr.w	r3, r1, ip
 800ae3c:	bf34      	ite	cc
 800ae3e:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800ae42:	2100      	movcs	r1, #0
 800ae44:	3015      	adds	r0, #21
 800ae46:	fa04 f000 	lsl.w	r0, r4, r0
 800ae4a:	fa21 f10e 	lsr.w	r1, r1, lr
 800ae4e:	ea40 0201 	orr.w	r2, r0, r1
 800ae52:	ec43 2b10 	vmov	d0, r2, r3
 800ae56:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ae58:	42b7      	cmp	r7, r6
 800ae5a:	bf3a      	itte	cc
 800ae5c:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800ae60:	f1a5 0608 	subcc.w	r6, r5, #8
 800ae64:	2100      	movcs	r1, #0
 800ae66:	380b      	subs	r0, #11
 800ae68:	d017      	beq.n	800ae9a <__b2d+0x92>
 800ae6a:	f1c0 0c20 	rsb	ip, r0, #32
 800ae6e:	fa04 f500 	lsl.w	r5, r4, r0
 800ae72:	42be      	cmp	r6, r7
 800ae74:	fa21 f40c 	lsr.w	r4, r1, ip
 800ae78:	ea45 0504 	orr.w	r5, r5, r4
 800ae7c:	bf8c      	ite	hi
 800ae7e:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800ae82:	2400      	movls	r4, #0
 800ae84:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 800ae88:	fa01 f000 	lsl.w	r0, r1, r0
 800ae8c:	fa24 f40c 	lsr.w	r4, r4, ip
 800ae90:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800ae94:	ea40 0204 	orr.w	r2, r0, r4
 800ae98:	e7db      	b.n	800ae52 <__b2d+0x4a>
 800ae9a:	ea44 030c 	orr.w	r3, r4, ip
 800ae9e:	460a      	mov	r2, r1
 800aea0:	e7d7      	b.n	800ae52 <__b2d+0x4a>
 800aea2:	bf00      	nop
 800aea4:	3ff00000 	.word	0x3ff00000

0800aea8 <__d2b>:
 800aea8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800aeac:	4689      	mov	r9, r1
 800aeae:	2101      	movs	r1, #1
 800aeb0:	ec57 6b10 	vmov	r6, r7, d0
 800aeb4:	4690      	mov	r8, r2
 800aeb6:	f7ff fc09 	bl	800a6cc <_Balloc>
 800aeba:	4604      	mov	r4, r0
 800aebc:	b930      	cbnz	r0, 800aecc <__d2b+0x24>
 800aebe:	4602      	mov	r2, r0
 800aec0:	4b25      	ldr	r3, [pc, #148]	; (800af58 <__d2b+0xb0>)
 800aec2:	4826      	ldr	r0, [pc, #152]	; (800af5c <__d2b+0xb4>)
 800aec4:	f240 310a 	movw	r1, #778	; 0x30a
 800aec8:	f000 f948 	bl	800b15c <__assert_func>
 800aecc:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800aed0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800aed4:	bb35      	cbnz	r5, 800af24 <__d2b+0x7c>
 800aed6:	2e00      	cmp	r6, #0
 800aed8:	9301      	str	r3, [sp, #4]
 800aeda:	d028      	beq.n	800af2e <__d2b+0x86>
 800aedc:	4668      	mov	r0, sp
 800aede:	9600      	str	r6, [sp, #0]
 800aee0:	f7ff fd06 	bl	800a8f0 <__lo0bits>
 800aee4:	9900      	ldr	r1, [sp, #0]
 800aee6:	b300      	cbz	r0, 800af2a <__d2b+0x82>
 800aee8:	9a01      	ldr	r2, [sp, #4]
 800aeea:	f1c0 0320 	rsb	r3, r0, #32
 800aeee:	fa02 f303 	lsl.w	r3, r2, r3
 800aef2:	430b      	orrs	r3, r1
 800aef4:	40c2      	lsrs	r2, r0
 800aef6:	6163      	str	r3, [r4, #20]
 800aef8:	9201      	str	r2, [sp, #4]
 800aefa:	9b01      	ldr	r3, [sp, #4]
 800aefc:	61a3      	str	r3, [r4, #24]
 800aefe:	2b00      	cmp	r3, #0
 800af00:	bf14      	ite	ne
 800af02:	2202      	movne	r2, #2
 800af04:	2201      	moveq	r2, #1
 800af06:	6122      	str	r2, [r4, #16]
 800af08:	b1d5      	cbz	r5, 800af40 <__d2b+0x98>
 800af0a:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800af0e:	4405      	add	r5, r0
 800af10:	f8c9 5000 	str.w	r5, [r9]
 800af14:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800af18:	f8c8 0000 	str.w	r0, [r8]
 800af1c:	4620      	mov	r0, r4
 800af1e:	b003      	add	sp, #12
 800af20:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800af24:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800af28:	e7d5      	b.n	800aed6 <__d2b+0x2e>
 800af2a:	6161      	str	r1, [r4, #20]
 800af2c:	e7e5      	b.n	800aefa <__d2b+0x52>
 800af2e:	a801      	add	r0, sp, #4
 800af30:	f7ff fcde 	bl	800a8f0 <__lo0bits>
 800af34:	9b01      	ldr	r3, [sp, #4]
 800af36:	6163      	str	r3, [r4, #20]
 800af38:	2201      	movs	r2, #1
 800af3a:	6122      	str	r2, [r4, #16]
 800af3c:	3020      	adds	r0, #32
 800af3e:	e7e3      	b.n	800af08 <__d2b+0x60>
 800af40:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800af44:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800af48:	f8c9 0000 	str.w	r0, [r9]
 800af4c:	6918      	ldr	r0, [r3, #16]
 800af4e:	f7ff fcaf 	bl	800a8b0 <__hi0bits>
 800af52:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800af56:	e7df      	b.n	800af18 <__d2b+0x70>
 800af58:	0800bd10 	.word	0x0800bd10
 800af5c:	0800bdb3 	.word	0x0800bdb3

0800af60 <__ratio>:
 800af60:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800af64:	4688      	mov	r8, r1
 800af66:	4669      	mov	r1, sp
 800af68:	4681      	mov	r9, r0
 800af6a:	f7ff ff4d 	bl	800ae08 <__b2d>
 800af6e:	a901      	add	r1, sp, #4
 800af70:	4640      	mov	r0, r8
 800af72:	ec55 4b10 	vmov	r4, r5, d0
 800af76:	ee10 aa10 	vmov	sl, s0
 800af7a:	f7ff ff45 	bl	800ae08 <__b2d>
 800af7e:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800af82:	f8d8 1010 	ldr.w	r1, [r8, #16]
 800af86:	1a59      	subs	r1, r3, r1
 800af88:	e9dd 2300 	ldrd	r2, r3, [sp]
 800af8c:	1ad3      	subs	r3, r2, r3
 800af8e:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800af92:	ec57 6b10 	vmov	r6, r7, d0
 800af96:	2b00      	cmp	r3, #0
 800af98:	bfd6      	itet	le
 800af9a:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800af9e:	462a      	movgt	r2, r5
 800afa0:	463a      	movle	r2, r7
 800afa2:	46ab      	mov	fp, r5
 800afa4:	bfd6      	itet	le
 800afa6:	eb02 5303 	addle.w	r3, r2, r3, lsl #20
 800afaa:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 800afae:	ee00 3a90 	vmovle	s1, r3
 800afb2:	ec4b ab17 	vmov	d7, sl, fp
 800afb6:	ee87 0b00 	vdiv.f64	d0, d7, d0
 800afba:	b003      	add	sp, #12
 800afbc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800afc0 <__copybits>:
 800afc0:	3901      	subs	r1, #1
 800afc2:	b570      	push	{r4, r5, r6, lr}
 800afc4:	1149      	asrs	r1, r1, #5
 800afc6:	6914      	ldr	r4, [r2, #16]
 800afc8:	3101      	adds	r1, #1
 800afca:	f102 0314 	add.w	r3, r2, #20
 800afce:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800afd2:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800afd6:	1f05      	subs	r5, r0, #4
 800afd8:	42a3      	cmp	r3, r4
 800afda:	d30c      	bcc.n	800aff6 <__copybits+0x36>
 800afdc:	1aa3      	subs	r3, r4, r2
 800afde:	3b11      	subs	r3, #17
 800afe0:	f023 0303 	bic.w	r3, r3, #3
 800afe4:	3211      	adds	r2, #17
 800afe6:	42a2      	cmp	r2, r4
 800afe8:	bf88      	it	hi
 800afea:	2300      	movhi	r3, #0
 800afec:	4418      	add	r0, r3
 800afee:	2300      	movs	r3, #0
 800aff0:	4288      	cmp	r0, r1
 800aff2:	d305      	bcc.n	800b000 <__copybits+0x40>
 800aff4:	bd70      	pop	{r4, r5, r6, pc}
 800aff6:	f853 6b04 	ldr.w	r6, [r3], #4
 800affa:	f845 6f04 	str.w	r6, [r5, #4]!
 800affe:	e7eb      	b.n	800afd8 <__copybits+0x18>
 800b000:	f840 3b04 	str.w	r3, [r0], #4
 800b004:	e7f4      	b.n	800aff0 <__copybits+0x30>

0800b006 <__any_on>:
 800b006:	f100 0214 	add.w	r2, r0, #20
 800b00a:	6900      	ldr	r0, [r0, #16]
 800b00c:	114b      	asrs	r3, r1, #5
 800b00e:	4298      	cmp	r0, r3
 800b010:	b510      	push	{r4, lr}
 800b012:	db11      	blt.n	800b038 <__any_on+0x32>
 800b014:	dd0a      	ble.n	800b02c <__any_on+0x26>
 800b016:	f011 011f 	ands.w	r1, r1, #31
 800b01a:	d007      	beq.n	800b02c <__any_on+0x26>
 800b01c:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800b020:	fa24 f001 	lsr.w	r0, r4, r1
 800b024:	fa00 f101 	lsl.w	r1, r0, r1
 800b028:	428c      	cmp	r4, r1
 800b02a:	d10b      	bne.n	800b044 <__any_on+0x3e>
 800b02c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800b030:	4293      	cmp	r3, r2
 800b032:	d803      	bhi.n	800b03c <__any_on+0x36>
 800b034:	2000      	movs	r0, #0
 800b036:	bd10      	pop	{r4, pc}
 800b038:	4603      	mov	r3, r0
 800b03a:	e7f7      	b.n	800b02c <__any_on+0x26>
 800b03c:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800b040:	2900      	cmp	r1, #0
 800b042:	d0f5      	beq.n	800b030 <__any_on+0x2a>
 800b044:	2001      	movs	r0, #1
 800b046:	e7f6      	b.n	800b036 <__any_on+0x30>

0800b048 <_calloc_r>:
 800b048:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800b04a:	fba1 2402 	umull	r2, r4, r1, r2
 800b04e:	b94c      	cbnz	r4, 800b064 <_calloc_r+0x1c>
 800b050:	4611      	mov	r1, r2
 800b052:	9201      	str	r2, [sp, #4]
 800b054:	f7fd ff94 	bl	8008f80 <_malloc_r>
 800b058:	9a01      	ldr	r2, [sp, #4]
 800b05a:	4605      	mov	r5, r0
 800b05c:	b930      	cbnz	r0, 800b06c <_calloc_r+0x24>
 800b05e:	4628      	mov	r0, r5
 800b060:	b003      	add	sp, #12
 800b062:	bd30      	pop	{r4, r5, pc}
 800b064:	220c      	movs	r2, #12
 800b066:	6002      	str	r2, [r0, #0]
 800b068:	2500      	movs	r5, #0
 800b06a:	e7f8      	b.n	800b05e <_calloc_r+0x16>
 800b06c:	4621      	mov	r1, r4
 800b06e:	f7fd ff5e 	bl	8008f2e <memset>
 800b072:	e7f4      	b.n	800b05e <_calloc_r+0x16>

0800b074 <_free_r>:
 800b074:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800b076:	2900      	cmp	r1, #0
 800b078:	d044      	beq.n	800b104 <_free_r+0x90>
 800b07a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b07e:	9001      	str	r0, [sp, #4]
 800b080:	2b00      	cmp	r3, #0
 800b082:	f1a1 0404 	sub.w	r4, r1, #4
 800b086:	bfb8      	it	lt
 800b088:	18e4      	addlt	r4, r4, r3
 800b08a:	f7ff fb13 	bl	800a6b4 <__malloc_lock>
 800b08e:	4a1e      	ldr	r2, [pc, #120]	; (800b108 <_free_r+0x94>)
 800b090:	9801      	ldr	r0, [sp, #4]
 800b092:	6813      	ldr	r3, [r2, #0]
 800b094:	b933      	cbnz	r3, 800b0a4 <_free_r+0x30>
 800b096:	6063      	str	r3, [r4, #4]
 800b098:	6014      	str	r4, [r2, #0]
 800b09a:	b003      	add	sp, #12
 800b09c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800b0a0:	f7ff bb0e 	b.w	800a6c0 <__malloc_unlock>
 800b0a4:	42a3      	cmp	r3, r4
 800b0a6:	d908      	bls.n	800b0ba <_free_r+0x46>
 800b0a8:	6825      	ldr	r5, [r4, #0]
 800b0aa:	1961      	adds	r1, r4, r5
 800b0ac:	428b      	cmp	r3, r1
 800b0ae:	bf01      	itttt	eq
 800b0b0:	6819      	ldreq	r1, [r3, #0]
 800b0b2:	685b      	ldreq	r3, [r3, #4]
 800b0b4:	1949      	addeq	r1, r1, r5
 800b0b6:	6021      	streq	r1, [r4, #0]
 800b0b8:	e7ed      	b.n	800b096 <_free_r+0x22>
 800b0ba:	461a      	mov	r2, r3
 800b0bc:	685b      	ldr	r3, [r3, #4]
 800b0be:	b10b      	cbz	r3, 800b0c4 <_free_r+0x50>
 800b0c0:	42a3      	cmp	r3, r4
 800b0c2:	d9fa      	bls.n	800b0ba <_free_r+0x46>
 800b0c4:	6811      	ldr	r1, [r2, #0]
 800b0c6:	1855      	adds	r5, r2, r1
 800b0c8:	42a5      	cmp	r5, r4
 800b0ca:	d10b      	bne.n	800b0e4 <_free_r+0x70>
 800b0cc:	6824      	ldr	r4, [r4, #0]
 800b0ce:	4421      	add	r1, r4
 800b0d0:	1854      	adds	r4, r2, r1
 800b0d2:	42a3      	cmp	r3, r4
 800b0d4:	6011      	str	r1, [r2, #0]
 800b0d6:	d1e0      	bne.n	800b09a <_free_r+0x26>
 800b0d8:	681c      	ldr	r4, [r3, #0]
 800b0da:	685b      	ldr	r3, [r3, #4]
 800b0dc:	6053      	str	r3, [r2, #4]
 800b0de:	4421      	add	r1, r4
 800b0e0:	6011      	str	r1, [r2, #0]
 800b0e2:	e7da      	b.n	800b09a <_free_r+0x26>
 800b0e4:	d902      	bls.n	800b0ec <_free_r+0x78>
 800b0e6:	230c      	movs	r3, #12
 800b0e8:	6003      	str	r3, [r0, #0]
 800b0ea:	e7d6      	b.n	800b09a <_free_r+0x26>
 800b0ec:	6825      	ldr	r5, [r4, #0]
 800b0ee:	1961      	adds	r1, r4, r5
 800b0f0:	428b      	cmp	r3, r1
 800b0f2:	bf04      	itt	eq
 800b0f4:	6819      	ldreq	r1, [r3, #0]
 800b0f6:	685b      	ldreq	r3, [r3, #4]
 800b0f8:	6063      	str	r3, [r4, #4]
 800b0fa:	bf04      	itt	eq
 800b0fc:	1949      	addeq	r1, r1, r5
 800b0fe:	6021      	streq	r1, [r4, #0]
 800b100:	6054      	str	r4, [r2, #4]
 800b102:	e7ca      	b.n	800b09a <_free_r+0x26>
 800b104:	b003      	add	sp, #12
 800b106:	bd30      	pop	{r4, r5, pc}
 800b108:	200055b8 	.word	0x200055b8

0800b10c <_read_r>:
 800b10c:	b538      	push	{r3, r4, r5, lr}
 800b10e:	4d07      	ldr	r5, [pc, #28]	; (800b12c <_read_r+0x20>)
 800b110:	4604      	mov	r4, r0
 800b112:	4608      	mov	r0, r1
 800b114:	4611      	mov	r1, r2
 800b116:	2200      	movs	r2, #0
 800b118:	602a      	str	r2, [r5, #0]
 800b11a:	461a      	mov	r2, r3
 800b11c:	f7f6 fd36 	bl	8001b8c <_read>
 800b120:	1c43      	adds	r3, r0, #1
 800b122:	d102      	bne.n	800b12a <_read_r+0x1e>
 800b124:	682b      	ldr	r3, [r5, #0]
 800b126:	b103      	cbz	r3, 800b12a <_read_r+0x1e>
 800b128:	6023      	str	r3, [r4, #0]
 800b12a:	bd38      	pop	{r3, r4, r5, pc}
 800b12c:	200055c0 	.word	0x200055c0

0800b130 <nan>:
 800b130:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800b138 <nan+0x8>
 800b134:	4770      	bx	lr
 800b136:	bf00      	nop
 800b138:	00000000 	.word	0x00000000
 800b13c:	7ff80000 	.word	0x7ff80000

0800b140 <__ascii_wctomb>:
 800b140:	b149      	cbz	r1, 800b156 <__ascii_wctomb+0x16>
 800b142:	2aff      	cmp	r2, #255	; 0xff
 800b144:	bf85      	ittet	hi
 800b146:	238a      	movhi	r3, #138	; 0x8a
 800b148:	6003      	strhi	r3, [r0, #0]
 800b14a:	700a      	strbls	r2, [r1, #0]
 800b14c:	f04f 30ff 	movhi.w	r0, #4294967295
 800b150:	bf98      	it	ls
 800b152:	2001      	movls	r0, #1
 800b154:	4770      	bx	lr
 800b156:	4608      	mov	r0, r1
 800b158:	4770      	bx	lr
	...

0800b15c <__assert_func>:
 800b15c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b15e:	4614      	mov	r4, r2
 800b160:	461a      	mov	r2, r3
 800b162:	4b09      	ldr	r3, [pc, #36]	; (800b188 <__assert_func+0x2c>)
 800b164:	681b      	ldr	r3, [r3, #0]
 800b166:	4605      	mov	r5, r0
 800b168:	68d8      	ldr	r0, [r3, #12]
 800b16a:	b14c      	cbz	r4, 800b180 <__assert_func+0x24>
 800b16c:	4b07      	ldr	r3, [pc, #28]	; (800b18c <__assert_func+0x30>)
 800b16e:	9100      	str	r1, [sp, #0]
 800b170:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800b174:	4906      	ldr	r1, [pc, #24]	; (800b190 <__assert_func+0x34>)
 800b176:	462b      	mov	r3, r5
 800b178:	f000 f80e 	bl	800b198 <fiprintf>
 800b17c:	f000 fbd4 	bl	800b928 <abort>
 800b180:	4b04      	ldr	r3, [pc, #16]	; (800b194 <__assert_func+0x38>)
 800b182:	461c      	mov	r4, r3
 800b184:	e7f3      	b.n	800b16e <__assert_func+0x12>
 800b186:	bf00      	nop
 800b188:	20000010 	.word	0x20000010
 800b18c:	0800bf0c 	.word	0x0800bf0c
 800b190:	0800bf19 	.word	0x0800bf19
 800b194:	0800bf47 	.word	0x0800bf47

0800b198 <fiprintf>:
 800b198:	b40e      	push	{r1, r2, r3}
 800b19a:	b503      	push	{r0, r1, lr}
 800b19c:	4601      	mov	r1, r0
 800b19e:	ab03      	add	r3, sp, #12
 800b1a0:	4805      	ldr	r0, [pc, #20]	; (800b1b8 <fiprintf+0x20>)
 800b1a2:	f853 2b04 	ldr.w	r2, [r3], #4
 800b1a6:	6800      	ldr	r0, [r0, #0]
 800b1a8:	9301      	str	r3, [sp, #4]
 800b1aa:	f000 f839 	bl	800b220 <_vfiprintf_r>
 800b1ae:	b002      	add	sp, #8
 800b1b0:	f85d eb04 	ldr.w	lr, [sp], #4
 800b1b4:	b003      	add	sp, #12
 800b1b6:	4770      	bx	lr
 800b1b8:	20000010 	.word	0x20000010

0800b1bc <malloc>:
 800b1bc:	4b02      	ldr	r3, [pc, #8]	; (800b1c8 <malloc+0xc>)
 800b1be:	4601      	mov	r1, r0
 800b1c0:	6818      	ldr	r0, [r3, #0]
 800b1c2:	f7fd bedd 	b.w	8008f80 <_malloc_r>
 800b1c6:	bf00      	nop
 800b1c8:	20000010 	.word	0x20000010

0800b1cc <__sfputc_r>:
 800b1cc:	6893      	ldr	r3, [r2, #8]
 800b1ce:	3b01      	subs	r3, #1
 800b1d0:	2b00      	cmp	r3, #0
 800b1d2:	b410      	push	{r4}
 800b1d4:	6093      	str	r3, [r2, #8]
 800b1d6:	da08      	bge.n	800b1ea <__sfputc_r+0x1e>
 800b1d8:	6994      	ldr	r4, [r2, #24]
 800b1da:	42a3      	cmp	r3, r4
 800b1dc:	db01      	blt.n	800b1e2 <__sfputc_r+0x16>
 800b1de:	290a      	cmp	r1, #10
 800b1e0:	d103      	bne.n	800b1ea <__sfputc_r+0x1e>
 800b1e2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b1e6:	f000 badf 	b.w	800b7a8 <__swbuf_r>
 800b1ea:	6813      	ldr	r3, [r2, #0]
 800b1ec:	1c58      	adds	r0, r3, #1
 800b1ee:	6010      	str	r0, [r2, #0]
 800b1f0:	7019      	strb	r1, [r3, #0]
 800b1f2:	4608      	mov	r0, r1
 800b1f4:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b1f8:	4770      	bx	lr

0800b1fa <__sfputs_r>:
 800b1fa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b1fc:	4606      	mov	r6, r0
 800b1fe:	460f      	mov	r7, r1
 800b200:	4614      	mov	r4, r2
 800b202:	18d5      	adds	r5, r2, r3
 800b204:	42ac      	cmp	r4, r5
 800b206:	d101      	bne.n	800b20c <__sfputs_r+0x12>
 800b208:	2000      	movs	r0, #0
 800b20a:	e007      	b.n	800b21c <__sfputs_r+0x22>
 800b20c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b210:	463a      	mov	r2, r7
 800b212:	4630      	mov	r0, r6
 800b214:	f7ff ffda 	bl	800b1cc <__sfputc_r>
 800b218:	1c43      	adds	r3, r0, #1
 800b21a:	d1f3      	bne.n	800b204 <__sfputs_r+0xa>
 800b21c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800b220 <_vfiprintf_r>:
 800b220:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b224:	460d      	mov	r5, r1
 800b226:	b09d      	sub	sp, #116	; 0x74
 800b228:	4614      	mov	r4, r2
 800b22a:	4698      	mov	r8, r3
 800b22c:	4606      	mov	r6, r0
 800b22e:	b118      	cbz	r0, 800b238 <_vfiprintf_r+0x18>
 800b230:	6983      	ldr	r3, [r0, #24]
 800b232:	b90b      	cbnz	r3, 800b238 <_vfiprintf_r+0x18>
 800b234:	f7fd fda8 	bl	8008d88 <__sinit>
 800b238:	4b89      	ldr	r3, [pc, #548]	; (800b460 <_vfiprintf_r+0x240>)
 800b23a:	429d      	cmp	r5, r3
 800b23c:	d11b      	bne.n	800b276 <_vfiprintf_r+0x56>
 800b23e:	6875      	ldr	r5, [r6, #4]
 800b240:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b242:	07d9      	lsls	r1, r3, #31
 800b244:	d405      	bmi.n	800b252 <_vfiprintf_r+0x32>
 800b246:	89ab      	ldrh	r3, [r5, #12]
 800b248:	059a      	lsls	r2, r3, #22
 800b24a:	d402      	bmi.n	800b252 <_vfiprintf_r+0x32>
 800b24c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b24e:	f7fd fe5e 	bl	8008f0e <__retarget_lock_acquire_recursive>
 800b252:	89ab      	ldrh	r3, [r5, #12]
 800b254:	071b      	lsls	r3, r3, #28
 800b256:	d501      	bpl.n	800b25c <_vfiprintf_r+0x3c>
 800b258:	692b      	ldr	r3, [r5, #16]
 800b25a:	b9eb      	cbnz	r3, 800b298 <_vfiprintf_r+0x78>
 800b25c:	4629      	mov	r1, r5
 800b25e:	4630      	mov	r0, r6
 800b260:	f000 faf4 	bl	800b84c <__swsetup_r>
 800b264:	b1c0      	cbz	r0, 800b298 <_vfiprintf_r+0x78>
 800b266:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b268:	07dc      	lsls	r4, r3, #31
 800b26a:	d50e      	bpl.n	800b28a <_vfiprintf_r+0x6a>
 800b26c:	f04f 30ff 	mov.w	r0, #4294967295
 800b270:	b01d      	add	sp, #116	; 0x74
 800b272:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b276:	4b7b      	ldr	r3, [pc, #492]	; (800b464 <_vfiprintf_r+0x244>)
 800b278:	429d      	cmp	r5, r3
 800b27a:	d101      	bne.n	800b280 <_vfiprintf_r+0x60>
 800b27c:	68b5      	ldr	r5, [r6, #8]
 800b27e:	e7df      	b.n	800b240 <_vfiprintf_r+0x20>
 800b280:	4b79      	ldr	r3, [pc, #484]	; (800b468 <_vfiprintf_r+0x248>)
 800b282:	429d      	cmp	r5, r3
 800b284:	bf08      	it	eq
 800b286:	68f5      	ldreq	r5, [r6, #12]
 800b288:	e7da      	b.n	800b240 <_vfiprintf_r+0x20>
 800b28a:	89ab      	ldrh	r3, [r5, #12]
 800b28c:	0598      	lsls	r0, r3, #22
 800b28e:	d4ed      	bmi.n	800b26c <_vfiprintf_r+0x4c>
 800b290:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b292:	f7fd fe3d 	bl	8008f10 <__retarget_lock_release_recursive>
 800b296:	e7e9      	b.n	800b26c <_vfiprintf_r+0x4c>
 800b298:	2300      	movs	r3, #0
 800b29a:	9309      	str	r3, [sp, #36]	; 0x24
 800b29c:	2320      	movs	r3, #32
 800b29e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b2a2:	f8cd 800c 	str.w	r8, [sp, #12]
 800b2a6:	2330      	movs	r3, #48	; 0x30
 800b2a8:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800b46c <_vfiprintf_r+0x24c>
 800b2ac:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b2b0:	f04f 0901 	mov.w	r9, #1
 800b2b4:	4623      	mov	r3, r4
 800b2b6:	469a      	mov	sl, r3
 800b2b8:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b2bc:	b10a      	cbz	r2, 800b2c2 <_vfiprintf_r+0xa2>
 800b2be:	2a25      	cmp	r2, #37	; 0x25
 800b2c0:	d1f9      	bne.n	800b2b6 <_vfiprintf_r+0x96>
 800b2c2:	ebba 0b04 	subs.w	fp, sl, r4
 800b2c6:	d00b      	beq.n	800b2e0 <_vfiprintf_r+0xc0>
 800b2c8:	465b      	mov	r3, fp
 800b2ca:	4622      	mov	r2, r4
 800b2cc:	4629      	mov	r1, r5
 800b2ce:	4630      	mov	r0, r6
 800b2d0:	f7ff ff93 	bl	800b1fa <__sfputs_r>
 800b2d4:	3001      	adds	r0, #1
 800b2d6:	f000 80aa 	beq.w	800b42e <_vfiprintf_r+0x20e>
 800b2da:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b2dc:	445a      	add	r2, fp
 800b2de:	9209      	str	r2, [sp, #36]	; 0x24
 800b2e0:	f89a 3000 	ldrb.w	r3, [sl]
 800b2e4:	2b00      	cmp	r3, #0
 800b2e6:	f000 80a2 	beq.w	800b42e <_vfiprintf_r+0x20e>
 800b2ea:	2300      	movs	r3, #0
 800b2ec:	f04f 32ff 	mov.w	r2, #4294967295
 800b2f0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b2f4:	f10a 0a01 	add.w	sl, sl, #1
 800b2f8:	9304      	str	r3, [sp, #16]
 800b2fa:	9307      	str	r3, [sp, #28]
 800b2fc:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b300:	931a      	str	r3, [sp, #104]	; 0x68
 800b302:	4654      	mov	r4, sl
 800b304:	2205      	movs	r2, #5
 800b306:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b30a:	4858      	ldr	r0, [pc, #352]	; (800b46c <_vfiprintf_r+0x24c>)
 800b30c:	f7f4 ffa0 	bl	8000250 <memchr>
 800b310:	9a04      	ldr	r2, [sp, #16]
 800b312:	b9d8      	cbnz	r0, 800b34c <_vfiprintf_r+0x12c>
 800b314:	06d1      	lsls	r1, r2, #27
 800b316:	bf44      	itt	mi
 800b318:	2320      	movmi	r3, #32
 800b31a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b31e:	0713      	lsls	r3, r2, #28
 800b320:	bf44      	itt	mi
 800b322:	232b      	movmi	r3, #43	; 0x2b
 800b324:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b328:	f89a 3000 	ldrb.w	r3, [sl]
 800b32c:	2b2a      	cmp	r3, #42	; 0x2a
 800b32e:	d015      	beq.n	800b35c <_vfiprintf_r+0x13c>
 800b330:	9a07      	ldr	r2, [sp, #28]
 800b332:	4654      	mov	r4, sl
 800b334:	2000      	movs	r0, #0
 800b336:	f04f 0c0a 	mov.w	ip, #10
 800b33a:	4621      	mov	r1, r4
 800b33c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b340:	3b30      	subs	r3, #48	; 0x30
 800b342:	2b09      	cmp	r3, #9
 800b344:	d94e      	bls.n	800b3e4 <_vfiprintf_r+0x1c4>
 800b346:	b1b0      	cbz	r0, 800b376 <_vfiprintf_r+0x156>
 800b348:	9207      	str	r2, [sp, #28]
 800b34a:	e014      	b.n	800b376 <_vfiprintf_r+0x156>
 800b34c:	eba0 0308 	sub.w	r3, r0, r8
 800b350:	fa09 f303 	lsl.w	r3, r9, r3
 800b354:	4313      	orrs	r3, r2
 800b356:	9304      	str	r3, [sp, #16]
 800b358:	46a2      	mov	sl, r4
 800b35a:	e7d2      	b.n	800b302 <_vfiprintf_r+0xe2>
 800b35c:	9b03      	ldr	r3, [sp, #12]
 800b35e:	1d19      	adds	r1, r3, #4
 800b360:	681b      	ldr	r3, [r3, #0]
 800b362:	9103      	str	r1, [sp, #12]
 800b364:	2b00      	cmp	r3, #0
 800b366:	bfbb      	ittet	lt
 800b368:	425b      	neglt	r3, r3
 800b36a:	f042 0202 	orrlt.w	r2, r2, #2
 800b36e:	9307      	strge	r3, [sp, #28]
 800b370:	9307      	strlt	r3, [sp, #28]
 800b372:	bfb8      	it	lt
 800b374:	9204      	strlt	r2, [sp, #16]
 800b376:	7823      	ldrb	r3, [r4, #0]
 800b378:	2b2e      	cmp	r3, #46	; 0x2e
 800b37a:	d10c      	bne.n	800b396 <_vfiprintf_r+0x176>
 800b37c:	7863      	ldrb	r3, [r4, #1]
 800b37e:	2b2a      	cmp	r3, #42	; 0x2a
 800b380:	d135      	bne.n	800b3ee <_vfiprintf_r+0x1ce>
 800b382:	9b03      	ldr	r3, [sp, #12]
 800b384:	1d1a      	adds	r2, r3, #4
 800b386:	681b      	ldr	r3, [r3, #0]
 800b388:	9203      	str	r2, [sp, #12]
 800b38a:	2b00      	cmp	r3, #0
 800b38c:	bfb8      	it	lt
 800b38e:	f04f 33ff 	movlt.w	r3, #4294967295
 800b392:	3402      	adds	r4, #2
 800b394:	9305      	str	r3, [sp, #20]
 800b396:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800b47c <_vfiprintf_r+0x25c>
 800b39a:	7821      	ldrb	r1, [r4, #0]
 800b39c:	2203      	movs	r2, #3
 800b39e:	4650      	mov	r0, sl
 800b3a0:	f7f4 ff56 	bl	8000250 <memchr>
 800b3a4:	b140      	cbz	r0, 800b3b8 <_vfiprintf_r+0x198>
 800b3a6:	2340      	movs	r3, #64	; 0x40
 800b3a8:	eba0 000a 	sub.w	r0, r0, sl
 800b3ac:	fa03 f000 	lsl.w	r0, r3, r0
 800b3b0:	9b04      	ldr	r3, [sp, #16]
 800b3b2:	4303      	orrs	r3, r0
 800b3b4:	3401      	adds	r4, #1
 800b3b6:	9304      	str	r3, [sp, #16]
 800b3b8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b3bc:	482c      	ldr	r0, [pc, #176]	; (800b470 <_vfiprintf_r+0x250>)
 800b3be:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b3c2:	2206      	movs	r2, #6
 800b3c4:	f7f4 ff44 	bl	8000250 <memchr>
 800b3c8:	2800      	cmp	r0, #0
 800b3ca:	d03f      	beq.n	800b44c <_vfiprintf_r+0x22c>
 800b3cc:	4b29      	ldr	r3, [pc, #164]	; (800b474 <_vfiprintf_r+0x254>)
 800b3ce:	bb1b      	cbnz	r3, 800b418 <_vfiprintf_r+0x1f8>
 800b3d0:	9b03      	ldr	r3, [sp, #12]
 800b3d2:	3307      	adds	r3, #7
 800b3d4:	f023 0307 	bic.w	r3, r3, #7
 800b3d8:	3308      	adds	r3, #8
 800b3da:	9303      	str	r3, [sp, #12]
 800b3dc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b3de:	443b      	add	r3, r7
 800b3e0:	9309      	str	r3, [sp, #36]	; 0x24
 800b3e2:	e767      	b.n	800b2b4 <_vfiprintf_r+0x94>
 800b3e4:	fb0c 3202 	mla	r2, ip, r2, r3
 800b3e8:	460c      	mov	r4, r1
 800b3ea:	2001      	movs	r0, #1
 800b3ec:	e7a5      	b.n	800b33a <_vfiprintf_r+0x11a>
 800b3ee:	2300      	movs	r3, #0
 800b3f0:	3401      	adds	r4, #1
 800b3f2:	9305      	str	r3, [sp, #20]
 800b3f4:	4619      	mov	r1, r3
 800b3f6:	f04f 0c0a 	mov.w	ip, #10
 800b3fa:	4620      	mov	r0, r4
 800b3fc:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b400:	3a30      	subs	r2, #48	; 0x30
 800b402:	2a09      	cmp	r2, #9
 800b404:	d903      	bls.n	800b40e <_vfiprintf_r+0x1ee>
 800b406:	2b00      	cmp	r3, #0
 800b408:	d0c5      	beq.n	800b396 <_vfiprintf_r+0x176>
 800b40a:	9105      	str	r1, [sp, #20]
 800b40c:	e7c3      	b.n	800b396 <_vfiprintf_r+0x176>
 800b40e:	fb0c 2101 	mla	r1, ip, r1, r2
 800b412:	4604      	mov	r4, r0
 800b414:	2301      	movs	r3, #1
 800b416:	e7f0      	b.n	800b3fa <_vfiprintf_r+0x1da>
 800b418:	ab03      	add	r3, sp, #12
 800b41a:	9300      	str	r3, [sp, #0]
 800b41c:	462a      	mov	r2, r5
 800b41e:	4b16      	ldr	r3, [pc, #88]	; (800b478 <_vfiprintf_r+0x258>)
 800b420:	a904      	add	r1, sp, #16
 800b422:	4630      	mov	r0, r6
 800b424:	f3af 8000 	nop.w
 800b428:	4607      	mov	r7, r0
 800b42a:	1c78      	adds	r0, r7, #1
 800b42c:	d1d6      	bne.n	800b3dc <_vfiprintf_r+0x1bc>
 800b42e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b430:	07d9      	lsls	r1, r3, #31
 800b432:	d405      	bmi.n	800b440 <_vfiprintf_r+0x220>
 800b434:	89ab      	ldrh	r3, [r5, #12]
 800b436:	059a      	lsls	r2, r3, #22
 800b438:	d402      	bmi.n	800b440 <_vfiprintf_r+0x220>
 800b43a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b43c:	f7fd fd68 	bl	8008f10 <__retarget_lock_release_recursive>
 800b440:	89ab      	ldrh	r3, [r5, #12]
 800b442:	065b      	lsls	r3, r3, #25
 800b444:	f53f af12 	bmi.w	800b26c <_vfiprintf_r+0x4c>
 800b448:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b44a:	e711      	b.n	800b270 <_vfiprintf_r+0x50>
 800b44c:	ab03      	add	r3, sp, #12
 800b44e:	9300      	str	r3, [sp, #0]
 800b450:	462a      	mov	r2, r5
 800b452:	4b09      	ldr	r3, [pc, #36]	; (800b478 <_vfiprintf_r+0x258>)
 800b454:	a904      	add	r1, sp, #16
 800b456:	4630      	mov	r0, r6
 800b458:	f000 f880 	bl	800b55c <_printf_i>
 800b45c:	e7e4      	b.n	800b428 <_vfiprintf_r+0x208>
 800b45e:	bf00      	nop
 800b460:	0800bc6c 	.word	0x0800bc6c
 800b464:	0800bc8c 	.word	0x0800bc8c
 800b468:	0800bc4c 	.word	0x0800bc4c
 800b46c:	0800c049 	.word	0x0800c049
 800b470:	0800c053 	.word	0x0800c053
 800b474:	00000000 	.word	0x00000000
 800b478:	0800b1fb 	.word	0x0800b1fb
 800b47c:	0800c04f 	.word	0x0800c04f

0800b480 <_printf_common>:
 800b480:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b484:	4616      	mov	r6, r2
 800b486:	4699      	mov	r9, r3
 800b488:	688a      	ldr	r2, [r1, #8]
 800b48a:	690b      	ldr	r3, [r1, #16]
 800b48c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800b490:	4293      	cmp	r3, r2
 800b492:	bfb8      	it	lt
 800b494:	4613      	movlt	r3, r2
 800b496:	6033      	str	r3, [r6, #0]
 800b498:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800b49c:	4607      	mov	r7, r0
 800b49e:	460c      	mov	r4, r1
 800b4a0:	b10a      	cbz	r2, 800b4a6 <_printf_common+0x26>
 800b4a2:	3301      	adds	r3, #1
 800b4a4:	6033      	str	r3, [r6, #0]
 800b4a6:	6823      	ldr	r3, [r4, #0]
 800b4a8:	0699      	lsls	r1, r3, #26
 800b4aa:	bf42      	ittt	mi
 800b4ac:	6833      	ldrmi	r3, [r6, #0]
 800b4ae:	3302      	addmi	r3, #2
 800b4b0:	6033      	strmi	r3, [r6, #0]
 800b4b2:	6825      	ldr	r5, [r4, #0]
 800b4b4:	f015 0506 	ands.w	r5, r5, #6
 800b4b8:	d106      	bne.n	800b4c8 <_printf_common+0x48>
 800b4ba:	f104 0a19 	add.w	sl, r4, #25
 800b4be:	68e3      	ldr	r3, [r4, #12]
 800b4c0:	6832      	ldr	r2, [r6, #0]
 800b4c2:	1a9b      	subs	r3, r3, r2
 800b4c4:	42ab      	cmp	r3, r5
 800b4c6:	dc26      	bgt.n	800b516 <_printf_common+0x96>
 800b4c8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800b4cc:	1e13      	subs	r3, r2, #0
 800b4ce:	6822      	ldr	r2, [r4, #0]
 800b4d0:	bf18      	it	ne
 800b4d2:	2301      	movne	r3, #1
 800b4d4:	0692      	lsls	r2, r2, #26
 800b4d6:	d42b      	bmi.n	800b530 <_printf_common+0xb0>
 800b4d8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800b4dc:	4649      	mov	r1, r9
 800b4de:	4638      	mov	r0, r7
 800b4e0:	47c0      	blx	r8
 800b4e2:	3001      	adds	r0, #1
 800b4e4:	d01e      	beq.n	800b524 <_printf_common+0xa4>
 800b4e6:	6823      	ldr	r3, [r4, #0]
 800b4e8:	68e5      	ldr	r5, [r4, #12]
 800b4ea:	6832      	ldr	r2, [r6, #0]
 800b4ec:	f003 0306 	and.w	r3, r3, #6
 800b4f0:	2b04      	cmp	r3, #4
 800b4f2:	bf08      	it	eq
 800b4f4:	1aad      	subeq	r5, r5, r2
 800b4f6:	68a3      	ldr	r3, [r4, #8]
 800b4f8:	6922      	ldr	r2, [r4, #16]
 800b4fa:	bf0c      	ite	eq
 800b4fc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b500:	2500      	movne	r5, #0
 800b502:	4293      	cmp	r3, r2
 800b504:	bfc4      	itt	gt
 800b506:	1a9b      	subgt	r3, r3, r2
 800b508:	18ed      	addgt	r5, r5, r3
 800b50a:	2600      	movs	r6, #0
 800b50c:	341a      	adds	r4, #26
 800b50e:	42b5      	cmp	r5, r6
 800b510:	d11a      	bne.n	800b548 <_printf_common+0xc8>
 800b512:	2000      	movs	r0, #0
 800b514:	e008      	b.n	800b528 <_printf_common+0xa8>
 800b516:	2301      	movs	r3, #1
 800b518:	4652      	mov	r2, sl
 800b51a:	4649      	mov	r1, r9
 800b51c:	4638      	mov	r0, r7
 800b51e:	47c0      	blx	r8
 800b520:	3001      	adds	r0, #1
 800b522:	d103      	bne.n	800b52c <_printf_common+0xac>
 800b524:	f04f 30ff 	mov.w	r0, #4294967295
 800b528:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b52c:	3501      	adds	r5, #1
 800b52e:	e7c6      	b.n	800b4be <_printf_common+0x3e>
 800b530:	18e1      	adds	r1, r4, r3
 800b532:	1c5a      	adds	r2, r3, #1
 800b534:	2030      	movs	r0, #48	; 0x30
 800b536:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800b53a:	4422      	add	r2, r4
 800b53c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800b540:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800b544:	3302      	adds	r3, #2
 800b546:	e7c7      	b.n	800b4d8 <_printf_common+0x58>
 800b548:	2301      	movs	r3, #1
 800b54a:	4622      	mov	r2, r4
 800b54c:	4649      	mov	r1, r9
 800b54e:	4638      	mov	r0, r7
 800b550:	47c0      	blx	r8
 800b552:	3001      	adds	r0, #1
 800b554:	d0e6      	beq.n	800b524 <_printf_common+0xa4>
 800b556:	3601      	adds	r6, #1
 800b558:	e7d9      	b.n	800b50e <_printf_common+0x8e>
	...

0800b55c <_printf_i>:
 800b55c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b560:	7e0f      	ldrb	r7, [r1, #24]
 800b562:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800b564:	2f78      	cmp	r7, #120	; 0x78
 800b566:	4691      	mov	r9, r2
 800b568:	4680      	mov	r8, r0
 800b56a:	460c      	mov	r4, r1
 800b56c:	469a      	mov	sl, r3
 800b56e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800b572:	d807      	bhi.n	800b584 <_printf_i+0x28>
 800b574:	2f62      	cmp	r7, #98	; 0x62
 800b576:	d80a      	bhi.n	800b58e <_printf_i+0x32>
 800b578:	2f00      	cmp	r7, #0
 800b57a:	f000 80d8 	beq.w	800b72e <_printf_i+0x1d2>
 800b57e:	2f58      	cmp	r7, #88	; 0x58
 800b580:	f000 80a3 	beq.w	800b6ca <_printf_i+0x16e>
 800b584:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b588:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800b58c:	e03a      	b.n	800b604 <_printf_i+0xa8>
 800b58e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800b592:	2b15      	cmp	r3, #21
 800b594:	d8f6      	bhi.n	800b584 <_printf_i+0x28>
 800b596:	a101      	add	r1, pc, #4	; (adr r1, 800b59c <_printf_i+0x40>)
 800b598:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b59c:	0800b5f5 	.word	0x0800b5f5
 800b5a0:	0800b609 	.word	0x0800b609
 800b5a4:	0800b585 	.word	0x0800b585
 800b5a8:	0800b585 	.word	0x0800b585
 800b5ac:	0800b585 	.word	0x0800b585
 800b5b0:	0800b585 	.word	0x0800b585
 800b5b4:	0800b609 	.word	0x0800b609
 800b5b8:	0800b585 	.word	0x0800b585
 800b5bc:	0800b585 	.word	0x0800b585
 800b5c0:	0800b585 	.word	0x0800b585
 800b5c4:	0800b585 	.word	0x0800b585
 800b5c8:	0800b715 	.word	0x0800b715
 800b5cc:	0800b639 	.word	0x0800b639
 800b5d0:	0800b6f7 	.word	0x0800b6f7
 800b5d4:	0800b585 	.word	0x0800b585
 800b5d8:	0800b585 	.word	0x0800b585
 800b5dc:	0800b737 	.word	0x0800b737
 800b5e0:	0800b585 	.word	0x0800b585
 800b5e4:	0800b639 	.word	0x0800b639
 800b5e8:	0800b585 	.word	0x0800b585
 800b5ec:	0800b585 	.word	0x0800b585
 800b5f0:	0800b6ff 	.word	0x0800b6ff
 800b5f4:	682b      	ldr	r3, [r5, #0]
 800b5f6:	1d1a      	adds	r2, r3, #4
 800b5f8:	681b      	ldr	r3, [r3, #0]
 800b5fa:	602a      	str	r2, [r5, #0]
 800b5fc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b600:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800b604:	2301      	movs	r3, #1
 800b606:	e0a3      	b.n	800b750 <_printf_i+0x1f4>
 800b608:	6820      	ldr	r0, [r4, #0]
 800b60a:	6829      	ldr	r1, [r5, #0]
 800b60c:	0606      	lsls	r6, r0, #24
 800b60e:	f101 0304 	add.w	r3, r1, #4
 800b612:	d50a      	bpl.n	800b62a <_printf_i+0xce>
 800b614:	680e      	ldr	r6, [r1, #0]
 800b616:	602b      	str	r3, [r5, #0]
 800b618:	2e00      	cmp	r6, #0
 800b61a:	da03      	bge.n	800b624 <_printf_i+0xc8>
 800b61c:	232d      	movs	r3, #45	; 0x2d
 800b61e:	4276      	negs	r6, r6
 800b620:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b624:	485e      	ldr	r0, [pc, #376]	; (800b7a0 <_printf_i+0x244>)
 800b626:	230a      	movs	r3, #10
 800b628:	e019      	b.n	800b65e <_printf_i+0x102>
 800b62a:	680e      	ldr	r6, [r1, #0]
 800b62c:	602b      	str	r3, [r5, #0]
 800b62e:	f010 0f40 	tst.w	r0, #64	; 0x40
 800b632:	bf18      	it	ne
 800b634:	b236      	sxthne	r6, r6
 800b636:	e7ef      	b.n	800b618 <_printf_i+0xbc>
 800b638:	682b      	ldr	r3, [r5, #0]
 800b63a:	6820      	ldr	r0, [r4, #0]
 800b63c:	1d19      	adds	r1, r3, #4
 800b63e:	6029      	str	r1, [r5, #0]
 800b640:	0601      	lsls	r1, r0, #24
 800b642:	d501      	bpl.n	800b648 <_printf_i+0xec>
 800b644:	681e      	ldr	r6, [r3, #0]
 800b646:	e002      	b.n	800b64e <_printf_i+0xf2>
 800b648:	0646      	lsls	r6, r0, #25
 800b64a:	d5fb      	bpl.n	800b644 <_printf_i+0xe8>
 800b64c:	881e      	ldrh	r6, [r3, #0]
 800b64e:	4854      	ldr	r0, [pc, #336]	; (800b7a0 <_printf_i+0x244>)
 800b650:	2f6f      	cmp	r7, #111	; 0x6f
 800b652:	bf0c      	ite	eq
 800b654:	2308      	moveq	r3, #8
 800b656:	230a      	movne	r3, #10
 800b658:	2100      	movs	r1, #0
 800b65a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800b65e:	6865      	ldr	r5, [r4, #4]
 800b660:	60a5      	str	r5, [r4, #8]
 800b662:	2d00      	cmp	r5, #0
 800b664:	bfa2      	ittt	ge
 800b666:	6821      	ldrge	r1, [r4, #0]
 800b668:	f021 0104 	bicge.w	r1, r1, #4
 800b66c:	6021      	strge	r1, [r4, #0]
 800b66e:	b90e      	cbnz	r6, 800b674 <_printf_i+0x118>
 800b670:	2d00      	cmp	r5, #0
 800b672:	d04d      	beq.n	800b710 <_printf_i+0x1b4>
 800b674:	4615      	mov	r5, r2
 800b676:	fbb6 f1f3 	udiv	r1, r6, r3
 800b67a:	fb03 6711 	mls	r7, r3, r1, r6
 800b67e:	5dc7      	ldrb	r7, [r0, r7]
 800b680:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800b684:	4637      	mov	r7, r6
 800b686:	42bb      	cmp	r3, r7
 800b688:	460e      	mov	r6, r1
 800b68a:	d9f4      	bls.n	800b676 <_printf_i+0x11a>
 800b68c:	2b08      	cmp	r3, #8
 800b68e:	d10b      	bne.n	800b6a8 <_printf_i+0x14c>
 800b690:	6823      	ldr	r3, [r4, #0]
 800b692:	07de      	lsls	r6, r3, #31
 800b694:	d508      	bpl.n	800b6a8 <_printf_i+0x14c>
 800b696:	6923      	ldr	r3, [r4, #16]
 800b698:	6861      	ldr	r1, [r4, #4]
 800b69a:	4299      	cmp	r1, r3
 800b69c:	bfde      	ittt	le
 800b69e:	2330      	movle	r3, #48	; 0x30
 800b6a0:	f805 3c01 	strble.w	r3, [r5, #-1]
 800b6a4:	f105 35ff 	addle.w	r5, r5, #4294967295
 800b6a8:	1b52      	subs	r2, r2, r5
 800b6aa:	6122      	str	r2, [r4, #16]
 800b6ac:	f8cd a000 	str.w	sl, [sp]
 800b6b0:	464b      	mov	r3, r9
 800b6b2:	aa03      	add	r2, sp, #12
 800b6b4:	4621      	mov	r1, r4
 800b6b6:	4640      	mov	r0, r8
 800b6b8:	f7ff fee2 	bl	800b480 <_printf_common>
 800b6bc:	3001      	adds	r0, #1
 800b6be:	d14c      	bne.n	800b75a <_printf_i+0x1fe>
 800b6c0:	f04f 30ff 	mov.w	r0, #4294967295
 800b6c4:	b004      	add	sp, #16
 800b6c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b6ca:	4835      	ldr	r0, [pc, #212]	; (800b7a0 <_printf_i+0x244>)
 800b6cc:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800b6d0:	6829      	ldr	r1, [r5, #0]
 800b6d2:	6823      	ldr	r3, [r4, #0]
 800b6d4:	f851 6b04 	ldr.w	r6, [r1], #4
 800b6d8:	6029      	str	r1, [r5, #0]
 800b6da:	061d      	lsls	r5, r3, #24
 800b6dc:	d514      	bpl.n	800b708 <_printf_i+0x1ac>
 800b6de:	07df      	lsls	r7, r3, #31
 800b6e0:	bf44      	itt	mi
 800b6e2:	f043 0320 	orrmi.w	r3, r3, #32
 800b6e6:	6023      	strmi	r3, [r4, #0]
 800b6e8:	b91e      	cbnz	r6, 800b6f2 <_printf_i+0x196>
 800b6ea:	6823      	ldr	r3, [r4, #0]
 800b6ec:	f023 0320 	bic.w	r3, r3, #32
 800b6f0:	6023      	str	r3, [r4, #0]
 800b6f2:	2310      	movs	r3, #16
 800b6f4:	e7b0      	b.n	800b658 <_printf_i+0xfc>
 800b6f6:	6823      	ldr	r3, [r4, #0]
 800b6f8:	f043 0320 	orr.w	r3, r3, #32
 800b6fc:	6023      	str	r3, [r4, #0]
 800b6fe:	2378      	movs	r3, #120	; 0x78
 800b700:	4828      	ldr	r0, [pc, #160]	; (800b7a4 <_printf_i+0x248>)
 800b702:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800b706:	e7e3      	b.n	800b6d0 <_printf_i+0x174>
 800b708:	0659      	lsls	r1, r3, #25
 800b70a:	bf48      	it	mi
 800b70c:	b2b6      	uxthmi	r6, r6
 800b70e:	e7e6      	b.n	800b6de <_printf_i+0x182>
 800b710:	4615      	mov	r5, r2
 800b712:	e7bb      	b.n	800b68c <_printf_i+0x130>
 800b714:	682b      	ldr	r3, [r5, #0]
 800b716:	6826      	ldr	r6, [r4, #0]
 800b718:	6961      	ldr	r1, [r4, #20]
 800b71a:	1d18      	adds	r0, r3, #4
 800b71c:	6028      	str	r0, [r5, #0]
 800b71e:	0635      	lsls	r5, r6, #24
 800b720:	681b      	ldr	r3, [r3, #0]
 800b722:	d501      	bpl.n	800b728 <_printf_i+0x1cc>
 800b724:	6019      	str	r1, [r3, #0]
 800b726:	e002      	b.n	800b72e <_printf_i+0x1d2>
 800b728:	0670      	lsls	r0, r6, #25
 800b72a:	d5fb      	bpl.n	800b724 <_printf_i+0x1c8>
 800b72c:	8019      	strh	r1, [r3, #0]
 800b72e:	2300      	movs	r3, #0
 800b730:	6123      	str	r3, [r4, #16]
 800b732:	4615      	mov	r5, r2
 800b734:	e7ba      	b.n	800b6ac <_printf_i+0x150>
 800b736:	682b      	ldr	r3, [r5, #0]
 800b738:	1d1a      	adds	r2, r3, #4
 800b73a:	602a      	str	r2, [r5, #0]
 800b73c:	681d      	ldr	r5, [r3, #0]
 800b73e:	6862      	ldr	r2, [r4, #4]
 800b740:	2100      	movs	r1, #0
 800b742:	4628      	mov	r0, r5
 800b744:	f7f4 fd84 	bl	8000250 <memchr>
 800b748:	b108      	cbz	r0, 800b74e <_printf_i+0x1f2>
 800b74a:	1b40      	subs	r0, r0, r5
 800b74c:	6060      	str	r0, [r4, #4]
 800b74e:	6863      	ldr	r3, [r4, #4]
 800b750:	6123      	str	r3, [r4, #16]
 800b752:	2300      	movs	r3, #0
 800b754:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b758:	e7a8      	b.n	800b6ac <_printf_i+0x150>
 800b75a:	6923      	ldr	r3, [r4, #16]
 800b75c:	462a      	mov	r2, r5
 800b75e:	4649      	mov	r1, r9
 800b760:	4640      	mov	r0, r8
 800b762:	47d0      	blx	sl
 800b764:	3001      	adds	r0, #1
 800b766:	d0ab      	beq.n	800b6c0 <_printf_i+0x164>
 800b768:	6823      	ldr	r3, [r4, #0]
 800b76a:	079b      	lsls	r3, r3, #30
 800b76c:	d413      	bmi.n	800b796 <_printf_i+0x23a>
 800b76e:	68e0      	ldr	r0, [r4, #12]
 800b770:	9b03      	ldr	r3, [sp, #12]
 800b772:	4298      	cmp	r0, r3
 800b774:	bfb8      	it	lt
 800b776:	4618      	movlt	r0, r3
 800b778:	e7a4      	b.n	800b6c4 <_printf_i+0x168>
 800b77a:	2301      	movs	r3, #1
 800b77c:	4632      	mov	r2, r6
 800b77e:	4649      	mov	r1, r9
 800b780:	4640      	mov	r0, r8
 800b782:	47d0      	blx	sl
 800b784:	3001      	adds	r0, #1
 800b786:	d09b      	beq.n	800b6c0 <_printf_i+0x164>
 800b788:	3501      	adds	r5, #1
 800b78a:	68e3      	ldr	r3, [r4, #12]
 800b78c:	9903      	ldr	r1, [sp, #12]
 800b78e:	1a5b      	subs	r3, r3, r1
 800b790:	42ab      	cmp	r3, r5
 800b792:	dcf2      	bgt.n	800b77a <_printf_i+0x21e>
 800b794:	e7eb      	b.n	800b76e <_printf_i+0x212>
 800b796:	2500      	movs	r5, #0
 800b798:	f104 0619 	add.w	r6, r4, #25
 800b79c:	e7f5      	b.n	800b78a <_printf_i+0x22e>
 800b79e:	bf00      	nop
 800b7a0:	0800c05a 	.word	0x0800c05a
 800b7a4:	0800c06b 	.word	0x0800c06b

0800b7a8 <__swbuf_r>:
 800b7a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b7aa:	460e      	mov	r6, r1
 800b7ac:	4614      	mov	r4, r2
 800b7ae:	4605      	mov	r5, r0
 800b7b0:	b118      	cbz	r0, 800b7ba <__swbuf_r+0x12>
 800b7b2:	6983      	ldr	r3, [r0, #24]
 800b7b4:	b90b      	cbnz	r3, 800b7ba <__swbuf_r+0x12>
 800b7b6:	f7fd fae7 	bl	8008d88 <__sinit>
 800b7ba:	4b21      	ldr	r3, [pc, #132]	; (800b840 <__swbuf_r+0x98>)
 800b7bc:	429c      	cmp	r4, r3
 800b7be:	d12b      	bne.n	800b818 <__swbuf_r+0x70>
 800b7c0:	686c      	ldr	r4, [r5, #4]
 800b7c2:	69a3      	ldr	r3, [r4, #24]
 800b7c4:	60a3      	str	r3, [r4, #8]
 800b7c6:	89a3      	ldrh	r3, [r4, #12]
 800b7c8:	071a      	lsls	r2, r3, #28
 800b7ca:	d52f      	bpl.n	800b82c <__swbuf_r+0x84>
 800b7cc:	6923      	ldr	r3, [r4, #16]
 800b7ce:	b36b      	cbz	r3, 800b82c <__swbuf_r+0x84>
 800b7d0:	6923      	ldr	r3, [r4, #16]
 800b7d2:	6820      	ldr	r0, [r4, #0]
 800b7d4:	1ac0      	subs	r0, r0, r3
 800b7d6:	6963      	ldr	r3, [r4, #20]
 800b7d8:	b2f6      	uxtb	r6, r6
 800b7da:	4283      	cmp	r3, r0
 800b7dc:	4637      	mov	r7, r6
 800b7de:	dc04      	bgt.n	800b7ea <__swbuf_r+0x42>
 800b7e0:	4621      	mov	r1, r4
 800b7e2:	4628      	mov	r0, r5
 800b7e4:	f7fe fb96 	bl	8009f14 <_fflush_r>
 800b7e8:	bb30      	cbnz	r0, 800b838 <__swbuf_r+0x90>
 800b7ea:	68a3      	ldr	r3, [r4, #8]
 800b7ec:	3b01      	subs	r3, #1
 800b7ee:	60a3      	str	r3, [r4, #8]
 800b7f0:	6823      	ldr	r3, [r4, #0]
 800b7f2:	1c5a      	adds	r2, r3, #1
 800b7f4:	6022      	str	r2, [r4, #0]
 800b7f6:	701e      	strb	r6, [r3, #0]
 800b7f8:	6963      	ldr	r3, [r4, #20]
 800b7fa:	3001      	adds	r0, #1
 800b7fc:	4283      	cmp	r3, r0
 800b7fe:	d004      	beq.n	800b80a <__swbuf_r+0x62>
 800b800:	89a3      	ldrh	r3, [r4, #12]
 800b802:	07db      	lsls	r3, r3, #31
 800b804:	d506      	bpl.n	800b814 <__swbuf_r+0x6c>
 800b806:	2e0a      	cmp	r6, #10
 800b808:	d104      	bne.n	800b814 <__swbuf_r+0x6c>
 800b80a:	4621      	mov	r1, r4
 800b80c:	4628      	mov	r0, r5
 800b80e:	f7fe fb81 	bl	8009f14 <_fflush_r>
 800b812:	b988      	cbnz	r0, 800b838 <__swbuf_r+0x90>
 800b814:	4638      	mov	r0, r7
 800b816:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b818:	4b0a      	ldr	r3, [pc, #40]	; (800b844 <__swbuf_r+0x9c>)
 800b81a:	429c      	cmp	r4, r3
 800b81c:	d101      	bne.n	800b822 <__swbuf_r+0x7a>
 800b81e:	68ac      	ldr	r4, [r5, #8]
 800b820:	e7cf      	b.n	800b7c2 <__swbuf_r+0x1a>
 800b822:	4b09      	ldr	r3, [pc, #36]	; (800b848 <__swbuf_r+0xa0>)
 800b824:	429c      	cmp	r4, r3
 800b826:	bf08      	it	eq
 800b828:	68ec      	ldreq	r4, [r5, #12]
 800b82a:	e7ca      	b.n	800b7c2 <__swbuf_r+0x1a>
 800b82c:	4621      	mov	r1, r4
 800b82e:	4628      	mov	r0, r5
 800b830:	f000 f80c 	bl	800b84c <__swsetup_r>
 800b834:	2800      	cmp	r0, #0
 800b836:	d0cb      	beq.n	800b7d0 <__swbuf_r+0x28>
 800b838:	f04f 37ff 	mov.w	r7, #4294967295
 800b83c:	e7ea      	b.n	800b814 <__swbuf_r+0x6c>
 800b83e:	bf00      	nop
 800b840:	0800bc6c 	.word	0x0800bc6c
 800b844:	0800bc8c 	.word	0x0800bc8c
 800b848:	0800bc4c 	.word	0x0800bc4c

0800b84c <__swsetup_r>:
 800b84c:	4b32      	ldr	r3, [pc, #200]	; (800b918 <__swsetup_r+0xcc>)
 800b84e:	b570      	push	{r4, r5, r6, lr}
 800b850:	681d      	ldr	r5, [r3, #0]
 800b852:	4606      	mov	r6, r0
 800b854:	460c      	mov	r4, r1
 800b856:	b125      	cbz	r5, 800b862 <__swsetup_r+0x16>
 800b858:	69ab      	ldr	r3, [r5, #24]
 800b85a:	b913      	cbnz	r3, 800b862 <__swsetup_r+0x16>
 800b85c:	4628      	mov	r0, r5
 800b85e:	f7fd fa93 	bl	8008d88 <__sinit>
 800b862:	4b2e      	ldr	r3, [pc, #184]	; (800b91c <__swsetup_r+0xd0>)
 800b864:	429c      	cmp	r4, r3
 800b866:	d10f      	bne.n	800b888 <__swsetup_r+0x3c>
 800b868:	686c      	ldr	r4, [r5, #4]
 800b86a:	89a3      	ldrh	r3, [r4, #12]
 800b86c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b870:	0719      	lsls	r1, r3, #28
 800b872:	d42c      	bmi.n	800b8ce <__swsetup_r+0x82>
 800b874:	06dd      	lsls	r5, r3, #27
 800b876:	d411      	bmi.n	800b89c <__swsetup_r+0x50>
 800b878:	2309      	movs	r3, #9
 800b87a:	6033      	str	r3, [r6, #0]
 800b87c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800b880:	81a3      	strh	r3, [r4, #12]
 800b882:	f04f 30ff 	mov.w	r0, #4294967295
 800b886:	e03e      	b.n	800b906 <__swsetup_r+0xba>
 800b888:	4b25      	ldr	r3, [pc, #148]	; (800b920 <__swsetup_r+0xd4>)
 800b88a:	429c      	cmp	r4, r3
 800b88c:	d101      	bne.n	800b892 <__swsetup_r+0x46>
 800b88e:	68ac      	ldr	r4, [r5, #8]
 800b890:	e7eb      	b.n	800b86a <__swsetup_r+0x1e>
 800b892:	4b24      	ldr	r3, [pc, #144]	; (800b924 <__swsetup_r+0xd8>)
 800b894:	429c      	cmp	r4, r3
 800b896:	bf08      	it	eq
 800b898:	68ec      	ldreq	r4, [r5, #12]
 800b89a:	e7e6      	b.n	800b86a <__swsetup_r+0x1e>
 800b89c:	0758      	lsls	r0, r3, #29
 800b89e:	d512      	bpl.n	800b8c6 <__swsetup_r+0x7a>
 800b8a0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b8a2:	b141      	cbz	r1, 800b8b6 <__swsetup_r+0x6a>
 800b8a4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b8a8:	4299      	cmp	r1, r3
 800b8aa:	d002      	beq.n	800b8b2 <__swsetup_r+0x66>
 800b8ac:	4630      	mov	r0, r6
 800b8ae:	f7ff fbe1 	bl	800b074 <_free_r>
 800b8b2:	2300      	movs	r3, #0
 800b8b4:	6363      	str	r3, [r4, #52]	; 0x34
 800b8b6:	89a3      	ldrh	r3, [r4, #12]
 800b8b8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800b8bc:	81a3      	strh	r3, [r4, #12]
 800b8be:	2300      	movs	r3, #0
 800b8c0:	6063      	str	r3, [r4, #4]
 800b8c2:	6923      	ldr	r3, [r4, #16]
 800b8c4:	6023      	str	r3, [r4, #0]
 800b8c6:	89a3      	ldrh	r3, [r4, #12]
 800b8c8:	f043 0308 	orr.w	r3, r3, #8
 800b8cc:	81a3      	strh	r3, [r4, #12]
 800b8ce:	6923      	ldr	r3, [r4, #16]
 800b8d0:	b94b      	cbnz	r3, 800b8e6 <__swsetup_r+0x9a>
 800b8d2:	89a3      	ldrh	r3, [r4, #12]
 800b8d4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800b8d8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b8dc:	d003      	beq.n	800b8e6 <__swsetup_r+0x9a>
 800b8de:	4621      	mov	r1, r4
 800b8e0:	4630      	mov	r0, r6
 800b8e2:	f000 f84d 	bl	800b980 <__smakebuf_r>
 800b8e6:	89a0      	ldrh	r0, [r4, #12]
 800b8e8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b8ec:	f010 0301 	ands.w	r3, r0, #1
 800b8f0:	d00a      	beq.n	800b908 <__swsetup_r+0xbc>
 800b8f2:	2300      	movs	r3, #0
 800b8f4:	60a3      	str	r3, [r4, #8]
 800b8f6:	6963      	ldr	r3, [r4, #20]
 800b8f8:	425b      	negs	r3, r3
 800b8fa:	61a3      	str	r3, [r4, #24]
 800b8fc:	6923      	ldr	r3, [r4, #16]
 800b8fe:	b943      	cbnz	r3, 800b912 <__swsetup_r+0xc6>
 800b900:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800b904:	d1ba      	bne.n	800b87c <__swsetup_r+0x30>
 800b906:	bd70      	pop	{r4, r5, r6, pc}
 800b908:	0781      	lsls	r1, r0, #30
 800b90a:	bf58      	it	pl
 800b90c:	6963      	ldrpl	r3, [r4, #20]
 800b90e:	60a3      	str	r3, [r4, #8]
 800b910:	e7f4      	b.n	800b8fc <__swsetup_r+0xb0>
 800b912:	2000      	movs	r0, #0
 800b914:	e7f7      	b.n	800b906 <__swsetup_r+0xba>
 800b916:	bf00      	nop
 800b918:	20000010 	.word	0x20000010
 800b91c:	0800bc6c 	.word	0x0800bc6c
 800b920:	0800bc8c 	.word	0x0800bc8c
 800b924:	0800bc4c 	.word	0x0800bc4c

0800b928 <abort>:
 800b928:	b508      	push	{r3, lr}
 800b92a:	2006      	movs	r0, #6
 800b92c:	f000 f890 	bl	800ba50 <raise>
 800b930:	2001      	movs	r0, #1
 800b932:	f7f6 f921 	bl	8001b78 <_exit>

0800b936 <__swhatbuf_r>:
 800b936:	b570      	push	{r4, r5, r6, lr}
 800b938:	460e      	mov	r6, r1
 800b93a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b93e:	2900      	cmp	r1, #0
 800b940:	b096      	sub	sp, #88	; 0x58
 800b942:	4614      	mov	r4, r2
 800b944:	461d      	mov	r5, r3
 800b946:	da08      	bge.n	800b95a <__swhatbuf_r+0x24>
 800b948:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800b94c:	2200      	movs	r2, #0
 800b94e:	602a      	str	r2, [r5, #0]
 800b950:	061a      	lsls	r2, r3, #24
 800b952:	d410      	bmi.n	800b976 <__swhatbuf_r+0x40>
 800b954:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b958:	e00e      	b.n	800b978 <__swhatbuf_r+0x42>
 800b95a:	466a      	mov	r2, sp
 800b95c:	f000 f894 	bl	800ba88 <_fstat_r>
 800b960:	2800      	cmp	r0, #0
 800b962:	dbf1      	blt.n	800b948 <__swhatbuf_r+0x12>
 800b964:	9a01      	ldr	r2, [sp, #4]
 800b966:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800b96a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800b96e:	425a      	negs	r2, r3
 800b970:	415a      	adcs	r2, r3
 800b972:	602a      	str	r2, [r5, #0]
 800b974:	e7ee      	b.n	800b954 <__swhatbuf_r+0x1e>
 800b976:	2340      	movs	r3, #64	; 0x40
 800b978:	2000      	movs	r0, #0
 800b97a:	6023      	str	r3, [r4, #0]
 800b97c:	b016      	add	sp, #88	; 0x58
 800b97e:	bd70      	pop	{r4, r5, r6, pc}

0800b980 <__smakebuf_r>:
 800b980:	898b      	ldrh	r3, [r1, #12]
 800b982:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800b984:	079d      	lsls	r5, r3, #30
 800b986:	4606      	mov	r6, r0
 800b988:	460c      	mov	r4, r1
 800b98a:	d507      	bpl.n	800b99c <__smakebuf_r+0x1c>
 800b98c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800b990:	6023      	str	r3, [r4, #0]
 800b992:	6123      	str	r3, [r4, #16]
 800b994:	2301      	movs	r3, #1
 800b996:	6163      	str	r3, [r4, #20]
 800b998:	b002      	add	sp, #8
 800b99a:	bd70      	pop	{r4, r5, r6, pc}
 800b99c:	ab01      	add	r3, sp, #4
 800b99e:	466a      	mov	r2, sp
 800b9a0:	f7ff ffc9 	bl	800b936 <__swhatbuf_r>
 800b9a4:	9900      	ldr	r1, [sp, #0]
 800b9a6:	4605      	mov	r5, r0
 800b9a8:	4630      	mov	r0, r6
 800b9aa:	f7fd fae9 	bl	8008f80 <_malloc_r>
 800b9ae:	b948      	cbnz	r0, 800b9c4 <__smakebuf_r+0x44>
 800b9b0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b9b4:	059a      	lsls	r2, r3, #22
 800b9b6:	d4ef      	bmi.n	800b998 <__smakebuf_r+0x18>
 800b9b8:	f023 0303 	bic.w	r3, r3, #3
 800b9bc:	f043 0302 	orr.w	r3, r3, #2
 800b9c0:	81a3      	strh	r3, [r4, #12]
 800b9c2:	e7e3      	b.n	800b98c <__smakebuf_r+0xc>
 800b9c4:	4b0d      	ldr	r3, [pc, #52]	; (800b9fc <__smakebuf_r+0x7c>)
 800b9c6:	62b3      	str	r3, [r6, #40]	; 0x28
 800b9c8:	89a3      	ldrh	r3, [r4, #12]
 800b9ca:	6020      	str	r0, [r4, #0]
 800b9cc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b9d0:	81a3      	strh	r3, [r4, #12]
 800b9d2:	9b00      	ldr	r3, [sp, #0]
 800b9d4:	6163      	str	r3, [r4, #20]
 800b9d6:	9b01      	ldr	r3, [sp, #4]
 800b9d8:	6120      	str	r0, [r4, #16]
 800b9da:	b15b      	cbz	r3, 800b9f4 <__smakebuf_r+0x74>
 800b9dc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b9e0:	4630      	mov	r0, r6
 800b9e2:	f000 f863 	bl	800baac <_isatty_r>
 800b9e6:	b128      	cbz	r0, 800b9f4 <__smakebuf_r+0x74>
 800b9e8:	89a3      	ldrh	r3, [r4, #12]
 800b9ea:	f023 0303 	bic.w	r3, r3, #3
 800b9ee:	f043 0301 	orr.w	r3, r3, #1
 800b9f2:	81a3      	strh	r3, [r4, #12]
 800b9f4:	89a0      	ldrh	r0, [r4, #12]
 800b9f6:	4305      	orrs	r5, r0
 800b9f8:	81a5      	strh	r5, [r4, #12]
 800b9fa:	e7cd      	b.n	800b998 <__smakebuf_r+0x18>
 800b9fc:	08008d21 	.word	0x08008d21

0800ba00 <_raise_r>:
 800ba00:	291f      	cmp	r1, #31
 800ba02:	b538      	push	{r3, r4, r5, lr}
 800ba04:	4604      	mov	r4, r0
 800ba06:	460d      	mov	r5, r1
 800ba08:	d904      	bls.n	800ba14 <_raise_r+0x14>
 800ba0a:	2316      	movs	r3, #22
 800ba0c:	6003      	str	r3, [r0, #0]
 800ba0e:	f04f 30ff 	mov.w	r0, #4294967295
 800ba12:	bd38      	pop	{r3, r4, r5, pc}
 800ba14:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800ba16:	b112      	cbz	r2, 800ba1e <_raise_r+0x1e>
 800ba18:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800ba1c:	b94b      	cbnz	r3, 800ba32 <_raise_r+0x32>
 800ba1e:	4620      	mov	r0, r4
 800ba20:	f000 f830 	bl	800ba84 <_getpid_r>
 800ba24:	462a      	mov	r2, r5
 800ba26:	4601      	mov	r1, r0
 800ba28:	4620      	mov	r0, r4
 800ba2a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ba2e:	f000 b817 	b.w	800ba60 <_kill_r>
 800ba32:	2b01      	cmp	r3, #1
 800ba34:	d00a      	beq.n	800ba4c <_raise_r+0x4c>
 800ba36:	1c59      	adds	r1, r3, #1
 800ba38:	d103      	bne.n	800ba42 <_raise_r+0x42>
 800ba3a:	2316      	movs	r3, #22
 800ba3c:	6003      	str	r3, [r0, #0]
 800ba3e:	2001      	movs	r0, #1
 800ba40:	e7e7      	b.n	800ba12 <_raise_r+0x12>
 800ba42:	2400      	movs	r4, #0
 800ba44:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800ba48:	4628      	mov	r0, r5
 800ba4a:	4798      	blx	r3
 800ba4c:	2000      	movs	r0, #0
 800ba4e:	e7e0      	b.n	800ba12 <_raise_r+0x12>

0800ba50 <raise>:
 800ba50:	4b02      	ldr	r3, [pc, #8]	; (800ba5c <raise+0xc>)
 800ba52:	4601      	mov	r1, r0
 800ba54:	6818      	ldr	r0, [r3, #0]
 800ba56:	f7ff bfd3 	b.w	800ba00 <_raise_r>
 800ba5a:	bf00      	nop
 800ba5c:	20000010 	.word	0x20000010

0800ba60 <_kill_r>:
 800ba60:	b538      	push	{r3, r4, r5, lr}
 800ba62:	4d07      	ldr	r5, [pc, #28]	; (800ba80 <_kill_r+0x20>)
 800ba64:	2300      	movs	r3, #0
 800ba66:	4604      	mov	r4, r0
 800ba68:	4608      	mov	r0, r1
 800ba6a:	4611      	mov	r1, r2
 800ba6c:	602b      	str	r3, [r5, #0]
 800ba6e:	f7f6 f873 	bl	8001b58 <_kill>
 800ba72:	1c43      	adds	r3, r0, #1
 800ba74:	d102      	bne.n	800ba7c <_kill_r+0x1c>
 800ba76:	682b      	ldr	r3, [r5, #0]
 800ba78:	b103      	cbz	r3, 800ba7c <_kill_r+0x1c>
 800ba7a:	6023      	str	r3, [r4, #0]
 800ba7c:	bd38      	pop	{r3, r4, r5, pc}
 800ba7e:	bf00      	nop
 800ba80:	200055c0 	.word	0x200055c0

0800ba84 <_getpid_r>:
 800ba84:	f7f6 b860 	b.w	8001b48 <_getpid>

0800ba88 <_fstat_r>:
 800ba88:	b538      	push	{r3, r4, r5, lr}
 800ba8a:	4d07      	ldr	r5, [pc, #28]	; (800baa8 <_fstat_r+0x20>)
 800ba8c:	2300      	movs	r3, #0
 800ba8e:	4604      	mov	r4, r0
 800ba90:	4608      	mov	r0, r1
 800ba92:	4611      	mov	r1, r2
 800ba94:	602b      	str	r3, [r5, #0]
 800ba96:	f7f6 f8be 	bl	8001c16 <_fstat>
 800ba9a:	1c43      	adds	r3, r0, #1
 800ba9c:	d102      	bne.n	800baa4 <_fstat_r+0x1c>
 800ba9e:	682b      	ldr	r3, [r5, #0]
 800baa0:	b103      	cbz	r3, 800baa4 <_fstat_r+0x1c>
 800baa2:	6023      	str	r3, [r4, #0]
 800baa4:	bd38      	pop	{r3, r4, r5, pc}
 800baa6:	bf00      	nop
 800baa8:	200055c0 	.word	0x200055c0

0800baac <_isatty_r>:
 800baac:	b538      	push	{r3, r4, r5, lr}
 800baae:	4d06      	ldr	r5, [pc, #24]	; (800bac8 <_isatty_r+0x1c>)
 800bab0:	2300      	movs	r3, #0
 800bab2:	4604      	mov	r4, r0
 800bab4:	4608      	mov	r0, r1
 800bab6:	602b      	str	r3, [r5, #0]
 800bab8:	f7f6 f8bd 	bl	8001c36 <_isatty>
 800babc:	1c43      	adds	r3, r0, #1
 800babe:	d102      	bne.n	800bac6 <_isatty_r+0x1a>
 800bac0:	682b      	ldr	r3, [r5, #0]
 800bac2:	b103      	cbz	r3, 800bac6 <_isatty_r+0x1a>
 800bac4:	6023      	str	r3, [r4, #0]
 800bac6:	bd38      	pop	{r3, r4, r5, pc}
 800bac8:	200055c0 	.word	0x200055c0

0800bacc <_init>:
 800bacc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bace:	bf00      	nop
 800bad0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bad2:	bc08      	pop	{r3}
 800bad4:	469e      	mov	lr, r3
 800bad6:	4770      	bx	lr

0800bad8 <_fini>:
 800bad8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bada:	bf00      	nop
 800badc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bade:	bc08      	pop	{r3}
 800bae0:	469e      	mov	lr, r3
 800bae2:	4770      	bx	lr
