
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.099126                       # Number of seconds simulated
sim_ticks                                 99125801418                       # Number of ticks simulated
final_tick                               627202510920                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 149318                       # Simulator instruction rate (inst/s)
host_op_rate                                   193634                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                4641505                       # Simulator tick rate (ticks/s)
host_mem_usage                               16906348                       # Number of bytes of host memory used
host_seconds                                 21356.39                       # Real time elapsed on the host
sim_insts                                  3188902862                       # Number of instructions simulated
sim_ops                                    4135322082                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       753024                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1385728                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1720064                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3863680                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1174400                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1174400                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         5883                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        10826                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        13438                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 30185                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            9175                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 9175                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        18078                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      7596650                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        18078                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     13979488                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        12913                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     17352334                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                38977541                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        18078                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        18078                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        12913                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              49069                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          11847571                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               11847571                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          11847571                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        18078                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      7596650                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        18078                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     13979488                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        12913                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     17352334                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               50825112                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               237711755                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21496550                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17426869                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1975838                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8755437                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8142858                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2333346                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        93662                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    186250128                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             119852631                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21496550                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10476204                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             26377897                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6021860                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       3568063                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles           36                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         11505444                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1974305                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    220216614                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.668464                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.029001                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       193838717     88.02%     88.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1835795      0.83%     88.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3336066      1.51%     90.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3087751      1.40%     91.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1964016      0.89%     92.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1616960      0.73%     93.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          924001      0.42%     93.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          955576      0.43%     94.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12657732      5.75%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    220216614                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.090431                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.504193                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       184356608                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5478892                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26316259                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        44591                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4020263                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3732755                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          226                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     147108162                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1293                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4020263                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       184829047                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1182408                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      3217389                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         25859232                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1108274                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     146985244                       # Number of instructions processed by rename
system.switch_cpus0.rename.IQFullEvents        178669                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       479831                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    208493672                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    684681183                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    684681183                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171704513                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        36789150                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33814                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        16907                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4108587                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13859762                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7183404                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        82915                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1604192                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         146022787                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33814                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137938953                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       116690                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     21964933                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     46119382                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples    220216614                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.626379                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.299405                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    160734711     72.99%     72.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     25172038     11.43%     84.42% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     13552291      6.15%     90.57% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      6865422      3.12%     93.69% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8182244      3.72%     97.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2645726      1.20%     98.61% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2482930      1.13%     99.74% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       439135      0.20%     99.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       142117      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    220216614                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         416602     59.73%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        143152     20.52%     80.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       137731     19.75%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    115995916     84.09%     84.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1978556      1.43%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16907      0.01%     85.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12786800      9.27%     94.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7160774      5.19%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137938953                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.580278                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             697485                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005056                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    496908694                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    168021741                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    134960063                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138636438                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       270181                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2666341                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          207                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        92376                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4020263                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         801650                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       113790                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    146056604                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         8478                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13859762                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7183404                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        16907                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         99245                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          207                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1054643                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1100317                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2154960                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    135951834                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12337897                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1987118                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19498528                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19193360                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7160631                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.571919                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             134960108                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            134960063                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         77877758                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        216913968                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.567747                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.359026                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123129333                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     22927605                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33814                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2000973                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    216196351                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.569525                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.369197                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    164342016     76.02%     76.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23871238     11.04%     87.06% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     12380350      5.73%     92.78% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      3981384      1.84%     94.62% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      5464408      2.53%     97.15% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1835367      0.85%     98.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1057975      0.49%     98.49% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       937978      0.43%     98.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2325635      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    216196351                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123129333                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18284449                       # Number of memory references committed
system.switch_cpus0.commit.loads             11193421                       # Number of loads committed
system.switch_cpus0.commit.membars              16907                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17772297                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110930175                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2539549                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2325635                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           359927654                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          296134179                       # The number of ROB writes
system.switch_cpus0.timesIdled                2878256                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               17495141                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123129333                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.377118                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.377118                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.420678                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.420678                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       611482602                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      188862817                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      135777134                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33814                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               237711755                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        17931840                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     15916751                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1546795                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9363752                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9158059                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         1142703                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        44614                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    192974253                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             101490071                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           17931840                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10300762                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             20526274                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        4732082                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       1867187                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         11806081                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1541961                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    218544904                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.523474                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.774414                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       198018630     90.61%     90.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          932889      0.43%     91.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1735097      0.79%     91.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         1505239      0.69%     92.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3031081      1.39%     93.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         3657719      1.67%     95.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          880530      0.40%     95.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          482158      0.22%     96.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         8301561      3.80%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    218544904                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.075435                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.426946                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       191568925                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      3287160                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         20494447                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        21344                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3173026                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      1762085                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         4158                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     114336808                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1324                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3173026                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       191800076                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1522007                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1073416                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         20275199                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       701178                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     114242368                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            2                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         73949                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       429849                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    150935874                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    516641624                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    516641624                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    124772345                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        26163529                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        15775                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         7895                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2190581                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     19821987                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      3533049                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        63308                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       791230                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         113810040                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        15775                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        108077848                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        69453                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     17175559                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     36116850                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    218544904                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.494534                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.177795                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    172301440     78.84%     78.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     19392695      8.87%     87.71% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      9929184      4.54%     92.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      5730734      2.62%     94.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6367429      2.91%     97.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3187739      1.46%     99.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1280661      0.59%     99.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       297970      0.14%     99.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        57052      0.03%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    218544904                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         201225     48.17%     48.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     48.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     48.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     48.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     48.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     48.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     48.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     48.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     48.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     48.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     48.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     48.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     48.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     48.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     48.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     48.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     48.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     48.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     48.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     48.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     48.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     48.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     48.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     48.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     48.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     48.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     48.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     48.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     48.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        152491     36.50%     84.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        64064     15.33%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     84889689     78.54%     78.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       859150      0.79%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         7880      0.01%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     18806148     17.40%     96.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      3514981      3.25%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     108077848                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.454659                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             417780                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.003866                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    435187833                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    131001639                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    105577851                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     108495628                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       191560                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3292200                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          205                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          265                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        94072                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3173026                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1029496                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        54736                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    113825816                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         5092                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     19821987                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      3533049                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         7895                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         31589                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          438                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          265                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       696776                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       933178                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      1629954                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    107121406                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     18571306                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       956442                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            22086229                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        16546219                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           3514923                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.450636                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             105605983                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            105577851                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         60400221                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        139632644                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.444142                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.432565                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     84931241                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     95742346                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     18085678                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        15760                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1550535                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    215371878                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.444544                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.294533                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    179467465     83.33%     83.33% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     13628415      6.33%     89.66% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     10618791      4.93%     94.59% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      2102279      0.98%     95.56% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2658933      1.23%     96.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       901315      0.42%     97.22% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      3839809      1.78%     99.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       850617      0.39%     99.39% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      1304254      0.61%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    215371878                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     84931241                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      95742346                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19968764                       # Number of memory references committed
system.switch_cpus1.commit.loads             16529787                       # Number of loads committed
system.switch_cpus1.commit.membars               7880                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          15096292                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         83299958                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1213835                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      1304254                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           327895648                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          230829134                       # The number of ROB writes
system.switch_cpus1.timesIdled                5088671                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               19166851                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           84931241                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             95742346                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     84931241                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.798873                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.798873                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.357287                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.357287                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       495937391                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      137803839                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      120831131                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         15760                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               237711755                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        20523890                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     16711324                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1840191                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      8485454                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         7799883                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2145903                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        83605                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    185639729                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             115528136                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           20523890                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      9945786                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             24419363                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        5506536                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       7130932                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         11358890                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1839684                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    220826463                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.632650                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.002569                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       196407100     88.94%     88.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2612825      1.18%     90.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2051788      0.93%     91.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2216056      1.00%     92.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1867156      0.85%     92.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1063711      0.48%     93.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          728829      0.33%     93.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1850923      0.84%     94.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        12028075      5.45%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    220826463                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.086339                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.486001                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       183435533                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      9372431                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         24284532                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       103799                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3630167                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3499744                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         6272                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     139437717                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        49603                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3630167                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       183678684                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        6054296                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      2230210                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         24145744                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1087355                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     139232717                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents         1492                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        400522                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       535233                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents        32797                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    194892831                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    648906986                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    648906986                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    161522134                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        33370697                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        32325                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        16896                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          3425970                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     13371837                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7502400                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       279048                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1622546                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         138739975                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        32322                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        131731504                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        78724                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     19400049                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     39659934                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         1466                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    220826463                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.596539                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.301139                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    165209226     74.81%     74.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     23454360     10.62%     85.44% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11872193      5.38%     90.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7658450      3.47%     94.28% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      6302450      2.85%     97.13% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      2478561      1.12%     98.26% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3053938      1.38%     99.64% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       747105      0.34%     99.98% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        50180      0.02%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    220826463                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         922546     75.46%     75.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     75.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     75.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     75.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     75.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     75.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     75.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     75.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     75.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     75.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     75.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     75.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     75.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     75.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     75.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     75.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     75.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     75.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     75.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     75.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     75.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     75.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     75.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     75.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     75.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     75.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     75.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     75.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        139292     11.39%     86.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       160752     13.15%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    109266398     82.95%     82.95% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1934292      1.47%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        15428      0.01%     84.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13055735      9.91%     94.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7459651      5.66%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     131731504                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.554165                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1222590                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.009281                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    485590785                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    158173012                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    128071857                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     132954094                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       148775                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      1754130                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           44                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          670                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       133936                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads          513                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3630167                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        5371136                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       267538                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    138772297                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts          358                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     13371837                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7502400                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        16894                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents        207803                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents        11660                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          670                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1102405                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1021811                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2124216                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    129249701                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12927644                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2481803                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            20386729                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        18443981                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7459085                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.543724                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             128074278                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            128071857                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         76115756                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        204976561                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.538770                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.371339                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     95843104                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    117386372                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     21394637                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        30856                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1863292                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    217196296                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.540462                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.393389                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    169458122     78.02%     78.02% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     22369434     10.30%     88.32% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     10394929      4.79%     93.11% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4618604      2.13%     95.23% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3510797      1.62%     96.85% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1479063      0.68%     97.53% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1469466      0.68%     98.21% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1051079      0.48%     98.69% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2844802      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    217196296                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     95843104                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     117386372                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18986171                       # Number of memory references committed
system.switch_cpus2.commit.loads             11617707                       # Number of loads committed
system.switch_cpus2.commit.membars              15428                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          16846823                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        105638044                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2322631                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2844802                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           353132503                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          281192225                       # The number of ROB writes
system.switch_cpus2.timesIdled                2746945                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               16885292                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           95843104                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            117386372                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     95843104                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.480218                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.480218                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.403190                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.403190                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       584324950                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      176538508                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      132383034                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         30856                       # number of misc regfile writes
system.l2.replacements                          30185                       # number of replacements
system.l2.tagsinuse                             32768                       # Cycle average of tags in use
system.l2.total_refs                          1053486                       # Total number of references to valid blocks.
system.l2.sampled_refs                          62953                       # Sample count of references to valid blocks.
system.l2.avg_refs                          16.734484                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           703.306784                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     10.278001                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   2737.024797                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     11.512163                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   4954.915084                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      7.771085                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   6407.537465                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           4311.059654                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           6155.230506                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           7469.364462                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.021463                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000314                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.083527                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000351                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.151212                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000237                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.195543                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.131563                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.187843                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.227947                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        33053                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        32553                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        78651                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  144257                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            35368                       # number of Writeback hits
system.l2.Writeback_hits::total                 35368                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        33053                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        32553                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        78651                       # number of demand (read+write) hits
system.l2.demand_hits::total                   144257                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        33053                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        32553                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        78651                       # number of overall hits
system.l2.overall_hits::total                  144257                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         5883                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        10826                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           10                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        13438                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 30185                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         5883                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        10826                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        13438                       # number of demand (read+write) misses
system.l2.demand_misses::total                  30185                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         5883                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        10826                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           10                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        13438                       # number of overall misses
system.l2.overall_misses::total                 30185                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2100490                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    986329452                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2108629                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   1778519672                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      1512033                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data   2206210731                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      4976781007                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2100490                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    986329452                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2108629                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   1778519672                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      1512033                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   2206210731                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4976781007                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2100490                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    986329452                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2108629                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   1778519672                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      1512033                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   2206210731                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4976781007                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        38936                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        43379                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        92089                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              174442                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        35368                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             35368                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        38936                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        43379                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        92089                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               174442                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        38936                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        43379                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        92089                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              174442                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.151094                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.249568                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.145924                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.173037                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.151094                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.249568                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.145924                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.173037                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.151094                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.249568                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.145924                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.173037                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst       150035                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 167657.564508                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 150616.357143                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 164282.253094                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 151203.300000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 164177.015255                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 164875.965115                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst       150035                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 167657.564508                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 150616.357143                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 164282.253094                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 151203.300000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 164177.015255                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 164875.965115                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst       150035                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 167657.564508                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 150616.357143                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 164282.253094                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 151203.300000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 164177.015255                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 164875.965115                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 9175                       # number of writebacks
system.l2.writebacks::total                      9175                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         5883                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        10826                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        13438                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            30185                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         5883                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        10826                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        13438                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             30185                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         5883                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        10826                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        13438                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            30185                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1284723                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    643734734                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1292260                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   1147682315                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       930522                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data   1423592873                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   3218517427                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1284723                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    643734734                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1292260                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   1147682315                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       930522                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data   1423592873                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3218517427                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1284723                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    643734734                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1292260                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   1147682315                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       930522                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data   1423592873                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3218517427                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.151094                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.249568                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.145924                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.173037                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.151094                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.249568                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.145924                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.173037                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.151094                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.249568                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.145924                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.173037                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 91765.928571                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 109422.868264                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 92304.285714                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 106011.667744                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 93052.200000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 105937.853326                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 106626.384860                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 91765.928571                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 109422.868264                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 92304.285714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 106011.667744                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 93052.200000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 105937.853326                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 106626.384860                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 91765.928571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 109422.868264                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 92304.285714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 106011.667744                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 93052.200000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 105937.853326                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 106626.384860                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               462.996999                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011513079                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2184693.475162                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.996999                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          449                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022431                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.719551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11505428                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11505428                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11505428                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11505428                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11505428                       # number of overall hits
system.cpu0.icache.overall_hits::total       11505428                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2634224                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2634224                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2634224                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2634224                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2634224                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2634224                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11505444                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11505444                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11505444                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11505444                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11505444                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11505444                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst       164639                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total       164639                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst       164639                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total       164639                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst       164639                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total       164639                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2216690                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2216690                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2216690                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2216690                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2216690                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2216690                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst       158335                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total       158335                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst       158335                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total       158335                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst       158335                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total       158335                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 38936                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               168085558                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 39192                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4288.772147                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   232.577966                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    23.422034                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.908508                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.091492                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9268326                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9268326                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7058902                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7058902                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16907                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16907                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16907                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16907                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16327228                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16327228                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16327228                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16327228                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       117325                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       117325                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       117325                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        117325                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       117325                       # number of overall misses
system.cpu0.dcache.overall_misses::total       117325                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  12079965441                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  12079965441                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  12079965441                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  12079965441                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  12079965441                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  12079965441                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9385651                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9385651                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7058902                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7058902                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16907                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16907                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16907                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16907                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16444553                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16444553                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16444553                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16444553                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.012500                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.012500                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007135                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007135                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007135                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007135                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 102961.563529                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 102961.563529                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 102961.563529                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 102961.563529                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 102961.563529                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 102961.563529                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         8813                       # number of writebacks
system.cpu0.dcache.writebacks::total             8813                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        78389                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        78389                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        78389                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        78389                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        78389                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        78389                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        38936                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        38936                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        38936                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        38936                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        38936                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        38936                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   3196749197                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   3196749197                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   3196749197                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   3196749197                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   3196749197                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   3196749197                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.004148                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.004148                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002368                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002368                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002368                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002368                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 82102.660700                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 82102.660700                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 82102.660700                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 82102.660700                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 82102.660700                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 82102.660700                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               540.965636                       # Cycle average of tags in use
system.cpu1.icache.total_refs               923019351                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1706135.584104                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.965636                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022381                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.866932                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     11806064                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11806064                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     11806064                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11806064                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     11806064                       # number of overall hits
system.cpu1.icache.overall_hits::total       11806064                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2729493                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2729493                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2729493                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2729493                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2729493                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2729493                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     11806081                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11806081                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     11806081                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11806081                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     11806081                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11806081                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 160558.411765                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 160558.411765                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 160558.411765                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 160558.411765                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 160558.411765                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 160558.411765                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2241029                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2241029                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2241029                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2241029                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2241029                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2241029                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 160073.500000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 160073.500000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 160073.500000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 160073.500000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 160073.500000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 160073.500000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 43379                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               226061262                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 43635                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               5180.732485                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   209.352533                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    46.647467                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.817783                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.182217                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     16945896                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       16945896                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      3423171                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3423171                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         7896                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         7896                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         7880                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         7880                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     20369067                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        20369067                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     20369067                       # number of overall hits
system.cpu1.dcache.overall_hits::total       20369067                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       156823                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       156823                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       156823                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        156823                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       156823                       # number of overall misses
system.cpu1.dcache.overall_misses::total       156823                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  16104597649                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  16104597649                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  16104597649                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  16104597649                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  16104597649                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  16104597649                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     17102719                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     17102719                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      3423171                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3423171                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         7896                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         7896                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         7880                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         7880                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     20525890                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     20525890                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     20525890                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     20525890                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009169                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009169                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007640                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007640                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007640                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007640                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 102692.829808                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 102692.829808                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 102692.829808                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 102692.829808                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 102692.829808                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 102692.829808                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         9364                       # number of writebacks
system.cpu1.dcache.writebacks::total             9364                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       113444                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       113444                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       113444                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       113444                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       113444                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       113444                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        43379                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        43379                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        43379                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        43379                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        43379                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        43379                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   4002088549                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   4002088549                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   4002088549                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   4002088549                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   4002088549                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   4002088549                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002536                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002536                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002113                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002113                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002113                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002113                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 92258.663155                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 92258.663155                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 92258.663155                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 92258.663155                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 92258.663155                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 92258.663155                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               546.714697                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1008313872                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   547                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1843352.599634                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst     9.714697                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          537                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.015568                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.860577                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.876145                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     11358879                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       11358879                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     11358879                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        11358879                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     11358879                       # number of overall hits
system.cpu2.icache.overall_hits::total       11358879                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           11                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           11                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           11                       # number of overall misses
system.cpu2.icache.overall_misses::total           11                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      1802347                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      1802347                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      1802347                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      1802347                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      1802347                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      1802347                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     11358890                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     11358890                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     11358890                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     11358890                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     11358890                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     11358890                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 163849.727273                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 163849.727273                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 163849.727273                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 163849.727273                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 163849.727273                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 163849.727273                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            1                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            1                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           10                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           10                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           10                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      1595233                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      1595233                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      1595233                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      1595233                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      1595233                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      1595233                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 159523.300000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 159523.300000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 159523.300000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 159523.300000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 159523.300000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 159523.300000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 92089                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               189722193                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 92345                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               2054.493400                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   234.608614                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    21.391386                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.916440                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.083560                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9953159                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9953159                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7337468                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7337468                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        16469                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        16469                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        15428                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        15428                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17290627                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17290627                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17290627                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17290627                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       376686                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       376686                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           59                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           59                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       376745                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        376745                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       376745                       # number of overall misses
system.cpu2.dcache.overall_misses::total       376745                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  34390003103                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  34390003103                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      4832413                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      4832413                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  34394835516                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  34394835516                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  34394835516                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  34394835516                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10329845                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10329845                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7337527                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7337527                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        16469                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        16469                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        15428                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        15428                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17667372                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17667372                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17667372                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17667372                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.036466                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.036466                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000008                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000008                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.021324                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.021324                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.021324                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.021324                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 91296.207194                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 91296.207194                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 81905.305085                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 81905.305085                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 91294.736535                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 91294.736535                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 91294.736535                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 91294.736535                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        17191                       # number of writebacks
system.cpu2.dcache.writebacks::total            17191                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       284597                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       284597                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           59                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           59                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       284656                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       284656                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       284656                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       284656                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        92089                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        92089                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        92089                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        92089                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        92089                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        92089                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   7581557563                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   7581557563                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   7581557563                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   7581557563                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   7581557563                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   7581557563                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.008915                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.008915                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.005212                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.005212                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.005212                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.005212                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 82328.590418                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 82328.590418                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 82328.590418                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 82328.590418                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 82328.590418                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 82328.590418                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
