============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.16-s062_1
  Generated on:           Oct 15 2024  10:03:24 am
  Module:                 ibex_top
  Operating conditions:   PVT_0P63V_100C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: UNCONSTRAINED Late External Delay Assertion at pin instr_addr_o[31]
           Mode: default_mode
     Startpoint: (R) u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[13]/clk
       Endpoint: (R) instr_addr_o[31]
          Clock: (R) -

                           
   Output Delay:-  600     
      Data Path:-  832     

Exceptions/Constraints:
  output_delay             600             ibex_top.nangate.sdc_line_20_753_1 

#--------------------------------------------------------------------------------------------------------------------------------------------------------------
#                                Timing Point                                  Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
  u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[13]/clk                      -       -        R     (arrival)          699    -     0     0       0    (-,-) 
  u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[13]/q                        (u)     clk->q   R     unmapped_d_flop     12  9.6     0    75      75    (-,-) 
  u_ibex_core/id_stage_i/decoder_i/ctl_instr_alu_742_22/g4/z                   (u)     in_0->z  F     unmapped_not         3  2.4     0    12      86    (-,-) 
  u_ibex_core/id_stage_i/decoder_i/ctl_instr_alu_742_22/g8/z                   (u)     in_1->z  R     unmapped_nand2       2  1.6     0    13      99    (-,-) 
  u_ibex_core/id_stage_i/decoder_i/ctl_instr_alu_742_22/g9/z                   (u)     in_0->z  F     unmapped_nor2        6  4.8     0    21     120    (-,-) 
  u_ibex_core/id_stage_i/decoder_i/g142/z                                      (u)     in_1->z  F     unmapped_or2         1  0.8     0    10     130    (-,-) 
  u_ibex_core/id_stage_i/decoder_i/g143/z                                      (u)     in_3->z  F     unmapped_or4         1  0.8     0    18     148    (-,-) 
  u_ibex_core/id_stage_i/decoder_i/g47/z                                       (u)     in_0->z  R     unmapped_not         5  4.0     0    16     164    (-,-) 
  u_ibex_core/id_stage_i/decoder_i/mux_alu_operator_o_742_22/g1/z              (u)     sel6->z  R     unmapped_mux14       1  0.8     0    37     201    (-,-) 
  u_ibex_core/id_stage_i/decoder_i/mux_alu_operator_o_760_13/g1/z              (u)     data1->z R     unmapped_bmux3       1  0.8     0    18     219    (-,-) 
  u_ibex_core/id_stage_i/decoder_i/mux_alu_operator_o_690_18/g1/z              (u)     data2->z R     unmapped_mux22      26 20.8     0    67     286    (-,-) 
  u_ibex_core/ex_block_i/alu_i/ctl_120_18/g69/z                                (u)     in_0->z  F     unmapped_not         3  2.4     0    12     298    (-,-) 
  u_ibex_core/ex_block_i/alu_i/ctl_120_18/g1/z                                 (u)     in_1->z  R     unmapped_nand4       7  5.6     0    30     329    (-,-) 
  u_ibex_core/ex_block_i/alu_i/ctl_120_18/g51/z                                (u)     in_1->z  F     unmapped_nor2        4  3.2     0    18     347    (-,-) 
  u_ibex_core/ex_block_i/alu_i/mux_cmbsop_cmp_signed_120_18/g3/z               (u)     sel16->z F     unmapped_mux42       1  0.8     0    48     395    (-,-) 
  u_ibex_core/ex_block_i/alu_i/ctl_97_12/g2/z                                  (u)     in_1->z  F     unmapped_xnor2      34  4.8     0    38     433    (-,-) 
  u_ibex_core/ex_block_i/alu_i/ctl_97_12/g3/z                                  (u)     in_0->z  R     unmapped_nor2       33  4.8     0    30     463    (-,-) 
  u_ibex_core/ex_block_i/alu_i/mux_adder_in_b_97_12/g32/z                      (u)     sel2->z  R     unmapped_mux6        2  1.6     0    24     487    (-,-) 
  u_ibex_core/ex_block_i/alu_i/add_105_53/g6/z                                 (u)     in_1->z  F     unmapped_nor2        1  0.8     0    10     497    (-,-) 
  u_ibex_core/ex_block_i/alu_i/add_105_53/g70/z                                (u)     in_0->z  R     unmapped_not         2  1.6     0     9     506    (-,-) 
  u_ibex_core/ex_block_i/alu_i/add_105_53/g71/z                                (u)     in_1->z  F     unmapped_nand2       1  0.8     0    10     515    (-,-) 
  u_ibex_core/ex_block_i/alu_i/add_105_53/g72/z                                (u)     in_1->z  R     unmapped_nand2       3  2.4     0    16     531    (-,-) 
  u_ibex_core/ex_block_i/alu_i/add_105_53/g136/z                               (u)     in_1->z  F     unmapped_nand2       1  0.8     0    10     541    (-,-) 
  u_ibex_core/ex_block_i/alu_i/add_105_53/g137/z                               (u)     in_1->z  R     unmapped_nand2       5  4.0     0    20     561    (-,-) 
  u_ibex_core/ex_block_i/alu_i/add_105_53/g217/z                               (u)     in_0->z  F     unmapped_nand2       1  0.8     0    10     571    (-,-) 
  u_ibex_core/ex_block_i/alu_i/add_105_53/g218/z                               (u)     in_1->z  R     unmapped_nand2       9  7.2     0    25     595    (-,-) 
  u_ibex_core/ex_block_i/alu_i/add_105_53/g287/z                               (u)     in_1->z  F     unmapped_nand2       1  0.8     0    10     605    (-,-) 
  u_ibex_core/ex_block_i/alu_i/add_105_53/g288/z                               (u)     in_1->z  R     unmapped_nand2      17 13.6     0    32     637    (-,-) 
  u_ibex_core/ex_block_i/alu_i/add_105_53/g370/z                               (u)     in_0->z  F     unmapped_nand2       1  0.8     0    10     647    (-,-) 
  u_ibex_core/ex_block_i/alu_i/add_105_53/g371/z                               (u)     in_1->z  R     unmapped_nand2       2  1.6     0    13     660    (-,-) 
  u_ibex_core/ex_block_i/alu_i/add_105_53/g456/z                               (u)     in_0->z  R     unmapped_xnor2      12 18.8     0    44     703    (-,-) 
  u_ibex_core/if_stage_i/mux_fetch_addr_n_208_18/g1/z                          (u)     data1->z R     unmapped_bmux11      1  0.8     0    50     753    (-,-) 
  u_ibex_core/if_stage_i/mux_254_28/g1/z                                       (u)     data1->z R     unmapped_bmux3       3  2.4     0    24     777    (-,-) 
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mux_192_23/g1/z (u)     data1->z R     unmapped_bmux3       1  0.8     0    18     796    (-,-) 
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mux_191_23/g1/z (u)     data0->z R     unmapped_bmux3       2 10.8     0    37     832    (-,-) 
  instr_addr_o[31]                                                             <<<     -        R     (port)               -    -     -     0     832    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).


