{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1727992103661 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1727992103662 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct  3 18:48:23 2024 " "Processing started: Thu Oct  3 18:48:23 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1727992103662 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727992103662 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727992103662 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1727992104058 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1727992104058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ula.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.bdf" "" { Schematic "C:/Users/15554396/Desktop/CPU-20241003T194446Z-001/CPU/ULA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727992111277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727992111277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "teste_rom.bdf 1 1 " "Found 1 design units, including 1 entities, in source file teste_rom.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TESTE_ROM " "Found entity 1: TESTE_ROM" {  } { { "TESTE_ROM.bdf" "" { Schematic "C:/Users/15554396/Desktop/CPU-20241003T194446Z-001/CPU/TESTE_ROM.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727992111278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727992111278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "teste_contador.bdf 1 1 " "Found 1 design units, including 1 entities, in source file teste_contador.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TESTE_CONTADOR " "Found entity 1: TESTE_CONTADOR" {  } { { "TESTE_CONTADOR.bdf" "" { Schematic "C:/Users/15554396/Desktop/CPU-20241003T194446Z-001/CPU/TESTE_CONTADOR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727992111279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727992111279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtrator4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file subtrator4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SUBTRATOR4 " "Found entity 1: SUBTRATOR4" {  } { { "SUBTRATOR4.bdf" "" { Schematic "C:/Users/15554396/Desktop/CPU-20241003T194446Z-001/CPU/SUBTRATOR4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727992111280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727992111280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtrator.bdf 1 1 " "Found 1 design units, including 1 entities, in source file subtrator.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SUBTRATOR " "Found entity 1: SUBTRATOR" {  } { { "SUBTRATOR.bdf" "" { Schematic "C:/Users/15554396/Desktop/CPU-20241003T194446Z-001/CPU/SUBTRATOR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727992111282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727992111282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file somador4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SOMADOR4 " "Found entity 1: SOMADOR4" {  } { { "SOMADOR4.bdf" "" { Schematic "C:/Users/15554396/Desktop/CPU-20241003T194446Z-001/CPU/SOMADOR4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727992111283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727992111283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador.bdf 1 1 " "Found 1 design units, including 1 entities, in source file somador.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SOMADOR " "Found entity 1: SOMADOR" {  } { { "SOMADOR.bdf" "" { Schematic "C:/Users/15554396/Desktop/CPU-20241003T194446Z-001/CPU/SOMADOR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727992111284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727992111284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador.bdf 1 1 " "Found 1 design units, including 1 entities, in source file registrador.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 REGISTRADOR " "Found entity 1: REGISTRADOR" {  } { { "REGISTRADOR.bdf" "" { Schematic "C:/Users/15554396/Desktop/CPU-20241003T194446Z-001/CPU/REGISTRADOR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727992111285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727992111285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "principal.bdf 1 1 " "Found 1 design units, including 1 entities, in source file principal.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PRINCIPAL " "Found entity 1: PRINCIPAL" {  } { { "PRINCIPAL.bdf" "" { Schematic "C:/Users/15554396/Desktop/CPU-20241003T194446Z-001/CPU/PRINCIPAL.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727992111286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727992111286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplicador4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file multiplicador4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MULTIPLICADOR4 " "Found entity 1: MULTIPLICADOR4" {  } { { "MULTIPLICADOR4.bdf" "" { Schematic "C:/Users/15554396/Desktop/CPU-20241003T194446Z-001/CPU/MULTIPLICADOR4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727992111287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727992111287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file divisor4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DIVISOR4 " "Found entity 1: DIVISOR4" {  } { { "DIVISOR4.bdf" "" { Schematic "C:/Users/15554396/Desktop/CPU-20241003T194446Z-001/CPU/DIVISOR4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727992111288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727992111288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.bdf 1 1 " "Found 1 design units, including 1 entities, in source file display.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DISPLAY " "Found entity 1: DISPLAY" {  } { { "DISPLAY.bdf" "" { Schematic "C:/Users/15554396/Desktop/CPU-20241003T194446Z-001/CPU/DISPLAY.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727992111290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727992111290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador.bdf 1 1 " "Found 1 design units, including 1 entities, in source file contador.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CONTADOR " "Found entity 1: CONTADOR" {  } { { "CONTADOR.bdf" "" { Schematic "C:/Users/15554396/Desktop/CPU-20241003T194446Z-001/CPU/CONTADOR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727992111291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727992111291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux21.v 1 1 " "Found 1 design units, including 1 entities, in source file mux21.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux21 " "Found entity 1: mux21" {  } { { "mux21.v" "" { Text "C:/Users/15554396/Desktop/CPU-20241003T194446Z-001/CPU/mux21.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727992111293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727992111293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux42_4.v 1 1 " "Found 1 design units, including 1 entities, in source file mux42_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux42_4 " "Found entity 1: mux42_4" {  } { { "mux42_4.v" "" { Text "C:/Users/15554396/Desktop/CPU-20241003T194446Z-001/CPU/mux42_4.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727992111295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727992111295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux42.v 1 1 " "Found 1 design units, including 1 entities, in source file mux42.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux42 " "Found entity 1: mux42" {  } { { "mux42.v" "" { Text "C:/Users/15554396/Desktop/CPU-20241003T194446Z-001/CPU/mux42.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727992111296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727992111296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom1-SYN " "Found design unit 1: rom1-SYN" {  } { { "ROM1.vhd" "" { Text "C:/Users/15554396/Desktop/CPU-20241003T194446Z-001/CPU/ROM1.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727992111634 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM1 " "Found entity 1: ROM1" {  } { { "ROM1.vhd" "" { Text "C:/Users/15554396/Desktop/CPU-20241003T194446Z-001/CPU/ROM1.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727992111634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727992111634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux21_4.v 1 1 " "Found 1 design units, including 1 entities, in source file mux21_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux21_4 " "Found entity 1: mux21_4" {  } { { "mux21_4.v" "" { Text "C:/Users/15554396/Desktop/CPU-20241003T194446Z-001/CPU/mux21_4.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727992111636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727992111636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux12.bdf 1 1 " "Found 1 design units, including 1 entities, in source file demux12.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DEMUX12 " "Found entity 1: DEMUX12" {  } { { "DEMUX12.bdf" "" { Schematic "C:/Users/15554396/Desktop/CPU-20241003T194446Z-001/CPU/DEMUX12.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727992111637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727992111637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux12_4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file demux12_4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DEMUX12_4 " "Found entity 1: DEMUX12_4" {  } { { "DEMUX12_4.bdf" "" { Schematic "C:/Users/15554396/Desktop/CPU-20241003T194446Z-001/CPU/DEMUX12_4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727992111638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727992111638 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CONTADOR " "Elaborating entity \"CONTADOR\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1727992111729 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst229 inst229~_emulated inst229~1 " "Register \"inst229\" is converted into an equivalent circuit using register \"inst229~_emulated\" and latch \"inst229~1\"" {  } { { "CONTADOR.bdf" "" { Schematic "C:/Users/15554396/Desktop/CPU-20241003T194446Z-001/CPU/CONTADOR.bdf" { { 120 1608 1672 200 "inst229" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1727992112101 "|CONTADOR|inst229"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst219 inst219~_emulated inst219~1 " "Register \"inst219\" is converted into an equivalent circuit using register \"inst219~_emulated\" and latch \"inst219~1\"" {  } { { "CONTADOR.bdf" "" { Schematic "C:/Users/15554396/Desktop/CPU-20241003T194446Z-001/CPU/CONTADOR.bdf" { { 120 1448 1512 200 "inst219" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1727992112101 "|CONTADOR|inst219"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst20 inst20~_emulated inst20~1 " "Register \"inst20\" is converted into an equivalent circuit using register \"inst20~_emulated\" and latch \"inst20~1\"" {  } { { "CONTADOR.bdf" "" { Schematic "C:/Users/15554396/Desktop/CPU-20241003T194446Z-001/CPU/CONTADOR.bdf" { { 120 1288 1352 200 "inst20" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1727992112101 "|CONTADOR|inst20"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst199 inst199~_emulated inst199~1 " "Register \"inst199\" is converted into an equivalent circuit using register \"inst199~_emulated\" and latch \"inst199~1\"" {  } { { "CONTADOR.bdf" "" { Schematic "C:/Users/15554396/Desktop/CPU-20241003T194446Z-001/CPU/CONTADOR.bdf" { { 120 1128 1192 200 "inst199" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1727992112101 "|CONTADOR|inst199"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst4 inst4~_emulated inst4~1 " "Register \"inst4\" is converted into an equivalent circuit using register \"inst4~_emulated\" and latch \"inst4~1\"" {  } { { "CONTADOR.bdf" "" { Schematic "C:/Users/15554396/Desktop/CPU-20241003T194446Z-001/CPU/CONTADOR.bdf" { { 120 960 1024 200 "inst4" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1727992112101 "|CONTADOR|inst4"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst3 inst3~_emulated inst3~1 " "Register \"inst3\" is converted into an equivalent circuit using register \"inst3~_emulated\" and latch \"inst3~1\"" {  } { { "CONTADOR.bdf" "" { Schematic "C:/Users/15554396/Desktop/CPU-20241003T194446Z-001/CPU/CONTADOR.bdf" { { 120 800 864 200 "inst3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1727992112101 "|CONTADOR|inst3"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst2 inst2~_emulated inst2~1 " "Register \"inst2\" is converted into an equivalent circuit using register \"inst2~_emulated\" and latch \"inst2~1\"" {  } { { "CONTADOR.bdf" "" { Schematic "C:/Users/15554396/Desktop/CPU-20241003T194446Z-001/CPU/CONTADOR.bdf" { { 120 640 704 200 "inst2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1727992112101 "|CONTADOR|inst2"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst99 inst99~_emulated inst99~1 " "Register \"inst99\" is converted into an equivalent circuit using register \"inst99~_emulated\" and latch \"inst99~1\"" {  } { { "CONTADOR.bdf" "" { Schematic "C:/Users/15554396/Desktop/CPU-20241003T194446Z-001/CPU/CONTADOR.bdf" { { 120 480 544 200 "inst99" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1727992112101 "|CONTADOR|inst99"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1727992112101 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1727992112166 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1727992112458 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727992112458 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "72 " "Implemented 72 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1727992112486 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1727992112486 ""} { "Info" "ICUT_CUT_TM_LCELLS" "52 " "Implemented 52 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1727992112486 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1727992112486 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4879 " "Peak virtual memory: 4879 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1727992112511 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct  3 18:48:32 2024 " "Processing ended: Thu Oct  3 18:48:32 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1727992112511 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1727992112511 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1727992112511 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1727992112511 ""}
