
---------- Begin Simulation Statistics ----------
final_tick                                  869926000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  24826                       # Simulator instruction rate (inst/s)
host_mem_usage                                5159784                       # Number of bytes of host memory used
host_op_rate                                    24909                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     4.59                       # Real time elapsed on the host
host_tick_rate                              189355164                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      114051                       # Number of instructions simulated
sim_ops                                        114433                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000870                       # Number of seconds simulated
sim_ticks                                   869926000                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu00.Branches                           22348                       # Number of branches fetched
system.cpu00.committedInsts                    100001                       # Number of instructions committed
system.cpu00.committedOps                      100294                       # Number of ops (including micro ops) committed
system.cpu00.dtb.accesses                           0                       # DTB accesses
system.cpu00.dtb.hits                               0                       # DTB hits
system.cpu00.dtb.misses                             0                       # DTB misses
system.cpu00.dtb.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.idle_fraction                   0.001752                       # Percentage of idle cycles
system.cpu00.itb.accesses                           0                       # DTB accesses
system.cpu00.itb.hits                               0                       # DTB hits
system.cpu00.itb.misses                             0                       # DTB misses
system.cpu00.itb.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.not_idle_fraction               0.998248                       # Percentage of non-idle cycles
system.cpu00.numCycles                        1739852                       # number of cpu cycles simulated
system.cpu00.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.num_busy_cycles             1736803.000004                       # Number of busy cycles
system.cpu00.num_conditional_control_insts        15925                       # number of instructions that are conditional controls
system.cpu00.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu00.num_fp_insts                          12                       # number of float instructions
system.cpu00.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu00.num_func_calls                      6423                       # number of times a function call or return occured
system.cpu00.num_idle_cycles              3048.999996                       # Number of idle cycles
system.cpu00.num_int_alu_accesses               98832                       # Number of integer alu accesses
system.cpu00.num_int_insts                      98832                       # number of integer instructions
system.cpu00.num_int_register_reads            120840                       # number of times the integer registers were read
system.cpu00.num_int_register_writes            64471                       # number of times the integer registers were written
system.cpu00.num_load_insts                     20289                       # Number of load instructions
system.cpu00.num_mem_refs                       36557                       # number of memory refs
system.cpu00.num_store_insts                    16268                       # Number of store instructions
system.cpu00.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu00.num_vec_insts                          0                       # number of vector instructions
system.cpu00.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu00.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu00.op_class::No_OpClass                 859      0.86%      0.86% # Class of executed instruction
system.cpu00.op_class::IntAlu                   62914     62.68%     63.54% # Class of executed instruction
system.cpu00.op_class::IntMult                     30      0.03%     63.57% # Class of executed instruction
system.cpu00.op_class::IntDiv                       6      0.01%     63.58% # Class of executed instruction
system.cpu00.op_class::FloatAdd                     0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::FloatMult                    0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::FloatMultAcc                 0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::FloatMisc                    0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdMult                     0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdShift                    0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdAes                      0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdAesMix                   0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdSha1Hash                 0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdSha1Hash2                0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdSha256Hash               0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdSha256Hash2              0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdShaSigma2                0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdShaSigma3                0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::MemRead                  20574     20.50%     84.08% # Class of executed instruction
system.cpu00.op_class::MemWrite                 15971     15.91%     99.99% # Class of executed instruction
system.cpu00.op_class::FloatMemRead                 0      0.00%     99.99% # Class of executed instruction
system.cpu00.op_class::FloatMemWrite               12      0.01%    100.00% # Class of executed instruction
system.cpu00.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::total                   100366                       # Class of executed instruction
system.cpu00.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::mean        1524500                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::min_value      1524500                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::max_value      1524500                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateResidencyTicks::ON     868401500                       # Cumulative time (in ticks) in various power states
system.cpu00.pwrStateResidencyTicks::CLK_GATED      1524500                       # Cumulative time (in ticks) in various power states
system.cpu00.workload.numSyscalls                  71                       # Number of system calls
system.cpu01.Branches                             176                       # Number of branches fetched
system.cpu01.committedInsts                       892                       # Number of instructions committed
system.cpu01.committedOps                         898                       # Number of ops (including micro ops) committed
system.cpu01.dtb.accesses                           0                       # DTB accesses
system.cpu01.dtb.hits                               0                       # DTB hits
system.cpu01.dtb.misses                             0                       # DTB misses
system.cpu01.dtb.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.idle_fraction                   0.981014                       # Percentage of idle cycles
system.cpu01.itb.accesses                           0                       # DTB accesses
system.cpu01.itb.hits                               0                       # DTB hits
system.cpu01.itb.misses                             0                       # DTB misses
system.cpu01.itb.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.not_idle_fraction               0.018986                       # Percentage of non-idle cycles
system.cpu01.numCycles                        1739682                       # number of cpu cycles simulated
system.cpu01.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.num_busy_cycles             33029.774325                       # Number of busy cycles
system.cpu01.num_conditional_control_insts           93                       # number of instructions that are conditional controls
system.cpu01.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu01.num_fp_insts                          12                       # number of float instructions
system.cpu01.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu01.num_func_calls                        83                       # number of times a function call or return occured
system.cpu01.num_idle_cycles             1706652.225675                       # Number of idle cycles
system.cpu01.num_int_alu_accesses                 878                       # Number of integer alu accesses
system.cpu01.num_int_insts                        878                       # number of integer instructions
system.cpu01.num_int_register_reads              1031                       # number of times the integer registers were read
system.cpu01.num_int_register_writes              603                       # number of times the integer registers were written
system.cpu01.num_load_insts                       197                       # Number of load instructions
system.cpu01.num_mem_refs                         354                       # number of memory refs
system.cpu01.num_store_insts                      157                       # Number of store instructions
system.cpu01.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu01.num_vec_insts                          0                       # number of vector instructions
system.cpu01.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu01.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu01.op_class::No_OpClass                  10      1.11%      1.11% # Class of executed instruction
system.cpu01.op_class::IntAlu                     533     59.22%     60.33% # Class of executed instruction
system.cpu01.op_class::IntMult                      1      0.11%     60.44% # Class of executed instruction
system.cpu01.op_class::IntDiv                       2      0.22%     60.67% # Class of executed instruction
system.cpu01.op_class::FloatAdd                     0      0.00%     60.67% # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0      0.00%     60.67% # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0      0.00%     60.67% # Class of executed instruction
system.cpu01.op_class::FloatMult                    0      0.00%     60.67% # Class of executed instruction
system.cpu01.op_class::FloatMultAcc                 0      0.00%     60.67% # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0      0.00%     60.67% # Class of executed instruction
system.cpu01.op_class::FloatMisc                    0      0.00%     60.67% # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0      0.00%     60.67% # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0      0.00%     60.67% # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0      0.00%     60.67% # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0      0.00%     60.67% # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0      0.00%     60.67% # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0      0.00%     60.67% # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0      0.00%     60.67% # Class of executed instruction
system.cpu01.op_class::SimdMult                     0      0.00%     60.67% # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0      0.00%     60.67% # Class of executed instruction
system.cpu01.op_class::SimdShift                    0      0.00%     60.67% # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0      0.00%     60.67% # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0      0.00%     60.67% # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0      0.00%     60.67% # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0      0.00%     60.67% # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0      0.00%     60.67% # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0      0.00%     60.67% # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0      0.00%     60.67% # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0      0.00%     60.67% # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0      0.00%     60.67% # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0      0.00%     60.67% # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0      0.00%     60.67% # Class of executed instruction
system.cpu01.op_class::SimdAes                      0      0.00%     60.67% # Class of executed instruction
system.cpu01.op_class::SimdAesMix                   0      0.00%     60.67% # Class of executed instruction
system.cpu01.op_class::SimdSha1Hash                 0      0.00%     60.67% # Class of executed instruction
system.cpu01.op_class::SimdSha1Hash2                0      0.00%     60.67% # Class of executed instruction
system.cpu01.op_class::SimdSha256Hash               0      0.00%     60.67% # Class of executed instruction
system.cpu01.op_class::SimdSha256Hash2              0      0.00%     60.67% # Class of executed instruction
system.cpu01.op_class::SimdShaSigma2                0      0.00%     60.67% # Class of executed instruction
system.cpu01.op_class::SimdShaSigma3                0      0.00%     60.67% # Class of executed instruction
system.cpu01.op_class::MemRead                    201     22.33%     83.00% # Class of executed instruction
system.cpu01.op_class::MemWrite                   141     15.67%     98.67% # Class of executed instruction
system.cpu01.op_class::FloatMemRead                 0      0.00%     98.67% # Class of executed instruction
system.cpu01.op_class::FloatMemWrite               12      1.33%    100.00% # Class of executed instruction
system.cpu01.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu01.op_class::total                      900                       # Class of executed instruction
system.cpu01.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::mean      200173500                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::min_value    200173500                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::max_value    200173500                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateResidencyTicks::ON     669752500                       # Cumulative time (in ticks) in various power states
system.cpu01.pwrStateResidencyTicks::CLK_GATED    200173500                       # Cumulative time (in ticks) in various power states
system.cpu02.Branches                             189                       # Number of branches fetched
system.cpu02.committedInsts                       960                       # Number of instructions committed
system.cpu02.committedOps                         966                       # Number of ops (including micro ops) committed
system.cpu02.dtb.accesses                           0                       # DTB accesses
system.cpu02.dtb.hits                               0                       # DTB hits
system.cpu02.dtb.misses                             0                       # DTB misses
system.cpu02.dtb.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.idle_fraction                   0.983480                       # Percentage of idle cycles
system.cpu02.itb.accesses                           0                       # DTB accesses
system.cpu02.itb.hits                               0                       # DTB hits
system.cpu02.itb.misses                             0                       # DTB misses
system.cpu02.itb.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.not_idle_fraction               0.016520                       # Percentage of non-idle cycles
system.cpu02.numCycles                        1739582                       # number of cpu cycles simulated
system.cpu02.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.num_busy_cycles             28738.541467                       # Number of busy cycles
system.cpu02.num_conditional_control_insts           99                       # number of instructions that are conditional controls
system.cpu02.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu02.num_fp_insts                          12                       # number of float instructions
system.cpu02.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu02.num_func_calls                        90                       # number of times a function call or return occured
system.cpu02.num_idle_cycles             1710843.458533                       # Number of idle cycles
system.cpu02.num_int_alu_accesses                 944                       # Number of integer alu accesses
system.cpu02.num_int_insts                        944                       # number of integer instructions
system.cpu02.num_int_register_reads              1107                       # number of times the integer registers were read
system.cpu02.num_int_register_writes              653                       # number of times the integer registers were written
system.cpu02.num_load_insts                       214                       # Number of load instructions
system.cpu02.num_mem_refs                         378                       # number of memory refs
system.cpu02.num_store_insts                      164                       # Number of store instructions
system.cpu02.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu02.num_vec_insts                          0                       # number of vector instructions
system.cpu02.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu02.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu02.op_class::No_OpClass                  10      1.03%      1.03% # Class of executed instruction
system.cpu02.op_class::IntAlu                     577     59.61%     60.64% # Class of executed instruction
system.cpu02.op_class::IntMult                      1      0.10%     60.74% # Class of executed instruction
system.cpu02.op_class::IntDiv                       2      0.21%     60.95% # Class of executed instruction
system.cpu02.op_class::FloatAdd                     0      0.00%     60.95% # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0      0.00%     60.95% # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0      0.00%     60.95% # Class of executed instruction
system.cpu02.op_class::FloatMult                    0      0.00%     60.95% # Class of executed instruction
system.cpu02.op_class::FloatMultAcc                 0      0.00%     60.95% # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0      0.00%     60.95% # Class of executed instruction
system.cpu02.op_class::FloatMisc                    0      0.00%     60.95% # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0      0.00%     60.95% # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0      0.00%     60.95% # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0      0.00%     60.95% # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0      0.00%     60.95% # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0      0.00%     60.95% # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0      0.00%     60.95% # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0      0.00%     60.95% # Class of executed instruction
system.cpu02.op_class::SimdMult                     0      0.00%     60.95% # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0      0.00%     60.95% # Class of executed instruction
system.cpu02.op_class::SimdShift                    0      0.00%     60.95% # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0      0.00%     60.95% # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0      0.00%     60.95% # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0      0.00%     60.95% # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0      0.00%     60.95% # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0      0.00%     60.95% # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0      0.00%     60.95% # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0      0.00%     60.95% # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0      0.00%     60.95% # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0      0.00%     60.95% # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0      0.00%     60.95% # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0      0.00%     60.95% # Class of executed instruction
system.cpu02.op_class::SimdAes                      0      0.00%     60.95% # Class of executed instruction
system.cpu02.op_class::SimdAesMix                   0      0.00%     60.95% # Class of executed instruction
system.cpu02.op_class::SimdSha1Hash                 0      0.00%     60.95% # Class of executed instruction
system.cpu02.op_class::SimdSha1Hash2                0      0.00%     60.95% # Class of executed instruction
system.cpu02.op_class::SimdSha256Hash               0      0.00%     60.95% # Class of executed instruction
system.cpu02.op_class::SimdSha256Hash2              0      0.00%     60.95% # Class of executed instruction
system.cpu02.op_class::SimdShaSigma2                0      0.00%     60.95% # Class of executed instruction
system.cpu02.op_class::SimdShaSigma3                0      0.00%     60.95% # Class of executed instruction
system.cpu02.op_class::MemRead                    218     22.52%     83.47% # Class of executed instruction
system.cpu02.op_class::MemWrite                   148     15.29%     98.76% # Class of executed instruction
system.cpu02.op_class::FloatMemRead                 0      0.00%     98.76% # Class of executed instruction
system.cpu02.op_class::FloatMemWrite               12      1.24%    100.00% # Class of executed instruction
system.cpu02.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu02.op_class::total                      968                       # Class of executed instruction
system.cpu02.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::mean      187787000                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::min_value    187787000                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::max_value    187787000                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateResidencyTicks::ON     682139000                       # Cumulative time (in ticks) in various power states
system.cpu02.pwrStateResidencyTicks::CLK_GATED    187787000                       # Cumulative time (in ticks) in various power states
system.cpu03.Branches                             192                       # Number of branches fetched
system.cpu03.committedInsts                       972                       # Number of instructions committed
system.cpu03.committedOps                         978                       # Number of ops (including micro ops) committed
system.cpu03.dtb.accesses                           0                       # DTB accesses
system.cpu03.dtb.hits                               0                       # DTB hits
system.cpu03.dtb.misses                             0                       # DTB misses
system.cpu03.dtb.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.idle_fraction                   0.982960                       # Percentage of idle cycles
system.cpu03.itb.accesses                           0                       # DTB accesses
system.cpu03.itb.hits                               0                       # DTB hits
system.cpu03.itb.misses                             0                       # DTB misses
system.cpu03.itb.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.not_idle_fraction               0.017040                       # Percentage of non-idle cycles
system.cpu03.numCycles                        1739623                       # number of cpu cycles simulated
system.cpu03.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.num_busy_cycles             29643.099816                       # Number of busy cycles
system.cpu03.num_conditional_control_insts           99                       # number of instructions that are conditional controls
system.cpu03.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu03.num_fp_insts                          12                       # number of float instructions
system.cpu03.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu03.num_func_calls                        93                       # number of times a function call or return occured
system.cpu03.num_idle_cycles             1709979.900184                       # Number of idle cycles
system.cpu03.num_int_alu_accesses                 954                       # Number of integer alu accesses
system.cpu03.num_int_insts                        954                       # number of integer instructions
system.cpu03.num_int_register_reads              1119                       # number of times the integer registers were read
system.cpu03.num_int_register_writes              661                       # number of times the integer registers were written
system.cpu03.num_load_insts                       217                       # Number of load instructions
system.cpu03.num_mem_refs                         382                       # number of memory refs
system.cpu03.num_store_insts                      165                       # Number of store instructions
system.cpu03.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu03.num_vec_insts                          0                       # number of vector instructions
system.cpu03.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu03.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu03.op_class::No_OpClass                  10      1.02%      1.02% # Class of executed instruction
system.cpu03.op_class::IntAlu                     585     59.69%     60.71% # Class of executed instruction
system.cpu03.op_class::IntMult                      1      0.10%     60.82% # Class of executed instruction
system.cpu03.op_class::IntDiv                       2      0.20%     61.02% # Class of executed instruction
system.cpu03.op_class::FloatAdd                     0      0.00%     61.02% # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0      0.00%     61.02% # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0      0.00%     61.02% # Class of executed instruction
system.cpu03.op_class::FloatMult                    0      0.00%     61.02% # Class of executed instruction
system.cpu03.op_class::FloatMultAcc                 0      0.00%     61.02% # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0      0.00%     61.02% # Class of executed instruction
system.cpu03.op_class::FloatMisc                    0      0.00%     61.02% # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0      0.00%     61.02% # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0      0.00%     61.02% # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0      0.00%     61.02% # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0      0.00%     61.02% # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0      0.00%     61.02% # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0      0.00%     61.02% # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0      0.00%     61.02% # Class of executed instruction
system.cpu03.op_class::SimdMult                     0      0.00%     61.02% # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0      0.00%     61.02% # Class of executed instruction
system.cpu03.op_class::SimdShift                    0      0.00%     61.02% # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0      0.00%     61.02% # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0      0.00%     61.02% # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0      0.00%     61.02% # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0      0.00%     61.02% # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0      0.00%     61.02% # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0      0.00%     61.02% # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0      0.00%     61.02% # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0      0.00%     61.02% # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0      0.00%     61.02% # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0      0.00%     61.02% # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0      0.00%     61.02% # Class of executed instruction
system.cpu03.op_class::SimdAes                      0      0.00%     61.02% # Class of executed instruction
system.cpu03.op_class::SimdAesMix                   0      0.00%     61.02% # Class of executed instruction
system.cpu03.op_class::SimdSha1Hash                 0      0.00%     61.02% # Class of executed instruction
system.cpu03.op_class::SimdSha1Hash2                0      0.00%     61.02% # Class of executed instruction
system.cpu03.op_class::SimdSha256Hash               0      0.00%     61.02% # Class of executed instruction
system.cpu03.op_class::SimdSha256Hash2              0      0.00%     61.02% # Class of executed instruction
system.cpu03.op_class::SimdShaSigma2                0      0.00%     61.02% # Class of executed instruction
system.cpu03.op_class::SimdShaSigma3                0      0.00%     61.02% # Class of executed instruction
system.cpu03.op_class::MemRead                    221     22.55%     83.57% # Class of executed instruction
system.cpu03.op_class::MemWrite                   149     15.20%     98.78% # Class of executed instruction
system.cpu03.op_class::FloatMemRead                 0      0.00%     98.78% # Class of executed instruction
system.cpu03.op_class::FloatMemWrite               12      1.22%    100.00% # Class of executed instruction
system.cpu03.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu03.op_class::total                      980                       # Class of executed instruction
system.cpu03.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::mean      172433000                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::min_value    172433000                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::max_value    172433000                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateResidencyTicks::ON     697493000                       # Cumulative time (in ticks) in various power states
system.cpu03.pwrStateResidencyTicks::CLK_GATED    172433000                       # Cumulative time (in ticks) in various power states
system.cpu04.Branches                             187                       # Number of branches fetched
system.cpu04.committedInsts                       944                       # Number of instructions committed
system.cpu04.committedOps                         950                       # Number of ops (including micro ops) committed
system.cpu04.dtb.accesses                           0                       # DTB accesses
system.cpu04.dtb.hits                               0                       # DTB hits
system.cpu04.dtb.misses                             0                       # DTB misses
system.cpu04.dtb.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.idle_fraction                   0.983035                       # Percentage of idle cycles
system.cpu04.itb.accesses                           0                       # DTB accesses
system.cpu04.itb.hits                               0                       # DTB hits
system.cpu04.itb.misses                             0                       # DTB misses
system.cpu04.itb.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.not_idle_fraction               0.016965                       # Percentage of non-idle cycles
system.cpu04.numCycles                        1739797                       # number of cpu cycles simulated
system.cpu04.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.num_busy_cycles             29516.068878                       # Number of busy cycles
system.cpu04.num_conditional_control_insts           96                       # number of instructions that are conditional controls
system.cpu04.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu04.num_fp_insts                          12                       # number of float instructions
system.cpu04.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu04.num_func_calls                        91                       # number of times a function call or return occured
system.cpu04.num_idle_cycles             1710280.931122                       # Number of idle cycles
system.cpu04.num_int_alu_accesses                 926                       # Number of integer alu accesses
system.cpu04.num_int_insts                        926                       # number of integer instructions
system.cpu04.num_int_register_reads              1087                       # number of times the integer registers were read
system.cpu04.num_int_register_writes              640                       # number of times the integer registers were written
system.cpu04.num_load_insts                       210                       # Number of load instructions
system.cpu04.num_mem_refs                         372                       # number of memory refs
system.cpu04.num_store_insts                      162                       # Number of store instructions
system.cpu04.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu04.num_vec_insts                          0                       # number of vector instructions
system.cpu04.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu04.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu04.op_class::No_OpClass                  10      1.05%      1.05% # Class of executed instruction
system.cpu04.op_class::IntAlu                     567     59.56%     60.61% # Class of executed instruction
system.cpu04.op_class::IntMult                      1      0.11%     60.71% # Class of executed instruction
system.cpu04.op_class::IntDiv                       2      0.21%     60.92% # Class of executed instruction
system.cpu04.op_class::FloatAdd                     0      0.00%     60.92% # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0      0.00%     60.92% # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0      0.00%     60.92% # Class of executed instruction
system.cpu04.op_class::FloatMult                    0      0.00%     60.92% # Class of executed instruction
system.cpu04.op_class::FloatMultAcc                 0      0.00%     60.92% # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0      0.00%     60.92% # Class of executed instruction
system.cpu04.op_class::FloatMisc                    0      0.00%     60.92% # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0      0.00%     60.92% # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0      0.00%     60.92% # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0      0.00%     60.92% # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0      0.00%     60.92% # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0      0.00%     60.92% # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0      0.00%     60.92% # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0      0.00%     60.92% # Class of executed instruction
system.cpu04.op_class::SimdMult                     0      0.00%     60.92% # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0      0.00%     60.92% # Class of executed instruction
system.cpu04.op_class::SimdShift                    0      0.00%     60.92% # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0      0.00%     60.92% # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0      0.00%     60.92% # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0      0.00%     60.92% # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0      0.00%     60.92% # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0      0.00%     60.92% # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0      0.00%     60.92% # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0      0.00%     60.92% # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0      0.00%     60.92% # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0      0.00%     60.92% # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0      0.00%     60.92% # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0      0.00%     60.92% # Class of executed instruction
system.cpu04.op_class::SimdAes                      0      0.00%     60.92% # Class of executed instruction
system.cpu04.op_class::SimdAesMix                   0      0.00%     60.92% # Class of executed instruction
system.cpu04.op_class::SimdSha1Hash                 0      0.00%     60.92% # Class of executed instruction
system.cpu04.op_class::SimdSha1Hash2                0      0.00%     60.92% # Class of executed instruction
system.cpu04.op_class::SimdSha256Hash               0      0.00%     60.92% # Class of executed instruction
system.cpu04.op_class::SimdSha256Hash2              0      0.00%     60.92% # Class of executed instruction
system.cpu04.op_class::SimdShaSigma2                0      0.00%     60.92% # Class of executed instruction
system.cpu04.op_class::SimdShaSigma3                0      0.00%     60.92% # Class of executed instruction
system.cpu04.op_class::MemRead                    214     22.48%     83.40% # Class of executed instruction
system.cpu04.op_class::MemWrite                   146     15.34%     98.74% # Class of executed instruction
system.cpu04.op_class::FloatMemRead                 0      0.00%     98.74% # Class of executed instruction
system.cpu04.op_class::FloatMemWrite               12      1.26%    100.00% # Class of executed instruction
system.cpu04.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu04.op_class::total                      952                       # Class of executed instruction
system.cpu04.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::mean      158184500                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::min_value    158184500                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::max_value    158184500                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateResidencyTicks::ON     711741500                       # Cumulative time (in ticks) in various power states
system.cpu04.pwrStateResidencyTicks::CLK_GATED    158184500                       # Cumulative time (in ticks) in various power states
system.cpu05.Branches                             187                       # Number of branches fetched
system.cpu05.committedInsts                       948                       # Number of instructions committed
system.cpu05.committedOps                         954                       # Number of ops (including micro ops) committed
system.cpu05.dtb.accesses                           0                       # DTB accesses
system.cpu05.dtb.hits                               0                       # DTB hits
system.cpu05.dtb.misses                             0                       # DTB misses
system.cpu05.dtb.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.idle_fraction                   0.983292                       # Percentage of idle cycles
system.cpu05.itb.accesses                           0                       # DTB accesses
system.cpu05.itb.hits                               0                       # DTB hits
system.cpu05.itb.misses                             0                       # DTB misses
system.cpu05.itb.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.not_idle_fraction               0.016708                       # Percentage of non-idle cycles
system.cpu05.numCycles                        1739771                       # number of cpu cycles simulated
system.cpu05.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.num_busy_cycles             29068.648593                       # Number of busy cycles
system.cpu05.num_conditional_control_insts           98                       # number of instructions that are conditional controls
system.cpu05.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu05.num_fp_insts                          12                       # number of float instructions
system.cpu05.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu05.num_func_calls                        89                       # number of times a function call or return occured
system.cpu05.num_idle_cycles             1710702.351407                       # Number of idle cycles
system.cpu05.num_int_alu_accesses                 932                       # Number of integer alu accesses
system.cpu05.num_int_insts                        932                       # number of integer instructions
system.cpu05.num_int_register_reads              1092                       # number of times the integer registers were read
system.cpu05.num_int_register_writes              643                       # number of times the integer registers were written
system.cpu05.num_load_insts                       209                       # Number of load instructions
system.cpu05.num_mem_refs                         372                       # number of memory refs
system.cpu05.num_store_insts                      163                       # Number of store instructions
system.cpu05.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu05.num_vec_insts                          0                       # number of vector instructions
system.cpu05.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu05.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu05.op_class::No_OpClass                  10      1.05%      1.05% # Class of executed instruction
system.cpu05.op_class::IntAlu                     571     59.73%     60.77% # Class of executed instruction
system.cpu05.op_class::IntMult                      1      0.10%     60.88% # Class of executed instruction
system.cpu05.op_class::IntDiv                       2      0.21%     61.09% # Class of executed instruction
system.cpu05.op_class::FloatAdd                     0      0.00%     61.09% # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0      0.00%     61.09% # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0      0.00%     61.09% # Class of executed instruction
system.cpu05.op_class::FloatMult                    0      0.00%     61.09% # Class of executed instruction
system.cpu05.op_class::FloatMultAcc                 0      0.00%     61.09% # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0      0.00%     61.09% # Class of executed instruction
system.cpu05.op_class::FloatMisc                    0      0.00%     61.09% # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0      0.00%     61.09% # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0      0.00%     61.09% # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0      0.00%     61.09% # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0      0.00%     61.09% # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0      0.00%     61.09% # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0      0.00%     61.09% # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0      0.00%     61.09% # Class of executed instruction
system.cpu05.op_class::SimdMult                     0      0.00%     61.09% # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0      0.00%     61.09% # Class of executed instruction
system.cpu05.op_class::SimdShift                    0      0.00%     61.09% # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0      0.00%     61.09% # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0      0.00%     61.09% # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0      0.00%     61.09% # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0      0.00%     61.09% # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0      0.00%     61.09% # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0      0.00%     61.09% # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0      0.00%     61.09% # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0      0.00%     61.09% # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0      0.00%     61.09% # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0      0.00%     61.09% # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0      0.00%     61.09% # Class of executed instruction
system.cpu05.op_class::SimdAes                      0      0.00%     61.09% # Class of executed instruction
system.cpu05.op_class::SimdAesMix                   0      0.00%     61.09% # Class of executed instruction
system.cpu05.op_class::SimdSha1Hash                 0      0.00%     61.09% # Class of executed instruction
system.cpu05.op_class::SimdSha1Hash2                0      0.00%     61.09% # Class of executed instruction
system.cpu05.op_class::SimdSha256Hash               0      0.00%     61.09% # Class of executed instruction
system.cpu05.op_class::SimdSha256Hash2              0      0.00%     61.09% # Class of executed instruction
system.cpu05.op_class::SimdShaSigma2                0      0.00%     61.09% # Class of executed instruction
system.cpu05.op_class::SimdShaSigma3                0      0.00%     61.09% # Class of executed instruction
system.cpu05.op_class::MemRead                    213     22.28%     83.37% # Class of executed instruction
system.cpu05.op_class::MemWrite                   147     15.38%     98.74% # Class of executed instruction
system.cpu05.op_class::FloatMemRead                 0      0.00%     98.74% # Class of executed instruction
system.cpu05.op_class::FloatMemWrite               12      1.26%    100.00% # Class of executed instruction
system.cpu05.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu05.op_class::total                      956                       # Class of executed instruction
system.cpu05.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::mean      144225000                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::min_value    144225000                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::max_value    144225000                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateResidencyTicks::ON     725701000                       # Cumulative time (in ticks) in various power states
system.cpu05.pwrStateResidencyTicks::CLK_GATED    144225000                       # Cumulative time (in ticks) in various power states
system.cpu06.Branches                             190                       # Number of branches fetched
system.cpu06.committedInsts                       960                       # Number of instructions committed
system.cpu06.committedOps                         966                       # Number of ops (including micro ops) committed
system.cpu06.dtb.accesses                           0                       # DTB accesses
system.cpu06.dtb.hits                               0                       # DTB hits
system.cpu06.dtb.misses                             0                       # DTB misses
system.cpu06.dtb.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.idle_fraction                   0.982885                       # Percentage of idle cycles
system.cpu06.itb.accesses                           0                       # DTB accesses
system.cpu06.itb.hits                               0                       # DTB hits
system.cpu06.itb.misses                             0                       # DTB misses
system.cpu06.itb.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.not_idle_fraction               0.017115                       # Percentage of non-idle cycles
system.cpu06.numCycles                        1739801                       # number of cpu cycles simulated
system.cpu06.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.num_busy_cycles             29777.129088                       # Number of busy cycles
system.cpu06.num_conditional_control_insts           98                       # number of instructions that are conditional controls
system.cpu06.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu06.num_fp_insts                          12                       # number of float instructions
system.cpu06.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu06.num_func_calls                        92                       # number of times a function call or return occured
system.cpu06.num_idle_cycles             1710023.870912                       # Number of idle cycles
system.cpu06.num_int_alu_accesses                 942                       # Number of integer alu accesses
system.cpu06.num_int_insts                        942                       # number of integer instructions
system.cpu06.num_int_register_reads              1104                       # number of times the integer registers were read
system.cpu06.num_int_register_writes              651                       # number of times the integer registers were written
system.cpu06.num_load_insts                       212                       # Number of load instructions
system.cpu06.num_mem_refs                         376                       # number of memory refs
system.cpu06.num_store_insts                      164                       # Number of store instructions
system.cpu06.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu06.num_vec_insts                          0                       # number of vector instructions
system.cpu06.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu06.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu06.op_class::No_OpClass                  10      1.03%      1.03% # Class of executed instruction
system.cpu06.op_class::IntAlu                     579     59.81%     60.85% # Class of executed instruction
system.cpu06.op_class::IntMult                      1      0.10%     60.95% # Class of executed instruction
system.cpu06.op_class::IntDiv                       2      0.21%     61.16% # Class of executed instruction
system.cpu06.op_class::FloatAdd                     0      0.00%     61.16% # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0      0.00%     61.16% # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0      0.00%     61.16% # Class of executed instruction
system.cpu06.op_class::FloatMult                    0      0.00%     61.16% # Class of executed instruction
system.cpu06.op_class::FloatMultAcc                 0      0.00%     61.16% # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0      0.00%     61.16% # Class of executed instruction
system.cpu06.op_class::FloatMisc                    0      0.00%     61.16% # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0      0.00%     61.16% # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0      0.00%     61.16% # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0      0.00%     61.16% # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0      0.00%     61.16% # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0      0.00%     61.16% # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0      0.00%     61.16% # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0      0.00%     61.16% # Class of executed instruction
system.cpu06.op_class::SimdMult                     0      0.00%     61.16% # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0      0.00%     61.16% # Class of executed instruction
system.cpu06.op_class::SimdShift                    0      0.00%     61.16% # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0      0.00%     61.16% # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0      0.00%     61.16% # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0      0.00%     61.16% # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0      0.00%     61.16% # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0      0.00%     61.16% # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0      0.00%     61.16% # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0      0.00%     61.16% # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0      0.00%     61.16% # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0      0.00%     61.16% # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0      0.00%     61.16% # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0      0.00%     61.16% # Class of executed instruction
system.cpu06.op_class::SimdAes                      0      0.00%     61.16% # Class of executed instruction
system.cpu06.op_class::SimdAesMix                   0      0.00%     61.16% # Class of executed instruction
system.cpu06.op_class::SimdSha1Hash                 0      0.00%     61.16% # Class of executed instruction
system.cpu06.op_class::SimdSha1Hash2                0      0.00%     61.16% # Class of executed instruction
system.cpu06.op_class::SimdSha256Hash               0      0.00%     61.16% # Class of executed instruction
system.cpu06.op_class::SimdSha256Hash2              0      0.00%     61.16% # Class of executed instruction
system.cpu06.op_class::SimdShaSigma2                0      0.00%     61.16% # Class of executed instruction
system.cpu06.op_class::SimdShaSigma3                0      0.00%     61.16% # Class of executed instruction
system.cpu06.op_class::MemRead                    216     22.31%     83.47% # Class of executed instruction
system.cpu06.op_class::MemWrite                   148     15.29%     98.76% # Class of executed instruction
system.cpu06.op_class::FloatMemRead                 0      0.00%     98.76% # Class of executed instruction
system.cpu06.op_class::FloatMemWrite               12      1.24%    100.00% # Class of executed instruction
system.cpu06.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu06.op_class::total                      968                       # Class of executed instruction
system.cpu06.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::mean      129214000                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::min_value    129214000                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::max_value    129214000                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateResidencyTicks::ON     740712000                       # Cumulative time (in ticks) in various power states
system.cpu06.pwrStateResidencyTicks::CLK_GATED    129214000                       # Cumulative time (in ticks) in various power states
system.cpu07.Branches                             178                       # Number of branches fetched
system.cpu07.committedInsts                       902                       # Number of instructions committed
system.cpu07.committedOps                         908                       # Number of ops (including micro ops) committed
system.cpu07.dtb.accesses                           0                       # DTB accesses
system.cpu07.dtb.hits                               0                       # DTB hits
system.cpu07.dtb.misses                             0                       # DTB misses
system.cpu07.dtb.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.idle_fraction                   0.983281                       # Percentage of idle cycles
system.cpu07.itb.accesses                           0                       # DTB accesses
system.cpu07.itb.hits                               0                       # DTB hits
system.cpu07.itb.misses                             0                       # DTB misses
system.cpu07.itb.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.not_idle_fraction               0.016719                       # Percentage of non-idle cycles
system.cpu07.numCycles                        1739852                       # number of cpu cycles simulated
system.cpu07.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.num_busy_cycles             29088.001967                       # Number of busy cycles
system.cpu07.num_conditional_control_insts           93                       # number of instructions that are conditional controls
system.cpu07.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu07.num_fp_insts                          12                       # number of float instructions
system.cpu07.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu07.num_func_calls                        85                       # number of times a function call or return occured
system.cpu07.num_idle_cycles             1710763.998033                       # Number of idle cycles
system.cpu07.num_int_alu_accesses                 886                       # Number of integer alu accesses
system.cpu07.num_int_insts                        886                       # number of integer instructions
system.cpu07.num_int_register_reads              1040                       # number of times the integer registers were read
system.cpu07.num_int_register_writes              609                       # number of times the integer registers were written
system.cpu07.num_load_insts                       200                       # Number of load instructions
system.cpu07.num_mem_refs                         358                       # number of memory refs
system.cpu07.num_store_insts                      158                       # Number of store instructions
system.cpu07.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu07.num_vec_insts                          0                       # number of vector instructions
system.cpu07.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu07.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu07.op_class::No_OpClass                  10      1.10%      1.10% # Class of executed instruction
system.cpu07.op_class::IntAlu                     539     59.23%     60.33% # Class of executed instruction
system.cpu07.op_class::IntMult                      1      0.11%     60.44% # Class of executed instruction
system.cpu07.op_class::IntDiv                       2      0.22%     60.66% # Class of executed instruction
system.cpu07.op_class::FloatAdd                     0      0.00%     60.66% # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0      0.00%     60.66% # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0      0.00%     60.66% # Class of executed instruction
system.cpu07.op_class::FloatMult                    0      0.00%     60.66% # Class of executed instruction
system.cpu07.op_class::FloatMultAcc                 0      0.00%     60.66% # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0      0.00%     60.66% # Class of executed instruction
system.cpu07.op_class::FloatMisc                    0      0.00%     60.66% # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0      0.00%     60.66% # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0      0.00%     60.66% # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0      0.00%     60.66% # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0      0.00%     60.66% # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0      0.00%     60.66% # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0      0.00%     60.66% # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0      0.00%     60.66% # Class of executed instruction
system.cpu07.op_class::SimdMult                     0      0.00%     60.66% # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0      0.00%     60.66% # Class of executed instruction
system.cpu07.op_class::SimdShift                    0      0.00%     60.66% # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0      0.00%     60.66% # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0      0.00%     60.66% # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0      0.00%     60.66% # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0      0.00%     60.66% # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0      0.00%     60.66% # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0      0.00%     60.66% # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0      0.00%     60.66% # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0      0.00%     60.66% # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0      0.00%     60.66% # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0      0.00%     60.66% # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0      0.00%     60.66% # Class of executed instruction
system.cpu07.op_class::SimdAes                      0      0.00%     60.66% # Class of executed instruction
system.cpu07.op_class::SimdAesMix                   0      0.00%     60.66% # Class of executed instruction
system.cpu07.op_class::SimdSha1Hash                 0      0.00%     60.66% # Class of executed instruction
system.cpu07.op_class::SimdSha1Hash2                0      0.00%     60.66% # Class of executed instruction
system.cpu07.op_class::SimdSha256Hash               0      0.00%     60.66% # Class of executed instruction
system.cpu07.op_class::SimdSha256Hash2              0      0.00%     60.66% # Class of executed instruction
system.cpu07.op_class::SimdShaSigma2                0      0.00%     60.66% # Class of executed instruction
system.cpu07.op_class::SimdShaSigma3                0      0.00%     60.66% # Class of executed instruction
system.cpu07.op_class::MemRead                    204     22.42%     83.08% # Class of executed instruction
system.cpu07.op_class::MemWrite                   142     15.60%     98.68% # Class of executed instruction
system.cpu07.op_class::FloatMemRead                 0      0.00%     98.68% # Class of executed instruction
system.cpu07.op_class::FloatMemWrite               12      1.32%    100.00% # Class of executed instruction
system.cpu07.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu07.op_class::total                      910                       # Class of executed instruction
system.cpu07.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::mean      115507500                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::min_value    115507500                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::max_value    115507500                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateResidencyTicks::ON     754418500                       # Cumulative time (in ticks) in various power states
system.cpu07.pwrStateResidencyTicks::CLK_GATED    115507500                       # Cumulative time (in ticks) in various power states
system.cpu08.Branches                             176                       # Number of branches fetched
system.cpu08.committedInsts                       887                       # Number of instructions committed
system.cpu08.committedOps                         893                       # Number of ops (including micro ops) committed
system.cpu08.dtb.accesses                           0                       # DTB accesses
system.cpu08.dtb.hits                               0                       # DTB hits
system.cpu08.dtb.misses                             0                       # DTB misses
system.cpu08.dtb.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.idle_fraction                   0.983665                       # Percentage of idle cycles
system.cpu08.itb.accesses                           0                       # DTB accesses
system.cpu08.itb.hits                               0                       # DTB hits
system.cpu08.itb.misses                             0                       # DTB misses
system.cpu08.itb.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.not_idle_fraction               0.016335                       # Percentage of non-idle cycles
system.cpu08.numCycles                        1739733                       # number of cpu cycles simulated
system.cpu08.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.num_busy_cycles             28419.058067                       # Number of busy cycles
system.cpu08.num_conditional_control_insts           92                       # number of instructions that are conditional controls
system.cpu08.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu08.num_fp_insts                          12                       # number of float instructions
system.cpu08.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu08.num_func_calls                        84                       # number of times a function call or return occured
system.cpu08.num_idle_cycles             1711313.941933                       # Number of idle cycles
system.cpu08.num_int_alu_accesses                 872                       # Number of integer alu accesses
system.cpu08.num_int_insts                        872                       # number of integer instructions
system.cpu08.num_int_register_reads              1022                       # number of times the integer registers were read
system.cpu08.num_int_register_writes              598                       # number of times the integer registers were written
system.cpu08.num_load_insts                       193                       # Number of load instructions
system.cpu08.num_mem_refs                         349                       # number of memory refs
system.cpu08.num_store_insts                      156                       # Number of store instructions
system.cpu08.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu08.num_vec_insts                          0                       # number of vector instructions
system.cpu08.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu08.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu08.op_class::No_OpClass                  10      1.12%      1.12% # Class of executed instruction
system.cpu08.op_class::IntAlu                     533     59.55%     60.67% # Class of executed instruction
system.cpu08.op_class::IntMult                      1      0.11%     60.78% # Class of executed instruction
system.cpu08.op_class::IntDiv                       2      0.22%     61.01% # Class of executed instruction
system.cpu08.op_class::FloatAdd                     0      0.00%     61.01% # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0      0.00%     61.01% # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0      0.00%     61.01% # Class of executed instruction
system.cpu08.op_class::FloatMult                    0      0.00%     61.01% # Class of executed instruction
system.cpu08.op_class::FloatMultAcc                 0      0.00%     61.01% # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0      0.00%     61.01% # Class of executed instruction
system.cpu08.op_class::FloatMisc                    0      0.00%     61.01% # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0      0.00%     61.01% # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0      0.00%     61.01% # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0      0.00%     61.01% # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0      0.00%     61.01% # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0      0.00%     61.01% # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0      0.00%     61.01% # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0      0.00%     61.01% # Class of executed instruction
system.cpu08.op_class::SimdMult                     0      0.00%     61.01% # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0      0.00%     61.01% # Class of executed instruction
system.cpu08.op_class::SimdShift                    0      0.00%     61.01% # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0      0.00%     61.01% # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0      0.00%     61.01% # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0      0.00%     61.01% # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0      0.00%     61.01% # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0      0.00%     61.01% # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0      0.00%     61.01% # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0      0.00%     61.01% # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0      0.00%     61.01% # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0      0.00%     61.01% # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0      0.00%     61.01% # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0      0.00%     61.01% # Class of executed instruction
system.cpu08.op_class::SimdAes                      0      0.00%     61.01% # Class of executed instruction
system.cpu08.op_class::SimdAesMix                   0      0.00%     61.01% # Class of executed instruction
system.cpu08.op_class::SimdSha1Hash                 0      0.00%     61.01% # Class of executed instruction
system.cpu08.op_class::SimdSha1Hash2                0      0.00%     61.01% # Class of executed instruction
system.cpu08.op_class::SimdSha256Hash               0      0.00%     61.01% # Class of executed instruction
system.cpu08.op_class::SimdSha256Hash2              0      0.00%     61.01% # Class of executed instruction
system.cpu08.op_class::SimdShaSigma2                0      0.00%     61.01% # Class of executed instruction
system.cpu08.op_class::SimdShaSigma3                0      0.00%     61.01% # Class of executed instruction
system.cpu08.op_class::MemRead                    197     22.01%     83.02% # Class of executed instruction
system.cpu08.op_class::MemWrite                   140     15.64%     98.66% # Class of executed instruction
system.cpu08.op_class::FloatMemRead                 0      0.00%     98.66% # Class of executed instruction
system.cpu08.op_class::FloatMemWrite               12      1.34%    100.00% # Class of executed instruction
system.cpu08.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu08.op_class::total                      895                       # Class of executed instruction
system.cpu08.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::mean      101258500                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::min_value    101258500                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::max_value    101258500                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateResidencyTicks::ON     768667500                       # Cumulative time (in ticks) in various power states
system.cpu08.pwrStateResidencyTicks::CLK_GATED    101258500                       # Cumulative time (in ticks) in various power states
system.cpu09.Branches                             194                       # Number of branches fetched
system.cpu09.committedInsts                       979                       # Number of instructions committed
system.cpu09.committedOps                         985                       # Number of ops (including micro ops) committed
system.cpu09.dtb.accesses                           0                       # DTB accesses
system.cpu09.dtb.hits                               0                       # DTB hits
system.cpu09.dtb.misses                             0                       # DTB misses
system.cpu09.dtb.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.idle_fraction                   0.983979                       # Percentage of idle cycles
system.cpu09.itb.accesses                           0                       # DTB accesses
system.cpu09.itb.hits                               0                       # DTB hits
system.cpu09.itb.misses                             0                       # DTB misses
system.cpu09.itb.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.not_idle_fraction               0.016021                       # Percentage of non-idle cycles
system.cpu09.numCycles                        1739851                       # number of cpu cycles simulated
system.cpu09.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.num_busy_cycles             27873.985947                       # Number of busy cycles
system.cpu09.num_conditional_control_insts           99                       # number of instructions that are conditional controls
system.cpu09.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu09.num_fp_insts                          12                       # number of float instructions
system.cpu09.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu09.num_func_calls                        95                       # number of times a function call or return occured
system.cpu09.num_idle_cycles             1711977.014053                       # Number of idle cycles
system.cpu09.num_int_alu_accesses                 959                       # Number of integer alu accesses
system.cpu09.num_int_insts                        959                       # number of integer instructions
system.cpu09.num_int_register_reads              1124                       # number of times the integer registers were read
system.cpu09.num_int_register_writes              664                       # number of times the integer registers were written
system.cpu09.num_load_insts                       219                       # Number of load instructions
system.cpu09.num_mem_refs                         385                       # number of memory refs
system.cpu09.num_store_insts                      166                       # Number of store instructions
system.cpu09.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu09.num_vec_insts                          0                       # number of vector instructions
system.cpu09.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu09.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu09.op_class::No_OpClass                  10      1.01%      1.01% # Class of executed instruction
system.cpu09.op_class::IntAlu                     589     59.68%     60.69% # Class of executed instruction
system.cpu09.op_class::IntMult                      1      0.10%     60.79% # Class of executed instruction
system.cpu09.op_class::IntDiv                       2      0.20%     60.99% # Class of executed instruction
system.cpu09.op_class::FloatAdd                     0      0.00%     60.99% # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0      0.00%     60.99% # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0      0.00%     60.99% # Class of executed instruction
system.cpu09.op_class::FloatMult                    0      0.00%     60.99% # Class of executed instruction
system.cpu09.op_class::FloatMultAcc                 0      0.00%     60.99% # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0      0.00%     60.99% # Class of executed instruction
system.cpu09.op_class::FloatMisc                    0      0.00%     60.99% # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0      0.00%     60.99% # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0      0.00%     60.99% # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0      0.00%     60.99% # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0      0.00%     60.99% # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0      0.00%     60.99% # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0      0.00%     60.99% # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0      0.00%     60.99% # Class of executed instruction
system.cpu09.op_class::SimdMult                     0      0.00%     60.99% # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0      0.00%     60.99% # Class of executed instruction
system.cpu09.op_class::SimdShift                    0      0.00%     60.99% # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0      0.00%     60.99% # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0      0.00%     60.99% # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0      0.00%     60.99% # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0      0.00%     60.99% # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0      0.00%     60.99% # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0      0.00%     60.99% # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0      0.00%     60.99% # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0      0.00%     60.99% # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0      0.00%     60.99% # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0      0.00%     60.99% # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0      0.00%     60.99% # Class of executed instruction
system.cpu09.op_class::SimdAes                      0      0.00%     60.99% # Class of executed instruction
system.cpu09.op_class::SimdAesMix                   0      0.00%     60.99% # Class of executed instruction
system.cpu09.op_class::SimdSha1Hash                 0      0.00%     60.99% # Class of executed instruction
system.cpu09.op_class::SimdSha1Hash2                0      0.00%     60.99% # Class of executed instruction
system.cpu09.op_class::SimdSha256Hash               0      0.00%     60.99% # Class of executed instruction
system.cpu09.op_class::SimdSha256Hash2              0      0.00%     60.99% # Class of executed instruction
system.cpu09.op_class::SimdShaSigma2                0      0.00%     60.99% # Class of executed instruction
system.cpu09.op_class::SimdShaSigma3                0      0.00%     60.99% # Class of executed instruction
system.cpu09.op_class::MemRead                    223     22.59%     83.59% # Class of executed instruction
system.cpu09.op_class::MemWrite                   150     15.20%     98.78% # Class of executed instruction
system.cpu09.op_class::FloatMemRead                 0      0.00%     98.78% # Class of executed instruction
system.cpu09.op_class::FloatMemWrite               12      1.22%    100.00% # Class of executed instruction
system.cpu09.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu09.op_class::total                      987                       # Class of executed instruction
system.cpu09.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::mean       84181500                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::min_value     84181500                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::max_value     84181500                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateResidencyTicks::ON     785744500                       # Cumulative time (in ticks) in various power states
system.cpu09.pwrStateResidencyTicks::CLK_GATED     84181500                       # Cumulative time (in ticks) in various power states
system.cpu10.Branches                             197                       # Number of branches fetched
system.cpu10.committedInsts                      1000                       # Number of instructions committed
system.cpu10.committedOps                        1006                       # Number of ops (including micro ops) committed
system.cpu10.dtb.accesses                           0                       # DTB accesses
system.cpu10.dtb.hits                               0                       # DTB hits
system.cpu10.dtb.misses                             0                       # DTB misses
system.cpu10.dtb.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.idle_fraction                   0.984103                       # Percentage of idle cycles
system.cpu10.itb.accesses                           0                       # DTB accesses
system.cpu10.itb.hits                               0                       # DTB hits
system.cpu10.itb.misses                             0                       # DTB misses
system.cpu10.itb.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.not_idle_fraction               0.015897                       # Percentage of non-idle cycles
system.cpu10.numCycles                        1739767                       # number of cpu cycles simulated
system.cpu10.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.num_busy_cycles             27656.650744                       # Number of busy cycles
system.cpu10.num_conditional_control_insts          102                       # number of instructions that are conditional controls
system.cpu10.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu10.num_fp_insts                          12                       # number of float instructions
system.cpu10.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu10.num_func_calls                        95                       # number of times a function call or return occured
system.cpu10.num_idle_cycles             1712110.349256                       # Number of idle cycles
system.cpu10.num_int_alu_accesses                 982                       # Number of integer alu accesses
system.cpu10.num_int_insts                        982                       # number of integer instructions
system.cpu10.num_int_register_reads              1151                       # number of times the integer registers were read
system.cpu10.num_int_register_writes              682                       # number of times the integer registers were written
system.cpu10.num_load_insts                       224                       # Number of load instructions
system.cpu10.num_mem_refs                         392                       # number of memory refs
system.cpu10.num_store_insts                      168                       # Number of store instructions
system.cpu10.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu10.num_vec_insts                          0                       # number of vector instructions
system.cpu10.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu10.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu10.op_class::No_OpClass                  10      0.99%      0.99% # Class of executed instruction
system.cpu10.op_class::IntAlu                     603     59.82%     60.81% # Class of executed instruction
system.cpu10.op_class::IntMult                      1      0.10%     60.91% # Class of executed instruction
system.cpu10.op_class::IntDiv                       2      0.20%     61.11% # Class of executed instruction
system.cpu10.op_class::FloatAdd                     0      0.00%     61.11% # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0      0.00%     61.11% # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0      0.00%     61.11% # Class of executed instruction
system.cpu10.op_class::FloatMult                    0      0.00%     61.11% # Class of executed instruction
system.cpu10.op_class::FloatMultAcc                 0      0.00%     61.11% # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0      0.00%     61.11% # Class of executed instruction
system.cpu10.op_class::FloatMisc                    0      0.00%     61.11% # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0      0.00%     61.11% # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0      0.00%     61.11% # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0      0.00%     61.11% # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0      0.00%     61.11% # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0      0.00%     61.11% # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0      0.00%     61.11% # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0      0.00%     61.11% # Class of executed instruction
system.cpu10.op_class::SimdMult                     0      0.00%     61.11% # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0      0.00%     61.11% # Class of executed instruction
system.cpu10.op_class::SimdShift                    0      0.00%     61.11% # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0      0.00%     61.11% # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0      0.00%     61.11% # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0      0.00%     61.11% # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0      0.00%     61.11% # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0      0.00%     61.11% # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0      0.00%     61.11% # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0      0.00%     61.11% # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0      0.00%     61.11% # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0      0.00%     61.11% # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0      0.00%     61.11% # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0      0.00%     61.11% # Class of executed instruction
system.cpu10.op_class::SimdAes                      0      0.00%     61.11% # Class of executed instruction
system.cpu10.op_class::SimdAesMix                   0      0.00%     61.11% # Class of executed instruction
system.cpu10.op_class::SimdSha1Hash                 0      0.00%     61.11% # Class of executed instruction
system.cpu10.op_class::SimdSha1Hash2                0      0.00%     61.11% # Class of executed instruction
system.cpu10.op_class::SimdSha256Hash               0      0.00%     61.11% # Class of executed instruction
system.cpu10.op_class::SimdSha256Hash2              0      0.00%     61.11% # Class of executed instruction
system.cpu10.op_class::SimdShaSigma2                0      0.00%     61.11% # Class of executed instruction
system.cpu10.op_class::SimdShaSigma3                0      0.00%     61.11% # Class of executed instruction
system.cpu10.op_class::MemRead                    228     22.62%     83.73% # Class of executed instruction
system.cpu10.op_class::MemWrite                   152     15.08%     98.81% # Class of executed instruction
system.cpu10.op_class::FloatMemRead                 0      0.00%     98.81% # Class of executed instruction
system.cpu10.op_class::FloatMemWrite               12      1.19%    100.00% # Class of executed instruction
system.cpu10.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu10.op_class::total                     1008                       # Class of executed instruction
system.cpu10.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::mean       70505500                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::min_value     70505500                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::max_value     70505500                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateResidencyTicks::ON     799420500                       # Cumulative time (in ticks) in various power states
system.cpu10.pwrStateResidencyTicks::CLK_GATED     70505500                       # Cumulative time (in ticks) in various power states
system.cpu11.Branches                             150                       # Number of branches fetched
system.cpu11.committedInsts                       748                       # Number of instructions committed
system.cpu11.committedOps                         754                       # Number of ops (including micro ops) committed
system.cpu11.dtb.accesses                           0                       # DTB accesses
system.cpu11.dtb.hits                               0                       # DTB hits
system.cpu11.dtb.misses                             0                       # DTB misses
system.cpu11.dtb.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.idle_fraction                   0.983430                       # Percentage of idle cycles
system.cpu11.itb.accesses                           0                       # DTB accesses
system.cpu11.itb.hits                               0                       # DTB hits
system.cpu11.itb.misses                             0                       # DTB misses
system.cpu11.itb.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.not_idle_fraction               0.016570                       # Percentage of non-idle cycles
system.cpu11.numCycles                        1739634                       # number of cpu cycles simulated
system.cpu11.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.num_busy_cycles             28825.389750                       # Number of busy cycles
system.cpu11.num_conditional_control_insts           78                       # number of instructions that are conditional controls
system.cpu11.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu11.num_fp_insts                          12                       # number of float instructions
system.cpu11.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu11.num_func_calls                        72                       # number of times a function call or return occured
system.cpu11.num_idle_cycles             1710808.610250                       # Number of idle cycles
system.cpu11.num_int_alu_accesses                 734                       # Number of integer alu accesses
system.cpu11.num_int_insts                        734                       # number of integer instructions
system.cpu11.num_int_register_reads               867                       # number of times the integer registers were read
system.cpu11.num_int_register_writes              494                       # number of times the integer registers were written
system.cpu11.num_load_insts                       161                       # Number of load instructions
system.cpu11.num_mem_refs                         303                       # number of memory refs
system.cpu11.num_store_insts                      142                       # Number of store instructions
system.cpu11.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu11.num_vec_insts                          0                       # number of vector instructions
system.cpu11.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu11.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu11.op_class::No_OpClass                  10      1.32%      1.32% # Class of executed instruction
system.cpu11.op_class::IntAlu                     440     58.20%     59.52% # Class of executed instruction
system.cpu11.op_class::IntMult                      1      0.13%     59.66% # Class of executed instruction
system.cpu11.op_class::IntDiv                       2      0.26%     59.92% # Class of executed instruction
system.cpu11.op_class::FloatAdd                     0      0.00%     59.92% # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0      0.00%     59.92% # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0      0.00%     59.92% # Class of executed instruction
system.cpu11.op_class::FloatMult                    0      0.00%     59.92% # Class of executed instruction
system.cpu11.op_class::FloatMultAcc                 0      0.00%     59.92% # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0      0.00%     59.92% # Class of executed instruction
system.cpu11.op_class::FloatMisc                    0      0.00%     59.92% # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0      0.00%     59.92% # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0      0.00%     59.92% # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0      0.00%     59.92% # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0      0.00%     59.92% # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0      0.00%     59.92% # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0      0.00%     59.92% # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0      0.00%     59.92% # Class of executed instruction
system.cpu11.op_class::SimdMult                     0      0.00%     59.92% # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0      0.00%     59.92% # Class of executed instruction
system.cpu11.op_class::SimdShift                    0      0.00%     59.92% # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0      0.00%     59.92% # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0      0.00%     59.92% # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0      0.00%     59.92% # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0      0.00%     59.92% # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0      0.00%     59.92% # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0      0.00%     59.92% # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0      0.00%     59.92% # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0      0.00%     59.92% # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0      0.00%     59.92% # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0      0.00%     59.92% # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0      0.00%     59.92% # Class of executed instruction
system.cpu11.op_class::SimdAes                      0      0.00%     59.92% # Class of executed instruction
system.cpu11.op_class::SimdAesMix                   0      0.00%     59.92% # Class of executed instruction
system.cpu11.op_class::SimdSha1Hash                 0      0.00%     59.92% # Class of executed instruction
system.cpu11.op_class::SimdSha1Hash2                0      0.00%     59.92% # Class of executed instruction
system.cpu11.op_class::SimdSha256Hash               0      0.00%     59.92% # Class of executed instruction
system.cpu11.op_class::SimdSha256Hash2              0      0.00%     59.92% # Class of executed instruction
system.cpu11.op_class::SimdShaSigma2                0      0.00%     59.92% # Class of executed instruction
system.cpu11.op_class::SimdShaSigma3                0      0.00%     59.92% # Class of executed instruction
system.cpu11.op_class::MemRead                    165     21.83%     81.75% # Class of executed instruction
system.cpu11.op_class::MemWrite                   126     16.67%     98.41% # Class of executed instruction
system.cpu11.op_class::FloatMemRead                 0      0.00%     98.41% # Class of executed instruction
system.cpu11.op_class::FloatMemWrite               12      1.59%    100.00% # Class of executed instruction
system.cpu11.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu11.op_class::total                      756                       # Class of executed instruction
system.cpu11.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::mean       55482000                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::min_value     55482000                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::max_value     55482000                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateResidencyTicks::ON     814444000                       # Cumulative time (in ticks) in various power states
system.cpu11.pwrStateResidencyTicks::CLK_GATED     55482000                       # Cumulative time (in ticks) in various power states
system.cpu12.Branches                             166                       # Number of branches fetched
system.cpu12.committedInsts                       823                       # Number of instructions committed
system.cpu12.committedOps                         829                       # Number of ops (including micro ops) committed
system.cpu12.dtb.accesses                           0                       # DTB accesses
system.cpu12.dtb.hits                               0                       # DTB hits
system.cpu12.dtb.misses                             0                       # DTB misses
system.cpu12.dtb.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.idle_fraction                   0.983234                       # Percentage of idle cycles
system.cpu12.itb.accesses                           0                       # DTB accesses
system.cpu12.itb.hits                               0                       # DTB hits
system.cpu12.itb.misses                             0                       # DTB misses
system.cpu12.itb.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.not_idle_fraction               0.016766                       # Percentage of non-idle cycles
system.cpu12.numCycles                        1739741                       # number of cpu cycles simulated
system.cpu12.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.num_busy_cycles             29169.140899                       # Number of busy cycles
system.cpu12.num_conditional_control_insts           89                       # number of instructions that are conditional controls
system.cpu12.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu12.num_fp_insts                          12                       # number of float instructions
system.cpu12.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu12.num_func_calls                        77                       # number of times a function call or return occured
system.cpu12.num_idle_cycles             1710571.859101                       # Number of idle cycles
system.cpu12.num_int_alu_accesses                 809                       # Number of integer alu accesses
system.cpu12.num_int_insts                        809                       # number of integer instructions
system.cpu12.num_int_register_reads               949                       # number of times the integer registers were read
system.cpu12.num_int_register_writes              551                       # number of times the integer registers were written
system.cpu12.num_load_insts                       174                       # Number of load instructions
system.cpu12.num_mem_refs                         322                       # number of memory refs
system.cpu12.num_store_insts                      148                       # Number of store instructions
system.cpu12.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu12.num_vec_insts                          0                       # number of vector instructions
system.cpu12.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu12.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu12.op_class::No_OpClass                  11      1.32%      1.32% # Class of executed instruction
system.cpu12.op_class::IntAlu                     496     59.62%     60.94% # Class of executed instruction
system.cpu12.op_class::IntMult                      1      0.12%     61.06% # Class of executed instruction
system.cpu12.op_class::IntDiv                       2      0.24%     61.30% # Class of executed instruction
system.cpu12.op_class::FloatAdd                     0      0.00%     61.30% # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0      0.00%     61.30% # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0      0.00%     61.30% # Class of executed instruction
system.cpu12.op_class::FloatMult                    0      0.00%     61.30% # Class of executed instruction
system.cpu12.op_class::FloatMultAcc                 0      0.00%     61.30% # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0      0.00%     61.30% # Class of executed instruction
system.cpu12.op_class::FloatMisc                    0      0.00%     61.30% # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0      0.00%     61.30% # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0      0.00%     61.30% # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0      0.00%     61.30% # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0      0.00%     61.30% # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0      0.00%     61.30% # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0      0.00%     61.30% # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0      0.00%     61.30% # Class of executed instruction
system.cpu12.op_class::SimdMult                     0      0.00%     61.30% # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0      0.00%     61.30% # Class of executed instruction
system.cpu12.op_class::SimdShift                    0      0.00%     61.30% # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0      0.00%     61.30% # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0      0.00%     61.30% # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0      0.00%     61.30% # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0      0.00%     61.30% # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0      0.00%     61.30% # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0      0.00%     61.30% # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0      0.00%     61.30% # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0      0.00%     61.30% # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0      0.00%     61.30% # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0      0.00%     61.30% # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0      0.00%     61.30% # Class of executed instruction
system.cpu12.op_class::SimdAes                      0      0.00%     61.30% # Class of executed instruction
system.cpu12.op_class::SimdAesMix                   0      0.00%     61.30% # Class of executed instruction
system.cpu12.op_class::SimdSha1Hash                 0      0.00%     61.30% # Class of executed instruction
system.cpu12.op_class::SimdSha1Hash2                0      0.00%     61.30% # Class of executed instruction
system.cpu12.op_class::SimdSha256Hash               0      0.00%     61.30% # Class of executed instruction
system.cpu12.op_class::SimdSha256Hash2              0      0.00%     61.30% # Class of executed instruction
system.cpu12.op_class::SimdShaSigma2                0      0.00%     61.30% # Class of executed instruction
system.cpu12.op_class::SimdShaSigma3                0      0.00%     61.30% # Class of executed instruction
system.cpu12.op_class::MemRead                    178     21.39%     82.69% # Class of executed instruction
system.cpu12.op_class::MemWrite                   132     15.87%     98.56% # Class of executed instruction
system.cpu12.op_class::FloatMemRead                 0      0.00%     98.56% # Class of executed instruction
system.cpu12.op_class::FloatMemWrite               12      1.44%    100.00% # Class of executed instruction
system.cpu12.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu12.op_class::total                      832                       # Class of executed instruction
system.cpu12.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::mean       40807500                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::min_value     40807500                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::max_value     40807500                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateResidencyTicks::ON     829118500                       # Cumulative time (in ticks) in various power states
system.cpu12.pwrStateResidencyTicks::CLK_GATED     40807500                       # Cumulative time (in ticks) in various power states
system.cpu13.Branches                             201                       # Number of branches fetched
system.cpu13.committedInsts                      1024                       # Number of instructions committed
system.cpu13.committedOps                        1030                       # Number of ops (including micro ops) committed
system.cpu13.dtb.accesses                           0                       # DTB accesses
system.cpu13.dtb.hits                               0                       # DTB hits
system.cpu13.dtb.misses                             0                       # DTB misses
system.cpu13.dtb.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.idle_fraction                   0.983555                       # Percentage of idle cycles
system.cpu13.itb.accesses                           0                       # DTB accesses
system.cpu13.itb.hits                               0                       # DTB hits
system.cpu13.itb.misses                             0                       # DTB misses
system.cpu13.itb.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.not_idle_fraction               0.016445                       # Percentage of non-idle cycles
system.cpu13.numCycles                        1739851                       # number of cpu cycles simulated
system.cpu13.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.num_busy_cycles             28610.985523                       # Number of busy cycles
system.cpu13.num_conditional_control_insts          103                       # number of instructions that are conditional controls
system.cpu13.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu13.num_fp_insts                          12                       # number of float instructions
system.cpu13.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu13.num_func_calls                        98                       # number of times a function call or return occured
system.cpu13.num_idle_cycles             1711240.014477                       # Number of idle cycles
system.cpu13.num_int_alu_accesses                1005                       # Number of integer alu accesses
system.cpu13.num_int_insts                       1005                       # number of integer instructions
system.cpu13.num_int_register_reads              1177                       # number of times the integer registers were read
system.cpu13.num_int_register_writes              699                       # number of times the integer registers were written
system.cpu13.num_load_insts                       229                       # Number of load instructions
system.cpu13.num_mem_refs                         400                       # number of memory refs
system.cpu13.num_store_insts                      171                       # Number of store instructions
system.cpu13.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu13.num_vec_insts                          0                       # number of vector instructions
system.cpu13.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu13.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu13.op_class::No_OpClass                  10      0.97%      0.97% # Class of executed instruction
system.cpu13.op_class::IntAlu                     619     59.98%     60.95% # Class of executed instruction
system.cpu13.op_class::IntMult                      1      0.10%     61.05% # Class of executed instruction
system.cpu13.op_class::IntDiv                       2      0.19%     61.24% # Class of executed instruction
system.cpu13.op_class::FloatAdd                     0      0.00%     61.24% # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0      0.00%     61.24% # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0      0.00%     61.24% # Class of executed instruction
system.cpu13.op_class::FloatMult                    0      0.00%     61.24% # Class of executed instruction
system.cpu13.op_class::FloatMultAcc                 0      0.00%     61.24% # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0      0.00%     61.24% # Class of executed instruction
system.cpu13.op_class::FloatMisc                    0      0.00%     61.24% # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0      0.00%     61.24% # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0      0.00%     61.24% # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0      0.00%     61.24% # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0      0.00%     61.24% # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0      0.00%     61.24% # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0      0.00%     61.24% # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0      0.00%     61.24% # Class of executed instruction
system.cpu13.op_class::SimdMult                     0      0.00%     61.24% # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0      0.00%     61.24% # Class of executed instruction
system.cpu13.op_class::SimdShift                    0      0.00%     61.24% # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0      0.00%     61.24% # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0      0.00%     61.24% # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0      0.00%     61.24% # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0      0.00%     61.24% # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0      0.00%     61.24% # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0      0.00%     61.24% # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0      0.00%     61.24% # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0      0.00%     61.24% # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0      0.00%     61.24% # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0      0.00%     61.24% # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0      0.00%     61.24% # Class of executed instruction
system.cpu13.op_class::SimdAes                      0      0.00%     61.24% # Class of executed instruction
system.cpu13.op_class::SimdAesMix                   0      0.00%     61.24% # Class of executed instruction
system.cpu13.op_class::SimdSha1Hash                 0      0.00%     61.24% # Class of executed instruction
system.cpu13.op_class::SimdSha1Hash2                0      0.00%     61.24% # Class of executed instruction
system.cpu13.op_class::SimdSha256Hash               0      0.00%     61.24% # Class of executed instruction
system.cpu13.op_class::SimdSha256Hash2              0      0.00%     61.24% # Class of executed instruction
system.cpu13.op_class::SimdShaSigma2                0      0.00%     61.24% # Class of executed instruction
system.cpu13.op_class::SimdShaSigma3                0      0.00%     61.24% # Class of executed instruction
system.cpu13.op_class::MemRead                    233     22.58%     83.82% # Class of executed instruction
system.cpu13.op_class::MemWrite                   155     15.02%     98.84% # Class of executed instruction
system.cpu13.op_class::FloatMemRead                 0      0.00%     98.84% # Class of executed instruction
system.cpu13.op_class::FloatMemWrite               12      1.16%    100.00% # Class of executed instruction
system.cpu13.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu13.op_class::total                     1032                       # Class of executed instruction
system.cpu13.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::mean       26676000                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::min_value     26676000                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::max_value     26676000                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateResidencyTicks::ON     843250000                       # Cumulative time (in ticks) in various power states
system.cpu13.pwrStateResidencyTicks::CLK_GATED     26676000                       # Cumulative time (in ticks) in various power states
system.cpu14.Branches                             173                       # Number of branches fetched
system.cpu14.committedInsts                       876                       # Number of instructions committed
system.cpu14.committedOps                         882                       # Number of ops (including micro ops) committed
system.cpu14.dtb.accesses                           0                       # DTB accesses
system.cpu14.dtb.hits                               0                       # DTB hits
system.cpu14.dtb.misses                             0                       # DTB misses
system.cpu14.dtb.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.idle_fraction                   0.984114                       # Percentage of idle cycles
system.cpu14.itb.accesses                           0                       # DTB accesses
system.cpu14.itb.hits                               0                       # DTB hits
system.cpu14.itb.misses                             0                       # DTB misses
system.cpu14.itb.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.not_idle_fraction               0.015886                       # Percentage of non-idle cycles
system.cpu14.numCycles                        1739851                       # number of cpu cycles simulated
system.cpu14.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.num_busy_cycles             27639.986082                       # Number of busy cycles
system.cpu14.num_conditional_control_insts           90                       # number of instructions that are conditional controls
system.cpu14.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu14.num_fp_insts                          12                       # number of float instructions
system.cpu14.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu14.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu14.num_func_calls                        83                       # number of times a function call or return occured
system.cpu14.num_idle_cycles             1712211.013918                       # Number of idle cycles
system.cpu14.num_int_alu_accesses                 861                       # Number of integer alu accesses
system.cpu14.num_int_insts                        861                       # number of integer instructions
system.cpu14.num_int_register_reads              1012                       # number of times the integer registers were read
system.cpu14.num_int_register_writes              590                       # number of times the integer registers were written
system.cpu14.num_load_insts                       193                       # Number of load instructions
system.cpu14.num_mem_refs                         349                       # number of memory refs
system.cpu14.num_store_insts                      156                       # Number of store instructions
system.cpu14.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu14.num_vec_insts                          0                       # number of vector instructions
system.cpu14.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu14.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu14.op_class::No_OpClass                  10      1.13%      1.13% # Class of executed instruction
system.cpu14.op_class::IntAlu                     522     59.05%     60.18% # Class of executed instruction
system.cpu14.op_class::IntMult                      1      0.11%     60.29% # Class of executed instruction
system.cpu14.op_class::IntDiv                       2      0.23%     60.52% # Class of executed instruction
system.cpu14.op_class::FloatAdd                     0      0.00%     60.52% # Class of executed instruction
system.cpu14.op_class::FloatCmp                     0      0.00%     60.52% # Class of executed instruction
system.cpu14.op_class::FloatCvt                     0      0.00%     60.52% # Class of executed instruction
system.cpu14.op_class::FloatMult                    0      0.00%     60.52% # Class of executed instruction
system.cpu14.op_class::FloatMultAcc                 0      0.00%     60.52% # Class of executed instruction
system.cpu14.op_class::FloatDiv                     0      0.00%     60.52% # Class of executed instruction
system.cpu14.op_class::FloatMisc                    0      0.00%     60.52% # Class of executed instruction
system.cpu14.op_class::FloatSqrt                    0      0.00%     60.52% # Class of executed instruction
system.cpu14.op_class::SimdAdd                      0      0.00%     60.52% # Class of executed instruction
system.cpu14.op_class::SimdAddAcc                   0      0.00%     60.52% # Class of executed instruction
system.cpu14.op_class::SimdAlu                      0      0.00%     60.52% # Class of executed instruction
system.cpu14.op_class::SimdCmp                      0      0.00%     60.52% # Class of executed instruction
system.cpu14.op_class::SimdCvt                      0      0.00%     60.52% # Class of executed instruction
system.cpu14.op_class::SimdMisc                     0      0.00%     60.52% # Class of executed instruction
system.cpu14.op_class::SimdMult                     0      0.00%     60.52% # Class of executed instruction
system.cpu14.op_class::SimdMultAcc                  0      0.00%     60.52% # Class of executed instruction
system.cpu14.op_class::SimdShift                    0      0.00%     60.52% # Class of executed instruction
system.cpu14.op_class::SimdShiftAcc                 0      0.00%     60.52% # Class of executed instruction
system.cpu14.op_class::SimdSqrt                     0      0.00%     60.52% # Class of executed instruction
system.cpu14.op_class::SimdFloatAdd                 0      0.00%     60.52% # Class of executed instruction
system.cpu14.op_class::SimdFloatAlu                 0      0.00%     60.52% # Class of executed instruction
system.cpu14.op_class::SimdFloatCmp                 0      0.00%     60.52% # Class of executed instruction
system.cpu14.op_class::SimdFloatCvt                 0      0.00%     60.52% # Class of executed instruction
system.cpu14.op_class::SimdFloatDiv                 0      0.00%     60.52% # Class of executed instruction
system.cpu14.op_class::SimdFloatMisc                0      0.00%     60.52% # Class of executed instruction
system.cpu14.op_class::SimdFloatMult                0      0.00%     60.52% # Class of executed instruction
system.cpu14.op_class::SimdFloatMultAcc             0      0.00%     60.52% # Class of executed instruction
system.cpu14.op_class::SimdFloatSqrt                0      0.00%     60.52% # Class of executed instruction
system.cpu14.op_class::SimdAes                      0      0.00%     60.52% # Class of executed instruction
system.cpu14.op_class::SimdAesMix                   0      0.00%     60.52% # Class of executed instruction
system.cpu14.op_class::SimdSha1Hash                 0      0.00%     60.52% # Class of executed instruction
system.cpu14.op_class::SimdSha1Hash2                0      0.00%     60.52% # Class of executed instruction
system.cpu14.op_class::SimdSha256Hash               0      0.00%     60.52% # Class of executed instruction
system.cpu14.op_class::SimdSha256Hash2              0      0.00%     60.52% # Class of executed instruction
system.cpu14.op_class::SimdShaSigma2                0      0.00%     60.52% # Class of executed instruction
system.cpu14.op_class::SimdShaSigma3                0      0.00%     60.52% # Class of executed instruction
system.cpu14.op_class::MemRead                    197     22.29%     82.81% # Class of executed instruction
system.cpu14.op_class::MemWrite                   140     15.84%     98.64% # Class of executed instruction
system.cpu14.op_class::FloatMemRead                 0      0.00%     98.64% # Class of executed instruction
system.cpu14.op_class::FloatMemWrite               12      1.36%    100.00% # Class of executed instruction
system.cpu14.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu14.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu14.op_class::total                      884                       # Class of executed instruction
system.cpu14.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::mean       13043500                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::min_value     13043500                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::max_value     13043500                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateResidencyTicks::ON     856882500                       # Cumulative time (in ticks) in various power states
system.cpu14.pwrStateResidencyTicks::CLK_GATED     13043500                       # Cumulative time (in ticks) in various power states
system.cpu15.Branches                             270                       # Number of branches fetched
system.cpu15.committedInsts                      1135                       # Number of instructions committed
system.cpu15.committedOps                        1140                       # Number of ops (including micro ops) committed
system.cpu15.dtb.accesses                           0                       # DTB accesses
system.cpu15.dtb.hits                               0                       # DTB hits
system.cpu15.dtb.misses                             0                       # DTB misses
system.cpu15.dtb.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.idle_fraction                   0.986015                       # Percentage of idle cycles
system.cpu15.itb.accesses                           0                       # DTB accesses
system.cpu15.itb.hits                               0                       # DTB hits
system.cpu15.itb.misses                             0                       # DTB misses
system.cpu15.itb.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.not_idle_fraction               0.013985                       # Percentage of non-idle cycles
system.cpu15.numCycles                        1739678                       # number of cpu cycles simulated
system.cpu15.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.num_busy_cycles             24329.568565                       # Number of busy cycles
system.cpu15.num_conditional_control_insts          174                       # number of instructions that are conditional controls
system.cpu15.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu15.num_fp_insts                          12                       # number of float instructions
system.cpu15.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu15.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu15.num_func_calls                        96                       # number of times a function call or return occured
system.cpu15.num_idle_cycles             1715348.431435                       # Number of idle cycles
system.cpu15.num_int_alu_accesses                1124                       # Number of integer alu accesses
system.cpu15.num_int_insts                       1124                       # number of integer instructions
system.cpu15.num_int_register_reads              1277                       # number of times the integer registers were read
system.cpu15.num_int_register_writes              781                       # number of times the integer registers were written
system.cpu15.num_load_insts                       193                       # Number of load instructions
system.cpu15.num_mem_refs                         344                       # number of memory refs
system.cpu15.num_store_insts                      151                       # Number of store instructions
system.cpu15.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu15.num_vec_insts                          0                       # number of vector instructions
system.cpu15.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu15.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu15.op_class::No_OpClass                  23      1.99%      1.99% # Class of executed instruction
system.cpu15.op_class::IntAlu                     787     68.02%     70.01% # Class of executed instruction
system.cpu15.op_class::IntMult                      1      0.09%     70.10% # Class of executed instruction
system.cpu15.op_class::IntDiv                       2      0.17%     70.27% # Class of executed instruction
system.cpu15.op_class::FloatAdd                     0      0.00%     70.27% # Class of executed instruction
system.cpu15.op_class::FloatCmp                     0      0.00%     70.27% # Class of executed instruction
system.cpu15.op_class::FloatCvt                     0      0.00%     70.27% # Class of executed instruction
system.cpu15.op_class::FloatMult                    0      0.00%     70.27% # Class of executed instruction
system.cpu15.op_class::FloatMultAcc                 0      0.00%     70.27% # Class of executed instruction
system.cpu15.op_class::FloatDiv                     0      0.00%     70.27% # Class of executed instruction
system.cpu15.op_class::FloatMisc                    0      0.00%     70.27% # Class of executed instruction
system.cpu15.op_class::FloatSqrt                    0      0.00%     70.27% # Class of executed instruction
system.cpu15.op_class::SimdAdd                      0      0.00%     70.27% # Class of executed instruction
system.cpu15.op_class::SimdAddAcc                   0      0.00%     70.27% # Class of executed instruction
system.cpu15.op_class::SimdAlu                      0      0.00%     70.27% # Class of executed instruction
system.cpu15.op_class::SimdCmp                      0      0.00%     70.27% # Class of executed instruction
system.cpu15.op_class::SimdCvt                      0      0.00%     70.27% # Class of executed instruction
system.cpu15.op_class::SimdMisc                     0      0.00%     70.27% # Class of executed instruction
system.cpu15.op_class::SimdMult                     0      0.00%     70.27% # Class of executed instruction
system.cpu15.op_class::SimdMultAcc                  0      0.00%     70.27% # Class of executed instruction
system.cpu15.op_class::SimdShift                    0      0.00%     70.27% # Class of executed instruction
system.cpu15.op_class::SimdShiftAcc                 0      0.00%     70.27% # Class of executed instruction
system.cpu15.op_class::SimdSqrt                     0      0.00%     70.27% # Class of executed instruction
system.cpu15.op_class::SimdFloatAdd                 0      0.00%     70.27% # Class of executed instruction
system.cpu15.op_class::SimdFloatAlu                 0      0.00%     70.27% # Class of executed instruction
system.cpu15.op_class::SimdFloatCmp                 0      0.00%     70.27% # Class of executed instruction
system.cpu15.op_class::SimdFloatCvt                 0      0.00%     70.27% # Class of executed instruction
system.cpu15.op_class::SimdFloatDiv                 0      0.00%     70.27% # Class of executed instruction
system.cpu15.op_class::SimdFloatMisc                0      0.00%     70.27% # Class of executed instruction
system.cpu15.op_class::SimdFloatMult                0      0.00%     70.27% # Class of executed instruction
system.cpu15.op_class::SimdFloatMultAcc             0      0.00%     70.27% # Class of executed instruction
system.cpu15.op_class::SimdFloatSqrt                0      0.00%     70.27% # Class of executed instruction
system.cpu15.op_class::SimdAes                      0      0.00%     70.27% # Class of executed instruction
system.cpu15.op_class::SimdAesMix                   0      0.00%     70.27% # Class of executed instruction
system.cpu15.op_class::SimdSha1Hash                 0      0.00%     70.27% # Class of executed instruction
system.cpu15.op_class::SimdSha1Hash2                0      0.00%     70.27% # Class of executed instruction
system.cpu15.op_class::SimdSha256Hash               0      0.00%     70.27% # Class of executed instruction
system.cpu15.op_class::SimdSha256Hash2              0      0.00%     70.27% # Class of executed instruction
system.cpu15.op_class::SimdShaSigma2                0      0.00%     70.27% # Class of executed instruction
system.cpu15.op_class::SimdShaSigma3                0      0.00%     70.27% # Class of executed instruction
system.cpu15.op_class::MemRead                    196     16.94%     87.21% # Class of executed instruction
system.cpu15.op_class::MemWrite                   136     11.75%     98.96% # Class of executed instruction
system.cpu15.op_class::FloatMemRead                 0      0.00%     98.96% # Class of executed instruction
system.cpu15.op_class::FloatMemWrite               12      1.04%    100.00% # Class of executed instruction
system.cpu15.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu15.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu15.op_class::total                     1157                       # Class of executed instruction
system.cpu15.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::mean        1036500                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::min_value      1036500                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::max_value      1036500                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateResidencyTicks::ON     868889500                       # Cumulative time (in ticks) in various power states
system.cpu15.pwrStateResidencyTicks::CLK_GATED      1036500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgGap                    608609.59                       # Average gap between requests
system.mem_ctrls0.avgMemAccLat               51134.05                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgPriority_.ruby.dir_cntrl0::samples      1084.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgQLat                    32384.05                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgRdBW                       62.02                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                    76.73                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgRdQLen                      1.01                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrBW                       15.74                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    28.32                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.avgWrQLen                     22.72                       # Average write queue length when enqueuing
system.mem_ctrls0.busUtil                        0.61                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.48                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.12                       # Data bus utilization in percentage for writes
system.mem_ctrls0.bw_read::.ruby.dir_cntrl0     76732963                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total             76732963                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.ruby.dir_cntrl0    105057212                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           105057212                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_write::.ruby.dir_cntrl0     28324248                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            28324248                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bytesPerActivate::samples          538                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   125.501859                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean    98.920398                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   119.308018                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::64-127          321     59.67%     59.67% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-191          103     19.14%     78.81% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::192-255           52      9.67%     88.48% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-319           28      5.20%     93.68% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::320-383           12      2.23%     95.91% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-447            4      0.74%     96.65% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::448-511            5      0.93%     97.58% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-575            2      0.37%     97.96% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::576-639            2      0.37%     98.33% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-703            4      0.74%     99.07% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-831            2      0.37%     99.44% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::832-895            1      0.19%     99.63% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::960-1023            2      0.37%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total          538                       # Bytes accessed per row activation
system.mem_ctrls0.bytesReadDRAM                 53952                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadSys                  66752                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesReadWrQ                  12800                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                  13696                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesWrittenSys               24640                       # Total written bytes from the system interface side
system.mem_ctrls0.bytes_read::.ruby.dir_cntrl0        66752                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total             66752                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::.ruby.dir_cntrl0        24640                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total          24640                       # Number of bytes written to this memory
system.mem_ctrls0.masterReadAccesses::.ruby.dir_cntrl0         1043                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAvgLat::.ruby.dir_cntrl0     41328.86                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadBytes::.ruby.dir_cntrl0        53952                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadRate::.ruby.dir_cntrl0 62019068.288567073643                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadTotalLat::.ruby.dir_cntrl0     43106000                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteAccesses::.ruby.dir_cntrl0          385                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterWriteAvgLat::.ruby.dir_cntrl0  47963233.12                       # Per-master write average memory access latency
system.mem_ctrls0.masterWriteBytes::.ruby.dir_cntrl0        13696                       # Per-master bytes write to memory
system.mem_ctrls0.masterWriteRate::.ruby.dir_cntrl0 15743867.869221059605                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteTotalLat::.ruby.dir_cntrl0  18465844750                       # Per-master write total memory access latency
system.mem_ctrls0.mergedWrBursts                  144                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numReadWriteTurnArounds           12                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numStayReadState               2266                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState               202                       # Number of times bus staying in WRITE state
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.numWriteReadTurnArounds           12                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.num_reads::.ruby.dir_cntrl0         1043                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total               1043                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.ruby.dir_cntrl0          385                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total               385                       # Number of write requests responded to by this memory
system.mem_ctrls0.pageHitRate                   47.79                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.perBankRdBursts::0               53                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1               16                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2               18                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3                9                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4               20                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5               49                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6               43                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7              112                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8               93                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9               43                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10              96                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11              70                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12              79                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13              28                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14              60                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15              54                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0               14                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                4                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                5                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                4                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                2                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                3                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                5                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                2                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                6                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10              11                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11              54                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12              49                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13              10                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14              12                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15              33                       # Per bank write bursts
system.mem_ctrls0.priorityMaxLatency     0.000781294750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.rdPerTurnAround::samples           12                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     68.166667                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    60.724097                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    39.012430                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-39            2     16.67%     16.67% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-47            2     16.67%     33.33% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-55            4     33.33%     66.67% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-87            1      8.33%     75.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::88-95            1      8.33%     83.33% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::96-103            1      8.33%     91.67% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::168-175            1      8.33%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total           12                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdQLenPdf::0                    820                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                     19                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      3                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.readBursts                     1043                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                 1043                       # Read request sizes (log2)
system.mem_ctrls0.readReqs                       1043                       # Number of read requests accepted
system.mem_ctrls0.readRowHitRate                39.38                       # Row buffer hit rate for reads
system.mem_ctrls0.readRowHits                     332                       # Number of row buffer hits during reads
system.mem_ctrls0.servicedByWrQ                   200                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.totBusLat                   4215000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totGap                    869094500                       # Total gap between requests
system.mem_ctrls0.totMemAccLat               43106000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totQLat                    27299750                       # Total ticks spent queuing
system.mem_ctrls0.wrPerTurnAround::samples           12                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.833333                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.824190                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.577350                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16               1      8.33%      8.33% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18              11     91.67%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total           12                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                    12                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                    12                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                    13                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                    13                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                    13                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                    13                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                    13                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                    13                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                    13                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                    13                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                    13                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                    13                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                    12                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                    12                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                    12                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                    12                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                    12                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                    12                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.writeBursts                     385                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                 385                       # Write request sizes (log2)
system.mem_ctrls0.writeReqs                       385                       # Number of write requests accepted
system.mem_ctrls0.writeRowHitRate               77.18                       # Row buffer hit rate for writes
system.mem_ctrls0.writeRowHits                    186                       # Number of row buffer hits during writes
system.mem_ctrls0_0.actBackEnergy            17537760                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.actEnergy                 1356600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.actPowerDownEnergy      218259270                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_0.averagePower           490.593867                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE      4627500                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF     25220000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::SREF    106451250                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN    239174500                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT     15823500                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN    478629250                       # Time in different power states
system.mem_ctrls0_0.preBackEnergy             2736960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.preEnergy                  721050                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.prePowerDownEnergy       91839360                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_0.readEnergy                2284800                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy        59620080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.selfRefreshEnergy        32195280                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_0.totalEnergy             426780360                       # Total energy per rank (pJ)
system.mem_ctrls0_0.totalIdleTime           819638250                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_0.writeEnergy                193140                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy            26921670                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.actEnergy                 2491860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.actPowerDownEnergy      264776400                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_1.averagePower           519.185988                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE      3988000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF     27300000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::SREF     44681500                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN    178745750                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT     34544500                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN    580666250                       # Time in different power states
system.mem_ctrls0_1.preBackEnergy             2621760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.preEnergy                 1320660                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.prePowerDownEnergy       68632320                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_1.readEnergy                3734220                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy        64537200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.selfRefreshEnergy        15693360                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_1.totalEnergy             451653390                       # Total energy per rank (pJ)
system.mem_ctrls0_1.totalIdleTime           799607750                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_1.writeEnergy                923940                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgGap                    551117.70                       # Average gap between requests
system.mem_ctrls1.avgMemAccLat               48588.58                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgPriority_.ruby.dir_cntrl1::samples      1229.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgQLat                    29838.58                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgRdBW                       71.22                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                    86.30                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgRdQLen                      1.01                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrBW                       17.14                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    29.65                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.avgWrQLen                     22.77                       # Average write queue length when enqueuing
system.mem_ctrls1.busUtil                        0.69                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.56                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.13                       # Data bus utilization in percentage for writes
system.mem_ctrls1.bw_read::.ruby.dir_cntrl1     86296995                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total             86296995                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.ruby.dir_cntrl1    115945494                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           115945494                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_write::.ruby.dir_cntrl1     29648499                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            29648499                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bytesPerActivate::samples          590                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   130.169492                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   103.777988                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   113.893578                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127          325     55.08%     55.08% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255          189     32.03%     87.12% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383           53      8.98%     96.10% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511           10      1.69%     97.80% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639            4      0.68%     98.47% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767            6      1.02%     99.49% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895            2      0.34%     99.83% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151            1      0.17%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total          590                       # Bytes accessed per row activation
system.mem_ctrls1.bytesReadDRAM                 61952                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadSys                  75072                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesReadWrQ                  13120                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                  14912                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesWrittenSys               25792                       # Total written bytes from the system interface side
system.mem_ctrls1.bytes_read::.ruby.dir_cntrl1        75072                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total             75072                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::.ruby.dir_cntrl1        25792                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total          25792                       # Number of bytes written to this memory
system.mem_ctrls1.masterReadAccesses::.ruby.dir_cntrl1         1173                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAvgLat::.ruby.dir_cntrl1     40096.97                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadBytes::.ruby.dir_cntrl1        61952                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadRate::.ruby.dir_cntrl1 71215252.791616752744                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadTotalLat::.ruby.dir_cntrl1     47033750                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteAccesses::.ruby.dir_cntrl1          403                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterWriteAvgLat::.ruby.dir_cntrl1  46466004.96                       # Per-master write average memory access latency
system.mem_ctrls1.masterWriteBytes::.ruby.dir_cntrl1        14912                       # Per-master bytes write to memory
system.mem_ctrls1.masterWriteRate::.ruby.dir_cntrl1 17141687.913684610277                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteTotalLat::.ruby.dir_cntrl1  18725800000                       # Per-master write total memory access latency
system.mem_ctrls1.mergedWrBursts                  142                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numReadWriteTurnArounds           13                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numStayReadState               2538                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState               221                       # Number of times bus staying in WRITE state
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.numWriteReadTurnArounds           13                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.num_reads::.ruby.dir_cntrl1         1173                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total               1173                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.ruby.dir_cntrl1          403                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total               403                       # Number of write requests responded to by this memory
system.mem_ctrls1.pageHitRate                   49.63                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.perBankRdBursts::0               57                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1               25                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2               22                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3                7                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4               27                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5               56                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6               78                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7              147                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8               90                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9               38                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10             126                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11              91                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12              86                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13              22                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14              34                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15              62                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                8                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                7                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2               10                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                5                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                3                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                2                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7               10                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                2                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                9                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10              16                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11              56                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12              45                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               6                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14              17                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15              37                       # Per bank write bursts
system.mem_ctrls1.priorityMaxLatency     0.000563597500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.rdPerTurnAround::samples           13                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     72.230769                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    63.878426                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    41.747562                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-39            2     15.38%     15.38% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-47            2     15.38%     30.77% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-55            2     15.38%     46.15% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-63            1      7.69%     53.85% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-71            1      7.69%     61.54% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-79            2     15.38%     76.92% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::88-95            1      7.69%     84.62% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::128-135            1      7.69%     92.31% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::176-183            1      7.69%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total           13                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdQLenPdf::0                    927                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                     38                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      3                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.readBursts                     1173                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                 1173                       # Read request sizes (log2)
system.mem_ctrls1.readReqs                       1173                       # Number of read requests accepted
system.mem_ctrls1.readRowHitRate                44.11                       # Row buffer hit rate for reads
system.mem_ctrls1.readRowHits                     427                       # Number of row buffer hits during reads
system.mem_ctrls1.servicedByWrQ                   205                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.totBusLat                   4840000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totGap                    868561500                       # Total gap between requests
system.mem_ctrls1.totMemAccLat               47033750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totQLat                    28883750                       # Total ticks spent queuing
system.mem_ctrls1.wrPerTurnAround::samples           13                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.923077                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.911994                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.640513                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16               1      7.69%      7.69% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18              11     84.62%     92.31% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19               1      7.69%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total           13                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                    14                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                    14                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                    14                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                    14                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                    14                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                    14                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                    14                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                    14                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                    14                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                    14                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                    15                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.writeBursts                     403                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                 403                       # Write request sizes (log2)
system.mem_ctrls1.writeReqs                       403                       # Number of write requests accepted
system.mem_ctrls1.writeRowHitRate               70.11                       # Row buffer hit rate for writes
system.mem_ctrls1.writeRowHits                    183                       # Number of row buffer hits during writes
system.mem_ctrls1_0.actBackEnergy            19995600                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.actEnergy                 1613640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.actPowerDownEnergy      222876840                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_0.averagePower           498.598513                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE      7100000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF     26000000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::SREF     87281250                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN    240220000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT     20546750                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN    488778000                       # Time in different power states
system.mem_ctrls1_0.preBackEnergy             3608640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.preEnergy                  857670                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.prePowerDownEnergy       92248320                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_0.readEnergy                2991660                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy        61464000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.selfRefreshEnergy        27670980                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_0.totalEnergy             433743810                       # Total energy per rank (pJ)
system.mem_ctrls1_0.totalIdleTime           815851250                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_0.writeEnergy                234900                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy            28158000                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.actEnergy                 2606100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.actPowerDownEnergy      262747770                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_1.averagePower           521.566673                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE      3835000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF     27820000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::SREF     33200500                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN    192069250                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT     36746750                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN    576254500                       # Time in different power states
system.mem_ctrls1_1.preBackEnergy             2569920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.preEnergy                 1381380                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.prePowerDownEnergy       73760160                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_1.readEnergy                3919860                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy        65766480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.selfRefreshEnergy        11833380                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_1.totalEnergy             453724410                       # Total energy per rank (pJ)
system.mem_ctrls1_1.totalIdleTime           800313750                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_1.writeEnergy                981360                       # Energy for write commands per rank (pJ)
system.mem_ctrls2.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls2.avgGap                    660005.69                       # Average gap between requests
system.mem_ctrls2.avgMemAccLat               49392.81                       # Average memory access latency per DRAM burst
system.mem_ctrls2.avgPriority_.ruby.dir_cntrl2::samples      1064.00                       # Average QoS priority value for accepted requests
system.mem_ctrls2.avgQLat                    30642.81                       # Average queueing delay per DRAM burst
system.mem_ctrls2.avgRdBW                       60.40                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls2.avgRdBWSys                    71.14                       # Average system read bandwidth in MiByte/s
system.mem_ctrls2.avgRdQLen                      1.00                       # Average read queue length when enqueuing
system.mem_ctrls2.avgWrBW                       15.74                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls2.avgWrBWSys                    25.82                       # Average system write bandwidth in MiByte/s
system.mem_ctrls2.avgWrQLen                     21.50                       # Average write queue length when enqueuing
system.mem_ctrls2.busUtil                        0.59                       # Data bus utilization in percentage
system.mem_ctrls2.busUtilRead                    0.47                       # Data bus utilization in percentage for reads
system.mem_ctrls2.busUtilWrite                   0.12                       # Data bus utilization in percentage for writes
system.mem_ctrls2.bw_read::.ruby.dir_cntrl2     71141683                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_read::total             71141683                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_total::.ruby.dir_cntrl2     96964569                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_total::total            96964569                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_write::.ruby.dir_cntrl2     25822886                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_write::total            25822886                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls2.bytesPerActivate::samples          512                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::mean   127.625000                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::gmean   102.765096                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::stdev   118.063899                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::0-127          270     52.73%     52.73% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::128-255          190     37.11%     89.84% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::256-383           34      6.64%     96.48% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::384-511            7      1.37%     97.85% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::512-639            4      0.78%     98.63% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::640-767            3      0.59%     99.22% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::896-1023            1      0.20%     99.41% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::1024-1151            3      0.59%    100.00% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::total          512                       # Bytes accessed per row activation
system.mem_ctrls2.bytesReadDRAM                 52544                       # Total number of bytes read from DRAM
system.mem_ctrls2.bytesReadSys                  61888                       # Total read bytes from the system interface side
system.mem_ctrls2.bytesReadWrQ                   9344                       # Total number of bytes read from write queue
system.mem_ctrls2.bytesWritten                  13696                       # Total number of bytes written to DRAM
system.mem_ctrls2.bytesWrittenSys               22464                       # Total written bytes from the system interface side
system.mem_ctrls2.bytes_read::.ruby.dir_cntrl2        61888                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_read::total             61888                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_written::.ruby.dir_cntrl2        22464                       # Number of bytes written to this memory
system.mem_ctrls2.bytes_written::total          22464                       # Number of bytes written to this memory
system.mem_ctrls2.masterReadAccesses::.ruby.dir_cntrl2          967                       # Per-master read serviced memory accesses
system.mem_ctrls2.masterReadAvgLat::.ruby.dir_cntrl2     41935.37                       # Per-master read average memory access latency
system.mem_ctrls2.masterReadBytes::.ruby.dir_cntrl2        52544                       # Per-master bytes read from memory
system.mem_ctrls2.masterReadRate::.ruby.dir_cntrl2 60400539.816030323505                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls2.masterReadTotalLat::.ruby.dir_cntrl2     40551500                       # Per-master read total memory access latency
system.mem_ctrls2.masterWriteAccesses::.ruby.dir_cntrl2          351                       # Per-master write serviced memory accesses
system.mem_ctrls2.masterWriteAvgLat::.ruby.dir_cntrl2  49824383.90                       # Per-master write average memory access latency
system.mem_ctrls2.masterWriteBytes::.ruby.dir_cntrl2        13696                       # Per-master bytes write to memory
system.mem_ctrls2.masterWriteRate::.ruby.dir_cntrl2 15743867.869221059605                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls2.masterWriteTotalLat::.ruby.dir_cntrl2  17488358750                       # Per-master write total memory access latency
system.mem_ctrls2.mergedWrBursts                  108                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls2.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls2.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls2.numReadWriteTurnArounds           12                       # Number of turnarounds from READ to WRITE
system.mem_ctrls2.numStayReadState               2193                       # Number of times bus staying in READ state
system.mem_ctrls2.numStayWriteState               202                       # Number of times bus staying in WRITE state
system.mem_ctrls2.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls2.numWriteReadTurnArounds           12                       # Number of turnarounds from WRITE to READ
system.mem_ctrls2.num_reads::.ruby.dir_cntrl2          967                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_reads::total                967                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_writes::.ruby.dir_cntrl2          351                       # Number of write requests responded to by this memory
system.mem_ctrls2.num_writes::total               351                       # Number of write requests responded to by this memory
system.mem_ctrls2.pageHitRate                   48.68                       # Row buffer hit rate, read and write combined
system.mem_ctrls2.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls2.perBankRdBursts::0               62                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::1               20                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::2               14                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::3               12                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::4               21                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::5               52                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::6               46                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::7               89                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::8               84                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::9               35                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::10             116                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::11              71                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::12              73                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::13              21                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::14              50                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::15              55                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::0               10                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::2                5                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::3                9                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::5                2                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::6                3                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::7                5                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::9               10                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::10              15                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::11              58                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::12              44                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::13               5                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::14              20                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::15              28                       # Per bank write bursts
system.mem_ctrls2.priorityMaxLatency     0.000571310250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls2.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls2.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.rdPerTurnAround::samples           12                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::mean     66.083333                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::gmean    59.357716                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::stdev    35.348803                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::24-31            1      8.33%      8.33% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::40-47            4     33.33%     41.67% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::48-55            1      8.33%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::64-71            2     16.67%     66.67% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::72-79            2     16.67%     83.33% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::104-111            1      8.33%     91.67% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::152-159            1      8.33%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::total           12                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdQLenPdf::0                    804                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::1                     16                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::2                      1                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.readBursts                      967                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls2.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::6                  967                       # Read request sizes (log2)
system.mem_ctrls2.readReqs                        967                       # Number of read requests accepted
system.mem_ctrls2.readRowHitRate                41.41                       # Row buffer hit rate for reads
system.mem_ctrls2.readRowHits                     340                       # Number of row buffer hits during reads
system.mem_ctrls2.servicedByWrQ                   146                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls2.totBusLat                   4105000                       # Total ticks spent in databus transfers
system.mem_ctrls2.totGap                    869887500                       # Total gap between requests
system.mem_ctrls2.totMemAccLat               40551500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls2.totQLat                    25157750                       # Total ticks spent queuing
system.mem_ctrls2.wrPerTurnAround::samples           12                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::mean     17.833333                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::gmean    17.824190                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::stdev     0.577350                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::16               1      8.33%      8.33% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::18              11     91.67%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::total           12                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::15                    12                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::16                    12                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::17                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::18                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::19                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::20                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::21                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::22                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::23                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::24                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::25                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::26                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::27                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::28                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::29                    12                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::30                    12                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::31                    12                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::32                    12                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.writeBursts                     351                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls2.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::6                 351                       # Write request sizes (log2)
system.mem_ctrls2.writeReqs                       351                       # Number of write requests accepted
system.mem_ctrls2.writeRowHitRate               73.25                       # Row buffer hit rate for writes
system.mem_ctrls2.writeRowHits                    178                       # Number of row buffer hits during writes
system.mem_ctrls2_0.actBackEnergy            16979730                       # Energy for active background per rank (pJ)
system.mem_ctrls2_0.actEnergy                 1406580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2_0.actPowerDownEnergy      218270670                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2_0.averagePower           488.498257                       # Core power per rank (mW)
system.mem_ctrls2_0.memoryStateTime::IDLE      5792750                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::REF     24960000                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::SREF    118137750                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::PRE_PDN    227492500                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::ACT     14874750                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::ACT_PDN    478668250                       # Time in different power states
system.mem_ctrls2_0.preBackEnergy             3229440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2_0.preEnergy                  747615                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2_0.prePowerDownEnergy       87352320                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2_0.readEnergy                2256240                       # Energy for read commands per rank (pJ)
system.mem_ctrls2_0.refreshEnergy        59005440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2_0.selfRefreshEnergy        35531820                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2_0.totalEnergy             424957335                       # Total energy per rank (pJ)
system.mem_ctrls2_0.totalIdleTime           823858000                       # Total Idle time Per DRAM Rank
system.mem_ctrls2_0.writeEnergy                177480                       # Energy for write commands per rank (pJ)
system.mem_ctrls2_1.actBackEnergy            25792500                       # Energy for active background per rank (pJ)
system.mem_ctrls2_1.actEnergy                 2284800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2_1.actPowerDownEnergy      273109230                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2_1.averagePower           525.521372                       # Core power per rank (mW)
system.mem_ctrls2_1.memoryStateTime::IDLE      2298000                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::REF     28340000                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::SREF     12993750                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::PRE_PDN    196112250                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::ACT     31233000                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::ACT_PDN    598949000                       # Time in different power states
system.mem_ctrls2_1.preBackEnergy             2028000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2_1.preEnergy                 1195425                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2_1.prePowerDownEnergy       75317280                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2_1.readEnergy                3605700                       # Energy for read commands per rank (pJ)
system.mem_ctrls2_1.refreshEnergy        66995760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2_1.selfRefreshEnergy         5886000                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2_1.totalEnergy             457164705                       # Total energy per rank (pJ)
system.mem_ctrls2_1.totalIdleTime           806548250                       # Total Idle time Per DRAM Rank
system.mem_ctrls2_1.writeEnergy                939600                       # Energy for write commands per rank (pJ)
system.mem_ctrls3.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls3.avgGap                    665971.67                       # Average gap between requests
system.mem_ctrls3.avgMemAccLat               52595.19                       # Average memory access latency per DRAM burst
system.mem_ctrls3.avgPriority_.ruby.dir_cntrl3::samples       970.00                       # Average QoS priority value for accepted requests
system.mem_ctrls3.avgQLat                    33845.19                       # Average queueing delay per DRAM burst
system.mem_ctrls3.avgRdBW                       52.75                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls3.avgRdBWSys                    67.39                       # Average system read bandwidth in MiByte/s
system.mem_ctrls3.avgRdQLen                      1.01                       # Average read queue length when enqueuing
system.mem_ctrls3.avgWrBW                       17.22                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls3.avgWrBWSys                    28.69                       # Average system write bandwidth in MiByte/s
system.mem_ctrls3.avgWrQLen                     23.83                       # Average write queue length when enqueuing
system.mem_ctrls3.busUtil                        0.55                       # Data bus utilization in percentage
system.mem_ctrls3.busUtilRead                    0.41                       # Data bus utilization in percentage for reads
system.mem_ctrls3.busUtilWrite                   0.13                       # Data bus utilization in percentage for writes
system.mem_ctrls3.bw_read::.ruby.dir_cntrl3     67389640                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::total             67389640                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_total::.ruby.dir_cntrl3     96081736                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::total            96081736                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_write::.ruby.dir_cntrl3     28692096                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_write::total            28692096                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls3.bytesPerActivate::samples          468                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::mean   130.051282                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::gmean   100.389147                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::stdev   130.997677                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::0-127          278     59.40%     59.40% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::128-255          126     26.92%     86.32% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::256-383           40      8.55%     94.87% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::384-511           12      2.56%     97.44% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::512-639            5      1.07%     98.50% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::640-767            2      0.43%     98.93% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::768-895            1      0.21%     99.15% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::896-1023            1      0.21%     99.36% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::1024-1151            3      0.64%    100.00% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::total          468                       # Bytes accessed per row activation
system.mem_ctrls3.bytesReadDRAM                 45888                       # Total number of bytes read from DRAM
system.mem_ctrls3.bytesReadSys                  58624                       # Total read bytes from the system interface side
system.mem_ctrls3.bytesReadWrQ                  12736                       # Total number of bytes read from write queue
system.mem_ctrls3.bytesWritten                  14976                       # Total number of bytes written to DRAM
system.mem_ctrls3.bytesWrittenSys               24960                       # Total written bytes from the system interface side
system.mem_ctrls3.bytes_read::.ruby.dir_cntrl3        58624                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::total             58624                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_written::.ruby.dir_cntrl3        24960                       # Number of bytes written to this memory
system.mem_ctrls3.bytes_written::total          24960                       # Number of bytes written to this memory
system.mem_ctrls3.masterReadAccesses::.ruby.dir_cntrl3          916                       # Per-master read serviced memory accesses
system.mem_ctrls3.masterReadAvgLat::.ruby.dir_cntrl3     41168.94                       # Per-master read average memory access latency
system.mem_ctrls3.masterReadBytes::.ruby.dir_cntrl3        45888                       # Per-master bytes read from memory
system.mem_ctrls3.masterReadRate::.ruby.dir_cntrl3 52749314.309492990375                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls3.masterReadTotalLat::.ruby.dir_cntrl3     37710750                       # Per-master read total memory access latency
system.mem_ctrls3.masterWriteAccesses::.ruby.dir_cntrl3          390                       # Per-master write serviced memory accesses
system.mem_ctrls3.masterWriteAvgLat::.ruby.dir_cntrl3  48295808.97                       # Per-master write average memory access latency
system.mem_ctrls3.masterWriteBytes::.ruby.dir_cntrl3        14976                       # Per-master bytes write to memory
system.mem_ctrls3.masterWriteRate::.ruby.dir_cntrl3 17215257.389709010720                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls3.masterWriteTotalLat::.ruby.dir_cntrl3  18835365500                       # Per-master write total memory access latency
system.mem_ctrls3.mergedWrBursts                  137                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls3.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls3.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls3.numReadWriteTurnArounds           13                       # Number of turnarounds from READ to WRITE
system.mem_ctrls3.numStayReadState               2014                       # Number of times bus staying in READ state
system.mem_ctrls3.numStayWriteState               221                       # Number of times bus staying in WRITE state
system.mem_ctrls3.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls3.numWriteReadTurnArounds           13                       # Number of turnarounds from WRITE to READ
system.mem_ctrls3.num_reads::.ruby.dir_cntrl3          916                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::total                916                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_writes::.ruby.dir_cntrl3          390                       # Number of write requests responded to by this memory
system.mem_ctrls3.num_writes::total               390                       # Number of write requests responded to by this memory
system.mem_ctrls3.pageHitRate                   49.79                       # Row buffer hit rate, read and write combined
system.mem_ctrls3.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls3.perBankRdBursts::0               71                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::1               13                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::2               14                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::3                9                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::4               17                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::5               34                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::6               26                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::7               78                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::8               77                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::9               20                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::10              89                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::11              73                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::12              76                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::13              18                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::14              50                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::15              52                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::0               15                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::1                4                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::2                4                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::3                5                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::5                4                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::6                6                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::7                4                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::8                3                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::9                8                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::10              17                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::11              62                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::12              44                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::13               5                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::14              15                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::15              38                       # Per bank write bursts
system.mem_ctrls3.priorityMaxLatency     0.000816236500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls3.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls3.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.rdPerTurnAround::samples           13                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::mean     55.076923                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::gmean    44.420257                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::stdev    43.980036                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::16-23            1      7.69%      7.69% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::24-31            3     23.08%     30.77% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::32-39            4     30.77%     61.54% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::48-55            1      7.69%     69.23% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::64-71            1      7.69%     76.92% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::72-79            1      7.69%     84.62% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::96-103            1      7.69%     92.31% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::176-183            1      7.69%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::total           13                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdQLenPdf::0                    696                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::1                     21                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.readBursts                      916                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls3.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::6                  916                       # Read request sizes (log2)
system.mem_ctrls3.readReqs                        916                       # Number of read requests accepted
system.mem_ctrls3.readRowHitRate                40.45                       # Row buffer hit rate for reads
system.mem_ctrls3.readRowHits                     290                       # Number of row buffer hits during reads
system.mem_ctrls3.servicedByWrQ                   199                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls3.totBusLat                   3585000                       # Total ticks spent in databus transfers
system.mem_ctrls3.totGap                    869759000                       # Total gap between requests
system.mem_ctrls3.totMemAccLat               37710750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls3.totQLat                    24267000                       # Total ticks spent queuing
system.mem_ctrls3.wrPerTurnAround::samples           13                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::mean            18                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::gmean    18.000000                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::18              13    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::total           13                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::15                    14                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::16                    14                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::17                    14                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::18                    14                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::19                    13                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::20                    13                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::21                    13                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::22                    13                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::23                    13                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::24                    13                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::25                    13                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::26                    13                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::27                    13                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::28                    13                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::29                    13                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::30                    13                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::31                    13                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::32                    13                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.writeBursts                     390                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls3.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::6                 390                       # Write request sizes (log2)
system.mem_ctrls3.writeReqs                       390                       # Number of write requests accepted
system.mem_ctrls3.writeRowHitRate               76.28                       # Row buffer hit rate for writes
system.mem_ctrls3.writeRowHits                    193                       # Number of row buffer hits during writes
system.mem_ctrls3_0.actBackEnergy            16384080                       # Energy for active background per rank (pJ)
system.mem_ctrls3_0.actEnergy                 1099560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3_0.actPowerDownEnergy      193389030                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3_0.averagePower           468.938438                       # Core power per rank (mW)
system.mem_ctrls3_0.memoryStateTime::IDLE      4728500                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::REF     22880000                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::SREF    176233750                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::PRE_PDN    226656500                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::ACT     15324750                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::ACT_PDN    424102500                       # Time in different power states
system.mem_ctrls3_0.preBackEnergy             2687520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3_0.preEnergy                  584430                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3_0.prePowerDownEnergy       87038880                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3_0.readEnergy                1870680                       # Energy for read commands per rank (pJ)
system.mem_ctrls3_0.refreshEnergy        54088320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3_0.selfRefreshEnergy        50580000                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3_0.totalEnergy             407941740                       # Total energy per rank (pJ)
system.mem_ctrls3_0.totalIdleTime           822904250                       # Total Idle time Per DRAM Rank
system.mem_ctrls3_0.writeEnergy                219240                       # Energy for write commands per rank (pJ)
system.mem_ctrls3_1.actBackEnergy            25917900                       # Energy for active background per rank (pJ)
system.mem_ctrls3_1.actEnergy                 2241960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3_1.actPowerDownEnergy      253713840                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3_1.averagePower           519.677237                       # Core power per rank (mW)
system.mem_ctrls3_1.memoryStateTime::IDLE      2830000                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::REF     28080000                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::SREF     24977500                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::PRE_PDN    225921750                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::ACT     31701750                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::ACT_PDN    556415000                       # Time in different power states
system.mem_ctrls3_1.preBackEnergy             2105280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3_1.preEnergy                 1191630                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3_1.prePowerDownEnergy       86757120                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3_1.readEnergy                3248700                       # Energy for read commands per rank (pJ)
system.mem_ctrls3_1.refreshEnergy        66381120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3_1.selfRefreshEnergy         9382140                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3_1.totalEnergy             452080740                       # Total energy per rank (pJ)
system.mem_ctrls3_1.totalIdleTime           805216500                       # Total Idle time Per DRAM Rank
system.mem_ctrls3_1.writeEnergy               1002240                       # Energy for write commands per rank (pJ)
system.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.Directory_Controller.CleanReplacement |         596     25.82%     25.82% |         696     30.16%     55.98% |         544     23.57%     79.55% |         472     20.45%    100.00%
system.ruby.Directory_Controller.CleanReplacement::total         2308                      
system.ruby.Directory_Controller.Data    |         385     25.18%     25.18% |         403     26.36%     51.54% |         351     22.96%     74.49% |         390     25.51%    100.00%
system.ruby.Directory_Controller.Data::total         1529                      
system.ruby.Directory_Controller.Fetch   |        1043     25.45%     25.45% |        1173     28.62%     54.06% |         967     23.59%     77.65% |         916     22.35%    100.00%
system.ruby.Directory_Controller.Fetch::total         4099                      
system.ruby.Directory_Controller.I.Fetch |        1043     25.45%     25.45% |        1173     28.62%     54.06% |         967     23.59%     77.65% |         916     22.35%    100.00%
system.ruby.Directory_Controller.I.Fetch::total         4099                      
system.ruby.Directory_Controller.IM.Memory_Data |        1043     25.45%     25.45% |        1173     28.62%     54.06% |         967     23.59%     77.65% |         916     22.35%    100.00%
system.ruby.Directory_Controller.IM.Memory_Data::total         4099                      
system.ruby.Directory_Controller.M.CleanReplacement |         596     25.82%     25.82% |         696     30.16%     55.98% |         544     23.57%     79.55% |         472     20.45%    100.00%
system.ruby.Directory_Controller.M.CleanReplacement::total         2308                      
system.ruby.Directory_Controller.M.Data  |         385     25.18%     25.18% |         403     26.36%     51.54% |         351     22.96%     74.49% |         390     25.51%    100.00%
system.ruby.Directory_Controller.M.Data::total         1529                      
system.ruby.Directory_Controller.MI.Memory_Ack |         385     25.20%     25.20% |         403     26.37%     51.57% |         350     22.91%     74.48% |         390     25.52%    100.00%
system.ruby.Directory_Controller.MI.Memory_Ack::total         1528                      
system.ruby.Directory_Controller.Memory_Ack |         385     25.20%     25.20% |         403     26.37%     51.57% |         350     22.91%     74.48% |         390     25.52%    100.00%
system.ruby.Directory_Controller.Memory_Ack::total         1528                      
system.ruby.Directory_Controller.Memory_Data |        1043     25.45%     25.45% |        1173     28.62%     54.06% |         967     23.59%     77.65% |         916     22.35%    100.00%
system.ruby.Directory_Controller.Memory_Data::total         4099                      
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples       131492                      
system.ruby.IFETCH.hit_latency_hist_seqr::mean            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::gmean            1                      
system.ruby.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |      131492    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total       131492                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size          256                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket         2559                      
system.ruby.IFETCH.latency_hist_seqr::samples       136853                      
system.ruby.IFETCH.latency_hist_seqr::mean     6.133179                      
system.ruby.IFETCH.latency_hist_seqr::gmean     1.197167                      
system.ruby.IFETCH.latency_hist_seqr::stdev    38.055892                      
system.ruby.IFETCH.latency_hist_seqr     |      136367     99.64%     99.64% |         415      0.30%     99.95% |          21      0.02%     99.96% |           1      0.00%     99.96% |           9      0.01%     99.97% |          40      0.03%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total       136853                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples         5361                      
system.ruby.IFETCH.miss_latency_hist_seqr::mean   132.037306                      
system.ruby.IFETCH.miss_latency_hist_seqr::gmean    98.876906                      
system.ruby.IFETCH.miss_latency_hist_seqr::stdev   143.093175                      
system.ruby.IFETCH.miss_latency_hist_seqr |        4875     90.93%     90.93% |         415      7.74%     98.68% |          21      0.39%     99.07% |           1      0.02%     99.09% |           9      0.17%     99.25% |          40      0.75%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total         5361                      
system.ruby.L1Cache_Controller.Ack       |           2      4.17%      4.17% |           1      2.08%      6.25% |           3      6.25%     12.50% |           1      2.08%     14.58% |           2      4.17%     18.75% |           2      4.17%     22.92% |           9     18.75%     41.67% |           4      8.33%     50.00% |           1      2.08%     52.08% |           2      4.17%     56.25% |           3      6.25%     62.50% |           2      4.17%     66.67% |           2      4.17%     70.83% |           2      4.17%     75.00% |           2      4.17%     79.17% |          10     20.83%    100.00%
system.ruby.L1Cache_Controller.Ack::total           48                      
system.ruby.L1Cache_Controller.Ack_all   |           2      5.56%      5.56% |           1      2.78%      8.33% |           2      5.56%     13.89% |           1      2.78%     16.67% |           2      5.56%     22.22% |           2      5.56%     27.78% |           3      8.33%     36.11% |           3      8.33%     44.44% |           1      2.78%     47.22% |           2      5.56%     52.78% |           3      8.33%     61.11% |           2      5.56%     66.67% |           2      5.56%     72.22% |           2      5.56%     77.78% |           2      5.56%     83.33% |           6     16.67%    100.00%
system.ruby.L1Cache_Controller.Ack_all::total           36                      
system.ruby.L1Cache_Controller.Data      |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     25.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           1     25.00%     50.00% |           1     25.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           1     25.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Data::total            4                      
system.ruby.L1Cache_Controller.DataS_fromL1 |           1      2.04%      2.04% |           3      6.12%      8.16% |           2      4.08%     12.24% |           2      4.08%     16.33% |           2      4.08%     20.41% |           3      6.12%     26.53% |           3      6.12%     32.65% |           4      8.16%     40.82% |           2      4.08%     44.90% |           3      6.12%     51.02% |           4      8.16%     59.18% |           2      4.08%     63.27% |           4      8.16%     71.43% |           2      4.08%     75.51% |           5     10.20%     85.71% |           7     14.29%    100.00%
system.ruby.L1Cache_Controller.DataS_fromL1::total           49                      
system.ruby.L1Cache_Controller.Data_Exclusive |        3924     87.82%     87.82% |          38      0.85%     88.68% |          38      0.85%     89.53% |          39      0.87%     90.40% |          36      0.81%     91.20% |          35      0.78%     91.99% |          38      0.85%     92.84% |          34      0.76%     93.60% |          36      0.81%     94.40% |          38      0.85%     95.26% |          36      0.81%     96.06% |          41      0.92%     96.98% |          33      0.74%     97.72% |          38      0.85%     98.57% |          36      0.81%     99.37% |          28      0.63%    100.00%
system.ruby.L1Cache_Controller.Data_Exclusive::total         4468                      
system.ruby.L1Cache_Controller.Data_all_Acks |        6435     82.11%     82.11% |          93      1.19%     83.30% |          94      1.20%     84.50% |          94      1.20%     85.70% |          95      1.21%     86.91% |          95      1.21%     88.12% |          95      1.21%     89.33% |          93      1.19%     90.52% |          95      1.21%     91.73% |          96      1.22%     92.96% |          97      1.24%     94.19% |          93      1.19%     95.38% |          93      1.19%     96.57% |          94      1.20%     97.77% |          91      1.16%     98.93% |          84      1.07%    100.00%
system.ruby.L1Cache_Controller.Data_all_Acks::total         7837                      
system.ruby.L1Cache_Controller.E.Fwd_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     33.33%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           1     33.33%     66.67% |           0      0.00%     66.67% |           1     33.33%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Fwd_GETS::total            3                      
system.ruby.L1Cache_Controller.E.Fwd_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     14.29%     14.29% |           1     14.29%     28.57% |           1     14.29%     42.86% |           0      0.00%     42.86% |           0      0.00%     42.86% |           1     14.29%     57.14% |           1     14.29%     71.43% |           1     14.29%     85.71% |           0      0.00%     85.71% |           0      0.00%     85.71% |           0      0.00%     85.71% |           1     14.29%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Fwd_GETX::total            7                      
system.ruby.L1Cache_Controller.E.Inv     |           1      0.54%      0.54% |          15      8.15%      8.70% |          14      7.61%     16.30% |          12      6.52%     22.83% |          13      7.07%     29.89% |          11      5.98%     35.87% |          12      6.52%     42.39% |          11      5.98%     48.37% |          11      5.98%     54.35% |          10      5.43%     59.78% |          10      5.43%     65.22% |          22     11.96%     77.17% |          13      7.07%     84.24% |           9      4.89%     89.13% |           9      4.89%     94.02% |          11      5.98%    100.00%
system.ruby.L1Cache_Controller.E.Inv::total          184                      
system.ruby.L1Cache_Controller.E.L1_Replacement |        3254     97.48%     97.48% |           5      0.15%     97.63% |           4      0.12%     97.75% |           6      0.18%     97.93% |           4      0.12%     98.05% |           5      0.15%     98.20% |           6      0.18%     98.38% |           5      0.15%     98.53% |           6      0.18%     98.71% |           6      0.18%     98.89% |           5      0.15%     99.04% |           6      0.18%     99.22% |           7      0.21%     99.43% |           7      0.21%     99.64% |           7      0.21%     99.85% |           5      0.15%    100.00%
system.ruby.L1Cache_Controller.E.L1_Replacement::total         3338                      
system.ruby.L1Cache_Controller.E.LL      |          90     82.57%     82.57% |           2      1.83%     84.40% |           2      1.83%     86.24% |           2      1.83%     88.07% |           1      0.92%     88.99% |           1      0.92%     89.91% |           1      0.92%     90.83% |           1      0.92%     91.74% |           2      1.83%     93.58% |           1      0.92%     94.50% |           1      0.92%     95.41% |           1      0.92%     96.33% |           1      0.92%     97.25% |           1      0.92%     98.17% |           1      0.92%     99.08% |           1      0.92%    100.00%
system.ruby.L1Cache_Controller.E.LL::total          109                      
system.ruby.L1Cache_Controller.E.Load    |        7256     93.23%     93.23% |          35      0.45%     93.68% |          35      0.45%     94.13% |          40      0.51%     94.64% |          40      0.51%     95.16% |          36      0.46%     95.62% |          38      0.49%     96.11% |          26      0.33%     96.44% |          33      0.42%     96.86% |          40      0.51%     97.38% |          30      0.39%     97.76% |          34      0.44%     98.20% |          32      0.41%     98.61% |          43      0.55%     99.16% |          35      0.45%     99.61% |          30      0.39%    100.00%
system.ruby.L1Cache_Controller.E.Load::total         7783                      
system.ruby.L1Cache_Controller.E.Store   |         576     70.76%     70.76% |          16      1.97%     72.73% |          18      2.21%     74.94% |          18      2.21%     77.15% |          17      2.09%     79.24% |          17      2.09%     81.33% |          18      2.21%     83.54% |          16      1.97%     85.50% |          15      1.84%     87.35% |          20      2.46%     89.80% |          18      2.21%     92.01% |          10      1.23%     93.24% |          11      1.35%     94.59% |          19      2.33%     96.93% |          16      1.97%     98.89% |           9      1.11%    100.00%
system.ruby.L1Cache_Controller.E.Store::total          814                      
system.ruby.L1Cache_Controller.Fwd_GETS  |          27     50.00%     50.00% |           2      3.70%     53.70% |           0      0.00%     53.70% |           1      1.85%     55.56% |           4      7.41%     62.96% |           1      1.85%     64.81% |           4      7.41%     72.22% |           2      3.70%     75.93% |           1      1.85%     77.78% |           1      1.85%     79.63% |           1      1.85%     81.48% |           2      3.70%     85.19% |           2      3.70%     88.89% |           2      3.70%     92.59% |           2      3.70%     96.30% |           2      3.70%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETS::total           54                      
system.ruby.L1Cache_Controller.Fwd_GETX  |           4      6.56%      6.56% |           2      3.28%      9.84% |           4      6.56%     16.39% |           5      8.20%     24.59% |           1      1.64%     26.23% |           5      8.20%     34.43% |           3      4.92%     39.34% |           3      4.92%     44.26% |           6      9.84%     54.10% |           6      9.84%     63.93% |           6      9.84%     73.77% |           4      6.56%     80.33% |           3      4.92%     85.25% |           3      4.92%     90.16% |           3      4.92%     95.08% |           3      4.92%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETX::total           61                      
system.ruby.L1Cache_Controller.I.Ifetch  |           0      0.00%      0.00% |           2      6.90%      6.90% |           2      6.90%     13.79% |           2      6.90%     20.69% |           2      6.90%     27.59% |           2      6.90%     34.48% |           2      6.90%     41.38% |           2      6.90%     48.28% |           2      6.90%     55.17% |           2      6.90%     62.07% |           2      6.90%     68.97% |           2      6.90%     75.86% |           3     10.34%     86.21% |           2      6.90%     93.10% |           1      3.45%     96.55% |           1      3.45%    100.00%
system.ruby.L1Cache_Controller.I.Ifetch::total           29                      
system.ruby.L1Cache_Controller.I.L1_Replacement |          23     14.37%     14.37% |          10      6.25%     20.62% |          10      6.25%     26.88% |          11      6.88%     33.75% |          10      6.25%     40.00% |          10      6.25%     46.25% |          11      6.88%     53.12% |          10      6.25%     59.38% |          10      6.25%     65.62% |          10      6.25%     71.88% |          10      6.25%     78.12% |          10      6.25%     84.38% |          10      6.25%     90.62% |           7      4.38%     95.00% |           4      2.50%     97.50% |           4      2.50%    100.00%
system.ruby.L1Cache_Controller.I.L1_Replacement::total          160                      
system.ruby.L1Cache_Controller.I.LL      |           1     10.00%     10.00% |           0      0.00%     10.00% |           1     10.00%     20.00% |           1     10.00%     30.00% |           1     10.00%     40.00% |           1     10.00%     50.00% |           0      0.00%     50.00% |           1     10.00%     60.00% |           1     10.00%     70.00% |           1     10.00%     80.00% |           0      0.00%     80.00% |           1     10.00%     90.00% |           0      0.00%     90.00% |           1     10.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.LL::total           10                      
system.ruby.L1Cache_Controller.I.Load    |           3      0.76%      0.76% |          27      6.82%      7.58% |          28      7.07%     14.65% |          27      6.82%     21.46% |          25      6.31%     27.78% |          25      6.31%     34.09% |          27      6.82%     40.91% |          25      6.31%     47.22% |          26      6.57%     53.79% |          26      6.57%     60.35% |          26      6.57%     66.92% |          31      7.83%     74.75% |          25      6.31%     81.06% |          28      7.07%     88.13% |          26      6.57%     94.70% |          21      5.30%    100.00%
system.ruby.L1Cache_Controller.I.Load::total          396                      
system.ruby.L1Cache_Controller.I.Store   |           2      0.65%      0.65% |          21      6.82%      7.47% |          23      7.47%     14.94% |          22      7.14%     22.08% |          22      7.14%     29.22% |          21      6.82%     36.04% |          22      7.14%     43.18% |          20      6.49%     49.68% |          20      6.49%     56.17% |          21      6.82%     62.99% |          25      8.12%     71.10% |          18      5.84%     76.95% |          18      5.84%     82.79% |          21      6.82%     89.61% |          20      6.49%     96.10% |          12      3.90%    100.00%
system.ruby.L1Cache_Controller.I.Store::total          308                      
system.ruby.L1Cache_Controller.IL.Ack    |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           6    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IL.Ack::total            6                      
system.ruby.L1Cache_Controller.IL.Data   |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     33.33%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           1     33.33%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           1     33.33%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IL.Data::total            3                      
system.ruby.L1Cache_Controller.IL.Data_all_Acks |          54     83.08%     83.08% |           1      1.54%     84.62% |           0      0.00%     84.62% |           1      1.54%     86.15% |           1      1.54%     87.69% |           1      1.54%     89.23% |           1      1.54%     90.77% |           0      0.00%     90.77% |           1      1.54%     92.31% |           1      1.54%     93.85% |           0      0.00%     93.85% |           1      1.54%     95.38% |           1      1.54%     96.92% |           1      1.54%     98.46% |           1      1.54%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IL.Data_all_Acks::total           65                      
system.ruby.L1Cache_Controller.IM.Data   |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IM.Data::total            1                      
system.ruby.L1Cache_Controller.IM.Data_all_Acks |        1753     75.20%     75.20% |          39      1.67%     76.88% |          40      1.72%     78.59% |          39      1.67%     80.27% |          40      1.72%     81.98% |          40      1.72%     83.70% |          40      1.72%     85.41% |          39      1.67%     87.09% |          39      1.67%     88.76% |          40      1.72%     90.48% |          43      1.84%     92.32% |          37      1.59%     93.91% |          36      1.54%     95.45% |          39      1.67%     97.13% |          38      1.63%     98.76% |          29      1.24%    100.00%
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total         2331                      
system.ruby.L1Cache_Controller.IS.DataS_fromL1 |           1      2.04%      2.04% |           3      6.12%      8.16% |           2      4.08%     12.24% |           2      4.08%     16.33% |           2      4.08%     20.41% |           3      6.12%     26.53% |           3      6.12%     32.65% |           4      8.16%     40.82% |           2      4.08%     44.90% |           3      6.12%     51.02% |           4      8.16%     59.18% |           2      4.08%     63.27% |           4      8.16%     71.43% |           2      4.08%     75.51% |           5     10.20%     85.71% |           7     14.29%    100.00%
system.ruby.L1Cache_Controller.IS.DataS_fromL1::total           49                      
system.ruby.L1Cache_Controller.IS.Data_Exclusive |        3924     87.82%     87.82% |          38      0.85%     88.68% |          38      0.85%     89.53% |          39      0.87%     90.40% |          36      0.81%     91.20% |          35      0.78%     91.99% |          38      0.85%     92.84% |          34      0.76%     93.60% |          36      0.81%     94.40% |          38      0.85%     95.26% |          36      0.81%     96.06% |          41      0.92%     96.98% |          33      0.74%     97.72% |          38      0.85%     98.57% |          36      0.81%     99.37% |          28      0.63%    100.00%
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total         4468                      
system.ruby.L1Cache_Controller.IS.Data_all_Acks |        4627     85.15%     85.15% |          53      0.98%     86.12% |          53      0.98%     87.10% |          53      0.98%     88.08% |          53      0.98%     89.05% |          53      0.98%     90.03% |          54      0.99%     91.02% |          54      0.99%     92.01% |          55      1.01%     93.03% |          54      0.99%     94.02% |          54      0.99%     95.01% |          54      0.99%     96.01% |          56      1.03%     97.04% |          54      0.99%     98.03% |          52      0.96%     98.99% |          55      1.01%    100.00%
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total         5434                      
system.ruby.L1Cache_Controller.IS.Inv    |           1     14.29%     14.29% |           0      0.00%     14.29% |           1     14.29%     28.57% |           1     14.29%     42.86% |           1     14.29%     57.14% |           1     14.29%     71.43% |           0      0.00%     71.43% |           0      0.00%     71.43% |           0      0.00%     71.43% |           1     14.29%     85.71% |           0      0.00%     85.71% |           1     14.29%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Inv::total            7                      
system.ruby.L1Cache_Controller.IS_I.Data_all_Acks |           1     14.29%     14.29% |           0      0.00%     14.29% |           1     14.29%     28.57% |           1     14.29%     42.86% |           1     14.29%     57.14% |           1     14.29%     71.43% |           0      0.00%     71.43% |           0      0.00%     71.43% |           0      0.00%     71.43% |           1     14.29%     85.71% |           0      0.00%     85.71% |           1     14.29%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS_I.Data_all_Acks::total            7                      
system.ruby.L1Cache_Controller.Ifetch    |      120276     87.89%     87.89% |        1045      0.76%     88.65% |        1123      0.82%     89.47% |        1137      0.83%     90.30% |        1105      0.81%     91.11% |        1108      0.81%     91.92% |        1122      0.82%     92.74% |        1055      0.77%     93.51% |        1037      0.76%     94.27% |        1145      0.84%     95.10% |        1169      0.85%     95.96% |         880      0.64%     96.60% |         976      0.71%     97.31% |        1195      0.87%     98.19% |        1027      0.75%     98.94% |        1453      1.06%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total       136853                      
system.ruby.L1Cache_Controller.Inv       |        1403     53.90%     53.90% |          90      3.46%     57.36% |          92      3.53%     60.89% |          88      3.38%     64.27% |          87      3.34%     67.61% |          83      3.19%     70.80% |          86      3.30%     74.11% |          82      3.15%     77.26% |          79      3.03%     80.29% |          79      3.03%     83.33% |          84      3.23%     86.55% |          82      3.15%     89.70% |          77      2.96%     92.66% |          78      3.00%     95.66% |          68      2.61%     98.27% |          45      1.73%    100.00%
system.ruby.L1Cache_Controller.Inv::total         2603                      
system.ruby.L1Cache_Controller.L.Fwd_GETS |           0      0.00%      0.00% |           1     20.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           1     20.00%     40.00% |           0      0.00%     40.00% |           1     20.00%     60.00% |           1     20.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           1     20.00%    100.00%
system.ruby.L1Cache_Controller.L.Fwd_GETS::total            5                      
system.ruby.L1Cache_Controller.L.Fwd_GETX |           1      9.09%      9.09% |           0      0.00%      9.09% |           1      9.09%     18.18% |           1      9.09%     27.27% |           0      0.00%     27.27% |           1      9.09%     36.36% |           0      0.00%     36.36% |           0      0.00%     36.36% |           1      9.09%     45.45% |           1      9.09%     54.55% |           1      9.09%     63.64% |           1      9.09%     72.73% |           1      9.09%     81.82% |           1      9.09%     90.91% |           0      0.00%     90.91% |           1      9.09%    100.00%
system.ruby.L1Cache_Controller.L.Fwd_GETX::total           11                      
system.ruby.L1Cache_Controller.L.LL      |           1      4.55%      4.55% |           1      4.55%      9.09% |           1      4.55%     13.64% |           1      4.55%     18.18% |           1      4.55%     22.73% |           1      4.55%     27.27% |           1      4.55%     31.82% |           1      4.55%     36.36% |           1      4.55%     40.91% |           1      4.55%     45.45% |           1      4.55%     50.00% |           1      4.55%     54.55% |           1      4.55%     59.09% |           1      4.55%     63.64% |           1      4.55%     68.18% |           7     31.82%    100.00%
system.ruby.L1Cache_Controller.L.LL::total           22                      
system.ruby.L1Cache_Controller.L.Load    |         317     87.81%     87.81% |           2      0.55%     88.37% |           2      0.55%     88.92% |           2      0.55%     89.47% |           2      0.55%     90.03% |           2      0.55%     90.58% |           2      0.55%     91.14% |           2      0.55%     91.69% |           2      0.55%     92.24% |           2      0.55%     92.80% |           2      0.55%     93.35% |           2      0.55%     93.91% |           2      0.55%     94.46% |           2      0.55%     95.01% |           2      0.55%     95.57% |          16      4.43%    100.00%
system.ruby.L1Cache_Controller.L.Load::total          361                      
system.ruby.L1Cache_Controller.L.Store   |         509     83.86%     83.86% |           6      0.99%     84.84% |           6      0.99%     85.83% |           6      0.99%     86.82% |           4      0.66%     87.48% |           6      0.99%     88.47% |           6      0.99%     89.46% |           6      0.99%     90.44% |           6      0.99%     91.43% |           4      0.66%     92.09% |           6      0.99%     93.08% |           6      0.99%     94.07% |           7      1.15%     95.22% |           6      0.99%     96.21% |           4      0.66%     96.87% |          19      3.13%    100.00%
system.ruby.L1Cache_Controller.L.Store::total          607                      
system.ruby.L1Cache_Controller.L.Unlock  |         254     78.64%     78.64% |           4      1.24%     79.88% |           4      1.24%     81.11% |           4      1.24%     82.35% |           4      1.24%     83.59% |           4      1.24%     84.83% |           4      1.24%     86.07% |           4      1.24%     87.31% |           4      1.24%     88.54% |           4      1.24%     89.78% |           4      1.24%     91.02% |           4      1.24%     92.26% |           5      1.55%     93.81% |           4      1.24%     95.05% |           4      1.24%     96.28% |          12      3.72%    100.00%
system.ruby.L1Cache_Controller.L.Unlock::total          323                      
system.ruby.L1Cache_Controller.L1_Replacement |       10322     92.92%     92.92% |          52      0.47%     93.38% |          50      0.45%     93.83% |          52      0.47%     94.30% |          52      0.47%     94.77% |          53      0.48%     95.25% |          54      0.49%     95.73% |          52      0.47%     96.20% |          53      0.48%     96.68% |          55      0.50%     97.17% |          53      0.48%     97.65% |          53      0.48%     98.13% |          52      0.47%     98.60% |          50      0.45%     99.05% |          52      0.47%     99.51% |          54      0.49%    100.00%
system.ruby.L1Cache_Controller.L1_Replacement::total        11109                      
system.ruby.L1Cache_Controller.LL        |         255     73.91%     73.91% |           5      1.45%     75.36% |           5      1.45%     76.81% |           5      1.45%     78.26% |           5      1.45%     79.71% |           5      1.45%     81.16% |           5      1.45%     82.61% |           5      1.45%     84.06% |           5      1.45%     85.51% |           5      1.45%     86.96% |           5      1.45%     88.41% |           5      1.45%     89.86% |           6      1.74%     91.59% |           5      1.45%     93.04% |           5      1.45%     94.49% |          19      5.51%    100.00%
system.ruby.L1Cache_Controller.LL::total          345                      
system.ruby.L1Cache_Controller.Load      |       20037     87.13%     87.13% |         192      0.83%     87.96% |         209      0.91%     88.87% |         212      0.92%     89.79% |         205      0.89%     90.69% |         205      0.89%     91.58% |         208      0.90%     92.48% |         195      0.85%     93.33% |         189      0.82%     94.15% |         214      0.93%     95.08% |         219      0.95%     96.03% |         157      0.68%     96.72% |         169      0.73%     97.45% |         224      0.97%     98.43% |         188      0.82%     99.24% |         174      0.76%    100.00%
system.ruby.L1Cache_Controller.Load::total        22997                      
system.ruby.L1Cache_Controller.M.Fwd_GETS |          27     58.70%     58.70% |           1      2.17%     60.87% |           0      0.00%     60.87% |           1      2.17%     63.04% |           3      6.52%     69.57% |           1      2.17%     71.74% |           2      4.35%     76.09% |           1      2.17%     78.26% |           1      2.17%     80.43% |           1      2.17%     82.61% |           1      2.17%     84.78% |           1      2.17%     86.96% |           2      4.35%     91.30% |           1      2.17%     93.48% |           2      4.35%     97.83% |           1      2.17%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETS::total           46                      
system.ruby.L1Cache_Controller.M.Fwd_GETX |           3      6.98%      6.98% |           2      4.65%     11.63% |           3      6.98%     18.60% |           3      6.98%     25.58% |           0      0.00%     25.58% |           3      6.98%     32.56% |           3      6.98%     39.53% |           3      6.98%     46.51% |           4      9.30%     55.81% |           4      9.30%     65.12% |           4      9.30%     74.42% |           3      6.98%     81.40% |           2      4.65%     86.05% |           2      4.65%     90.70% |           2      4.65%     95.35% |           2      4.65%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETX::total           43                      
system.ruby.L1Cache_Controller.M.Inv     |           3      0.47%      0.47% |          45      7.09%      7.56% |          49      7.72%     15.28% |          46      7.24%     22.52% |          44      6.93%     29.45% |          44      6.93%     36.38% |          45      7.09%     43.46% |          43      6.77%     50.24% |          42      6.61%     56.85% |          43      6.77%     63.62% |          49      7.72%     71.34% |          35      5.51%     76.85% |          36      5.67%     82.52% |          47      7.40%     89.92% |          40      6.30%     96.22% |          24      3.78%    100.00%
system.ruby.L1Cache_Controller.M.Inv::total          635                      
system.ruby.L1Cache_Controller.M.L1_Replacement |        2434     94.09%     94.09% |          10      0.39%     94.47% |           9      0.35%     94.82% |           9      0.35%     95.17% |          12      0.46%     95.63% |          11      0.43%     96.06% |          10      0.39%     96.44% |          10      0.39%     96.83% |          10      0.39%     97.22% |          12      0.46%     97.68% |          10      0.39%     98.07% |          10      0.39%     98.45% |           8      0.31%     98.76% |           9      0.35%     99.11% |          11      0.43%     99.54% |          12      0.46%    100.00%
system.ruby.L1Cache_Controller.M.L1_Replacement::total         2587                      
system.ruby.L1Cache_Controller.M.LL      |         109     82.58%     82.58% |           1      0.76%     83.33% |           1      0.76%     84.09% |           1      0.76%     84.85% |           1      0.76%     85.61% |           1      0.76%     86.36% |           1      0.76%     87.12% |           1      0.76%     87.88% |           1      0.76%     88.64% |           1      0.76%     89.39% |           1      0.76%     90.15% |           1      0.76%     90.91% |           2      1.52%     92.42% |           1      0.76%     93.18% |           1      0.76%     93.94% |           8      6.06%    100.00%
system.ruby.L1Cache_Controller.M.LL::total          132                      
system.ruby.L1Cache_Controller.M.Load    |        8499     84.40%     84.40% |         103      1.02%     85.42% |         116      1.15%     86.57% |         115      1.14%     87.72% |         114      1.13%     88.85% |         113      1.12%     89.97% |         113      1.12%     91.09% |         107      1.06%     92.15% |         100      0.99%     93.15% |         114      1.13%     94.28% |         124      1.23%     95.51% |          66      0.66%     96.17% |          86      0.85%     97.02% |         127      1.26%     98.28% |          97      0.96%     99.25% |          76      0.75%    100.00%
system.ruby.L1Cache_Controller.M.Load::total        10070                      
system.ruby.L1Cache_Controller.M.Store   |       13428     90.20%     90.20% |          95      0.64%     90.84% |          99      0.67%     91.50% |         101      0.68%     92.18% |         100      0.67%     92.85% |          99      0.67%     93.52% |          98      0.66%     94.18% |          96      0.64%     94.82% |          95      0.64%     95.46% |         101      0.68%     96.14% |         100      0.67%     96.81% |          88      0.59%     97.40% |          93      0.62%     98.03% |         106      0.71%     98.74% |          97      0.65%     99.39% |          91      0.61%    100.00%
system.ruby.L1Cache_Controller.M.Store::total        14887                      
system.ruby.L1Cache_Controller.M_I.Load  |           3    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.Load::total            3                      
system.ruby.L1Cache_Controller.M_I.WB_Ack |        5688     96.00%     96.00% |          15      0.25%     96.25% |          13      0.22%     96.47% |          15      0.25%     96.73% |          16      0.27%     97.00% |          16      0.27%     97.27% |          16      0.27%     97.54% |          15      0.25%     97.79% |          16      0.27%     98.06% |          18      0.30%     98.36% |          15      0.25%     98.62% |          16      0.27%     98.89% |          15      0.25%     99.14% |          16      0.27%     99.41% |          18      0.30%     99.71% |          17      0.29%    100.00%
system.ruby.L1Cache_Controller.M_I.WB_Ack::total         5925                      
system.ruby.L1Cache_Controller.NP.Ifetch |        4622     86.68%     86.68% |          47      0.88%     87.57% |          47      0.88%     88.45% |          47      0.88%     89.33% |          47      0.88%     90.21% |          47      0.88%     91.09% |          47      0.88%     91.97% |          47      0.88%     92.85% |          47      0.88%     93.74% |          47      0.88%     94.62% |          47      0.88%     95.50% |          47      0.88%     96.38% |          49      0.92%     97.30% |          47      0.88%     98.18% |          47      0.88%     99.06% |          50      0.94%    100.00%
system.ruby.L1Cache_Controller.NP.Ifetch::total         5332                      
system.ruby.L1Cache_Controller.NP.Inv    |        1374     87.24%     87.24% |          17      1.08%     88.32% |          17      1.08%     89.40% |          16      1.02%     90.41% |          15      0.95%     91.37% |          15      0.95%     92.32% |          14      0.89%     93.21% |          14      0.89%     94.10% |          14      0.89%     94.98% |          14      0.89%     95.87% |          14      0.89%     96.76% |          13      0.83%     97.59% |          12      0.76%     98.35% |          12      0.76%     99.11% |          10      0.63%     99.75% |           4      0.25%    100.00%
system.ruby.L1Cache_Controller.NP.Inv::total         1575                      
system.ruby.L1Cache_Controller.NP.LL     |          53    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.LL::total           53                      
system.ruby.L1Cache_Controller.NP.Load   |        3928     93.39%     93.39% |          18      0.43%     93.82% |          17      0.40%     94.22% |          19      0.45%     94.67% |          18      0.43%     95.10% |          19      0.45%     95.55% |          20      0.48%     96.03% |          18      0.43%     96.46% |          19      0.45%     96.91% |          21      0.50%     97.41% |          19      0.45%     97.86% |          19      0.45%     98.31% |          17      0.40%     98.72% |          17      0.40%     99.12% |          19      0.45%     99.57% |          18      0.43%    100.00%
system.ruby.L1Cache_Controller.NP.Load::total         4206                      
system.ruby.L1Cache_Controller.NP.Store  |        1751     86.26%     86.26% |          19      0.94%     87.19% |          18      0.89%     88.08% |          18      0.89%     88.97% |          19      0.94%     89.90% |          19      0.94%     90.84% |          19      0.94%     91.77% |          19      0.94%     92.71% |          19      0.94%     93.65% |          19      0.94%     94.58% |          19      0.94%     95.52% |          19      0.94%     96.45% |          18      0.89%     97.34% |          18      0.89%     98.23% |          18      0.89%     99.11% |          18      0.89%    100.00%
system.ruby.L1Cache_Controller.NP.Store::total         2030                      
system.ruby.L1Cache_Controller.S.Ifetch  |      115654     87.96%     87.96% |         996      0.76%     88.71% |        1074      0.82%     89.53% |        1088      0.83%     90.36% |        1056      0.80%     91.16% |        1059      0.81%     91.97% |        1073      0.82%     92.78% |        1006      0.77%     93.55% |         988      0.75%     94.30% |        1096      0.83%     95.13% |        1120      0.85%     95.98% |         831      0.63%     96.62% |         924      0.70%     97.32% |        1146      0.87%     98.19% |         979      0.74%     98.93% |        1402      1.07%    100.00%
system.ruby.L1Cache_Controller.S.Ifetch::total       131492                      
system.ruby.L1Cache_Controller.S.Inv     |          24     12.18%     12.18% |          12      6.09%     18.27% |          11      5.58%     23.86% |          13      6.60%     30.46% |          14      7.11%     37.56% |          12      6.09%     43.65% |          14      7.11%     50.76% |          14      7.11%     57.87% |          12      6.09%     63.96% |          11      5.58%     69.54% |          10      5.08%     74.62% |          11      5.58%     80.20% |          15      7.61%     87.82% |          10      5.08%     92.89% |           8      4.06%     96.95% |           6      3.05%    100.00%
system.ruby.L1Cache_Controller.S.Inv::total          197                      
system.ruby.L1Cache_Controller.S.L1_Replacement |        4611     91.78%     91.78% |          27      0.54%     92.32% |          27      0.54%     92.85% |          26      0.52%     93.37% |          26      0.52%     93.89% |          27      0.54%     94.43% |          27      0.54%     94.96% |          27      0.54%     95.50% |          27      0.54%     96.04% |          27      0.54%     96.58% |          28      0.56%     97.13% |          27      0.54%     97.67% |          27      0.54%     98.21% |          27      0.54%     98.75% |          30      0.60%     99.34% |          33      0.66%    100.00%
system.ruby.L1Cache_Controller.S.L1_Replacement::total         5024                      
system.ruby.L1Cache_Controller.S.LL      |           1      5.26%      5.26% |           1      5.26%     10.53% |           0      0.00%     10.53% |           0      0.00%     10.53% |           1      5.26%     15.79% |           1      5.26%     21.05% |           2     10.53%     31.58% |           1      5.26%     36.84% |           0      0.00%     36.84% |           1      5.26%     42.11% |           2     10.53%     52.63% |           1      5.26%     57.89% |           2     10.53%     68.42% |           1      5.26%     73.68% |           2     10.53%     84.21% |           3     15.79%    100.00%
system.ruby.L1Cache_Controller.S.LL::total           19                      
system.ruby.L1Cache_Controller.S.Load    |          31     17.42%     17.42% |           7      3.93%     21.35% |          11      6.18%     27.53% |           9      5.06%     32.58% |           6      3.37%     35.96% |          10      5.62%     41.57% |           8      4.49%     46.07% |          17      9.55%     55.62% |           9      5.06%     60.67% |          11      6.18%     66.85% |          18     10.11%     76.97% |           5      2.81%     79.78% |           7      3.93%     83.71% |           7      3.93%     87.64% |           9      5.06%     92.70% |          13      7.30%    100.00%
system.ruby.L1Cache_Controller.S.Load::total          178                      
system.ruby.L1Cache_Controller.S.Store   |           1      5.56%      5.56% |           1      5.56%     11.11% |           1      5.56%     16.67% |           1      5.56%     22.22% |           1      5.56%     27.78% |           1      5.56%     33.33% |           1      5.56%     38.89% |           1      5.56%     44.44% |           1      5.56%     50.00% |           1      5.56%     55.56% |           1      5.56%     61.11% |           1      5.56%     66.67% |           1      5.56%     72.22% |           1      5.56%     77.78% |           1      5.56%     83.33% |           3     16.67%    100.00%
system.ruby.L1Cache_Controller.S.Store::total           18                      
system.ruby.L1Cache_Controller.SL.Ack    |           1      4.35%      4.35% |           0      0.00%      4.35% |           2      8.70%     13.04% |           0      0.00%     13.04% |           1      4.35%     17.39% |           1      4.35%     21.74% |           1      4.35%     26.09% |           3     13.04%     39.13% |           0      0.00%     39.13% |           1      4.35%     43.48% |           2      8.70%     52.17% |           1      4.35%     56.52% |           1      4.35%     60.87% |           1      4.35%     65.22% |           1      4.35%     69.57% |           7     30.43%    100.00%
system.ruby.L1Cache_Controller.SL.Ack::total           23                      
system.ruby.L1Cache_Controller.SL.Ack_all |           1      5.88%      5.88% |           0      0.00%      5.88% |           1      5.88%     11.76% |           0      0.00%     11.76% |           1      5.88%     17.65% |           1      5.88%     23.53% |           1      5.88%     29.41% |           2     11.76%     41.18% |           0      0.00%     41.18% |           1      5.88%     47.06% |           2     11.76%     58.82% |           1      5.88%     64.71% |           1      5.88%     70.59% |           1      5.88%     76.47% |           1      5.88%     82.35% |           3     17.65%    100.00%
system.ruby.L1Cache_Controller.SL.Ack_all::total           17                      
system.ruby.L1Cache_Controller.SL.Inv    |           0      0.00%      0.00% |           1     20.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           1     20.00%     40.00% |           0      0.00%     40.00% |           0      0.00%     40.00% |           0      0.00%     40.00% |           1     20.00%     60.00% |           0      0.00%     60.00% |           1     20.00%     80.00% |           0      0.00%     80.00% |           1     20.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SL.Inv::total            5                      
system.ruby.L1Cache_Controller.SM.Ack    |           1      5.26%      5.26% |           1      5.26%     10.53% |           1      5.26%     15.79% |           1      5.26%     21.05% |           1      5.26%     26.32% |           1      5.26%     31.58% |           2     10.53%     42.11% |           1      5.26%     47.37% |           1      5.26%     52.63% |           1      5.26%     57.89% |           1      5.26%     63.16% |           1      5.26%     68.42% |           1      5.26%     73.68% |           1      5.26%     78.95% |           1      5.26%     84.21% |           3     15.79%    100.00%
system.ruby.L1Cache_Controller.SM.Ack::total           19                      
system.ruby.L1Cache_Controller.SM.Ack_all |           1      5.26%      5.26% |           1      5.26%     10.53% |           1      5.26%     15.79% |           1      5.26%     21.05% |           1      5.26%     26.32% |           1      5.26%     31.58% |           2     10.53%     42.11% |           1      5.26%     47.37% |           1      5.26%     52.63% |           1      5.26%     57.89% |           1      5.26%     63.16% |           1      5.26%     68.42% |           1      5.26%     73.68% |           1      5.26%     78.95% |           1      5.26%     84.21% |           3     15.79%    100.00%
system.ruby.L1Cache_Controller.SM.Ack_all::total           19                      
system.ruby.L1Cache_Controller.Store     |       16267     87.16%     87.16% |         158      0.85%     88.00% |         165      0.88%     88.89% |         166      0.89%     89.78% |         163      0.87%     90.65% |         163      0.87%     91.52% |         164      0.88%     92.40% |         158      0.85%     93.25% |         156      0.84%     94.08% |         166      0.89%     94.97% |         169      0.91%     95.88% |         142      0.76%     96.64% |         148      0.79%     97.43% |         171      0.92%     98.35% |         156      0.84%     99.19% |         152      0.81%    100.00%
system.ruby.L1Cache_Controller.Store::total        18664                      
system.ruby.L1Cache_Controller.Unlock    |         254     78.64%     78.64% |           4      1.24%     79.88% |           4      1.24%     81.11% |           4      1.24%     82.35% |           4      1.24%     83.59% |           4      1.24%     84.83% |           4      1.24%     86.07% |           4      1.24%     87.31% |           4      1.24%     88.54% |           4      1.24%     89.78% |           4      1.24%     91.02% |           4      1.24%     92.26% |           5      1.55%     93.81% |           4      1.24%     95.05% |           4      1.24%     96.28% |          12      3.72%    100.00%
system.ruby.L1Cache_Controller.Unlock::total          323                      
system.ruby.L1Cache_Controller.WB_Ack    |        5688     96.00%     96.00% |          15      0.25%     96.25% |          13      0.22%     96.47% |          15      0.25%     96.73% |          16      0.27%     97.00% |          16      0.27%     97.27% |          16      0.27%     97.54% |          15      0.25%     97.79% |          16      0.27%     98.06% |          18      0.30%     98.36% |          15      0.25%     98.62% |          16      0.27%     98.89% |          15      0.25%     99.14% |          16      0.27%     99.41% |          18      0.30%     99.71% |          17      0.29%    100.00%
system.ruby.L1Cache_Controller.WB_Ack::total         5925                      
system.ruby.L2Cache_Controller.Ack       |           1      0.61%      0.61% |          17     10.37%     10.98% |          14      8.54%     19.51% |           0      0.00%     19.51% |           0      0.00%     19.51% |           5      3.05%     22.56% |           9      5.49%     28.05% |           4      2.44%     30.49% |           6      3.66%     34.15% |           0      0.00%     34.15% |          31     18.90%     53.05% |          29     17.68%     70.73% |          22     13.41%     84.15% |          21     12.80%     96.95% |           1      0.61%     97.56% |           4      2.44%    100.00%
system.ruby.L2Cache_Controller.Ack::total          164                      
system.ruby.L2Cache_Controller.Ack_all   |         143      8.16%      8.16% |         135      7.71%     15.87% |          59      3.37%     19.24% |          59      3.37%     22.60% |          67      3.82%     26.43% |         147      8.39%     34.82% |         136      7.76%     42.58% |          81      4.62%     47.20% |          72      4.11%     51.31% |          76      4.34%     55.65% |         125      7.13%     62.79% |         114      6.51%     69.29% |         181     10.33%     79.62% |         143      8.16%     87.79% |         131      7.48%     95.26% |          83      4.74%    100.00%
system.ruby.L2Cache_Controller.Ack_all::total         1752                      
system.ruby.L2Cache_Controller.Exclusive_Unblock |         339      4.91%      4.91% |         586      8.50%     13.41% |         317      4.60%     18.01% |         395      5.73%     23.73% |         741     10.74%     34.47% |         329      4.77%     39.24% |         248      3.60%     42.84% |         278      4.03%     46.87% |         205      2.97%     49.84% |         223      3.23%     53.07% |         320      4.64%     57.71% |         587      8.51%     66.22% |        1317     19.09%     85.31% |         365      5.29%     90.61% |         370      5.36%     95.97% |         278      4.03%    100.00%
system.ruby.L2Cache_Controller.Exclusive_Unblock::total         6898                      
system.ruby.L2Cache_Controller.IM.L2_Replacement_clean |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           8    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IM.L2_Replacement_clean::total            8                      
system.ruby.L2Cache_Controller.IM.Mem_Data |          83      6.68%      6.68% |          84      6.76%     13.45% |          75      6.04%     19.48% |          34      2.74%     22.22% |          34      2.74%     24.96% |          41      3.30%     28.26% |          47      3.78%     32.05% |          34      2.74%     34.78% |          33      2.66%     37.44% |          33      2.66%     40.10% |          80      6.44%     46.54% |         295     23.75%     70.29% |         121      9.74%     80.03% |          76      6.12%     86.15% |          95      7.65%     93.80% |          77      6.20%    100.00%
system.ruby.L2Cache_Controller.IM.Mem_Data::total         1242                      
system.ruby.L2Cache_Controller.IS.L1_GETS |           0      0.00%      0.00% |           5     38.46%     38.46% |           0      0.00%     38.46% |           0      0.00%     38.46% |           0      0.00%     38.46% |           0      0.00%     38.46% |           2     15.38%     53.85% |           0      0.00%     53.85% |           0      0.00%     53.85% |           0      0.00%     53.85% |           4     30.77%     84.62% |           2     15.38%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IS.L1_GETS::total           13                      
system.ruby.L2Cache_Controller.IS.L1_GET_INSTR |           1      3.45%      3.45% |           3     10.34%     13.79% |           4     13.79%     27.59% |           1      3.45%     31.03% |           2      6.90%     37.93% |           4     13.79%     51.72% |           3     10.34%     62.07% |           0      0.00%     62.07% |           0      0.00%     62.07% |           5     17.24%     79.31% |           6     20.69%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IS.L1_GET_INSTR::total           29                      
system.ruby.L2Cache_Controller.IS.Mem_Data |         146      8.77%      8.77% |         134      8.05%     16.83% |          63      3.79%     20.61% |          64      3.85%     24.46% |          74      4.45%     28.91% |         156      9.38%     38.28% |         146      8.77%     47.06% |          89      5.35%     52.40% |          80      4.81%     57.21% |          84      5.05%     62.26% |         105      6.31%     68.57% |          74      4.45%     73.02% |         108      6.49%     79.51% |         137      8.23%     87.74% |         121      7.27%     95.01% |          83      4.99%    100.00%
system.ruby.L2Cache_Controller.IS.Mem_Data::total         1664                      
system.ruby.L2Cache_Controller.ISS.L1_GETS |           0      0.00%      0.00% |           1     25.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           1     25.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     25.00%     75.00% |           1     25.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.ISS.L1_GETS::total            4                      
system.ruby.L2Cache_Controller.ISS.L2_Replacement_clean |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          11    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.ISS.L2_Replacement_clean::total           11                      
system.ruby.L2Cache_Controller.ISS.Mem_Data |         103      8.66%      8.66% |          85      7.14%     15.80% |          45      3.78%     19.58% |          40      3.36%     22.94% |          38      3.19%     26.13% |          49      4.12%     30.25% |          33      2.77%     33.03% |          35      2.94%     35.97% |          31      2.61%     38.57% |          31      2.61%     41.18% |          77      6.47%     47.65% |          79      6.64%     54.29% |         359     30.17%     84.45% |          67      5.63%     90.08% |          81      6.81%     96.89% |          37      3.11%    100.00%
system.ruby.L2Cache_Controller.ISS.Mem_Data::total         1190                      
system.ruby.L2Cache_Controller.I_I.Ack   |           0      0.00%      0.00% |          17     11.04%     11.04% |          14      9.09%     20.13% |           0      0.00%     20.13% |           0      0.00%     20.13% |           4      2.60%     22.73% |           7      4.55%     27.27% |           4      2.60%     29.87% |           4      2.60%     32.47% |           0      0.00%     32.47% |          29     18.83%     51.30% |          29     18.83%     70.13% |          22     14.29%     84.42% |          20     12.99%     97.40% |           0      0.00%     97.40% |           4      2.60%    100.00%
system.ruby.L2Cache_Controller.I_I.Ack::total          154                      
system.ruby.L2Cache_Controller.I_I.Ack_all |         141      9.03%      9.03% |         126      8.07%     17.10% |          58      3.72%     20.82% |          59      3.78%     24.60% |          67      4.29%     28.89% |         146      9.35%     38.24% |         135      8.65%     46.89% |          81      5.19%     52.08% |          71      4.55%     56.63% |          75      4.80%     61.43% |         100      6.41%     67.84% |          71      4.55%     72.39% |         105      6.73%     79.12% |         132      8.46%     87.57% |         116      7.43%     95.00% |          78      5.00%    100.00%
system.ruby.L2Cache_Controller.I_I.Ack_all::total         1561                      
system.ruby.L2Cache_Controller.L1_GETS   |         207      4.35%      4.35% |         433      9.11%     13.46% |         189      3.97%     17.43% |         312      6.56%     24.00% |         648     13.63%     37.62% |         237      4.98%     42.61% |         173      3.64%     46.25% |         165      3.47%     49.72% |         124      2.61%     52.32% |         162      3.41%     55.73% |         237      4.98%     60.72% |         278      5.85%     66.56% |        1013     21.30%     87.87% |         224      4.71%     92.58% |         146      3.07%     95.65% |         207      4.35%    100.00%
system.ruby.L2Cache_Controller.L1_GETS::total         4755                      
system.ruby.L2Cache_Controller.L1_GETX   |         143      5.52%      5.52% |         169      6.53%     12.05% |         130      5.02%     17.07% |          85      3.28%     20.36% |          93      3.59%     23.95% |          93      3.59%     27.54% |          93      3.59%     31.13% |         113      4.36%     35.50% |          83      3.21%     38.70% |          61      2.36%     41.06% |         101      3.90%     44.96% |         447     17.27%     62.22% |         389     15.03%     77.25% |         142      5.48%     82.73% |         225      8.69%     91.43% |         222      8.57%    100.00%
system.ruby.L2Cache_Controller.L1_GETX::total         2589                      
system.ruby.L2Cache_Controller.L1_GET_INSTR |         362      6.75%      6.75% |         427      7.96%     14.71% |         247      4.61%     19.32% |         221      4.12%     23.44% |         434      8.09%     31.53% |         293      5.46%     36.99% |         297      5.54%     42.53% |         311      5.80%     48.33% |         267      4.98%     53.31% |         275      5.13%     58.44% |         338      6.30%     64.74% |         276      5.15%     69.89% |         479      8.93%     78.82% |         637     11.88%     90.70% |         277      5.17%     95.86% |         222      4.14%    100.00%
system.ruby.L2Cache_Controller.L1_GET_INSTR::total         5363                      
system.ruby.L2Cache_Controller.L1_PUTX   |         295      4.98%      4.98% |         556      9.38%     14.36% |         256      4.32%     18.68% |         391      6.60%     25.28% |         728     12.29%     37.57% |         322      5.43%     43.00% |         239      4.03%     47.04% |         266      4.49%     51.53% |         201      3.39%     54.92% |         219      3.70%     58.62% |         278      4.69%     63.31% |         302      5.10%     68.41% |         969     16.35%     84.76% |         326      5.50%     90.26% |         342      5.77%     96.03% |         235      3.97%    100.00%
system.ruby.L2Cache_Controller.L1_PUTX::total         5925                      
system.ruby.L2Cache_Controller.L1_UPGRADE |           2      5.13%      5.13% |           0      0.00%      5.13% |          15     38.46%     43.59% |           0      0.00%     43.59% |           0      0.00%     43.59% |           0      0.00%     43.59% |           0      0.00%     43.59% |           0      0.00%     43.59% |           0      0.00%     43.59% |           0      0.00%     43.59% |           0      0.00%     43.59% |           1      2.56%     46.15% |           0      0.00%     46.15% |           0      0.00%     46.15% |           0      0.00%     46.15% |          21     53.85%    100.00%
system.ruby.L2Cache_Controller.L1_UPGRADE::total           39                      
system.ruby.L2Cache_Controller.L2_Replacement |          90      9.40%      9.40% |          82      8.57%     17.97% |          67      7.00%     24.97% |          36      3.76%     28.74% |          32      3.34%     32.08% |          41      4.28%     36.36% |          43      4.49%     40.86% |          34      3.55%     44.41% |          33      3.45%     47.86% |          36      3.76%     51.62% |          76      7.94%     59.56% |          59      6.17%     65.73% |          79      8.25%     73.98% |          74      7.73%     81.71% |          96     10.03%     91.75% |          79      8.25%    100.00%
system.ruby.L2Cache_Controller.L2_Replacement::total          957                      
system.ruby.L2Cache_Controller.L2_Replacement_clean |         226      7.42%      7.42% |         205      6.73%     14.15% |         100      3.28%     17.43% |          86      2.82%     20.25% |          98      3.22%     23.47% |         189      6.20%     29.67% |         167      5.48%     35.15% |         108      3.54%     38.69% |          95      3.12%     41.81% |          96      3.15%     44.96% |         170      5.58%     50.54% |         411     13.49%     64.03% |         619     20.32%     84.35% |         190      6.24%     90.58% |         185      6.07%     96.65% |         102      3.35%    100.00%
system.ruby.L2Cache_Controller.L2_Replacement_clean::total         3047                      
system.ruby.L2Cache_Controller.M.L1_GETS |          98      2.99%      2.99% |         332     10.13%     13.11% |         127      3.87%     16.99% |         270      8.23%     25.22% |         610     18.60%     43.82% |         187      5.70%     49.53% |         122      3.72%     53.25% |         130      3.96%     57.21% |          91      2.78%     59.99% |         131      4.00%     63.98% |         142      4.33%     68.31% |         165      5.03%     73.35% |         574     17.51%     90.85% |         156      4.76%     95.61% |          64      1.95%     97.56% |          80      2.44%    100.00%
system.ruby.L2Cache_Controller.M.L1_GETS::total         3279                      
system.ruby.L2Cache_Controller.M.L1_GETX |          38      3.44%      3.44% |          78      7.06%     10.50% |          55      4.98%     15.48% |          48      4.34%     19.82% |          53      4.80%     24.62% |          52      4.71%     29.32% |          46      4.16%     33.48% |          72      6.52%     40.00% |          49      4.43%     44.43% |          28      2.53%     46.97% |          21      1.90%     48.87% |          50      4.52%     53.39% |         265     23.98%     77.38% |          66      5.97%     83.35% |         129     11.67%     95.02% |          55      4.98%    100.00%
system.ruby.L2Cache_Controller.M.L1_GETX::total         1105                      
system.ruby.L2Cache_Controller.M.L2_Replacement |          89     10.13%     10.13% |          74      8.42%     18.54% |          53      6.03%     24.57% |          36      4.10%     28.67% |          32      3.64%     32.31% |          40      4.55%     36.86% |          42      4.78%     41.64% |          34      3.87%     45.51% |          32      3.64%     49.15% |          35      3.98%     53.13% |          74      8.42%     61.55% |          58      6.60%     68.15% |          63      7.17%     75.31% |          57      6.48%     81.80% |          86      9.78%     91.58% |          74      8.42%    100.00%
system.ruby.L2Cache_Controller.M.L2_Replacement::total          879                      
system.ruby.L2Cache_Controller.M.L2_Replacement_clean |          62     10.75%     10.75% |          67     11.61%     22.36% |          17      2.95%     25.30% |          27      4.68%     29.98% |          29      5.03%     35.01% |          40      6.93%     41.94% |          26      4.51%     46.45% |          26      4.51%     50.95% |          24      4.16%     55.11% |          21      3.64%     58.75% |          31      5.37%     64.12% |          25      4.33%     68.46% |          63     10.92%     79.38% |          43      7.45%     86.83% |          55      9.53%     96.36% |          21      3.64%    100.00%
system.ruby.L2Cache_Controller.M.L2_Replacement_clean::total          577                      
system.ruby.L2Cache_Controller.MCT_I.Ack_all |           1      0.59%      0.59% |           1      0.59%      1.18% |           1      0.59%      1.76% |           0      0.00%      1.76% |           0      0.00%      1.76% |           0      0.00%      1.76% |           0      0.00%      1.76% |           0      0.00%      1.76% |           0      0.00%      1.76% |           0      0.00%      1.76% |          24     14.12%     15.88% |          43     25.29%     41.18% |          76     44.71%     85.88% |           9      5.29%     91.18% |          14      8.24%     99.41% |           1      0.59%    100.00%
system.ruby.L2Cache_Controller.MCT_I.Ack_all::total          170                      
system.ruby.L2Cache_Controller.MCT_I.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     14.29%     14.29% |           6     85.71%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MCT_I.L1_GETS::total            7                      
system.ruby.L2Cache_Controller.MCT_I.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           6     85.71%     85.71% |           1     14.29%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MCT_I.L1_GETX::total            7                      
system.ruby.L2Cache_Controller.MCT_I.WB_Data |          22      3.82%      3.82% |          11      1.91%      5.73% |          24      4.17%      9.90% |           0      0.00%      9.90% |           2      0.35%     10.24% |           3      0.52%     10.76% |           6      1.04%     11.81% |           1      0.17%     11.98% |           0      0.00%     11.98% |           0      0.00%     11.98% |          15      2.60%     14.58% |         235     40.80%     55.38% |         249     43.23%     98.61% |           6      1.04%     99.65% |           0      0.00%     99.65% |           2      0.35%    100.00%
system.ruby.L2Cache_Controller.MCT_I.WB_Data::total          576                      
system.ruby.L2Cache_Controller.MT.L1_GETS |           5     10.20%     10.20% |           0      0.00%     10.20% |          16     32.65%     42.86% |           1      2.04%     44.90% |           0      0.00%     44.90% |           1      2.04%     46.94% |           1      2.04%     48.98% |           0      0.00%     48.98% |           1      2.04%     51.02% |           0      0.00%     51.02% |           1      2.04%     53.06% |           2      4.08%     57.14% |           0      0.00%     57.14% |           1      2.04%     59.18% |           1      2.04%     61.22% |          19     38.78%    100.00%
system.ruby.L2Cache_Controller.MT.L1_GETS::total           49                      
system.ruby.L2Cache_Controller.MT.L1_GETX |          14     28.00%     28.00% |           7     14.00%     42.00% |           0      0.00%     42.00% |           3      6.00%     48.00% |           6     12.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           7     14.00%     74.00% |           1      2.00%     76.00% |           0      0.00%     76.00% |           0      0.00%     76.00% |           0      0.00%     76.00% |           0      0.00%     76.00% |           0      0.00%     76.00% |           1      2.00%     78.00% |          11     22.00%    100.00%
system.ruby.L2Cache_Controller.MT.L1_GETX::total           50                      
system.ruby.L2Cache_Controller.MT.L1_PUTX |         295      4.98%      4.98% |         556      9.38%     14.36% |         256      4.32%     18.68% |         391      6.60%     25.28% |         728     12.29%     37.57% |         322      5.43%     43.00% |         239      4.03%     47.04% |         266      4.49%     51.53% |         201      3.39%     54.92% |         219      3.70%     58.62% |         278      4.69%     63.31% |         302      5.10%     68.41% |         969     16.35%     84.76% |         326      5.50%     90.26% |         342      5.77%     96.03% |         235      3.97%    100.00%
system.ruby.L2Cache_Controller.MT.L1_PUTX::total         5925                      
system.ruby.L2Cache_Controller.MT.L2_Replacement |           0      0.00%      0.00% |           8     11.27%     11.27% |          14     19.72%     30.99% |           0      0.00%     30.99% |           0      0.00%     30.99% |           0      0.00%     30.99% |           0      0.00%     30.99% |           0      0.00%     30.99% |           0      0.00%     30.99% |           1      1.41%     32.39% |           1      1.41%     33.80% |           1      1.41%     35.21% |          16     22.54%     57.75% |          16     22.54%     80.28% |           9     12.68%     92.96% |           5      7.04%    100.00%
system.ruby.L2Cache_Controller.MT.L2_Replacement::total           71                      
system.ruby.L2Cache_Controller.MT.L2_Replacement_clean |          23      3.06%      3.06% |          12      1.60%      4.65% |          25      3.32%      7.98% |           0      0.00%      7.98% |           2      0.27%      8.24% |           3      0.40%      8.64% |           6      0.80%      9.44% |           1      0.13%      9.57% |           0      0.00%      9.57% |           0      0.00%      9.57% |          39      5.19%     14.76% |         280     37.23%     51.99% |         329     43.75%     95.74% |          15      1.99%     97.74% |          14      1.86%     99.60% |           3      0.40%    100.00%
system.ruby.L2Cache_Controller.MT.L2_Replacement_clean::total          752                      
system.ruby.L2Cache_Controller.MT_I.Ack_all |           0      0.00%      0.00% |           8     57.14%     57.14% |           0      0.00%     57.14% |           0      0.00%     57.14% |           0      0.00%     57.14% |           0      0.00%     57.14% |           0      0.00%     57.14% |           0      0.00%     57.14% |           0      0.00%     57.14% |           1      7.14%     64.29% |           0      0.00%     64.29% |           0      0.00%     64.29% |           0      0.00%     64.29% |           1      7.14%     71.43% |           0      0.00%     71.43% |           4     28.57%    100.00%
system.ruby.L2Cache_Controller.MT_I.Ack_all::total           14                      
system.ruby.L2Cache_Controller.MT_I.WB_Data |           0      0.00%      0.00% |           0      0.00%      0.00% |          14     24.56%     24.56% |           0      0.00%     24.56% |           0      0.00%     24.56% |           0      0.00%     24.56% |           0      0.00%     24.56% |           0      0.00%     24.56% |           0      0.00%     24.56% |           0      0.00%     24.56% |           1      1.75%     26.32% |           1      1.75%     28.07% |          16     28.07%     56.14% |          15     26.32%     82.46% |           9     15.79%     98.25% |           1      1.75%    100.00%
system.ruby.L2Cache_Controller.MT_I.WB_Data::total           57                      
system.ruby.L2Cache_Controller.MT_IB.L1_UPGRADE |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00%
system.ruby.L2Cache_Controller.MT_IB.L1_UPGRADE::total            1                      
system.ruby.L2Cache_Controller.MT_IB.WB_Data |           0      0.00%      0.00% |           0      0.00%      0.00% |           2     10.00%     10.00% |           0      0.00%     10.00% |           0      0.00%     10.00% |           0      0.00%     10.00% |           0      0.00%     10.00% |           0      0.00%     10.00% |           1      5.00%     15.00% |           0      0.00%     15.00% |           1      5.00%     20.00% |           2     10.00%     30.00% |           0      0.00%     30.00% |           0      0.00%     30.00% |           1      5.00%     35.00% |          13     65.00%    100.00%
system.ruby.L2Cache_Controller.MT_IB.WB_Data::total           20                      
system.ruby.L2Cache_Controller.MT_IIB.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          19    100.00%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.L1_GETS::total           19                      
system.ruby.L2Cache_Controller.MT_IIB.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          19    100.00%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.L1_GETX::total           19                      
system.ruby.L2Cache_Controller.MT_IIB.Unblock |           0      0.00%      0.00% |           0      0.00%      0.00% |           2     10.00%     10.00% |           0      0.00%     10.00% |           0      0.00%     10.00% |           0      0.00%     10.00% |           0      0.00%     10.00% |           0      0.00%     10.00% |           1      5.00%     15.00% |           0      0.00%     15.00% |           1      5.00%     20.00% |           2     10.00%     30.00% |           0      0.00%     30.00% |           0      0.00%     30.00% |           1      5.00%     35.00% |          13     65.00%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.Unblock::total           20                      
system.ruby.L2Cache_Controller.MT_IIB.WB_Data |           4     15.38%     15.38% |           0      0.00%     15.38% |          14     53.85%     69.23% |           1      3.85%     73.08% |           0      0.00%     73.08% |           0      0.00%     73.08% |           1      3.85%     76.92% |           0      0.00%     76.92% |           0      0.00%     76.92% |           0      0.00%     76.92% |           0      0.00%     76.92% |           0      0.00%     76.92% |           0      0.00%     76.92% |           0      0.00%     76.92% |           0      0.00%     76.92% |           6     23.08%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.WB_Data::total           26                      
system.ruby.L2Cache_Controller.MT_IIB.WB_Data_clean |           1     33.33%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           1     33.33%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           1     33.33%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.WB_Data_clean::total            3                      
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock |         336      4.90%      4.90% |         586      8.54%     13.44% |         302      4.40%     17.84% |         395      5.76%     23.60% |         741     10.80%     34.40% |         329      4.80%     39.19% |         248      3.61%     42.81% |         278      4.05%     46.86% |         205      2.99%     49.85% |         223      3.25%     53.10% |         320      4.66%     57.76% |         586      8.54%     66.30% |        1317     19.20%     85.50% |         365      5.32%     90.82% |         370      5.39%     96.21% |         260      3.79%    100.00%
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock::total         6861                      
system.ruby.L2Cache_Controller.MT_MB.L1_GETS |           1      3.33%      3.33% |           0      0.00%      3.33% |           0      0.00%      3.33% |           0      0.00%      3.33% |           0      0.00%      3.33% |           0      0.00%      3.33% |           0      0.00%      3.33% |           0      0.00%      3.33% |           0      0.00%      3.33% |           0      0.00%      3.33% |           0      0.00%      3.33% |           0      0.00%      3.33% |           0      0.00%      3.33% |           0      0.00%      3.33% |           0      0.00%      3.33% |          29     96.67%    100.00%
system.ruby.L2Cache_Controller.MT_MB.L1_GETS::total           30                      
system.ruby.L2Cache_Controller.MT_MB.L1_GETX |           7     17.07%     17.07% |           0      0.00%     17.07% |           0      0.00%     17.07% |           0      0.00%     17.07% |           0      0.00%     17.07% |           0      0.00%     17.07% |           0      0.00%     17.07% |           0      0.00%     17.07% |           0      0.00%     17.07% |           0      0.00%     17.07% |           0      0.00%     17.07% |           0      0.00%     17.07% |           0      0.00%     17.07% |           0      0.00%     17.07% |           0      0.00%     17.07% |          34     82.93%    100.00%
system.ruby.L2Cache_Controller.MT_MB.L1_GETX::total           41                      
system.ruby.L2Cache_Controller.MT_MB.L2_Replacement_clean |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          35     25.36%     25.36% |         103     74.64%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT_MB.L2_Replacement_clean::total          138                      
system.ruby.L2Cache_Controller.MT_SB.L1_UPGRADE |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00%
system.ruby.L2Cache_Controller.MT_SB.L1_UPGRADE::total            1                      
system.ruby.L2Cache_Controller.MT_SB.Unblock |           5     17.24%     17.24% |           0      0.00%     17.24% |          14     48.28%     65.52% |           1      3.45%     68.97% |           0      0.00%     68.97% |           1      3.45%     72.41% |           1      3.45%     75.86% |           0      0.00%     75.86% |           0      0.00%     75.86% |           0      0.00%     75.86% |           0      0.00%     75.86% |           0      0.00%     75.86% |           0      0.00%     75.86% |           1      3.45%     79.31% |           0      0.00%     79.31% |           6     20.69%    100.00%
system.ruby.L2Cache_Controller.MT_SB.Unblock::total           29                      
system.ruby.L2Cache_Controller.M_I.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          14     16.67%     16.67% |          70     83.33%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.M_I.L1_GETS::total           84                      
system.ruby.L2Cache_Controller.M_I.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          94     97.92%     97.92% |           2      2.08%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.M_I.L1_GETX::total           96                      
system.ruby.L2Cache_Controller.M_I.L1_GET_INSTR |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     50.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.M_I.L1_GET_INSTR::total            2                      
system.ruby.L2Cache_Controller.M_I.Mem_Ack |         316      8.24%      8.24% |         287      7.49%     15.73% |         167      4.36%     20.08% |         122      3.18%     23.27% |         130      3.39%     26.66% |         230      6.00%     32.66% |         210      5.48%     38.13% |         142      3.70%     41.84% |         128      3.34%     45.17% |         132      3.44%     48.62% |         246      6.42%     55.03% |         428     11.16%     66.20% |         570     14.87%     81.06% |         264      6.89%     87.95% |         281      7.33%     95.28% |         181      4.72%    100.00%
system.ruby.L2Cache_Controller.M_I.Mem_Ack::total         3834                      
system.ruby.L2Cache_Controller.Mem_Ack   |         316      8.24%      8.24% |         287      7.49%     15.73% |         167      4.36%     20.08% |         122      3.18%     23.27% |         130      3.39%     26.66% |         230      6.00%     32.66% |         210      5.48%     38.13% |         142      3.70%     41.84% |         128      3.34%     45.17% |         132      3.44%     48.62% |         246      6.42%     55.03% |         428     11.16%     66.20% |         570     14.87%     81.06% |         264      6.89%     87.95% |         281      7.33%     95.28% |         181      4.72%    100.00%
system.ruby.L2Cache_Controller.Mem_Ack::total         3834                      
system.ruby.L2Cache_Controller.Mem_Data  |         332      8.11%      8.11% |         303      7.40%     15.50% |         183      4.47%     19.97% |         138      3.37%     23.34% |         146      3.56%     26.90% |         246      6.01%     32.91% |         226      5.52%     38.43% |         158      3.86%     42.29% |         144      3.52%     45.80% |         148      3.61%     49.41% |         262      6.40%     55.81% |         448     10.94%     66.75% |         588     14.36%     81.10% |         280      6.84%     87.94% |         297      7.25%     95.19% |         197      4.81%    100.00%
system.ruby.L2Cache_Controller.Mem_Data::total         4096                      
system.ruby.L2Cache_Controller.NP.L1_GETS |         103      8.60%      8.60% |          86      7.18%     15.78% |          45      3.76%     19.53% |          40      3.34%     22.87% |          38      3.17%     26.04% |          49      4.09%     30.13% |          34      2.84%     32.97% |          35      2.92%     35.89% |          31      2.59%     38.48% |          31      2.59%     41.07% |          78      6.51%     47.58% |          80      6.68%     54.26% |         363     30.30%     84.56% |          67      5.59%     90.15% |          81      6.76%     96.91% |          37      3.09%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GETS::total         1198                      
system.ruby.L2Cache_Controller.NP.L1_GETX |          83      6.67%      6.67% |          84      6.75%     13.42% |          75      6.03%     19.45% |          34      2.73%     22.19% |          34      2.73%     24.92% |          41      3.30%     28.22% |          47      3.78%     31.99% |          34      2.73%     34.73% |          33      2.65%     37.38% |          33      2.65%     40.03% |          80      6.43%     46.46% |         297     23.87%     70.34% |         121      9.73%     80.06% |          76      6.11%     86.17% |          95      7.64%     93.81% |          77      6.19%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GETX::total         1244                      
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR |         146      8.80%      8.80% |         133      8.01%     16.81% |          63      3.80%     20.60% |          64      3.86%     24.46% |          74      4.46%     28.92% |         156      9.40%     38.31% |         145      8.73%     47.05% |          89      5.36%     52.41% |          80      4.82%     57.23% |          84      5.06%     62.29% |         104      6.27%     68.55% |          73      4.40%     72.95% |         108      6.51%     79.46% |         137      8.25%     87.71% |         121      7.29%     95.00% |          83      5.00%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR::total         1660                      
system.ruby.L2Cache_Controller.SS.L1_GETS |           0      0.00%      0.00% |           9     15.25%     15.25% |           1      1.69%     16.95% |           1      1.69%     18.64% |           0      0.00%     18.64% |           0      0.00%     18.64% |          13     22.03%     40.68% |           0      0.00%     40.68% |           1      1.69%     42.37% |           0      0.00%     42.37% |          11     18.64%     61.02% |          13     22.03%     83.05% |           0      0.00%     83.05% |           0      0.00%     83.05% |           0      0.00%     83.05% |          10     16.95%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GETS::total           59                      
system.ruby.L2Cache_Controller.SS.L1_GETX |           1     20.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           4     80.00%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GETX::total            5                      
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR |         215      5.86%      5.86% |         291      7.92%     13.78% |         180      4.90%     18.68% |         156      4.25%     22.93% |         358      9.75%     32.68% |         133      3.62%     36.30% |         149      4.06%     40.36% |         221      6.02%     46.38% |         187      5.09%     51.47% |         186      5.07%     56.54% |         228      6.21%     62.75% |         203      5.53%     68.27% |         370     10.08%     78.35% |         500     13.62%     91.97% |         156      4.25%     96.21% |         139      3.79%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR::total         3672                      
system.ruby.L2Cache_Controller.SS.L1_UPGRADE |           2      6.25%      6.25% |           0      0.00%      6.25% |          15     46.88%     53.12% |           0      0.00%     53.12% |           0      0.00%     53.12% |           0      0.00%     53.12% |           0      0.00%     53.12% |           0      0.00%     53.12% |           0      0.00%     53.12% |           0      0.00%     53.12% |           0      0.00%     53.12% |           1      3.12%     56.25% |           0      0.00%     56.25% |           0      0.00%     56.25% |           0      0.00%     56.25% |          14     43.75%    100.00%
system.ruby.L2Cache_Controller.SS.L1_UPGRADE::total           32                      
system.ruby.L2Cache_Controller.SS.L2_Replacement |           1     14.29%     14.29% |           0      0.00%     14.29% |           0      0.00%     14.29% |           0      0.00%     14.29% |           0      0.00%     14.29% |           1     14.29%     28.57% |           1     14.29%     42.86% |           0      0.00%     42.86% |           1     14.29%     57.14% |           0      0.00%     57.14% |           1     14.29%     71.43% |           0      0.00%     71.43% |           0      0.00%     71.43% |           1     14.29%     85.71% |           1     14.29%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.SS.L2_Replacement::total            7                      
system.ruby.L2Cache_Controller.SS.L2_Replacement_clean |         141      9.03%      9.03% |         126      8.07%     17.10% |          58      3.72%     20.82% |          59      3.78%     24.60% |          67      4.29%     28.89% |         146      9.35%     38.24% |         135      8.65%     46.89% |          81      5.19%     52.08% |          71      4.55%     56.63% |          75      4.80%     61.43% |         100      6.41%     67.84% |          71      4.55%     72.39% |         105      6.73%     79.12% |         132      8.46%     87.57% |         116      7.43%     95.00% |          78      5.00%    100.00%
system.ruby.L2Cache_Controller.SS.L2_Replacement_clean::total         1561                      
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock |           3      8.11%      8.11% |           0      0.00%      8.11% |          15     40.54%     48.65% |           0      0.00%     48.65% |           0      0.00%     48.65% |           0      0.00%     48.65% |           0      0.00%     48.65% |           0      0.00%     48.65% |           0      0.00%     48.65% |           0      0.00%     48.65% |           0      0.00%     48.65% |           1      2.70%     51.35% |           0      0.00%     51.35% |           0      0.00%     51.35% |           0      0.00%     51.35% |          18     48.65%    100.00%
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock::total           37                      
system.ruby.L2Cache_Controller.SS_MB.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          13    100.00%    100.00%
system.ruby.L2Cache_Controller.SS_MB.L1_GETS::total           13                      
system.ruby.L2Cache_Controller.SS_MB.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          22    100.00%    100.00%
system.ruby.L2Cache_Controller.SS_MB.L1_GETX::total           22                      
system.ruby.L2Cache_Controller.SS_MB.L1_UPGRADE |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           5    100.00%    100.00%
system.ruby.L2Cache_Controller.SS_MB.L1_UPGRADE::total            5                      
system.ruby.L2Cache_Controller.S_I.Ack   |           1     10.00%     10.00% |           0      0.00%     10.00% |           0      0.00%     10.00% |           0      0.00%     10.00% |           0      0.00%     10.00% |           1     10.00%     20.00% |           2     20.00%     40.00% |           0      0.00%     40.00% |           2     20.00%     60.00% |           0      0.00%     60.00% |           2     20.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           1     10.00%     90.00% |           1     10.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.S_I.Ack::total           10                      
system.ruby.L2Cache_Controller.S_I.Ack_all |           1     14.29%     14.29% |           0      0.00%     14.29% |           0      0.00%     14.29% |           0      0.00%     14.29% |           0      0.00%     14.29% |           1     14.29%     28.57% |           1     14.29%     42.86% |           0      0.00%     42.86% |           1     14.29%     57.14% |           0      0.00%     57.14% |           1     14.29%     71.43% |           0      0.00%     71.43% |           0      0.00%     71.43% |           1     14.29%     85.71% |           1     14.29%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.S_I.Ack_all::total            7                      
system.ruby.L2Cache_Controller.Unblock   |           5     10.20%     10.20% |           0      0.00%     10.20% |          16     32.65%     42.86% |           1      2.04%     44.90% |           0      0.00%     44.90% |           1      2.04%     46.94% |           1      2.04%     48.98% |           0      0.00%     48.98% |           1      2.04%     51.02% |           0      0.00%     51.02% |           1      2.04%     53.06% |           2      4.08%     57.14% |           0      0.00%     57.14% |           1      2.04%     59.18% |           1      2.04%     61.22% |          19     38.78%    100.00%
system.ruby.L2Cache_Controller.Unblock::total           49                      
system.ruby.L2Cache_Controller.WB_Data   |          26      3.83%      3.83% |          11      1.62%      5.45% |          54      7.95%     13.40% |           1      0.15%     13.55% |           2      0.29%     13.84% |           3      0.44%     14.29% |           7      1.03%     15.32% |           1      0.15%     15.46% |           1      0.15%     15.61% |           0      0.00%     15.61% |          17      2.50%     18.11% |         238     35.05%     53.17% |         265     39.03%     92.19% |          21      3.09%     95.29% |          10      1.47%     96.76% |          22      3.24%    100.00%
system.ruby.L2Cache_Controller.WB_Data::total          679                      
system.ruby.L2Cache_Controller.WB_Data_clean |           1     33.33%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           1     33.33%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           1     33.33%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.WB_Data_clean::total            3                      
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples        18392                      
system.ruby.LD.hit_latency_hist_seqr::mean            1                      
system.ruby.LD.hit_latency_hist_seqr::gmean            1                      
system.ruby.LD.hit_latency_hist_seqr     |           0      0.00%      0.00% |       18392    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total        18392                      
system.ruby.LD.latency_hist_seqr::bucket_size          256                      
system.ruby.LD.latency_hist_seqr::max_bucket         2559                      
system.ruby.LD.latency_hist_seqr::samples        22989                      
system.ruby.LD.latency_hist_seqr::mean      28.465179                      
system.ruby.LD.latency_hist_seqr::gmean      2.570333                      
system.ruby.LD.latency_hist_seqr::stdev     75.589235                      
system.ruby.LD.latency_hist_seqr         |       22310     97.05%     97.05% |         639      2.78%     99.83% |          20      0.09%     99.91% |           4      0.02%     99.93% |           7      0.03%     99.96% |           9      0.04%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total         22989                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.LD.miss_latency_hist_seqr::samples         4597                      
system.ruby.LD.miss_latency_hist_seqr::mean   138.349793                      
system.ruby.LD.miss_latency_hist_seqr::gmean   112.280341                      
system.ruby.LD.miss_latency_hist_seqr::stdev   116.115007                      
system.ruby.LD.miss_latency_hist_seqr    |        3918     85.23%     85.23% |         639     13.90%     99.13% |          20      0.44%     99.56% |           4      0.09%     99.65% |           7      0.15%     99.80% |           9      0.20%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total         4597                      
system.ruby.Load_Linked.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Load_Linked.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Load_Linked.hit_latency_hist_seqr::samples          263                      
system.ruby.Load_Linked.hit_latency_hist_seqr::mean            1                      
system.ruby.Load_Linked.hit_latency_hist_seqr::gmean            1                      
system.ruby.Load_Linked.hit_latency_hist_seqr |           0      0.00%      0.00% |         263    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Load_Linked.hit_latency_hist_seqr::total          263                      
system.ruby.Load_Linked.latency_hist_seqr::bucket_size          128                      
system.ruby.Load_Linked.latency_hist_seqr::max_bucket         1279                      
system.ruby.Load_Linked.latency_hist_seqr::samples          345                      
system.ruby.Load_Linked.latency_hist_seqr::mean    63.840580                      
system.ruby.Load_Linked.latency_hist_seqr::gmean     3.352637                      
system.ruby.Load_Linked.latency_hist_seqr::stdev   195.269821                      
system.ruby.Load_Linked.latency_hist_seqr |         322     93.33%     93.33% |           2      0.58%     93.91% |           7      2.03%     95.94% |           0      0.00%     95.94% |           1      0.29%     96.23% |           3      0.87%     97.10% |           2      0.58%     97.68% |           2      0.58%     98.26% |           2      0.58%     98.84% |           4      1.16%    100.00%
system.ruby.Load_Linked.latency_hist_seqr::total          345                      
system.ruby.Load_Linked.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.Load_Linked.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.Load_Linked.miss_latency_hist_seqr::samples           82                      
system.ruby.Load_Linked.miss_latency_hist_seqr::mean   265.390244                      
system.ruby.Load_Linked.miss_latency_hist_seqr::gmean   162.355801                      
system.ruby.Load_Linked.miss_latency_hist_seqr::stdev   328.619024                      
system.ruby.Load_Linked.miss_latency_hist_seqr |          59     71.95%     71.95% |           2      2.44%     74.39% |           7      8.54%     82.93% |           0      0.00%     82.93% |           1      1.22%     84.15% |           3      3.66%     87.80% |           2      2.44%     90.24% |           2      2.44%     92.68% |           2      2.44%     95.12% |           4      4.88%    100.00%
system.ruby.Load_Linked.miss_latency_hist_seqr::total           82                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples        15978                      
system.ruby.ST.hit_latency_hist_seqr::mean            1                      
system.ruby.ST.hit_latency_hist_seqr::gmean            1                      
system.ruby.ST.hit_latency_hist_seqr     |           0      0.00%      0.00% |       15978    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total        15978                      
system.ruby.ST.latency_hist_seqr::bucket_size          256                      
system.ruby.ST.latency_hist_seqr::max_bucket         2559                      
system.ruby.ST.latency_hist_seqr::samples        18328                      
system.ruby.ST.latency_hist_seqr::mean      25.737942                      
system.ruby.ST.latency_hist_seqr::gmean      1.910064                      
system.ruby.ST.latency_hist_seqr::stdev     84.157023                      
system.ruby.ST.latency_hist_seqr         |       17574     95.89%     95.89% |         706      3.85%     99.74% |          25      0.14%     99.87% |           5      0.03%     99.90% |           0      0.00%     99.90% |          18      0.10%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total         18328                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.ST.miss_latency_hist_seqr::samples         2350                      
system.ruby.ST.miss_latency_hist_seqr::mean   193.934894                      
system.ruby.ST.miss_latency_hist_seqr::gmean   155.573323                      
system.ruby.ST.miss_latency_hist_seqr::stdev   150.971359                      
system.ruby.ST.miss_latency_hist_seqr    |        1596     67.91%     67.91% |         706     30.04%     97.96% |          25      1.06%     99.02% |           5      0.21%     99.23% |           0      0.00%     99.23% |          18      0.77%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total         2350                      
system.ruby.Store_Conditional.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Store_Conditional.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Store_Conditional.hit_latency_hist_seqr::samples          330                      
system.ruby.Store_Conditional.hit_latency_hist_seqr::mean            1                      
system.ruby.Store_Conditional.hit_latency_hist_seqr::gmean            1                      
system.ruby.Store_Conditional.hit_latency_hist_seqr |           0      0.00%      0.00% |         330    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Store_Conditional.hit_latency_hist_seqr::total          330                      
system.ruby.Store_Conditional.latency_hist_seqr::bucket_size            1                      
system.ruby.Store_Conditional.latency_hist_seqr::max_bucket            9                      
system.ruby.Store_Conditional.latency_hist_seqr::samples          330                      
system.ruby.Store_Conditional.latency_hist_seqr::mean            1                      
system.ruby.Store_Conditional.latency_hist_seqr::gmean            1                      
system.ruby.Store_Conditional.latency_hist_seqr |           0      0.00%      0.00% |         330    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Store_Conditional.latency_hist_seqr::total          330                      
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.delayHist::bucket_size                 32                       # delay histogram for all message
system.ruby.delayHist::max_bucket                 319                       # delay histogram for all message
system.ruby.delayHist::samples                  56868                       # delay histogram for all message
system.ruby.delayHist::mean                 33.219174                       # delay histogram for all message
system.ruby.delayHist::gmean                29.338660                       # delay histogram for all message
system.ruby.delayHist::stdev                17.975036                       # delay histogram for all message
system.ruby.delayHist                    |       28750     50.56%     50.56% |       24425     42.95%     93.51% |        3285      5.78%     99.28% |         226      0.40%     99.68% |         108      0.19%     99.87% |          34      0.06%     99.93% |          25      0.04%     99.97% |          10      0.02%     99.99% |           5      0.01%    100.00% |           0      0.00%    100.00% # delay histogram for all message
system.ruby.delayHist::total                    56868                       # delay histogram for all message
system.ruby.delayVCHist.vnet_0::bucket_size           16                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::max_bucket          159                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::samples         25271                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::mean        34.081239                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::gmean       29.389384                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::stdev       18.783865                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0           |        4267     16.88%     16.88% |        8714     34.48%     51.37% |        7162     28.34%     79.71% |        2359      9.33%     89.04% |        2215      8.76%     97.81% |         543      2.15%     99.96% |           5      0.02%     99.98% |           5      0.02%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::total           25271                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_1::bucket_size           32                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::max_bucket          319                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::samples         28895                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::mean        32.937775                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::gmean       29.764416                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::stdev       17.229643                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1           |       14075     48.71%     48.71% |       13980     48.38%     97.09% |         485      1.68%     98.77% |         193      0.67%     99.44% |          89      0.31%     99.75% |          33      0.11%     99.86% |          25      0.09%     99.95% |          10      0.03%     99.98% |           5      0.02%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::total           28895                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_2::bucket_size           32                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::max_bucket          319                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::samples          2702                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::mean        28.165803                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::gmean       24.746328                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::stdev       17.104052                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2           |        1694     62.69%     62.69% |         924     34.20%     96.89% |          42      1.55%     98.45% |          23      0.85%     99.30% |          18      0.67%     99.96% |           1      0.04%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::total            2702                       # delay histogram for vnet_2
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.requestToDir.avg_buf_msgs     0.000599                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToDir.avg_stall_time 11571.248595                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromDir.avg_buf_msgs     0.003261                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromDir.avg_stall_time   564.857241                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.000934                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time   499.503119                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseToDir.avg_buf_msgs     0.000564                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseToDir.avg_stall_time 13340.322057                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl1.requestToDir.avg_buf_msgs     0.000674                       # Average number of messages in buffer
system.ruby.dir_cntrl1.requestToDir.avg_stall_time 17360.782405                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseFromDir.avg_buf_msgs     0.002455                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseFromDir.avg_stall_time   587.616939                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseFromMemory.avg_buf_msgs     0.001054                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseFromMemory.avg_stall_time   499.217175                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseToDir.avg_buf_msgs     0.000632                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseToDir.avg_stall_time 17647.659729                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl2.requestToDir.avg_buf_msgs     0.000556                       # Average number of messages in buffer
system.ruby.dir_cntrl2.requestToDir.avg_stall_time 16845.396032                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseFromDir.avg_buf_msgs     0.002140                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseFromDir.avg_stall_time   531.039422                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseFromMemory.avg_buf_msgs     0.000878                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseFromMemory.avg_stall_time   499.950571                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseToDir.avg_buf_msgs     0.000514                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseToDir.avg_stall_time 17628.239758                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl3.requestToDir.avg_buf_msgs     0.000526                       # Average number of messages in buffer
system.ruby.dir_cntrl3.requestToDir.avg_stall_time 11628.460355                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseFromDir.avg_buf_msgs     0.003142                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseFromDir.avg_stall_time   745.239250                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseFromMemory.avg_buf_msgs     0.000855                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseFromMemory.avg_stall_time   499.879587                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseToDir.avg_buf_msgs     0.000495                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseToDir.avg_stall_time 12349.668638                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples       166455                      
system.ruby.hit_latency_hist_seqr::mean             1                      
system.ruby.hit_latency_hist_seqr::gmean            1                      
system.ruby.hit_latency_hist_seqr        |           0      0.00%      0.00% |      166455    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total       166455                      
system.ruby.l1_cntrl0.L1Dcache.demand_accesses        36556                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Dcache.demand_hits        30816                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses         5740                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses       120276                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits       115654                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses         4622                       # Number of cache demand misses
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.090143                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time   500.076443                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.mandatoryQueue.num_msg_stalls            3                       # Number of times messages were stalled
system.ruby.l1_cntrl0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl0.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.requestFromL1Cache.avg_buf_msgs     0.098277                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestFromL1Cache.avg_stall_time  7104.414334                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.requestToL1Cache.avg_buf_msgs     0.000844                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestToL1Cache.avg_stall_time 13354.580171                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl0.responseFromL1Cache.avg_buf_msgs     0.001958                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseFromL1Cache.avg_stall_time  1020.137345                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseToL1Cache.avg_buf_msgs     0.009226                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseToL1Cache.avg_stall_time 17283.080104                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.triggerQueue.avg_buf_msgs     0.018687                       # Average number of messages in buffer
system.ruby.l1_cntrl0.triggerQueue.avg_stall_time 62798.867951                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_buf_msgs     0.003296                       # Average number of messages in buffer
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_stall_time   499.773831                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.L1Dcache.demand_accesses          355                       # Number of cache demand accesses
system.ruby.l1_cntrl1.L1Dcache.demand_hits          268                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Dcache.demand_misses           87                       # Number of cache demand misses
system.ruby.l1_cntrl1.L1Icache.demand_accesses         1045                       # Number of cache demand accesses
system.ruby.l1_cntrl1.L1Icache.demand_hits          996                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Icache.demand_misses           49                       # Number of cache demand misses
system.ruby.l1_cntrl1.mandatoryQueue.avg_buf_msgs     0.000805                       # Average number of messages in buffer
system.ruby.l1_cntrl1.mandatoryQueue.avg_stall_time   124.544789                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl1.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl1.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl1.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl1.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl1.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl1.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl1.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl1.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl1.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.requestFromL1Cache.avg_buf_msgs     0.000474                       # Average number of messages in buffer
system.ruby.l1_cntrl1.requestFromL1Cache.avg_stall_time   271.031100                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.requestToL1Cache.avg_buf_msgs     0.000081                       # Average number of messages in buffer
system.ruby.l1_cntrl1.requestToL1Cache.avg_stall_time  3936.161826                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl1.responseFromL1Cache.avg_buf_msgs     0.000131                       # Average number of messages in buffer
system.ruby.l1_cntrl1.responseFromL1Cache.avg_stall_time   243.324720                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.responseToL1Cache.avg_buf_msgs     0.000087                       # Average number of messages in buffer
system.ruby.l1_cntrl1.responseToL1Cache.avg_stall_time  3390.873808                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.sequencer.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.triggerQueue.avg_buf_msgs     0.000294                       # Average number of messages in buffer
system.ruby.l1_cntrl1.triggerQueue.avg_stall_time 15613.723522                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.unblockFromL1Cache.avg_buf_msgs     0.000047                       # Average number of messages in buffer
system.ruby.l1_cntrl1.unblockFromL1Cache.avg_stall_time   124.504269                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.L1Dcache.demand_accesses          393                       # Number of cache demand accesses
system.ruby.l1_cntrl10.L1Dcache.demand_hits          301                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Dcache.demand_misses           92                       # Number of cache demand misses
system.ruby.l1_cntrl10.L1Icache.demand_accesses         1169                       # Number of cache demand accesses
system.ruby.l1_cntrl10.L1Icache.demand_hits         1120                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Icache.demand_misses           49                       # Number of cache demand misses
system.ruby.l1_cntrl10.mandatoryQueue.avg_buf_msgs     0.000898                       # Average number of messages in buffer
system.ruby.l1_cntrl10.mandatoryQueue.avg_stall_time    48.471940                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl10.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl10.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl10.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl10.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl10.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl10.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl10.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl10.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl10.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.requestFromL1Cache.avg_buf_msgs     0.000466                       # Average number of messages in buffer
system.ruby.l1_cntrl10.requestFromL1Cache.avg_stall_time   112.949551                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.requestToL1Cache.avg_buf_msgs     0.000100                       # Average number of messages in buffer
system.ruby.l1_cntrl10.requestToL1Cache.avg_stall_time  1066.631538                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl10.responseFromL1Cache.avg_buf_msgs     0.000132                       # Average number of messages in buffer
system.ruby.l1_cntrl10.responseFromL1Cache.avg_stall_time    94.821285                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.responseToL1Cache.avg_buf_msgs     0.000091                       # Average number of messages in buffer
system.ruby.l1_cntrl10.responseToL1Cache.avg_stall_time  1750.758155                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.sequencer.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.triggerQueue.avg_buf_msgs     0.000294                       # Average number of messages in buffer
system.ruby.l1_cntrl10.triggerQueue.avg_stall_time  5965.049968                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.unblockFromL1Cache.avg_buf_msgs     0.000049                       # Average number of messages in buffer
system.ruby.l1_cntrl10.unblockFromL1Cache.avg_stall_time    48.434867                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.L1Dcache.demand_accesses          304                       # Number of cache demand accesses
system.ruby.l1_cntrl11.L1Dcache.demand_hits          214                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Dcache.demand_misses           90                       # Number of cache demand misses
system.ruby.l1_cntrl11.L1Icache.demand_accesses          880                       # Number of cache demand accesses
system.ruby.l1_cntrl11.L1Icache.demand_hits          831                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Icache.demand_misses           49                       # Number of cache demand misses
system.ruby.l1_cntrl11.mandatoryQueue.avg_buf_msgs     0.000681                       # Average number of messages in buffer
system.ruby.l1_cntrl11.mandatoryQueue.avg_stall_time    40.173533                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl11.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl11.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl11.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl11.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl11.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl11.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl11.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl11.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl11.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.requestFromL1Cache.avg_buf_msgs     0.000468                       # Average number of messages in buffer
system.ruby.l1_cntrl11.requestFromL1Cache.avg_stall_time    99.079405                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.requestToL1Cache.avg_buf_msgs     0.000101                       # Average number of messages in buffer
system.ruby.l1_cntrl11.requestToL1Cache.avg_stall_time  1065.688940                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl11.responseFromL1Cache.avg_buf_msgs     0.000129                       # Average number of messages in buffer
system.ruby.l1_cntrl11.responseFromL1Cache.avg_stall_time    86.395855                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.responseToL1Cache.avg_buf_msgs     0.000090                       # Average number of messages in buffer
system.ruby.l1_cntrl11.responseToL1Cache.avg_stall_time  1692.381922                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.sequencer.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.triggerQueue.avg_buf_msgs     0.000294                       # Average number of messages in buffer
system.ruby.l1_cntrl11.triggerQueue.avg_stall_time  4854.592298                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.unblockFromL1Cache.avg_buf_msgs     0.000048                       # Average number of messages in buffer
system.ruby.l1_cntrl11.unblockFromL1Cache.avg_stall_time    40.129563                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.L1Dcache.demand_accesses          323                       # Number of cache demand accesses
system.ruby.l1_cntrl12.L1Dcache.demand_hits          242                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Dcache.demand_misses           81                       # Number of cache demand misses
system.ruby.l1_cntrl12.L1Icache.demand_accesses          976                       # Number of cache demand accesses
system.ruby.l1_cntrl12.L1Icache.demand_hits          924                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Icache.demand_misses           52                       # Number of cache demand misses
system.ruby.l1_cntrl12.mandatoryQueue.avg_buf_msgs     0.000747                       # Average number of messages in buffer
system.ruby.l1_cntrl12.mandatoryQueue.avg_stall_time    31.837479                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl12.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl12.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl12.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl12.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl12.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl12.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl12.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl12.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl12.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.requestFromL1Cache.avg_buf_msgs     0.000413                       # Average number of messages in buffer
system.ruby.l1_cntrl12.requestFromL1Cache.avg_stall_time    78.116416                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.requestToL1Cache.avg_buf_msgs     0.000088                       # Average number of messages in buffer
system.ruby.l1_cntrl12.requestToL1Cache.avg_stall_time   666.099191                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl12.responseFromL1Cache.avg_buf_msgs     0.000116                       # Average number of messages in buffer
system.ruby.l1_cntrl12.responseFromL1Cache.avg_stall_time    58.062411                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.responseToL1Cache.avg_buf_msgs     0.000086                       # Average number of messages in buffer
system.ruby.l1_cntrl12.responseToL1Cache.avg_stall_time  1641.650699                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.sequencer.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.triggerQueue.avg_buf_msgs     0.000368                       # Average number of messages in buffer
system.ruby.l1_cntrl12.triggerQueue.avg_stall_time  3770.398931                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.unblockFromL1Cache.avg_buf_msgs     0.000044                       # Average number of messages in buffer
system.ruby.l1_cntrl12.unblockFromL1Cache.avg_stall_time    31.786612                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.L1Dcache.demand_accesses          400                       # Number of cache demand accesses
system.ruby.l1_cntrl13.L1Dcache.demand_hits          313                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Dcache.demand_misses           87                       # Number of cache demand misses
system.ruby.l1_cntrl13.L1Icache.demand_accesses         1195                       # Number of cache demand accesses
system.ruby.l1_cntrl13.L1Icache.demand_hits         1146                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Icache.demand_misses           49                       # Number of cache demand misses
system.ruby.l1_cntrl13.mandatoryQueue.avg_buf_msgs     0.000917                       # Average number of messages in buffer
system.ruby.l1_cntrl13.mandatoryQueue.avg_stall_time    23.554303                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl13.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl13.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl13.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl13.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl13.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl13.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl13.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl13.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl13.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.requestFromL1Cache.avg_buf_msgs     0.000444                       # Average number of messages in buffer
system.ruby.l1_cntrl13.requestFromL1Cache.avg_stall_time    66.643888                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.requestToL1Cache.avg_buf_msgs     0.000095                       # Average number of messages in buffer
system.ruby.l1_cntrl13.requestToL1Cache.avg_stall_time   565.412756                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl13.responseFromL1Cache.avg_buf_msgs     0.000127                       # Average number of messages in buffer
system.ruby.l1_cntrl13.responseFromL1Cache.avg_stall_time    45.605892                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.responseToL1Cache.avg_buf_msgs     0.000089                       # Average number of messages in buffer
system.ruby.l1_cntrl13.responseToL1Cache.avg_stall_time  1144.557252                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.sequencer.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.triggerQueue.avg_buf_msgs     0.000294                       # Average number of messages in buffer
system.ruby.l1_cntrl13.triggerQueue.avg_stall_time  2736.122453                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.unblockFromL1Cache.avg_buf_msgs     0.000047                       # Average number of messages in buffer
system.ruby.l1_cntrl13.unblockFromL1Cache.avg_stall_time    23.506885                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.L1Dcache.demand_accesses          349                       # Number of cache demand accesses
system.ruby.l1_cntrl14.L1Dcache.demand_hits          263                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Dcache.demand_misses           86                       # Number of cache demand misses
system.ruby.l1_cntrl14.L1Icache.demand_accesses         1027                       # Number of cache demand accesses
system.ruby.l1_cntrl14.L1Icache.demand_hits          979                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Icache.demand_misses           48                       # Number of cache demand misses
system.ruby.l1_cntrl14.mandatoryQueue.avg_buf_msgs     0.000791                       # Average number of messages in buffer
system.ruby.l1_cntrl14.mandatoryQueue.avg_stall_time    15.439820                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl14.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl14.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl14.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl14.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl14.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl14.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl14.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl14.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl14.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl14.requestFromL1Cache.avg_buf_msgs     0.000495                       # Average number of messages in buffer
system.ruby.l1_cntrl14.requestFromL1Cache.avg_stall_time    52.519123                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.requestToL1Cache.avg_buf_msgs     0.000042                       # Average number of messages in buffer
system.ruby.l1_cntrl14.requestToL1Cache.avg_stall_time   373.987570                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.responseFromL1Cache.avg_buf_msgs     0.000107                       # Average number of messages in buffer
system.ruby.l1_cntrl14.responseFromL1Cache.avg_stall_time    26.933901                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.responseToL1Cache.avg_buf_msgs     0.000089                       # Average number of messages in buffer
system.ruby.l1_cntrl14.responseToL1Cache.avg_stall_time   719.181397                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.sequencer.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl14.triggerQueue.avg_buf_msgs     0.000294                       # Average number of messages in buffer
system.ruby.l1_cntrl14.triggerQueue.avg_stall_time  1716.633440                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.unblockFromL1Cache.avg_buf_msgs     0.000047                       # Average number of messages in buffer
system.ruby.l1_cntrl14.unblockFromL1Cache.avg_stall_time    15.395850                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.L1Dcache.demand_accesses          345                       # Number of cache demand accesses
system.ruby.l1_cntrl15.L1Dcache.demand_hits          270                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Dcache.demand_misses           75                       # Number of cache demand misses
system.ruby.l1_cntrl15.L1Icache.demand_accesses         1453                       # Number of cache demand accesses
system.ruby.l1_cntrl15.L1Icache.demand_hits         1402                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Icache.demand_misses           51                       # Number of cache demand misses
system.ruby.l1_cntrl15.mandatoryQueue.avg_buf_msgs     0.001033                       # Average number of messages in buffer
system.ruby.l1_cntrl15.mandatoryQueue.avg_stall_time     7.588002                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl15.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl15.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl15.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl15.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl15.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl15.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl15.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl15.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl15.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.requestFromL1Cache.avg_buf_msgs     0.000501                       # Average number of messages in buffer
system.ruby.l1_cntrl15.requestFromL1Cache.avg_stall_time    38.708753                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.requestToL1Cache.avg_buf_msgs     0.000143                       # Average number of messages in buffer
system.ruby.l1_cntrl15.requestToL1Cache.avg_stall_time   268.180013                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.requestToL1Cache.num_msg_stalls            2                       # Number of times messages were stalled
system.ruby.l1_cntrl15.responseFromL1Cache.avg_buf_msgs     0.000085                       # Average number of messages in buffer
system.ruby.l1_cntrl15.responseFromL1Cache.avg_stall_time    11.461896                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.responseToL1Cache.avg_buf_msgs     0.000087                       # Average number of messages in buffer
system.ruby.l1_cntrl15.responseToL1Cache.avg_stall_time   435.504327                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.sequencer.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.triggerQueue.avg_buf_msgs     0.000883                       # Average number of messages in buffer
system.ruby.l1_cntrl15.triggerQueue.avg_stall_time   736.724806                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.unblockFromL1Cache.avg_buf_msgs     0.000040                       # Average number of messages in buffer
system.ruby.l1_cntrl15.unblockFromL1Cache.avg_stall_time     7.537136                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.L1Dcache.demand_accesses          379                       # Number of cache demand accesses
system.ruby.l1_cntrl2.L1Dcache.demand_hits          291                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Dcache.demand_misses           88                       # Number of cache demand misses
system.ruby.l1_cntrl2.L1Icache.demand_accesses         1123                       # Number of cache demand accesses
system.ruby.l1_cntrl2.L1Icache.demand_hits         1074                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Icache.demand_misses           49                       # Number of cache demand misses
system.ruby.l1_cntrl2.mandatoryQueue.avg_buf_msgs     0.000863                       # Average number of messages in buffer
system.ruby.l1_cntrl2.mandatoryQueue.avg_stall_time   116.192642                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl2.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl2.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl2.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl2.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl2.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl2.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl2.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl2.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl2.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.requestFromL1Cache.avg_buf_msgs     0.000429                       # Average number of messages in buffer
system.ruby.l1_cntrl2.requestFromL1Cache.avg_stall_time   251.235163                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.requestToL1Cache.avg_buf_msgs     0.000089                       # Average number of messages in buffer
system.ruby.l1_cntrl2.requestToL1Cache.avg_stall_time  4397.120003                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl2.responseFromL1Cache.avg_buf_msgs     0.000109                       # Average number of messages in buffer
system.ruby.l1_cntrl2.responseFromL1Cache.avg_stall_time   221.930947                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.responseToL1Cache.avg_buf_msgs     0.000088                       # Average number of messages in buffer
system.ruby.l1_cntrl2.responseToL1Cache.avg_stall_time  2656.996435                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.sequencer.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.triggerQueue.avg_buf_msgs     0.000294                       # Average number of messages in buffer
system.ruby.l1_cntrl2.triggerQueue.avg_stall_time 14621.786278                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.unblockFromL1Cache.avg_buf_msgs     0.000047                       # Average number of messages in buffer
system.ruby.l1_cntrl2.unblockFromL1Cache.avg_stall_time   116.155570                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.L1Dcache.demand_accesses          383                       # Number of cache demand accesses
system.ruby.l1_cntrl3.L1Dcache.demand_hits          295                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Dcache.demand_misses           88                       # Number of cache demand misses
system.ruby.l1_cntrl3.L1Icache.demand_accesses         1137                       # Number of cache demand accesses
system.ruby.l1_cntrl3.L1Icache.demand_hits         1088                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Icache.demand_misses           49                       # Number of cache demand misses
system.ruby.l1_cntrl3.mandatoryQueue.avg_buf_msgs     0.000874                       # Average number of messages in buffer
system.ruby.l1_cntrl3.mandatoryQueue.avg_stall_time   107.627546                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl3.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl3.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl3.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl3.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl3.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl3.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl3.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl3.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl3.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.requestFromL1Cache.avg_buf_msgs     0.000476                       # Average number of messages in buffer
system.ruby.l1_cntrl3.requestFromL1Cache.avg_stall_time   239.243914                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.requestToL1Cache.avg_buf_msgs     0.000095                       # Average number of messages in buffer
system.ruby.l1_cntrl3.requestToL1Cache.avg_stall_time  4861.134187                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl3.responseFromL1Cache.avg_buf_msgs     0.000118                       # Average number of messages in buffer
system.ruby.l1_cntrl3.responseFromL1Cache.avg_stall_time   209.879347                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.responseToL1Cache.avg_buf_msgs     0.000087                       # Average number of messages in buffer
system.ruby.l1_cntrl3.responseToL1Cache.avg_stall_time  3134.964113                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.sequencer.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.triggerQueue.avg_buf_msgs     0.000294                       # Average number of messages in buffer
system.ruby.l1_cntrl3.triggerQueue.avg_stall_time 13504.486647                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.unblockFromL1Cache.avg_buf_msgs     0.000047                       # Average number of messages in buffer
system.ruby.l1_cntrl3.unblockFromL1Cache.avg_stall_time   107.583577                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.L1Dcache.demand_accesses          373                       # Number of cache demand accesses
system.ruby.l1_cntrl4.L1Dcache.demand_hits          286                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Dcache.demand_misses           87                       # Number of cache demand misses
system.ruby.l1_cntrl4.L1Icache.demand_accesses         1105                       # Number of cache demand accesses
system.ruby.l1_cntrl4.L1Icache.demand_hits         1056                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Icache.demand_misses           49                       # Number of cache demand misses
system.ruby.l1_cntrl4.mandatoryQueue.avg_buf_msgs     0.000849                       # Average number of messages in buffer
system.ruby.l1_cntrl4.mandatoryQueue.avg_stall_time    99.400697                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl4.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl4.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl4.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl4.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl4.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl4.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl4.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl4.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl4.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.requestFromL1Cache.avg_buf_msgs     0.000506                       # Average number of messages in buffer
system.ruby.l1_cntrl4.requestFromL1Cache.avg_stall_time   223.239391                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.requestToL1Cache.avg_buf_msgs     0.000080                       # Average number of messages in buffer
system.ruby.l1_cntrl4.requestToL1Cache.avg_stall_time  4184.071996                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl4.responseFromL1Cache.avg_buf_msgs     0.000139                       # Average number of messages in buffer
system.ruby.l1_cntrl4.responseFromL1Cache.avg_stall_time   190.927160                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.responseToL1Cache.avg_buf_msgs     0.000088                       # Average number of messages in buffer
system.ruby.l1_cntrl4.responseToL1Cache.avg_stall_time  3975.917534                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.sequencer.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.triggerQueue.avg_buf_msgs     0.000294                       # Average number of messages in buffer
system.ruby.l1_cntrl4.triggerQueue.avg_stall_time 12443.872297                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.unblockFromL1Cache.avg_buf_msgs     0.000047                       # Average number of messages in buffer
system.ruby.l1_cntrl4.unblockFromL1Cache.avg_stall_time    99.356727                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.L1Dcache.demand_accesses          373                       # Number of cache demand accesses
system.ruby.l1_cntrl5.L1Dcache.demand_hits          286                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Dcache.demand_misses           87                       # Number of cache demand misses
system.ruby.l1_cntrl5.L1Icache.demand_accesses         1108                       # Number of cache demand accesses
system.ruby.l1_cntrl5.L1Icache.demand_hits         1059                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Icache.demand_misses           49                       # Number of cache demand misses
system.ruby.l1_cntrl5.mandatoryQueue.avg_buf_msgs     0.000851                       # Average number of messages in buffer
system.ruby.l1_cntrl5.mandatoryQueue.avg_stall_time    91.248854                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl5.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl5.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl5.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl5.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl5.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl5.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl5.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl5.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl5.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.requestFromL1Cache.avg_buf_msgs     0.000485                       # Average number of messages in buffer
system.ruby.l1_cntrl5.requestFromL1Cache.avg_stall_time   203.630252                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.requestToL1Cache.avg_buf_msgs     0.000085                       # Average number of messages in buffer
system.ruby.l1_cntrl5.requestToL1Cache.avg_stall_time  3018.730353                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl5.responseFromL1Cache.avg_buf_msgs     0.000116                       # Average number of messages in buffer
system.ruby.l1_cntrl5.responseFromL1Cache.avg_stall_time   177.649882                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.responseToL1Cache.avg_buf_msgs     0.000088                       # Average number of messages in buffer
system.ruby.l1_cntrl5.responseToL1Cache.avg_stall_time  3167.906646                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.sequencer.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.triggerQueue.avg_buf_msgs     0.000294                       # Average number of messages in buffer
system.ruby.l1_cntrl5.triggerQueue.avg_stall_time 11409.485465                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.unblockFromL1Cache.avg_buf_msgs     0.000047                       # Average number of messages in buffer
system.ruby.l1_cntrl5.unblockFromL1Cache.avg_stall_time    91.208333                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.L1Dcache.demand_accesses          377                       # Number of cache demand accesses
system.ruby.l1_cntrl6.L1Dcache.demand_hits          286                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Dcache.demand_misses           91                       # Number of cache demand misses
system.ruby.l1_cntrl6.L1Icache.demand_accesses         1122                       # Number of cache demand accesses
system.ruby.l1_cntrl6.L1Icache.demand_hits         1073                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Icache.demand_misses           49                       # Number of cache demand misses
system.ruby.l1_cntrl6.mandatoryQueue.avg_buf_msgs     0.000862                       # Average number of messages in buffer
system.ruby.l1_cntrl6.mandatoryQueue.avg_stall_time    82.824574                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl6.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl6.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl6.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl6.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl6.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl6.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl6.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl6.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl6.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.requestFromL1Cache.avg_buf_msgs     0.000469                       # Average number of messages in buffer
system.ruby.l1_cntrl6.requestFromL1Cache.avg_stall_time   185.170349                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.requestToL1Cache.avg_buf_msgs     0.000094                       # Average number of messages in buffer
system.ruby.l1_cntrl6.requestToL1Cache.avg_stall_time  1934.400185                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl6.responseFromL1Cache.avg_buf_msgs     0.000142                       # Average number of messages in buffer
system.ruby.l1_cntrl6.responseFromL1Cache.avg_stall_time   162.899489                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.responseToL1Cache.avg_buf_msgs     0.000095                       # Average number of messages in buffer
system.ruby.l1_cntrl6.responseToL1Cache.avg_stall_time  2458.188513                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.sequencer.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.triggerQueue.avg_buf_msgs     0.000294                       # Average number of messages in buffer
system.ruby.l1_cntrl6.triggerQueue.avg_stall_time 10298.181746                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.unblockFromL1Cache.avg_buf_msgs     0.000049                       # Average number of messages in buffer
system.ruby.l1_cntrl6.unblockFromL1Cache.avg_stall_time    82.787502                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.L1Dcache.demand_accesses          358                       # Number of cache demand accesses
system.ruby.l1_cntrl7.L1Dcache.demand_hits          273                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Dcache.demand_misses           85                       # Number of cache demand misses
system.ruby.l1_cntrl7.L1Icache.demand_accesses         1055                       # Number of cache demand accesses
system.ruby.l1_cntrl7.L1Icache.demand_hits         1006                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Icache.demand_misses           49                       # Number of cache demand misses
system.ruby.l1_cntrl7.mandatoryQueue.avg_buf_msgs     0.000812                       # Average number of messages in buffer
system.ruby.l1_cntrl7.mandatoryQueue.avg_stall_time    74.748312                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl7.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl7.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl7.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl7.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl7.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl7.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl7.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl7.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl7.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl7.requestFromL1Cache.avg_buf_msgs     0.000456                       # Average number of messages in buffer
system.ruby.l1_cntrl7.requestFromL1Cache.avg_stall_time   166.242589                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.requestToL1Cache.avg_buf_msgs     0.000098                       # Average number of messages in buffer
system.ruby.l1_cntrl7.requestToL1Cache.avg_stall_time  1831.625341                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl7.responseFromL1Cache.avg_buf_msgs     0.000110                       # Average number of messages in buffer
system.ruby.l1_cntrl7.responseFromL1Cache.avg_stall_time   139.704413                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.responseToL1Cache.avg_buf_msgs     0.000089                       # Average number of messages in buffer
system.ruby.l1_cntrl7.responseToL1Cache.avg_stall_time  2600.282137                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.sequencer.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl7.triggerQueue.avg_buf_msgs     0.000294                       # Average number of messages in buffer
system.ruby.l1_cntrl7.triggerQueue.avg_stall_time  9305.729516                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.unblockFromL1Cache.avg_buf_msgs     0.000046                       # Average number of messages in buffer
system.ruby.l1_cntrl7.unblockFromL1Cache.avg_stall_time    74.704343                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.L1Dcache.demand_accesses          350                       # Number of cache demand accesses
system.ruby.l1_cntrl8.L1Dcache.demand_hits          264                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Dcache.demand_misses           86                       # Number of cache demand misses
system.ruby.l1_cntrl8.L1Icache.demand_accesses         1037                       # Number of cache demand accesses
system.ruby.l1_cntrl8.L1Icache.demand_hits          988                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Icache.demand_misses           49                       # Number of cache demand misses
system.ruby.l1_cntrl8.mandatoryQueue.avg_buf_msgs     0.000797                       # Average number of messages in buffer
system.ruby.l1_cntrl8.mandatoryQueue.avg_stall_time    66.366852                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl8.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl8.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl8.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl8.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl8.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl8.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl8.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl8.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl8.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.requestFromL1Cache.avg_buf_msgs     0.000463                       # Average number of messages in buffer
system.ruby.l1_cntrl8.requestFromL1Cache.avg_stall_time   151.854009                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.requestToL1Cache.avg_buf_msgs     0.000079                       # Average number of messages in buffer
system.ruby.l1_cntrl8.requestToL1Cache.avg_stall_time  1353.310526                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl8.responseFromL1Cache.avg_buf_msgs     0.000109                       # Average number of messages in buffer
system.ruby.l1_cntrl8.responseFromL1Cache.avg_stall_time   128.348849                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.responseToL1Cache.avg_buf_msgs     0.000087                       # Average number of messages in buffer
system.ruby.l1_cntrl8.responseToL1Cache.avg_stall_time  3002.177048                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.sequencer.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.triggerQueue.avg_buf_msgs     0.000294                       # Average number of messages in buffer
system.ruby.l1_cntrl8.triggerQueue.avg_stall_time  8258.173748                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.unblockFromL1Cache.avg_buf_msgs     0.000045                       # Average number of messages in buffer
system.ruby.l1_cntrl8.unblockFromL1Cache.avg_stall_time    66.322883                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.L1Dcache.demand_accesses          385                       # Number of cache demand accesses
system.ruby.l1_cntrl9.L1Dcache.demand_hits          295                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Dcache.demand_misses           90                       # Number of cache demand misses
system.ruby.l1_cntrl9.L1Icache.demand_accesses         1145                       # Number of cache demand accesses
system.ruby.l1_cntrl9.L1Icache.demand_hits         1096                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Icache.demand_misses           49                       # Number of cache demand misses
system.ruby.l1_cntrl9.mandatoryQueue.avg_buf_msgs     0.000879                       # Average number of messages in buffer
system.ruby.l1_cntrl9.mandatoryQueue.avg_stall_time    56.394452                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl9.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl9.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl9.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl9.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl9.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl9.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl9.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl9.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl9.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.requestFromL1Cache.avg_buf_msgs     0.000522                       # Average number of messages in buffer
system.ruby.l1_cntrl9.requestFromL1Cache.avg_stall_time   133.245817                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.requestToL1Cache.avg_buf_msgs     0.000090                       # Average number of messages in buffer
system.ruby.l1_cntrl9.requestToL1Cache.avg_stall_time  1260.700639                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl9.responseFromL1Cache.avg_buf_msgs     0.000114                       # Average number of messages in buffer
system.ruby.l1_cntrl9.responseFromL1Cache.avg_stall_time   104.792535                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.responseToL1Cache.avg_buf_msgs     0.000091                       # Average number of messages in buffer
system.ruby.l1_cntrl9.responseToL1Cache.avg_stall_time  2306.251354                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.sequencer.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.triggerQueue.avg_buf_msgs     0.000294                       # Average number of messages in buffer
system.ruby.l1_cntrl9.triggerQueue.avg_stall_time  6979.646610                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.unblockFromL1Cache.avg_buf_msgs     0.000048                       # Average number of messages in buffer
system.ruby.l1_cntrl9.unblockFromL1Cache.avg_stall_time    56.353932                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_buf_msgs     0.000382                       # Average number of messages in buffer
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_stall_time   996.590515                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_buf_msgs     0.000121                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_stall_time   486.900035                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_buf_msgs     0.000826                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_stall_time 13306.847930                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.num_msg_stalls            8                       # Number of times messages were stalled
system.ruby.l2_cntrl0.L2cache.demand_accesses          706                       # Number of cache demand accesses
system.ruby.l2_cntrl0.L2cache.demand_hits          354                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses          352                       # Number of cache demand misses
system.ruby.l2_cntrl0.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl0.responseFromL2Cache.avg_buf_msgs     0.001194                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseFromL2Cache.avg_stall_time   695.507721                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.responseToL2Cache.avg_buf_msgs     0.000471                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseToL2Cache.avg_stall_time 14376.201866                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.unblockToL2Cache.avg_buf_msgs     0.000198                       # Average number of messages in buffer
system.ruby.l2_cntrl0.unblockToL2Cache.avg_stall_time  5522.826941                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.DirRequestFromL2Cache.avg_buf_msgs     0.000348                       # Average number of messages in buffer
system.ruby.l2_cntrl1.DirRequestFromL2Cache.avg_stall_time   997.216430                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.L1RequestFromL2Cache.avg_buf_msgs     0.000176                       # Average number of messages in buffer
system.ruby.l2_cntrl1.L1RequestFromL2Cache.avg_stall_time   498.570855                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.L1RequestToL2Cache.avg_buf_msgs     0.000911                       # Average number of messages in buffer
system.ruby.l2_cntrl1.L1RequestToL2Cache.avg_stall_time 15643.218822                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.L2cache.demand_accesses         1029                       # Number of cache demand accesses
system.ruby.l2_cntrl1.L2cache.demand_hits          710                       # Number of cache demand hits
system.ruby.l2_cntrl1.L2cache.demand_misses          319                       # Number of cache demand misses
system.ruby.l2_cntrl1.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl1.responseFromL2Cache.avg_buf_msgs     0.001897                       # Average number of messages in buffer
system.ruby.l2_cntrl1.responseFromL2Cache.avg_stall_time   756.738217                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.responseToL2Cache.avg_buf_msgs     0.000433                       # Average number of messages in buffer
system.ruby.l2_cntrl1.responseToL2Cache.avg_stall_time 14230.711301                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.unblockToL2Cache.avg_buf_msgs     0.000337                       # Average number of messages in buffer
system.ruby.l2_cntrl1.unblockToL2Cache.avg_stall_time  8241.408471                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.DirRequestFromL2Cache.avg_buf_msgs     0.000310                       # Average number of messages in buffer
system.ruby.l2_cntrl10.DirRequestFromL2Cache.avg_stall_time   999.700262                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.L1RequestFromL2Cache.avg_buf_msgs     0.000286                       # Average number of messages in buffer
system.ruby.l2_cntrl10.L1RequestFromL2Cache.avg_stall_time   818.770504                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.L1RequestToL2Cache.avg_buf_msgs     0.000548                       # Average number of messages in buffer
system.ruby.l2_cntrl10.L1RequestToL2Cache.avg_stall_time 24102.051195                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.L2cache.demand_accesses          676                       # Number of cache demand accesses
system.ruby.l2_cntrl10.L2cache.demand_hits          402                       # Number of cache demand hits
system.ruby.l2_cntrl10.L2cache.demand_misses          274                       # Number of cache demand misses
system.ruby.l2_cntrl10.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl10.responseFromL2Cache.avg_buf_msgs     0.001742                       # Average number of messages in buffer
system.ruby.l2_cntrl10.responseFromL2Cache.avg_stall_time   772.202176                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.responseToL2Cache.avg_buf_msgs     0.000391                       # Average number of messages in buffer
system.ruby.l2_cntrl10.responseToL2Cache.avg_stall_time 17416.033678                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.unblockToL2Cache.avg_buf_msgs     0.000184                       # Average number of messages in buffer
system.ruby.l2_cntrl10.unblockToL2Cache.avg_stall_time 16554.175291                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.DirRequestFromL2Cache.avg_buf_msgs     0.000640                       # Average number of messages in buffer
system.ruby.l2_cntrl11.DirRequestFromL2Cache.avg_stall_time  1002.690171                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.L1RequestFromL2Cache.avg_buf_msgs     0.000487                       # Average number of messages in buffer
system.ruby.l2_cntrl11.L1RequestFromL2Cache.avg_stall_time   470.905284                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.L1RequestToL2Cache.avg_buf_msgs     0.007145                       # Average number of messages in buffer
system.ruby.l2_cntrl11.L1RequestToL2Cache.avg_stall_time 28729.668373                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.L1RequestToL2Cache.num_msg_stalls          150                       # Number of times messages were stalled
system.ruby.l2_cntrl11.L2cache.demand_accesses          887                       # Number of cache demand accesses
system.ruby.l2_cntrl11.L2cache.demand_hits          432                       # Number of cache demand hits
system.ruby.l2_cntrl11.L2cache.demand_misses          455                       # Number of cache demand misses
system.ruby.l2_cntrl11.fully_busy_cycles           11                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl11.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl11.responseFromL2Cache.avg_buf_msgs     0.018418                       # Average number of messages in buffer
system.ruby.l2_cntrl11.responseFromL2Cache.avg_stall_time   914.976468                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.responseToL2Cache.avg_buf_msgs     0.000722                       # Average number of messages in buffer
system.ruby.l2_cntrl11.responseToL2Cache.avg_stall_time 17124.993991                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.unblockToL2Cache.avg_buf_msgs     0.000339                       # Average number of messages in buffer
system.ruby.l2_cntrl11.unblockToL2Cache.avg_stall_time 19790.919566                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.DirRequestFromL2Cache.avg_buf_msgs     0.001068                       # Average number of messages in buffer
system.ruby.l2_cntrl12.DirRequestFromL2Cache.avg_stall_time  1007.447185                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.L1RequestFromL2Cache.avg_buf_msgs     0.000811                       # Average number of messages in buffer
system.ruby.l2_cntrl12.L1RequestFromL2Cache.avg_stall_time   804.720171                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.L1RequestToL2Cache.avg_buf_msgs     0.008569                       # Average number of messages in buffer
system.ruby.l2_cntrl12.L1RequestToL2Cache.avg_stall_time 20000.859840                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.L1RequestToL2Cache.num_msg_stalls          202                       # Number of times messages were stalled
system.ruby.l2_cntrl12.L2cache.demand_accesses         1801                       # Number of cache demand accesses
system.ruby.l2_cntrl12.L2cache.demand_hits         1209                       # Number of cache demand hits
system.ruby.l2_cntrl12.L2cache.demand_misses          592                       # Number of cache demand misses
system.ruby.l2_cntrl12.fully_busy_cycles           45                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl12.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl12.responseFromL2Cache.avg_buf_msgs     0.018319                       # Average number of messages in buffer
system.ruby.l2_cntrl12.responseFromL2Cache.avg_stall_time   930.421094                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.responseToL2Cache.avg_buf_msgs     0.000935                       # Average number of messages in buffer
system.ruby.l2_cntrl12.responseToL2Cache.avg_stall_time 22411.882445                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.unblockToL2Cache.avg_buf_msgs     0.000757                       # Average number of messages in buffer
system.ruby.l2_cntrl12.unblockToL2Cache.avg_stall_time 13975.540734                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.DirRequestFromL2Cache.avg_buf_msgs     0.000322                       # Average number of messages in buffer
system.ruby.l2_cntrl13.DirRequestFromL2Cache.avg_stall_time   998.813117                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.L1RequestFromL2Cache.avg_buf_msgs     0.000206                       # Average number of messages in buffer
system.ruby.l2_cntrl13.L1RequestFromL2Cache.avg_stall_time   542.418550                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.L1RequestToL2Cache.avg_buf_msgs     0.000764                       # Average number of messages in buffer
system.ruby.l2_cntrl13.L1RequestToL2Cache.avg_stall_time 22746.248806                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.L2cache.demand_accesses         1003                       # Number of cache demand accesses
system.ruby.l2_cntrl13.L2cache.demand_hits          722                       # Number of cache demand hits
system.ruby.l2_cntrl13.L2cache.demand_misses          281                       # Number of cache demand misses
system.ruby.l2_cntrl13.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl13.responseFromL2Cache.avg_buf_msgs     0.001575                       # Average number of messages in buffer
system.ruby.l2_cntrl13.responseFromL2Cache.avg_stall_time   758.343813                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.responseToL2Cache.avg_buf_msgs     0.000420                       # Average number of messages in buffer
system.ruby.l2_cntrl13.responseToL2Cache.avg_stall_time 22919.223894                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.unblockToL2Cache.avg_buf_msgs     0.000210                       # Average number of messages in buffer
system.ruby.l2_cntrl13.unblockToL2Cache.avg_stall_time 16639.963623                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.DirRequestFromL2Cache.avg_buf_msgs     0.000341                       # Average number of messages in buffer
system.ruby.l2_cntrl14.DirRequestFromL2Cache.avg_stall_time   998.663679                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.L1RequestFromL2Cache.avg_buf_msgs     0.000087                       # Average number of messages in buffer
system.ruby.l2_cntrl14.L1RequestFromL2Cache.avg_stall_time   481.729480                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.L1RequestToL2Cache.avg_buf_msgs     0.000569                       # Average number of messages in buffer
system.ruby.l2_cntrl14.L1RequestToL2Cache.avg_stall_time 28142.437113                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.L2cache.demand_accesses          648                       # Number of cache demand accesses
system.ruby.l2_cntrl14.L2cache.demand_hits          349                       # Number of cache demand hits
system.ruby.l2_cntrl14.L2cache.demand_misses          299                       # Number of cache demand misses
system.ruby.l2_cntrl14.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl14.responseFromL2Cache.avg_buf_msgs     0.001116                       # Average number of messages in buffer
system.ruby.l2_cntrl14.responseFromL2Cache.avg_stall_time   713.641735                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.responseToL2Cache.avg_buf_msgs     0.000414                       # Average number of messages in buffer
system.ruby.l2_cntrl14.responseToL2Cache.avg_stall_time 14644.166861                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.unblockToL2Cache.avg_buf_msgs     0.000213                       # Average number of messages in buffer
system.ruby.l2_cntrl14.unblockToL2Cache.avg_stall_time 19525.811966                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.DirRequestFromL2Cache.avg_buf_msgs     0.000226                       # Average number of messages in buffer
system.ruby.l2_cntrl15.DirRequestFromL2Cache.avg_stall_time   998.214791                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.L1RequestFromL2Cache.avg_buf_msgs     0.000170                       # Average number of messages in buffer
system.ruby.l2_cntrl15.L1RequestFromL2Cache.avg_stall_time   473.372735                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.L1RequestToL2Cache.avg_buf_msgs     0.011894                       # Average number of messages in buffer
system.ruby.l2_cntrl15.L1RequestToL2Cache.avg_stall_time 31319.040336                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.L1RequestToL2Cache.num_msg_stalls          143                       # Number of times messages were stalled
system.ruby.l2_cntrl15.L2cache.demand_accesses          529                       # Number of cache demand accesses
system.ruby.l2_cntrl15.L2cache.demand_hits          302                       # Number of cache demand hits
system.ruby.l2_cntrl15.L2cache.demand_misses          227                       # Number of cache demand misses
system.ruby.l2_cntrl15.fully_busy_cycles           34                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl15.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl15.responseFromL2Cache.avg_buf_msgs     0.001056                       # Average number of messages in buffer
system.ruby.l2_cntrl15.responseFromL2Cache.avg_stall_time   750.121562                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.responseToL2Cache.avg_buf_msgs     0.000280                       # Average number of messages in buffer
system.ruby.l2_cntrl15.responseToL2Cache.avg_stall_time 15474.988687                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.unblockToL2Cache.avg_buf_msgs     0.000171                       # Average number of messages in buffer
system.ruby.l2_cntrl15.unblockToL2Cache.avg_stall_time 21559.332337                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.DirRequestFromL2Cache.avg_buf_msgs     0.000212                       # Average number of messages in buffer
system.ruby.l2_cntrl2.DirRequestFromL2Cache.avg_stall_time  1000.004023                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.L1RequestFromL2Cache.avg_buf_msgs     0.000187                       # Average number of messages in buffer
system.ruby.l2_cntrl2.L1RequestFromL2Cache.avg_stall_time   465.734729                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.L1RequestToL2Cache.avg_buf_msgs     0.000481                       # Average number of messages in buffer
system.ruby.l2_cntrl2.L1RequestToL2Cache.avg_stall_time 18509.729275                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.L2cache.demand_accesses          581                       # Number of cache demand accesses
system.ruby.l2_cntrl2.L2cache.demand_hits          378                       # Number of cache demand hits
system.ruby.l2_cntrl2.L2cache.demand_misses          203                       # Number of cache demand misses
system.ruby.l2_cntrl2.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl2.responseFromL2Cache.avg_buf_msgs     0.001116                       # Average number of messages in buffer
system.ruby.l2_cntrl2.responseFromL2Cache.avg_stall_time   764.971389                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.responseToL2Cache.avg_buf_msgs     0.000274                       # Average number of messages in buffer
system.ruby.l2_cntrl2.responseToL2Cache.avg_stall_time 23409.335108                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.unblockToL2Cache.avg_buf_msgs     0.000191                       # Average number of messages in buffer
system.ruby.l2_cntrl2.unblockToL2Cache.avg_stall_time 11212.725568                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.DirRequestFromL2Cache.avg_buf_msgs     0.000159                       # Average number of messages in buffer
system.ruby.l2_cntrl3.DirRequestFromL2Cache.avg_stall_time   999.836193                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.L1RequestFromL2Cache.avg_buf_msgs     0.000036                       # Average number of messages in buffer
system.ruby.l2_cntrl3.L1RequestFromL2Cache.avg_stall_time   480.648067                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.L1RequestToL2Cache.avg_buf_msgs     0.000580                       # Average number of messages in buffer
system.ruby.l2_cntrl3.L1RequestToL2Cache.avg_stall_time 23806.635841                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.L2cache.demand_accesses          618                       # Number of cache demand accesses
system.ruby.l2_cntrl3.L2cache.demand_hits          475                       # Number of cache demand hits
system.ruby.l2_cntrl3.L2cache.demand_misses          143                       # Number of cache demand misses
system.ruby.l2_cntrl3.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl3.responseFromL2Cache.avg_buf_msgs     0.001001                       # Average number of messages in buffer
system.ruby.l2_cntrl3.responseFromL2Cache.avg_stall_time   689.105740                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.responseToL2Cache.avg_buf_msgs     0.000184                       # Average number of messages in buffer
system.ruby.l2_cntrl3.responseToL2Cache.avg_stall_time 23897.677503                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.unblockToL2Cache.avg_buf_msgs     0.000228                       # Average number of messages in buffer
system.ruby.l2_cntrl3.unblockToL2Cache.avg_stall_time 13931.612574                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.DirRequestFromL2Cache.avg_buf_msgs     0.000168                       # Average number of messages in buffer
system.ruby.l2_cntrl4.DirRequestFromL2Cache.avg_stall_time   997.347476                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.L1RequestFromL2Cache.avg_buf_msgs     0.000043                       # Average number of messages in buffer
system.ruby.l2_cntrl4.L1RequestFromL2Cache.avg_stall_time   460.292312                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.L1RequestToL2Cache.avg_buf_msgs     0.001094                       # Average number of messages in buffer
system.ruby.l2_cntrl4.L1RequestToL2Cache.avg_stall_time 13764.201216                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.L2cache.demand_accesses         1175                       # Number of cache demand accesses
system.ruby.l2_cntrl4.L2cache.demand_hits         1021                       # Number of cache demand hits
system.ruby.l2_cntrl4.L2cache.demand_misses          154                       # Number of cache demand misses
system.ruby.l2_cntrl4.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl4.responseFromL2Cache.avg_buf_msgs     0.001881                       # Average number of messages in buffer
system.ruby.l2_cntrl4.responseFromL2Cache.avg_stall_time   780.934527                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.responseToL2Cache.avg_buf_msgs     0.000198                       # Average number of messages in buffer
system.ruby.l2_cntrl4.responseToL2Cache.avg_stall_time 17565.970558                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.unblockToL2Cache.avg_buf_msgs     0.000426                       # Average number of messages in buffer
system.ruby.l2_cntrl4.unblockToL2Cache.avg_stall_time  8083.847373                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.DirRequestFromL2Cache.avg_buf_msgs     0.000283                       # Average number of messages in buffer
system.ruby.l2_cntrl5.DirRequestFromL2Cache.avg_stall_time   998.945887                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.L1RequestFromL2Cache.avg_buf_msgs     0.000113                       # Average number of messages in buffer
system.ruby.l2_cntrl5.L1RequestFromL2Cache.avg_stall_time   555.505008                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.L1RequestToL2Cache.avg_buf_msgs     0.000543                       # Average number of messages in buffer
system.ruby.l2_cntrl5.L1RequestToL2Cache.avg_stall_time 18695.572093                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.L2cache.demand_accesses          623                       # Number of cache demand accesses
system.ruby.l2_cntrl5.L2cache.demand_hits          372                       # Number of cache demand hits
system.ruby.l2_cntrl5.L2cache.demand_misses          251                       # Number of cache demand misses
system.ruby.l2_cntrl5.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl5.responseFromL2Cache.avg_buf_msgs     0.001287                       # Average number of messages in buffer
system.ruby.l2_cntrl5.responseFromL2Cache.avg_stall_time   767.801514                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.responseToL2Cache.avg_buf_msgs     0.000363                       # Average number of messages in buffer
system.ruby.l2_cntrl5.responseToL2Cache.avg_stall_time 17410.696428                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.unblockToL2Cache.avg_buf_msgs     0.000190                       # Average number of messages in buffer
system.ruby.l2_cntrl5.unblockToL2Cache.avg_stall_time 11073.826976                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.DirRequestFromL2Cache.avg_buf_msgs     0.000260                       # Average number of messages in buffer
system.ruby.l2_cntrl6.DirRequestFromL2Cache.avg_stall_time   999.216600                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.L1RequestFromL2Cache.avg_buf_msgs     0.000129                       # Average number of messages in buffer
system.ruby.l2_cntrl6.L1RequestFromL2Cache.avg_stall_time   553.669795                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.L1RequestToL2Cache.avg_buf_msgs     0.000461                       # Average number of messages in buffer
system.ruby.l2_cntrl6.L1RequestToL2Cache.avg_stall_time 21306.335531                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.L2cache.demand_accesses          563                       # Number of cache demand accesses
system.ruby.l2_cntrl6.L2cache.demand_hits          330                       # Number of cache demand hits
system.ruby.l2_cntrl6.L2cache.demand_misses          233                       # Number of cache demand misses
system.ruby.l2_cntrl6.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl6.responseFromL2Cache.avg_buf_msgs     0.001214                       # Average number of messages in buffer
system.ruby.l2_cntrl6.responseFromL2Cache.avg_stall_time   740.646619                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.responseToL2Cache.avg_buf_msgs     0.000338                       # Average number of messages in buffer
system.ruby.l2_cntrl6.responseToL2Cache.avg_stall_time 20358.204615                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.unblockToL2Cache.avg_buf_msgs     0.000143                       # Average number of messages in buffer
system.ruby.l2_cntrl6.unblockToL2Cache.avg_stall_time 13920.409319                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.DirRequestFromL2Cache.avg_buf_msgs     0.000182                       # Average number of messages in buffer
system.ruby.l2_cntrl7.DirRequestFromL2Cache.avg_stall_time   999.510878                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.L1RequestFromL2Cache.avg_buf_msgs     0.000072                       # Average number of messages in buffer
system.ruby.l2_cntrl7.L1RequestFromL2Cache.avg_stall_time   478.294131                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.L1RequestToL2Cache.avg_buf_msgs     0.000491                       # Average number of messages in buffer
system.ruby.l2_cntrl7.L1RequestToL2Cache.avg_stall_time 24207.352102                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.L1RequestToL2Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l2_cntrl7.L2cache.demand_accesses          588                       # Number of cache demand accesses
system.ruby.l2_cntrl7.L2cache.demand_hits          423                       # Number of cache demand hits
system.ruby.l2_cntrl7.L2cache.demand_misses          165                       # Number of cache demand misses
system.ruby.l2_cntrl7.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl7.responseFromL2Cache.avg_buf_msgs     0.000912                       # Average number of messages in buffer
system.ruby.l2_cntrl7.responseFromL2Cache.avg_stall_time   720.638882                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.responseToL2Cache.avg_buf_msgs     0.000222                       # Average number of messages in buffer
system.ruby.l2_cntrl7.responseToL2Cache.avg_stall_time 19008.136050                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.unblockToL2Cache.avg_buf_msgs     0.000160                       # Average number of messages in buffer
system.ruby.l2_cntrl7.unblockToL2Cache.avg_stall_time 16497.927400                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.DirRequestFromL2Cache.avg_buf_msgs     0.000166                       # Average number of messages in buffer
system.ruby.l2_cntrl8.DirRequestFromL2Cache.avg_stall_time   999.079807                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.L1RequestFromL2Cache.avg_buf_msgs     0.000074                       # Average number of messages in buffer
system.ruby.l2_cntrl8.L1RequestFromL2Cache.avg_stall_time  1086.342976                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.L1RequestToL2Cache.avg_buf_msgs     0.000388                       # Average number of messages in buffer
system.ruby.l2_cntrl8.L1RequestToL2Cache.avg_stall_time 17959.853793                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.L2cache.demand_accesses          474                       # Number of cache demand accesses
system.ruby.l2_cntrl8.L2cache.demand_hits          328                       # Number of cache demand hits
system.ruby.l2_cntrl8.L2cache.demand_misses          146                       # Number of cache demand misses
system.ruby.l2_cntrl8.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl8.responseFromL2Cache.avg_buf_msgs     0.000724                       # Average number of messages in buffer
system.ruby.l2_cntrl8.responseFromL2Cache.avg_stall_time   712.502270                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.responseToL2Cache.avg_buf_msgs     0.000202                       # Average number of messages in buffer
system.ruby.l2_cntrl8.responseToL2Cache.avg_stall_time 20207.017326                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.unblockToL2Cache.avg_buf_msgs     0.000118                       # Average number of messages in buffer
system.ruby.l2_cntrl8.unblockToL2Cache.avg_stall_time 10869.679145                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.DirRequestFromL2Cache.avg_buf_msgs     0.000170                       # Average number of messages in buffer
system.ruby.l2_cntrl9.DirRequestFromL2Cache.avg_stall_time   997.494040                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.L1RequestFromL2Cache.avg_buf_msgs     0.000044                       # Average number of messages in buffer
system.ruby.l2_cntrl9.L1RequestFromL2Cache.avg_stall_time   480.264126                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.L1RequestToL2Cache.avg_buf_msgs     0.000412                       # Average number of messages in buffer
system.ruby.l2_cntrl9.L1RequestToL2Cache.avg_stall_time 20817.150821                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.L2cache.demand_accesses          498                       # Number of cache demand accesses
system.ruby.l2_cntrl9.L2cache.demand_hits          345                       # Number of cache demand hits
system.ruby.l2_cntrl9.L2cache.demand_misses          153                       # Number of cache demand misses
system.ruby.l2_cntrl9.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl9.responseFromL2Cache.avg_buf_msgs     0.000878                       # Average number of messages in buffer
system.ruby.l2_cntrl9.responseFromL2Cache.avg_stall_time   716.133039                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.responseToL2Cache.avg_buf_msgs     0.000205                       # Average number of messages in buffer
system.ruby.l2_cntrl9.responseToL2Cache.avg_stall_time 19862.290297                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.unblockToL2Cache.avg_buf_msgs     0.000128                       # Average number of messages in buffer
system.ruby.l2_cntrl9.unblockToL2Cache.avg_stall_time 13727.649245                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size          256                      
system.ruby.latency_hist_seqr::max_bucket         2559                      
system.ruby.latency_hist_seqr::samples         178845                      
system.ruby.latency_hist_seqr::mean         11.114708                      
system.ruby.latency_hist_seqr::gmean         1.387779                      
system.ruby.latency_hist_seqr::stdev        52.219645                      
system.ruby.latency_hist_seqr            |      176905     98.92%     98.92% |        1767      0.99%     99.90% |          70      0.04%     99.94% |          14      0.01%     99.95% |          22      0.01%     99.96% |          67      0.04%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total           178845                      
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.miss_latency_hist_seqr::samples        12390                      
system.ruby.miss_latency_hist_seqr::mean   147.002018                      
system.ruby.miss_latency_hist_seqr::gmean   113.328368                      
system.ruby.miss_latency_hist_seqr::stdev   139.725399                      
system.ruby.miss_latency_hist_seqr       |       10450     84.34%     84.34% |        1767     14.26%     98.60% |          70      0.56%     99.17% |          14      0.11%     99.28% |          22      0.18%     99.46% |          67      0.54%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total        12390                      
system.ruby.network.average_flit_latency    33.188793                      
system.ruby.network.average_flit_network_latency    28.370631                      
system.ruby.network.average_flit_queueing_latency     4.818162                      
system.ruby.network.average_flit_vnet_latency |   31.262472                       |   27.928760                       |   23.467150                      
system.ruby.network.average_flit_vqueue_latency |    6.501816                       |    4.561617                       |    1.955337                      
system.ruby.network.average_hops             2.831611                      
system.ruby.network.average_packet_latency    33.601170                      
system.ruby.network.average_packet_network_latency    28.473205                      
system.ruby.network.average_packet_queueing_latency     5.127965                      
system.ruby.network.average_packet_vnet_latency |   28.029119                       |   30.253330                       |   23.467150                      
system.ruby.network.average_packet_vqueue_latency |    8.579175                       |    3.698857                       |    1.955337                      
system.ruby.network.avg_link_utilization     0.416115                      
system.ruby.network.avg_vc_load          |    0.091242     21.93%     21.93% |    0.298632     71.77%     93.69% |    0.026242      6.31%    100.00%
system.ruby.network.avg_vc_load::total       0.416115                      
system.ruby.network.ext_in_link_utilization       149858                      
system.ruby.network.ext_links00.credit_links0.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.credit_links1.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.network_links0.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.network_links1.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.credit_links0.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.credit_links1.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.network_links0.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.network_links1.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.credit_links0.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.credit_links1.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.network_links0.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.network_links1.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.credit_links0.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.credit_links1.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.network_links0.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.network_links1.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.credit_links0.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.credit_links1.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.network_links0.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.network_links1.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.credit_links0.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.credit_links1.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.network_links0.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.network_links1.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.credit_links0.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.credit_links1.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.network_links0.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.network_links1.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.credit_links0.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.credit_links1.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.network_links0.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.network_links1.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.credit_links0.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.credit_links1.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.network_links0.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.network_links1.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.credit_links0.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.credit_links1.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.network_links0.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.network_links1.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.credit_links0.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.credit_links1.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.network_links0.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.network_links1.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.credit_links0.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.credit_links1.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.network_links0.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.network_links1.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.credit_links0.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.credit_links1.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.network_links0.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.network_links1.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.credit_links0.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.credit_links1.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.network_links0.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.network_links1.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.credit_links0.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.credit_links1.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.network_links0.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.network_links1.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.credit_links0.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.credit_links1.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.network_links0.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.network_links1.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.credit_links0.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.credit_links1.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.network_links0.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.network_links1.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.credit_links0.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.credit_links1.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.network_links0.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.network_links1.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.credit_links0.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.credit_links1.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.network_links0.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.network_links1.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.credit_links0.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.credit_links1.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.network_links0.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.network_links1.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.credit_links0.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.credit_links1.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.network_links0.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.network_links1.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.credit_links0.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.credit_links1.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.network_links0.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.network_links1.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.credit_links0.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.credit_links1.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.network_links0.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.network_links1.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.credit_links0.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.credit_links1.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.network_links0.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.network_links1.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.credit_links0.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.credit_links1.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.network_links0.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.network_links1.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.credit_links0.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.credit_links1.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.network_links0.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.network_links1.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.credit_links0.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.credit_links1.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.network_links0.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.network_links1.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.credit_links0.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.credit_links1.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.network_links0.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.network_links1.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.credit_links0.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.credit_links1.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.network_links0.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.network_links1.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.credit_links0.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.credit_links1.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.network_links0.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.network_links1.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.credit_links0.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.credit_links1.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.network_links0.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.network_links1.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.credit_links0.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.credit_links1.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.network_links0.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.network_links1.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.credit_links0.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.credit_links1.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.network_links0.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.network_links1.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.credit_links0.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.credit_links1.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.network_links0.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.network_links1.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.credit_links0.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.credit_links1.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.network_links0.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.network_links1.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.credit_links0.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.credit_links1.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.network_links0.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.network_links1.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_out_link_utilization       149821                      
system.ruby.network.flit_network_latency |     1024565                       |     2999465                       |      226458                      
system.ruby.network.flit_queueing_latency |      213084                       |      489904                       |       18869                      
system.ruby.network.flits_injected       |       32776     21.87%     21.87% |      107433     71.69%     93.56% |        9655      6.44%    100.00%
system.ruby.network.flits_injected::total       149864                      
system.ruby.network.flits_received       |       32773     21.87%     21.87% |      107397     71.68%     93.56% |        9650      6.44%    100.00%
system.ruby.network.flits_received::total       149820                      
system.ruby.network.int_link_utilization       424300                      
system.ruby.network.int_links00.credit_link.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links00.network_link.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links01.credit_link.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links01.network_link.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links02.credit_link.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links02.network_link.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links03.credit_link.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links03.network_link.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links04.credit_link.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links04.network_link.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links05.credit_link.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links05.network_link.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links06.credit_link.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links06.network_link.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links07.credit_link.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links07.network_link.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links08.credit_link.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links08.network_link.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links09.credit_link.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links09.network_link.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links10.credit_link.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links10.network_link.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links11.credit_link.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links11.network_link.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links12.credit_link.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links12.network_link.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links13.credit_link.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links13.network_link.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links14.credit_link.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links14.network_link.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links15.credit_link.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links15.network_link.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links16.credit_link.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links16.network_link.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links17.credit_link.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links17.network_link.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links18.credit_link.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links18.network_link.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links19.credit_link.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links19.network_link.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links20.credit_link.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links20.network_link.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links21.credit_link.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links21.network_link.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links22.credit_link.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links22.network_link.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links23.credit_link.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links23.network_link.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links24.credit_link.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links24.network_link.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links25.credit_link.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links25.network_link.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links26.credit_link.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links26.network_link.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links27.credit_link.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links27.network_link.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links28.credit_link.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links28.network_link.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links29.credit_link.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links29.network_link.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links30.credit_link.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links30.network_link.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links31.credit_link.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links31.network_link.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links32.credit_link.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links32.network_link.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links33.credit_link.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links33.network_link.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links34.credit_link.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links34.network_link.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links35.credit_link.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links35.network_link.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links36.credit_link.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links36.network_link.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links37.credit_link.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links37.network_link.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links38.credit_link.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links38.network_link.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links39.credit_link.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links39.network_link.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links40.credit_link.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links40.network_link.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links41.credit_link.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links41.network_link.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links42.credit_link.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links42.network_link.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links43.credit_link.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links43.network_link.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links44.credit_link.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links44.network_link.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links45.credit_link.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links45.network_link.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links46.credit_link.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links46.network_link.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links47.credit_link.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links47.network_link.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs00.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs01.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs02.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs03.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs04.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs05.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs06.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs07.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs08.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs09.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs10.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs11.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs12.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs13.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs14.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs15.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs16.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs17.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs18.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs19.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs20.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs21.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs22.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs23.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs24.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs25.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs26.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs27.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs28.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs29.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs30.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs31.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs32.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs33.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs34.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs35.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.packet_network_latency |      628553                       |      990252                       |      226458                      
system.ruby.network.packet_queueing_latency |      192388                       |      121071                       |       18869                      
system.ruby.network.packets_injected     |       22428     34.60%     34.60% |       32741     50.51%     85.11% |        9655     14.89%    100.00%
system.ruby.network.packets_injected::total        64824                      
system.ruby.network.packets_received     |       22425     34.60%     34.60% |       32732     50.51%     85.11% |        9650     14.89%    100.00%
system.ruby.network.packets_received::total        64807                      
system.ruby.network.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.buffer_reads       107974                      
system.ruby.network.routers00.buffer_writes       107974                      
system.ruby.network.routers00.crossbar_activity       107967                      
system.ruby.network.routers00.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.sw_input_arbiter_activity       108028                      
system.ruby.network.routers00.sw_output_arbiter_activity       107967                      
system.ruby.network.routers01.buffer_reads        48496                      
system.ruby.network.routers01.buffer_writes        48496                      
system.ruby.network.routers01.crossbar_activity        48495                      
system.ruby.network.routers01.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers01.sw_input_arbiter_activity        48527                      
system.ruby.network.routers01.sw_output_arbiter_activity        48495                      
system.ruby.network.routers02.buffer_reads        33607                      
system.ruby.network.routers02.buffer_writes        33607                      
system.ruby.network.routers02.crossbar_activity        33607                      
system.ruby.network.routers02.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers02.sw_input_arbiter_activity        33646                      
system.ruby.network.routers02.sw_output_arbiter_activity        33607                      
system.ruby.network.routers03.buffer_reads        25650                      
system.ruby.network.routers03.buffer_writes        25650                      
system.ruby.network.routers03.crossbar_activity        25647                      
system.ruby.network.routers03.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers03.sw_input_arbiter_activity        25684                      
system.ruby.network.routers03.sw_output_arbiter_activity        25647                      
system.ruby.network.routers04.buffer_reads        65531                      
system.ruby.network.routers04.buffer_writes        65531                      
system.ruby.network.routers04.crossbar_activity        65529                      
system.ruby.network.routers04.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers04.sw_input_arbiter_activity        65650                      
system.ruby.network.routers04.sw_output_arbiter_activity        65529                      
system.ruby.network.routers05.buffer_reads        24042                      
system.ruby.network.routers05.buffer_writes        24042                      
system.ruby.network.routers05.crossbar_activity        24042                      
system.ruby.network.routers05.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers05.sw_input_arbiter_activity        24068                      
system.ruby.network.routers05.sw_output_arbiter_activity        24042                      
system.ruby.network.routers06.buffer_reads        19726                      
system.ruby.network.routers06.buffer_writes        19726                      
system.ruby.network.routers06.crossbar_activity        19726                      
system.ruby.network.routers06.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers06.sw_input_arbiter_activity        19758                      
system.ruby.network.routers06.sw_output_arbiter_activity        19726                      
system.ruby.network.routers07.buffer_reads        18664                      
system.ruby.network.routers07.buffer_writes        18664                      
system.ruby.network.routers07.crossbar_activity        18663                      
system.ruby.network.routers07.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers07.sw_input_arbiter_activity        18788                      
system.ruby.network.routers07.sw_output_arbiter_activity        18663                      
system.ruby.network.routers08.buffer_reads        47920                      
system.ruby.network.routers08.buffer_writes        47920                      
system.ruby.network.routers08.crossbar_activity        47917                      
system.ruby.network.routers08.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers08.sw_input_arbiter_activity        48217                      
system.ruby.network.routers08.sw_output_arbiter_activity        47917                      
system.ruby.network.routers09.buffer_reads        21905                      
system.ruby.network.routers09.buffer_writes        21905                      
system.ruby.network.routers09.crossbar_activity        21904                      
system.ruby.network.routers09.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers09.sw_input_arbiter_activity        21933                      
system.ruby.network.routers09.sw_output_arbiter_activity        21904                      
system.ruby.network.routers10.buffer_reads        22257                      
system.ruby.network.routers10.buffer_writes        22257                      
system.ruby.network.routers10.crossbar_activity        22257                      
system.ruby.network.routers10.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers10.sw_input_arbiter_activity        22298                      
system.ruby.network.routers10.sw_output_arbiter_activity        22257                      
system.ruby.network.routers11.buffer_reads        22865                      
system.ruby.network.routers11.buffer_writes        22865                      
system.ruby.network.routers11.crossbar_activity        22864                      
system.ruby.network.routers11.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers11.sw_input_arbiter_activity        23068                      
system.ruby.network.routers11.sw_output_arbiter_activity        22864                      
system.ruby.network.routers12.buffer_reads        43924                      
system.ruby.network.routers12.buffer_writes        43924                      
system.ruby.network.routers12.crossbar_activity        43918                      
system.ruby.network.routers12.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers12.sw_input_arbiter_activity        44177                      
system.ruby.network.routers12.sw_output_arbiter_activity        43918                      
system.ruby.network.routers13.buffer_reads        28357                      
system.ruby.network.routers13.buffer_writes        28357                      
system.ruby.network.routers13.crossbar_activity        28357                      
system.ruby.network.routers13.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers13.sw_input_arbiter_activity        28406                      
system.ruby.network.routers13.sw_output_arbiter_activity        28357                      
system.ruby.network.routers14.buffer_reads        23599                      
system.ruby.network.routers14.buffer_writes        23599                      
system.ruby.network.routers14.crossbar_activity        23598                      
system.ruby.network.routers14.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers14.sw_input_arbiter_activity        23637                      
system.ruby.network.routers14.sw_output_arbiter_activity        23598                      
system.ruby.network.routers15.buffer_reads        19639                      
system.ruby.network.routers15.buffer_writes        19639                      
system.ruby.network.routers15.crossbar_activity        19638                      
system.ruby.network.routers15.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers15.sw_input_arbiter_activity        19729                      
system.ruby.network.routers15.sw_output_arbiter_activity        19638                      
system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
system.ruby.outstanding_req_hist_seqr::samples       178858                      
system.ruby.outstanding_req_hist_seqr::mean            1                      
system.ruby.outstanding_req_hist_seqr::gmean            1                      
system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |      178858    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total       178858                      
system.ruby.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED    869926000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
