Reading OpenROAD database at '/mnt/c/Data/IEEE/32Bit-ALU/pd/runs/RUN_2026-01-21_11-02-27/23-openroad-globalplacementskipio/ALU.odb'…
Reading library file at '/home/diddy/.ciel/ciel/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at '/nix/store/ifgrnqkf6pcsk2qzdn5bai2rvd4skbbc-python3-3.11.9-env/lib/python3.11/site-packages/librelane/scripts/base.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 1.6
[INFO] Setting input delay to: 1.6
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[INFO] place_pins args: -min_distance 3
Found 0 macro blocks.
[INFO PPL-0010] Tentative 0 to set up sections.
[INFO PPL-0001] Number of slots           494
[INFO PPL-0002] Number of I/O             102
[INFO PPL-0003] Number of I/O w/sink      102
[INFO PPL-0004] Number of I/O w/o sink    0
[INFO PPL-0005] Slots per section         200
[INFO PPL-0006] Slots increase factor     0.01
[INFO PPL-0008] Successfully assigned pins to sections.
[INFO PPL-0012] I/O nets HPWL: 6999.20 um.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Fill cell                               286    1073.53
  Tap cell                               2175    2721.36
  Inverter                                448    1681.61
  Sequential cell                         314    8250.41
  Multi-Input combinational cell         6731   66666.44
  Total                                  9954   80393.35
Writing OpenROAD database to '/mnt/c/Data/IEEE/32Bit-ALU/pd/runs/RUN_2026-01-21_11-02-27/24-openroad-ioplacement/ALU.odb'…
Writing netlist to '/mnt/c/Data/IEEE/32Bit-ALU/pd/runs/RUN_2026-01-21_11-02-27/24-openroad-ioplacement/ALU.nl.v'…
Writing powered netlist to '/mnt/c/Data/IEEE/32Bit-ALU/pd/runs/RUN_2026-01-21_11-02-27/24-openroad-ioplacement/ALU.pnl.v'…
Writing layout to '/mnt/c/Data/IEEE/32Bit-ALU/pd/runs/RUN_2026-01-21_11-02-27/24-openroad-ioplacement/ALU.def'…
Writing timing constraints to '/mnt/c/Data/IEEE/32Bit-ALU/pd/runs/RUN_2026-01-21_11-02-27/24-openroad-ioplacement/ALU.sdc'…
