<!DOCTYPE HTML>
<!--
	Read Only by HTML5 UP
	html5up.net | @ajlkn
	Free for personal and commercial use under the CCA 3.0 license (html5up.net/license)
-->
<html>
	<head>
		<title>Rashi Sharma Portfolio</title>
		<meta charset="utf-8" />
		<meta name="viewport" content="width=device-width, initial-scale=1, user-scalable=no" />
		<link rel="stylesheet" href="assets/css/main.css" />
	</head>
	<body class="is-preload">

		<!-- Header -->
			<section id="header">
				<header>
					<span class="image avatar"><img src="images/Portfolio.jpg" alt="" /></span> 
					<h1 id="logo"><a href="index.html">Rashi Sharma</a></h1></header> <ul class="icons">
						<li><a href="https://www.linkedin.com/in/rashisharma18/" class="icon brands fa-linkedin"><span class="label">LinkedIn</span></a></li>
						<li><a href="mailto:rashi18@gmail.com" class="icon solid fa-envelope"><span class="label">Email</span></a></li>
				</ul>
				
				<nav id="nav">
					<ul>
						<li><a href="index.html#one">About Me</a></li>
						<li><a href="index.html#two">Cybersecurity Projects</a></li>
						<li><a href="index.html#three">Software Projects</a></li>
						<li><a href="index.html#four"  class="active">Electronics and Hardware Projects</a></li>
						<li><a href="index.html#five">Contact</a></li>
					</ul>
				</nav>
			</section>

		<!-- Wrapper -->
			<div id="wrapper">

				<!-- Main -->
					<div id="main">

						<!-- One -->
							<section id="one">
								<div class="image main" data-position="left">
									<img src="images/ecbanner.png" alt="" />
								</div>
								<div class="container">
									<header class="project">
										<h3>Extension of RISC V Bit Manipulation Instructions with Reliable Memory</h3>
										<!--<p>Just an incredibly simple responsive site<br />
										template freebie by <a href="http://html5up.net">HTML5 UP</a>.</p>-->
									</header>
									<header>
										<h3>Problem Statement</h3>
									</header>
									<p align="justify">To design and verify a 5 stage pipelined RISC V processor with Bit Manipulation Instructions and Reliable Memory using Error Correction Coding. <br> The RISC V Processor is an open-source processor with a basic instruction set. This project aimed at creating a Bit Manipulation Instruction Set for the processor to increase its efficiency in embedded, IoT applications which require high performance processors. Additionally, to extend the usage of RISC V processors to industrial applications,a reliable memory design was needed, which was achieved by including Error Correction Coding. The increased performance of the proposed design was measured by running standard C programs against the proposed design and comparing them with the existing design. </p>
									<header>
										<h3>Solution and Approach</h3>
									</header>
									<p align="justify"> <u>Bit Manipulation Instruction Set:</u>The proposed BMI Set consists of 10 instructions, mainly derived from already existing BMIs in older versions of ARM and Intel processors. These new instructions were designed and tested on Xilinx Vivado. The instruction set consists of:<br>
										<ul>
											<li>Parity</li>
											<li>Byte Swap</li>
											<li>Rotate Left</li>
											<li>Rotate Right</li>
											<li>Population Count</li>
											<li>Count Leading Zeroes</li>
											<li>Count Trailing Zeroes</li>
											<li>Bit Reversal</li>
											<li>Parallel Gather</li>
											<li>Parallel Scatter</li>
										</ul>
									<u>Error Correction Coding:</u> This was achieved using Hamming Code which is a powerful error correction code which is categorized under block codes.</p>
									<header>
										<h3>Skills</h3>
									</header>
									<p align="justify">Here are the skills I used and learned during this project:</p>
									<ul class="feature-icons">
										<li class="icon solid fa-code">Xilinx Vivado</li>
										<li class="icon solid fa-code">Assembly Level Coding</li>
										<li class="icon solid fa-code">Performance Metrics</li>
										<li class="icon solid fa-code">RISC V Processors</li>

									<header>
										<h3>Impact</h3>
									</header>
									<p align="justify">This project helped increase the usability of RISC V processors in embedded real-time applications, inluding IoT applications by increasing performance and offering a reliable memory.</p>
									<header>
										<h3>Links</h3>
									</header>
									<p align="justify" style="color:#4BCAA9"><a href=ece1/RISCPPT.pdf class="active">Slide Deck</a><br><a href=ece1/speedup.png class="active">Instruction Set Performance Result</a><br><a href=ece1/processordesign.png class="active">Proposed Processor Design</a></p>
								</div>
							</section>
					</div>
			</div>

		<!-- Scripts -->
			<script src="assets/js/jquery.min.js"></script>
			<script src="assets/js/jquery.scrollex.min.js"></script>
			<script src="assets/js/jquery.scrolly.min.js"></script>
			<script src="assets/js/browser.min.js"></script>
			<script src="assets/js/breakpoints.min.js"></script>
			<script src="assets/js/util.js"></script>
			<script src="assets/js/main.js"></script>

	</body>
</html>