Analysis & Synthesis report for DE0_NANO
Thu Feb 23 15:40:21 2017
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |DE0_NANO|unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper|unsaved_nios2_gen2_0_cpu_debug_slave_tck:the_unsaved_nios2_gen2_0_cpu_debug_slave_tck|DRsize
 11. State Machine - |DE0_NANO|unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|state
 12. State Machine - |DE0_NANO|unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state
 13. State Machine - |DE0_NANO|unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state
 14. Registers Protected by Synthesis
 15. Registers Removed During Synthesis
 16. Removed Registers Triggering Further Register Optimizations
 17. General Register Statistics
 18. Inverted Register Statistics
 19. Multiplexer Restructuring Statistics (Restructuring Performed)
 20. Source assignments for unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated
 21. Source assignments for unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p
 22. Source assignments for unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p
 23. Source assignments for unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram
 24. Source assignments for unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp
 25. Source assignments for unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp
 26. Source assignments for unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp
 27. Source assignments for unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14
 28. Source assignments for unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr
 29. Source assignments for unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp
 30. Source assignments for unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19
 31. Source assignments for unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated
 32. Source assignments for unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p
 33. Source assignments for unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p
 34. Source assignments for unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram
 35. Source assignments for unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp
 36. Source assignments for unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp
 37. Source assignments for unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp
 38. Source assignments for unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14
 39. Source assignments for unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr
 40. Source assignments for unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp
 41. Source assignments for unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19
 42. Source assignments for unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated
 43. Source assignments for unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p
 44. Source assignments for unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p
 45. Source assignments for unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram
 46. Source assignments for unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr
 47. Source assignments for unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp
 48. Source assignments for unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12
 49. Source assignments for unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr
 50. Source assignments for unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp
 51. Source assignments for unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp
 52. Source assignments for unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp
 53. Source assignments for unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17
 54. Source assignments for unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated
 55. Source assignments for unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p
 56. Source assignments for unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p
 57. Source assignments for unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram
 58. Source assignments for unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr
 59. Source assignments for unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp
 60. Source assignments for unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12
 61. Source assignments for unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr
 62. Source assignments for unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp
 63. Source assignments for unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp
 64. Source assignments for unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp
 65. Source assignments for unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17
 66. Source assignments for unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst
 67. Source assignments for unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|unsaved_jtag_uart_0_scfifo_w:the_unsaved_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram
 68. Source assignments for unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|unsaved_jtag_uart_0_scfifo_r:the_unsaved_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram
 69. Source assignments for unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_register_bank_a_module:unsaved_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated
 70. Source assignments for unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_register_bank_b_module:unsaved_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated
 71. Source assignments for unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_oci_debug:the_unsaved_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 72. Source assignments for unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem|unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated
 73. Source assignments for unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper|unsaved_nios2_gen2_0_cpu_debug_slave_tck:the_unsaved_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 74. Source assignments for unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper|unsaved_nios2_gen2_0_cpu_debug_slave_tck:the_unsaved_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 75. Source assignments for unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper|unsaved_nios2_gen2_0_cpu_debug_slave_sysclk:the_unsaved_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 76. Source assignments for unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper|unsaved_nios2_gen2_0_cpu_debug_slave_sysclk:the_unsaved_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 77. Source assignments for unsaved:u0|unsaved_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_g3d1:auto_generated
 78. Source assignments for unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_cmd_demux:cmd_demux
 79. Source assignments for unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 80. Source assignments for unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_rsp_demux:rsp_demux
 81. Source assignments for unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_rsp_demux:rsp_demux_001
 82. Source assignments for unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_cmd_demux_001:rsp_demux_002
 83. Source assignments for unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_rsp_demux:rsp_demux_003
 84. Source assignments for unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_cmd_demux_001:rsp_demux_004
 85. Source assignments for unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_rsp_demux:rsp_demux_005
 86. Source assignments for unsaved:u0|altera_reset_controller:rst_controller
 87. Source assignments for unsaved:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 88. Source assignments for unsaved:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 89. Source assignments for sld_signaltap:auto_signaltap_0
 90. Parameter Settings for User Entity Instance: unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst
 91. Parameter Settings for User Entity Instance: unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst
 92. Parameter Settings for User Entity Instance: unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface
 93. Parameter Settings for User Entity Instance: unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command
 94. Parameter Settings for User Entity Instance: unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|sdr_data_path:u_sdr_data_path
 95. Parameter Settings for User Entity Instance: unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component
 96. Parameter Settings for User Entity Instance: unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component
 97. Parameter Settings for User Entity Instance: unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component
 98. Parameter Settings for User Entity Instance: unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component
 99. Parameter Settings for User Entity Instance: unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|RAM_PLL:RAM_PLL_inst|altpll:altpll_component
100. Parameter Settings for User Entity Instance: unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst
101. Parameter Settings for User Entity Instance: unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller
102. Parameter Settings for User Entity Instance: unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller
103. Parameter Settings for User Entity Instance: unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|MTL_PLL:MTL_PLL_inst|altpll:altpll_component
104. Parameter Settings for User Entity Instance: unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|unsaved_jtag_uart_0_scfifo_w:the_unsaved_jtag_uart_0_scfifo_w|scfifo:wfifo
105. Parameter Settings for User Entity Instance: unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|unsaved_jtag_uart_0_scfifo_r:the_unsaved_jtag_uart_0_scfifo_r|scfifo:rfifo
106. Parameter Settings for User Entity Instance: unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_register_bank_a_module:unsaved_nios2_gen2_0_cpu_register_bank_a
107. Parameter Settings for User Entity Instance: unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_register_bank_a_module:unsaved_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram
108. Parameter Settings for User Entity Instance: unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_register_bank_b_module:unsaved_nios2_gen2_0_cpu_register_bank_b
109. Parameter Settings for User Entity Instance: unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_register_bank_b_module:unsaved_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram
110. Parameter Settings for User Entity Instance: unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_oci_debug:the_unsaved_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
111. Parameter Settings for User Entity Instance: unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem|unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_nios2_gen2_0_cpu_ociram_sp_ram
112. Parameter Settings for User Entity Instance: unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem|unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram
113. Parameter Settings for User Entity Instance: unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper|unsaved_nios2_gen2_0_cpu_debug_slave_tck:the_unsaved_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
114. Parameter Settings for User Entity Instance: unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper|unsaved_nios2_gen2_0_cpu_debug_slave_tck:the_unsaved_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
115. Parameter Settings for User Entity Instance: unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper|unsaved_nios2_gen2_0_cpu_debug_slave_sysclk:the_unsaved_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
116. Parameter Settings for User Entity Instance: unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper|unsaved_nios2_gen2_0_cpu_debug_slave_sysclk:the_unsaved_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
117. Parameter Settings for User Entity Instance: unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:unsaved_nios2_gen2_0_cpu_debug_slave_phy
118. Parameter Settings for User Entity Instance: unsaved:u0|unsaved_onchip_memory2_0:onchip_memory2_0
119. Parameter Settings for User Entity Instance: unsaved:u0|unsaved_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram
120. Parameter Settings for User Entity Instance: unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator
121. Parameter Settings for User Entity Instance: unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator
122. Parameter Settings for User Entity Instance: unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator
123. Parameter Settings for User Entity Instance: unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator
124. Parameter Settings for User Entity Instance: unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator
125. Parameter Settings for User Entity Instance: unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mtl_ip_0_s0_translator
126. Parameter Settings for User Entity Instance: unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator
127. Parameter Settings for User Entity Instance: unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator
128. Parameter Settings for User Entity Instance: unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent
129. Parameter Settings for User Entity Instance: unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent
130. Parameter Settings for User Entity Instance: unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent
131. Parameter Settings for User Entity Instance: unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
132. Parameter Settings for User Entity Instance: unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo
133. Parameter Settings for User Entity Instance: unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent
134. Parameter Settings for User Entity Instance: unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor
135. Parameter Settings for User Entity Instance: unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo
136. Parameter Settings for User Entity Instance: unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent
137. Parameter Settings for User Entity Instance: unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
138. Parameter Settings for User Entity Instance: unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo
139. Parameter Settings for User Entity Instance: unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mtl_ip_0_s0_agent
140. Parameter Settings for User Entity Instance: unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mtl_ip_0_s0_agent|altera_merlin_burst_uncompressor:uncompressor
141. Parameter Settings for User Entity Instance: unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mtl_ip_0_s0_agent_rsp_fifo
142. Parameter Settings for User Entity Instance: unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent
143. Parameter Settings for User Entity Instance: unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
144. Parameter Settings for User Entity Instance: unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo
145. Parameter Settings for User Entity Instance: unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent
146. Parameter Settings for User Entity Instance: unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
147. Parameter Settings for User Entity Instance: unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo
148. Parameter Settings for User Entity Instance: unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_router:router|unsaved_mm_interconnect_0_router_default_decode:the_default_decode
149. Parameter Settings for User Entity Instance: unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_router_001:router_001|unsaved_mm_interconnect_0_router_001_default_decode:the_default_decode
150. Parameter Settings for User Entity Instance: unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_router_002:router_002|unsaved_mm_interconnect_0_router_002_default_decode:the_default_decode
151. Parameter Settings for User Entity Instance: unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_router_002:router_003|unsaved_mm_interconnect_0_router_002_default_decode:the_default_decode
152. Parameter Settings for User Entity Instance: unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_router_004:router_004|unsaved_mm_interconnect_0_router_004_default_decode:the_default_decode
153. Parameter Settings for User Entity Instance: unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_router_002:router_005|unsaved_mm_interconnect_0_router_002_default_decode:the_default_decode
154. Parameter Settings for User Entity Instance: unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_router_004:router_006|unsaved_mm_interconnect_0_router_004_default_decode:the_default_decode
155. Parameter Settings for User Entity Instance: unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_router_002:router_007|unsaved_mm_interconnect_0_router_002_default_decode:the_default_decode
156. Parameter Settings for User Entity Instance: unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb
157. Parameter Settings for User Entity Instance: unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
158. Parameter Settings for User Entity Instance: unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_cmd_mux_002:cmd_mux_004|altera_merlin_arbitrator:arb
159. Parameter Settings for User Entity Instance: unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_cmd_mux_002:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
160. Parameter Settings for User Entity Instance: unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
161. Parameter Settings for User Entity Instance: unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
162. Parameter Settings for User Entity Instance: unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
163. Parameter Settings for User Entity Instance: unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
164. Parameter Settings for User Entity Instance: unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
165. Parameter Settings for User Entity Instance: unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
166. Parameter Settings for User Entity Instance: unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
167. Parameter Settings for User Entity Instance: unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
168. Parameter Settings for User Entity Instance: unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004
169. Parameter Settings for User Entity Instance: unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005
170. Parameter Settings for User Entity Instance: unsaved:u0|altera_reset_controller:rst_controller
171. Parameter Settings for User Entity Instance: unsaved:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
172. Parameter Settings for User Entity Instance: unsaved:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
173. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
174. Parameter Settings for Inferred Entity Instance: unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|lpm_mult:Mult0
175. Parameter Settings for Inferred Entity Instance: unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|lpm_mult:Mult1
176. Parameter Settings for Inferred Entity Instance: unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|lpm_mult:Mult2
177. altpll Parameter Settings by Entity Instance
178. scfifo Parameter Settings by Entity Instance
179. altsyncram Parameter Settings by Entity Instance
180. lpm_mult Parameter Settings by Entity Instance
181. Port Connectivity Checks: "unsaved:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
182. Port Connectivity Checks: "unsaved:u0|altera_reset_controller:rst_controller"
183. Port Connectivity Checks: "unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
184. Port Connectivity Checks: "unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
185. Port Connectivity Checks: "unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
186. Port Connectivity Checks: "unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_router_004:router_004|unsaved_mm_interconnect_0_router_004_default_decode:the_default_decode"
187. Port Connectivity Checks: "unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_router_002:router_002|unsaved_mm_interconnect_0_router_002_default_decode:the_default_decode"
188. Port Connectivity Checks: "unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_router_001:router_001|unsaved_mm_interconnect_0_router_001_default_decode:the_default_decode"
189. Port Connectivity Checks: "unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_router:router|unsaved_mm_interconnect_0_router_default_decode:the_default_decode"
190. Port Connectivity Checks: "unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo"
191. Port Connectivity Checks: "unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent"
192. Port Connectivity Checks: "unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo"
193. Port Connectivity Checks: "unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent"
194. Port Connectivity Checks: "unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mtl_ip_0_s0_agent_rsp_fifo"
195. Port Connectivity Checks: "unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mtl_ip_0_s0_agent"
196. Port Connectivity Checks: "unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo"
197. Port Connectivity Checks: "unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent"
198. Port Connectivity Checks: "unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo"
199. Port Connectivity Checks: "unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent"
200. Port Connectivity Checks: "unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
201. Port Connectivity Checks: "unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent"
202. Port Connectivity Checks: "unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent"
203. Port Connectivity Checks: "unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent"
204. Port Connectivity Checks: "unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator"
205. Port Connectivity Checks: "unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator"
206. Port Connectivity Checks: "unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mtl_ip_0_s0_translator"
207. Port Connectivity Checks: "unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator"
208. Port Connectivity Checks: "unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator"
209. Port Connectivity Checks: "unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"
210. Port Connectivity Checks: "unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator"
211. Port Connectivity Checks: "unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator"
212. Port Connectivity Checks: "unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:unsaved_nios2_gen2_0_cpu_debug_slave_phy"
213. Port Connectivity Checks: "unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper|unsaved_nios2_gen2_0_cpu_debug_slave_sysclk:the_unsaved_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4"
214. Port Connectivity Checks: "unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper|unsaved_nios2_gen2_0_cpu_debug_slave_sysclk:the_unsaved_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3"
215. Port Connectivity Checks: "unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_oci_pib:the_unsaved_nios2_gen2_0_cpu_nios2_oci_pib"
216. Port Connectivity Checks: "unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_oci_fifo:the_unsaved_nios2_gen2_0_cpu_nios2_oci_fifo|unsaved_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_unsaved_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc"
217. Port Connectivity Checks: "unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_oci_dtrace:the_unsaved_nios2_gen2_0_cpu_nios2_oci_dtrace|unsaved_nios2_gen2_0_cpu_nios2_oci_td_mode:unsaved_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode"
218. Port Connectivity Checks: "unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_oci_itrace:the_unsaved_nios2_gen2_0_cpu_nios2_oci_itrace"
219. Port Connectivity Checks: "unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_oci_dbrk:the_unsaved_nios2_gen2_0_cpu_nios2_oci_dbrk"
220. Port Connectivity Checks: "unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_oci_xbrk:the_unsaved_nios2_gen2_0_cpu_nios2_oci_xbrk"
221. Port Connectivity Checks: "unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_oci_debug:the_unsaved_nios2_gen2_0_cpu_nios2_oci_debug"
222. Port Connectivity Checks: "unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci"
223. Port Connectivity Checks: "unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_test_bench:the_unsaved_nios2_gen2_0_cpu_test_bench"
224. Port Connectivity Checks: "unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu"
225. Port Connectivity Checks: "unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0"
226. Port Connectivity Checks: "unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0"
227. Port Connectivity Checks: "unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst"
228. Port Connectivity Checks: "unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller"
229. Port Connectivity Checks: "unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst"
230. Port Connectivity Checks: "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo"
231. Port Connectivity Checks: "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo"
232. Port Connectivity Checks: "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|sdr_data_path:u_sdr_data_path"
233. Port Connectivity Checks: "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface"
234. Port Connectivity Checks: "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst"
235. SignalTap II Logic Analyzer Settings
236. Post-Synthesis Netlist Statistics for Top Partition
237. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
238. Elapsed Time Per Partition
239. Connections to In-System Debugging Instance "auto_signaltap_0"
240. Analysis & Synthesis Messages
241. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Feb 23 15:40:21 2017       ;
; Quartus Prime Version              ; 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Revision Name                      ; DE0_NANO                                    ;
; Top-level Entity Name              ; DE0_NANO                                    ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 7,464                                       ;
;     Total combinational functions  ; 4,723                                       ;
;     Dedicated logic registers      ; 4,629                                       ;
; Total registers                    ; 4629                                        ;
; Total pins                         ; 148                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 349,248                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 2                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                                      ; DE0_NANO           ; DE0_NANO           ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                            ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                     ; Library     ;
+---------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-------------+
; unsaved/synthesis/unsaved.v                                                                 ; yes             ; User Verilog HDL File                        ; /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/unsaved.v                                                                 ; unsaved     ;
; unsaved/synthesis/submodules/altera_reset_controller.v                                      ; yes             ; User Verilog HDL File                        ; /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/altera_reset_controller.v                                      ; unsaved     ;
; unsaved/synthesis/submodules/altera_reset_synchronizer.v                                    ; yes             ; User Verilog HDL File                        ; /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/altera_reset_synchronizer.v                                    ; unsaved     ;
; unsaved/synthesis/submodules/unsaved_irq_mapper.sv                                          ; yes             ; User SystemVerilog HDL File                  ; /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/unsaved_irq_mapper.sv                                          ; unsaved     ;
; unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v                                    ; yes             ; User Verilog HDL File                        ; /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v                                    ; unsaved     ;
; unsaved/synthesis/submodules/unsaved_mm_interconnect_0_avalon_st_adapter.v                  ; yes             ; User Verilog HDL File                        ; /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_avalon_st_adapter.v                  ; unsaved     ;
; unsaved/synthesis/submodules/unsaved_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File                  ; /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; unsaved     ;
; unsaved/synthesis/submodules/unsaved_mm_interconnect_0_rsp_mux_001.sv                       ; yes             ; User SystemVerilog HDL File                  ; /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_rsp_mux_001.sv                       ; unsaved     ;
; unsaved/synthesis/submodules/altera_merlin_arbitrator.sv                                    ; yes             ; User SystemVerilog HDL File                  ; /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/altera_merlin_arbitrator.sv                                    ; unsaved     ;
; unsaved/synthesis/submodules/unsaved_mm_interconnect_0_rsp_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_rsp_mux.sv                           ; unsaved     ;
; unsaved/synthesis/submodules/unsaved_mm_interconnect_0_rsp_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_rsp_demux.sv                         ; unsaved     ;
; unsaved/synthesis/submodules/unsaved_mm_interconnect_0_cmd_mux_002.sv                       ; yes             ; User SystemVerilog HDL File                  ; /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_cmd_mux_002.sv                       ; unsaved     ;
; unsaved/synthesis/submodules/unsaved_mm_interconnect_0_cmd_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_cmd_mux.sv                           ; unsaved     ;
; unsaved/synthesis/submodules/unsaved_mm_interconnect_0_cmd_demux_001.sv                     ; yes             ; User SystemVerilog HDL File                  ; /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_cmd_demux_001.sv                     ; unsaved     ;
; unsaved/synthesis/submodules/unsaved_mm_interconnect_0_cmd_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_cmd_demux.sv                         ; unsaved     ;
; unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_004.sv                        ; yes             ; User SystemVerilog HDL File                  ; /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_004.sv                        ; unsaved     ;
; unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_002.sv                        ; yes             ; User SystemVerilog HDL File                  ; /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_002.sv                        ; unsaved     ;
; unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_001.sv                        ; yes             ; User SystemVerilog HDL File                  ; /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_001.sv                        ; unsaved     ;
; unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router.sv                            ; yes             ; User SystemVerilog HDL File                  ; /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router.sv                            ; unsaved     ;
; unsaved/synthesis/submodules/altera_avalon_sc_fifo.v                                        ; yes             ; User Verilog HDL File                        ; /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/altera_avalon_sc_fifo.v                                        ; unsaved     ;
; unsaved/synthesis/submodules/altera_merlin_slave_agent.sv                                   ; yes             ; User SystemVerilog HDL File                  ; /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/altera_merlin_slave_agent.sv                                   ; unsaved     ;
; unsaved/synthesis/submodules/altera_merlin_burst_uncompressor.sv                            ; yes             ; User SystemVerilog HDL File                  ; /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/altera_merlin_burst_uncompressor.sv                            ; unsaved     ;
; unsaved/synthesis/submodules/altera_merlin_master_agent.sv                                  ; yes             ; User SystemVerilog HDL File                  ; /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/altera_merlin_master_agent.sv                                  ; unsaved     ;
; unsaved/synthesis/submodules/altera_merlin_slave_translator.sv                              ; yes             ; User SystemVerilog HDL File                  ; /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/altera_merlin_slave_translator.sv                              ; unsaved     ;
; unsaved/synthesis/submodules/altera_merlin_master_translator.sv                             ; yes             ; User SystemVerilog HDL File                  ; /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/altera_merlin_master_translator.sv                             ; unsaved     ;
; unsaved/synthesis/submodules/unsaved_timer_0.v                                              ; yes             ; User Verilog HDL File                        ; /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/unsaved_timer_0.v                                              ; unsaved     ;
; unsaved/synthesis/submodules/unsaved_sysid_qsys_0.v                                         ; yes             ; User Verilog HDL File                        ; /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/unsaved_sysid_qsys_0.v                                         ; unsaved     ;
; unsaved/synthesis/submodules/unsaved_onchip_memory2_0.hex                                   ; yes             ; User Hexadecimal (Intel-Format) File         ; /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/unsaved_onchip_memory2_0.hex                                   ; unsaved     ;
; unsaved/synthesis/submodules/unsaved_onchip_memory2_0.v                                     ; yes             ; User Verilog HDL File                        ; /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/unsaved_onchip_memory2_0.v                                     ; unsaved     ;
; unsaved/synthesis/submodules/unsaved_nios2_gen2_0.v                                         ; yes             ; User Verilog HDL File                        ; /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/unsaved_nios2_gen2_0.v                                         ; unsaved     ;
; unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu_test_bench.v                          ; yes             ; User Verilog HDL File                        ; /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu_test_bench.v                          ; unsaved     ;
; unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v                                     ; yes             ; User Verilog HDL File                        ; /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v                                     ; unsaved     ;
; unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu_debug_slave_wrapper.v                 ; yes             ; User Verilog HDL File                        ; /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu_debug_slave_wrapper.v                 ; unsaved     ;
; unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu_debug_slave_tck.v                     ; yes             ; User Verilog HDL File                        ; /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu_debug_slave_tck.v                     ; unsaved     ;
; unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu_debug_slave_sysclk.v                  ; yes             ; User Verilog HDL File                        ; /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu_debug_slave_sysclk.v                  ; unsaved     ;
; unsaved/synthesis/submodules/unsaved_jtag_uart_0.v                                          ; yes             ; User Verilog HDL File                        ; /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/unsaved_jtag_uart_0.v                                          ; unsaved     ;
; unsaved/synthesis/submodules/MTL_custom_ip.sv                                               ; yes             ; User SystemVerilog HDL File                  ; /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/MTL_custom_ip.sv                                               ; unsaved     ;
; spi_slave.sv                                                                                ; yes             ; User SystemVerilog HDL File                  ; /home/bilal/Image-Transfert/DE0-Nano/spi_slave.sv                                                                                ;             ;
; mtl_touch.sv                                                                                ; yes             ; User SystemVerilog HDL File                  ; /home/bilal/Image-Transfert/DE0-Nano/mtl_touch.sv                                                                                ;             ;
; mtl_display.sv                                                                              ; yes             ; User SystemVerilog HDL File                  ; /home/bilal/Image-Transfert/DE0-Nano/mtl_display.sv                                                                              ;             ;
; sdram_control/Sdram_WR_FIFO.v                                                               ; yes             ; User Wizard-Generated File                   ; /home/bilal/Image-Transfert/DE0-Nano/sdram_control/Sdram_WR_FIFO.v                                                               ;             ;
; sdram_control/Sdram_RD_FIFO.v                                                               ; yes             ; User Wizard-Generated File                   ; /home/bilal/Image-Transfert/DE0-Nano/sdram_control/Sdram_RD_FIFO.v                                                               ;             ;
; sdram_control/sdram_params.h                                                                ; yes             ; User File                                    ; /home/bilal/Image-Transfert/DE0-Nano/sdram_control/sdram_params.h                                                                ;             ;
; sdram_control/sdram_control.v                                                               ; yes             ; User Verilog HDL File                        ; /home/bilal/Image-Transfert/DE0-Nano/sdram_control/sdram_control.v                                                               ;             ;
; sdram_control/sdr_data_path.v                                                               ; yes             ; User Verilog HDL File                        ; /home/bilal/Image-Transfert/DE0-Nano/sdram_control/sdr_data_path.v                                                               ;             ;
; sdram_control/control_interface.v                                                           ; yes             ; User Verilog HDL File                        ; /home/bilal/Image-Transfert/DE0-Nano/sdram_control/control_interface.v                                                           ;             ;
; sdram_control/command.v                                                                     ; yes             ; User Verilog HDL File                        ; /home/bilal/Image-Transfert/DE0-Nano/sdram_control/command.v                                                                     ;             ;
; i2c_touch_config.v                                                                          ; yes             ; User Verilog HDL File                        ; /home/bilal/Image-Transfert/DE0-Nano/i2c_touch_config.v                                                                          ;             ;
; DE0_NANO.sv                                                                                 ; yes             ; User SystemVerilog HDL File                  ; /home/bilal/Image-Transfert/DE0-Nano/DE0_NANO.sv                                                                                 ;             ;
; MTL_PLL.v                                                                                   ; yes             ; User Wizard-Generated File                   ; /home/bilal/Image-Transfert/DE0-Nano/MTL_PLL.v                                                                                   ;             ;
; RAM_PLL.v                                                                                   ; yes             ; User Wizard-Generated File                   ; /home/bilal/Image-Transfert/DE0-Nano/RAM_PLL.v                                                                                   ;             ;
; mtl_controller.sv                                                                           ; yes             ; User SystemVerilog HDL File                  ; /home/bilal/Image-Transfert/DE0-Nano/mtl_controller.sv                                                                           ;             ;
; mmu.sv                                                                                      ; yes             ; User SystemVerilog HDL File                  ; /home/bilal/Image-Transfert/DE0-Nano/mmu.sv                                                                                      ;             ;
; dcfifo_mixed_widths.tdf                                                                     ; yes             ; Megafunction                                 ; /home/bilal/altera_lite/16.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf                                             ;             ;
; db/dcfifo_pej1.tdf                                                                          ; yes             ; Auto-Generated Megafunction                  ; /home/bilal/Image-Transfert/DE0-Nano/db/dcfifo_pej1.tdf                                                                          ;             ;
; db/a_gray2bin_ugb.tdf                                                                       ; yes             ; Auto-Generated Megafunction                  ; /home/bilal/Image-Transfert/DE0-Nano/db/a_gray2bin_ugb.tdf                                                                       ;             ;
; db/a_graycounter_s57.tdf                                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/bilal/Image-Transfert/DE0-Nano/db/a_graycounter_s57.tdf                                                                    ;             ;
; db/a_graycounter_pjc.tdf                                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/bilal/Image-Transfert/DE0-Nano/db/a_graycounter_pjc.tdf                                                                    ;             ;
; db/altsyncram_rj31.tdf                                                                      ; yes             ; Auto-Generated Megafunction                  ; /home/bilal/Image-Transfert/DE0-Nano/db/altsyncram_rj31.tdf                                                                      ;             ;
; db/dffpipe_oe9.tdf                                                                          ; yes             ; Auto-Generated Megafunction                  ; /home/bilal/Image-Transfert/DE0-Nano/db/dffpipe_oe9.tdf                                                                          ;             ;
; db/dffpipe_gd9.tdf                                                                          ; yes             ; Auto-Generated Megafunction                  ; /home/bilal/Image-Transfert/DE0-Nano/db/dffpipe_gd9.tdf                                                                          ;             ;
; db/alt_synch_pipe_0ol.tdf                                                                   ; yes             ; Auto-Generated Megafunction                  ; /home/bilal/Image-Transfert/DE0-Nano/db/alt_synch_pipe_0ol.tdf                                                                   ;             ;
; db/dffpipe_hd9.tdf                                                                          ; yes             ; Auto-Generated Megafunction                  ; /home/bilal/Image-Transfert/DE0-Nano/db/dffpipe_hd9.tdf                                                                          ;             ;
; db/dffpipe_3dc.tdf                                                                          ; yes             ; Auto-Generated Megafunction                  ; /home/bilal/Image-Transfert/DE0-Nano/db/dffpipe_3dc.tdf                                                                          ;             ;
; db/alt_synch_pipe_1ol.tdf                                                                   ; yes             ; Auto-Generated Megafunction                  ; /home/bilal/Image-Transfert/DE0-Nano/db/alt_synch_pipe_1ol.tdf                                                                   ;             ;
; db/dffpipe_id9.tdf                                                                          ; yes             ; Auto-Generated Megafunction                  ; /home/bilal/Image-Transfert/DE0-Nano/db/dffpipe_id9.tdf                                                                          ;             ;
; db/cmpr_f66.tdf                                                                             ; yes             ; Auto-Generated Megafunction                  ; /home/bilal/Image-Transfert/DE0-Nano/db/cmpr_f66.tdf                                                                             ;             ;
; db/cntr_54e.tdf                                                                             ; yes             ; Auto-Generated Megafunction                  ; /home/bilal/Image-Transfert/DE0-Nano/db/cntr_54e.tdf                                                                             ;             ;
; db/dcfifo_hgj1.tdf                                                                          ; yes             ; Auto-Generated Megafunction                  ; /home/bilal/Image-Transfert/DE0-Nano/db/dcfifo_hgj1.tdf                                                                          ;             ;
; db/a_gray2bin_7ib.tdf                                                                       ; yes             ; Auto-Generated Megafunction                  ; /home/bilal/Image-Transfert/DE0-Nano/db/a_gray2bin_7ib.tdf                                                                       ;             ;
; db/a_graycounter_677.tdf                                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/bilal/Image-Transfert/DE0-Nano/db/a_graycounter_677.tdf                                                                    ;             ;
; db/a_graycounter_1lc.tdf                                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/bilal/Image-Transfert/DE0-Nano/db/a_graycounter_1lc.tdf                                                                    ;             ;
; db/altsyncram_dm31.tdf                                                                      ; yes             ; Auto-Generated Megafunction                  ; /home/bilal/Image-Transfert/DE0-Nano/db/altsyncram_dm31.tdf                                                                      ;             ;
; db/alt_synch_pipe_9pl.tdf                                                                   ; yes             ; Auto-Generated Megafunction                  ; /home/bilal/Image-Transfert/DE0-Nano/db/alt_synch_pipe_9pl.tdf                                                                   ;             ;
; db/dffpipe_qe9.tdf                                                                          ; yes             ; Auto-Generated Megafunction                  ; /home/bilal/Image-Transfert/DE0-Nano/db/dffpipe_qe9.tdf                                                                          ;             ;
; db/dffpipe_pe9.tdf                                                                          ; yes             ; Auto-Generated Megafunction                  ; /home/bilal/Image-Transfert/DE0-Nano/db/dffpipe_pe9.tdf                                                                          ;             ;
; db/dffpipe_re9.tdf                                                                          ; yes             ; Auto-Generated Megafunction                  ; /home/bilal/Image-Transfert/DE0-Nano/db/dffpipe_re9.tdf                                                                          ;             ;
; db/alt_synch_pipe_apl.tdf                                                                   ; yes             ; Auto-Generated Megafunction                  ; /home/bilal/Image-Transfert/DE0-Nano/db/alt_synch_pipe_apl.tdf                                                                   ;             ;
; db/dffpipe_se9.tdf                                                                          ; yes             ; Auto-Generated Megafunction                  ; /home/bilal/Image-Transfert/DE0-Nano/db/dffpipe_se9.tdf                                                                          ;             ;
; db/cmpr_o76.tdf                                                                             ; yes             ; Auto-Generated Megafunction                  ; /home/bilal/Image-Transfert/DE0-Nano/db/cmpr_o76.tdf                                                                             ;             ;
; altpll.tdf                                                                                  ; yes             ; Megafunction                                 ; /home/bilal/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf                                                          ;             ;
; aglobal160.inc                                                                              ; yes             ; Megafunction                                 ; /home/bilal/altera_lite/16.0/quartus/libraries/megafunctions/aglobal160.inc                                                      ;             ;
; stratix_pll.inc                                                                             ; yes             ; Megafunction                                 ; /home/bilal/altera_lite/16.0/quartus/libraries/megafunctions/stratix_pll.inc                                                     ;             ;
; stratixii_pll.inc                                                                           ; yes             ; Megafunction                                 ; /home/bilal/altera_lite/16.0/quartus/libraries/megafunctions/stratixii_pll.inc                                                   ;             ;
; cycloneii_pll.inc                                                                           ; yes             ; Megafunction                                 ; /home/bilal/altera_lite/16.0/quartus/libraries/megafunctions/cycloneii_pll.inc                                                   ;             ;
; db/RAM_PLL_altpll.v                                                                         ; yes             ; Auto-Generated Megafunction                  ; /home/bilal/Image-Transfert/DE0-Nano/db/RAM_PLL_altpll.v                                                                         ;             ;
; db/MTL_PLL_altpll.v                                                                         ; yes             ; Auto-Generated Megafunction                  ; /home/bilal/Image-Transfert/DE0-Nano/db/MTL_PLL_altpll.v                                                                         ;             ;
; scfifo.tdf                                                                                  ; yes             ; Megafunction                                 ; /home/bilal/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf                                                          ;             ;
; a_regfifo.inc                                                                               ; yes             ; Megafunction                                 ; /home/bilal/altera_lite/16.0/quartus/libraries/megafunctions/a_regfifo.inc                                                       ;             ;
; a_dpfifo.inc                                                                                ; yes             ; Megafunction                                 ; /home/bilal/altera_lite/16.0/quartus/libraries/megafunctions/a_dpfifo.inc                                                        ;             ;
; a_i2fifo.inc                                                                                ; yes             ; Megafunction                                 ; /home/bilal/altera_lite/16.0/quartus/libraries/megafunctions/a_i2fifo.inc                                                        ;             ;
; a_fffifo.inc                                                                                ; yes             ; Megafunction                                 ; /home/bilal/altera_lite/16.0/quartus/libraries/megafunctions/a_fffifo.inc                                                        ;             ;
; a_f2fifo.inc                                                                                ; yes             ; Megafunction                                 ; /home/bilal/altera_lite/16.0/quartus/libraries/megafunctions/a_f2fifo.inc                                                        ;             ;
; db/scfifo_jr21.tdf                                                                          ; yes             ; Auto-Generated Megafunction                  ; /home/bilal/Image-Transfert/DE0-Nano/db/scfifo_jr21.tdf                                                                          ;             ;
; db/a_dpfifo_l011.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; /home/bilal/Image-Transfert/DE0-Nano/db/a_dpfifo_l011.tdf                                                                        ;             ;
; db/a_fefifo_7cf.tdf                                                                         ; yes             ; Auto-Generated Megafunction                  ; /home/bilal/Image-Transfert/DE0-Nano/db/a_fefifo_7cf.tdf                                                                         ;             ;
; db/cntr_do7.tdf                                                                             ; yes             ; Auto-Generated Megafunction                  ; /home/bilal/Image-Transfert/DE0-Nano/db/cntr_do7.tdf                                                                             ;             ;
; db/altsyncram_nio1.tdf                                                                      ; yes             ; Auto-Generated Megafunction                  ; /home/bilal/Image-Transfert/DE0-Nano/db/altsyncram_nio1.tdf                                                                      ;             ;
; db/cntr_1ob.tdf                                                                             ; yes             ; Auto-Generated Megafunction                  ; /home/bilal/Image-Transfert/DE0-Nano/db/cntr_1ob.tdf                                                                             ;             ;
; alt_jtag_atlantic.v                                                                         ; yes             ; Encrypted Megafunction                       ; /home/bilal/altera_lite/16.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                 ;             ;
; altera_sld_agent_endpoint.vhd                                                               ; yes             ; Megafunction                                 ; /home/bilal/altera_lite/16.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd                                       ;             ;
; altera_fabric_endpoint.vhd                                                                  ; yes             ; Megafunction                                 ; /home/bilal/altera_lite/16.0/quartus/libraries/megafunctions/altera_fabric_endpoint.vhd                                          ;             ;
; altsyncram.tdf                                                                              ; yes             ; Megafunction                                 ; /home/bilal/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf                                                      ;             ;
; stratix_ram_block.inc                                                                       ; yes             ; Megafunction                                 ; /home/bilal/altera_lite/16.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                               ;             ;
; lpm_mux.inc                                                                                 ; yes             ; Megafunction                                 ; /home/bilal/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mux.inc                                                         ;             ;
; lpm_decode.inc                                                                              ; yes             ; Megafunction                                 ; /home/bilal/altera_lite/16.0/quartus/libraries/megafunctions/lpm_decode.inc                                                      ;             ;
; a_rdenreg.inc                                                                               ; yes             ; Megafunction                                 ; /home/bilal/altera_lite/16.0/quartus/libraries/megafunctions/a_rdenreg.inc                                                       ;             ;
; altrom.inc                                                                                  ; yes             ; Megafunction                                 ; /home/bilal/altera_lite/16.0/quartus/libraries/megafunctions/altrom.inc                                                          ;             ;
; altram.inc                                                                                  ; yes             ; Megafunction                                 ; /home/bilal/altera_lite/16.0/quartus/libraries/megafunctions/altram.inc                                                          ;             ;
; altdpram.inc                                                                                ; yes             ; Megafunction                                 ; /home/bilal/altera_lite/16.0/quartus/libraries/megafunctions/altdpram.inc                                                        ;             ;
; db/altsyncram_6mc1.tdf                                                                      ; yes             ; Auto-Generated Megafunction                  ; /home/bilal/Image-Transfert/DE0-Nano/db/altsyncram_6mc1.tdf                                                                      ;             ;
; altera_std_synchronizer.v                                                                   ; yes             ; Megafunction                                 ; /home/bilal/altera_lite/16.0/quartus/libraries/megafunctions/altera_std_synchronizer.v                                           ;             ;
; db/altsyncram_ac71.tdf                                                                      ; yes             ; Auto-Generated Megafunction                  ; /home/bilal/Image-Transfert/DE0-Nano/db/altsyncram_ac71.tdf                                                                      ;             ;
; sld_virtual_jtag_basic.v                                                                    ; yes             ; Megafunction                                 ; /home/bilal/altera_lite/16.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                            ;             ;
; sld_jtag_endpoint_adapter.vhd                                                               ; yes             ; Encrypted Megafunction                       ; /home/bilal/altera_lite/16.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                       ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                           ; yes             ; Encrypted Megafunction                       ; /home/bilal/altera_lite/16.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                   ;             ;
; db/altsyncram_g3d1.tdf                                                                      ; yes             ; Auto-Generated Megafunction                  ; /home/bilal/Image-Transfert/DE0-Nano/db/altsyncram_g3d1.tdf                                                                      ;             ;
; sld_signaltap.vhd                                                                           ; yes             ; Megafunction                                 ; /home/bilal/altera_lite/16.0/quartus/libraries/megafunctions/sld_signaltap.vhd                                                   ;             ;
; sld_signaltap_impl.vhd                                                                      ; yes             ; Encrypted Megafunction                       ; /home/bilal/altera_lite/16.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                              ;             ;
; sld_ela_control.vhd                                                                         ; yes             ; Encrypted Megafunction                       ; /home/bilal/altera_lite/16.0/quartus/libraries/megafunctions/sld_ela_control.vhd                                                 ;             ;
; lpm_shiftreg.tdf                                                                            ; yes             ; Megafunction                                 ; /home/bilal/altera_lite/16.0/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                    ;             ;
; lpm_constant.inc                                                                            ; yes             ; Megafunction                                 ; /home/bilal/altera_lite/16.0/quartus/libraries/megafunctions/lpm_constant.inc                                                    ;             ;
; dffeea.inc                                                                                  ; yes             ; Megafunction                                 ; /home/bilal/altera_lite/16.0/quartus/libraries/megafunctions/dffeea.inc                                                          ;             ;
; sld_ela_trigger.tdf                                                                         ; yes             ; Encrypted Megafunction                       ; /home/bilal/altera_lite/16.0/quartus/libraries/megafunctions/sld_ela_trigger.tdf                                                 ;             ;
; db/sld_ela_trigger_5qo.tdf                                                                  ; yes             ; Auto-Generated Megafunction                  ; /home/bilal/Image-Transfert/DE0-Nano/db/sld_ela_trigger_5qo.tdf                                                                  ;             ;
; db/sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30.v                                          ; yes             ; Encrypted Auto-Generated Megafunction        ; /home/bilal/Image-Transfert/DE0-Nano/db/sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30.v                                          ;             ;
; sld_alt_reduction.vhd                                                                       ; yes             ; Encrypted Megafunction                       ; /home/bilal/altera_lite/16.0/quartus/libraries/megafunctions/sld_alt_reduction.vhd                                               ;             ;
; sld_mbpmg.vhd                                                                               ; yes             ; Encrypted Megafunction                       ; /home/bilal/altera_lite/16.0/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                       ;             ;
; sld_ela_trigger_flow_mgr.vhd                                                                ; yes             ; Encrypted Megafunction                       ; /home/bilal/altera_lite/16.0/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                        ;             ;
; sld_buffer_manager.vhd                                                                      ; yes             ; Encrypted Megafunction                       ; /home/bilal/altera_lite/16.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                              ;             ;
; db/altsyncram_6424.tdf                                                                      ; yes             ; Auto-Generated Megafunction                  ; /home/bilal/Image-Transfert/DE0-Nano/db/altsyncram_6424.tdf                                                                      ;             ;
; altdpram.tdf                                                                                ; yes             ; Megafunction                                 ; /home/bilal/altera_lite/16.0/quartus/libraries/megafunctions/altdpram.tdf                                                        ;             ;
; memmodes.inc                                                                                ; yes             ; Megafunction                                 ; /home/bilal/altera_lite/16.0/quartus/libraries/others/maxplus2/memmodes.inc                                                      ;             ;
; a_hdffe.inc                                                                                 ; yes             ; Megafunction                                 ; /home/bilal/altera_lite/16.0/quartus/libraries/megafunctions/a_hdffe.inc                                                         ;             ;
; alt_le_rden_reg.inc                                                                         ; yes             ; Megafunction                                 ; /home/bilal/altera_lite/16.0/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                 ;             ;
; altsyncram.inc                                                                              ; yes             ; Megafunction                                 ; /home/bilal/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.inc                                                      ;             ;
; lpm_mux.tdf                                                                                 ; yes             ; Megafunction                                 ; /home/bilal/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mux.tdf                                                         ;             ;
; muxlut.inc                                                                                  ; yes             ; Megafunction                                 ; /home/bilal/altera_lite/16.0/quartus/libraries/megafunctions/muxlut.inc                                                          ;             ;
; bypassff.inc                                                                                ; yes             ; Megafunction                                 ; /home/bilal/altera_lite/16.0/quartus/libraries/megafunctions/bypassff.inc                                                        ;             ;
; altshift.inc                                                                                ; yes             ; Megafunction                                 ; /home/bilal/altera_lite/16.0/quartus/libraries/megafunctions/altshift.inc                                                        ;             ;
; db/mux_psc.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; /home/bilal/Image-Transfert/DE0-Nano/db/mux_psc.tdf                                                                              ;             ;
; lpm_decode.tdf                                                                              ; yes             ; Megafunction                                 ; /home/bilal/altera_lite/16.0/quartus/libraries/megafunctions/lpm_decode.tdf                                                      ;             ;
; declut.inc                                                                                  ; yes             ; Megafunction                                 ; /home/bilal/altera_lite/16.0/quartus/libraries/megafunctions/declut.inc                                                          ;             ;
; lpm_compare.inc                                                                             ; yes             ; Megafunction                                 ; /home/bilal/altera_lite/16.0/quartus/libraries/megafunctions/lpm_compare.inc                                                     ;             ;
; db/decode_dvf.tdf                                                                           ; yes             ; Auto-Generated Megafunction                  ; /home/bilal/Image-Transfert/DE0-Nano/db/decode_dvf.tdf                                                                           ;             ;
; lpm_counter.tdf                                                                             ; yes             ; Megafunction                                 ; /home/bilal/altera_lite/16.0/quartus/libraries/megafunctions/lpm_counter.tdf                                                     ;             ;
; lpm_add_sub.inc                                                                             ; yes             ; Megafunction                                 ; /home/bilal/altera_lite/16.0/quartus/libraries/megafunctions/lpm_add_sub.inc                                                     ;             ;
; cmpconst.inc                                                                                ; yes             ; Megafunction                                 ; /home/bilal/altera_lite/16.0/quartus/libraries/megafunctions/cmpconst.inc                                                        ;             ;
; lpm_counter.inc                                                                             ; yes             ; Megafunction                                 ; /home/bilal/altera_lite/16.0/quartus/libraries/megafunctions/lpm_counter.inc                                                     ;             ;
; alt_counter_stratix.inc                                                                     ; yes             ; Megafunction                                 ; /home/bilal/altera_lite/16.0/quartus/libraries/megafunctions/alt_counter_stratix.inc                                             ;             ;
; db/cntr_5ii.tdf                                                                             ; yes             ; Auto-Generated Megafunction                  ; /home/bilal/Image-Transfert/DE0-Nano/db/cntr_5ii.tdf                                                                             ;             ;
; db/cmpr_ugc.tdf                                                                             ; yes             ; Auto-Generated Megafunction                  ; /home/bilal/Image-Transfert/DE0-Nano/db/cmpr_ugc.tdf                                                                             ;             ;
; db/cntr_89j.tdf                                                                             ; yes             ; Auto-Generated Megafunction                  ; /home/bilal/Image-Transfert/DE0-Nano/db/cntr_89j.tdf                                                                             ;             ;
; db/cntr_cgi.tdf                                                                             ; yes             ; Auto-Generated Megafunction                  ; /home/bilal/Image-Transfert/DE0-Nano/db/cntr_cgi.tdf                                                                             ;             ;
; db/cmpr_rgc.tdf                                                                             ; yes             ; Auto-Generated Megafunction                  ; /home/bilal/Image-Transfert/DE0-Nano/db/cmpr_rgc.tdf                                                                             ;             ;
; db/cntr_23j.tdf                                                                             ; yes             ; Auto-Generated Megafunction                  ; /home/bilal/Image-Transfert/DE0-Nano/db/cntr_23j.tdf                                                                             ;             ;
; db/cmpr_ngc.tdf                                                                             ; yes             ; Auto-Generated Megafunction                  ; /home/bilal/Image-Transfert/DE0-Nano/db/cmpr_ngc.tdf                                                                             ;             ;
; sld_rom_sr.vhd                                                                              ; yes             ; Encrypted Megafunction                       ; /home/bilal/altera_lite/16.0/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                      ;             ;
; sld_hub.vhd                                                                                 ; yes             ; Encrypted Megafunction                       ; /home/bilal/altera_lite/16.0/quartus/libraries/megafunctions/sld_hub.vhd                                                         ; altera_sld  ;
; db/ip/sld7325694e/alt_sld_fab.v                                                             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/bilal/Image-Transfert/DE0-Nano/db/ip/sld7325694e/alt_sld_fab.v                                                             ; alt_sld_fab ;
; db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab.v                                      ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/bilal/Image-Transfert/DE0-Nano/db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab.v                                      ; alt_sld_fab ;
; db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_ident.sv                               ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/bilal/Image-Transfert/DE0-Nano/db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_ident.sv                               ; alt_sld_fab ;
; db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                            ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/bilal/Image-Transfert/DE0-Nano/db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                            ; alt_sld_fab ;
; db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                          ; yes             ; Encrypted Auto-Found VHDL File               ; /home/bilal/Image-Transfert/DE0-Nano/db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                          ; alt_sld_fab ;
; db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                            ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/bilal/Image-Transfert/DE0-Nano/db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                            ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                            ; yes             ; Encrypted Megafunction                       ; /home/bilal/altera_lite/16.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                    ;             ;
; lpm_mult.tdf                                                                                ; yes             ; Megafunction                                 ; /home/bilal/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mult.tdf                                                        ;             ;
; multcore.inc                                                                                ; yes             ; Megafunction                                 ; /home/bilal/altera_lite/16.0/quartus/libraries/megafunctions/multcore.inc                                                        ;             ;
; multcore.tdf                                                                                ; yes             ; Megafunction                                 ; /home/bilal/altera_lite/16.0/quartus/libraries/megafunctions/multcore.tdf                                                        ;             ;
; csa_add.inc                                                                                 ; yes             ; Megafunction                                 ; /home/bilal/altera_lite/16.0/quartus/libraries/megafunctions/csa_add.inc                                                         ;             ;
; mpar_add.inc                                                                                ; yes             ; Megafunction                                 ; /home/bilal/altera_lite/16.0/quartus/libraries/megafunctions/mpar_add.inc                                                        ;             ;
; muleabz.inc                                                                                 ; yes             ; Megafunction                                 ; /home/bilal/altera_lite/16.0/quartus/libraries/megafunctions/muleabz.inc                                                         ;             ;
; mul_lfrg.inc                                                                                ; yes             ; Megafunction                                 ; /home/bilal/altera_lite/16.0/quartus/libraries/megafunctions/mul_lfrg.inc                                                        ;             ;
; mul_boothc.inc                                                                              ; yes             ; Megafunction                                 ; /home/bilal/altera_lite/16.0/quartus/libraries/megafunctions/mul_boothc.inc                                                      ;             ;
; alt_ded_mult.inc                                                                            ; yes             ; Megafunction                                 ; /home/bilal/altera_lite/16.0/quartus/libraries/megafunctions/alt_ded_mult.inc                                                    ;             ;
; alt_ded_mult_y.inc                                                                          ; yes             ; Megafunction                                 ; /home/bilal/altera_lite/16.0/quartus/libraries/megafunctions/alt_ded_mult_y.inc                                                  ;             ;
; dffpipe.inc                                                                                 ; yes             ; Megafunction                                 ; /home/bilal/altera_lite/16.0/quartus/libraries/megafunctions/dffpipe.inc                                                         ;             ;
; mpar_add.tdf                                                                                ; yes             ; Megafunction                                 ; /home/bilal/altera_lite/16.0/quartus/libraries/megafunctions/mpar_add.tdf                                                        ;             ;
; lpm_add_sub.tdf                                                                             ; yes             ; Megafunction                                 ; /home/bilal/altera_lite/16.0/quartus/libraries/megafunctions/lpm_add_sub.tdf                                                     ;             ;
; addcore.inc                                                                                 ; yes             ; Megafunction                                 ; /home/bilal/altera_lite/16.0/quartus/libraries/megafunctions/addcore.inc                                                         ;             ;
; look_add.inc                                                                                ; yes             ; Megafunction                                 ; /home/bilal/altera_lite/16.0/quartus/libraries/megafunctions/look_add.inc                                                        ;             ;
; alt_stratix_add_sub.inc                                                                     ; yes             ; Megafunction                                 ; /home/bilal/altera_lite/16.0/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                                             ;             ;
; db/add_sub_ngh.tdf                                                                          ; yes             ; Auto-Generated Megafunction                  ; /home/bilal/Image-Transfert/DE0-Nano/db/add_sub_ngh.tdf                                                                          ;             ;
; altshift.tdf                                                                                ; yes             ; Megafunction                                 ; /home/bilal/altera_lite/16.0/quartus/libraries/megafunctions/altshift.tdf                                                        ;             ;
; db/add_sub_ogh.tdf                                                                          ; yes             ; Auto-Generated Megafunction                  ; /home/bilal/Image-Transfert/DE0-Nano/db/add_sub_ogh.tdf                                                                          ;             ;
; db/altsyncram_j3d1.tdf                                                                      ; yes             ; Auto-Generated Megafunction                  ; /home/bilal/Image-Transfert/DE0-Nano/db/altsyncram_j3d1.tdf                                                                      ;             ;
+---------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-------------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 7,464          ;
;                                             ;                ;
; Total combinational functions               ; 4723           ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 2304           ;
;     -- 3 input functions                    ; 1239           ;
;     -- <=2 input functions                  ; 1180           ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 3810           ;
;     -- arithmetic mode                      ; 913            ;
;                                             ;                ;
; Total registers                             ; 4629           ;
;     -- Dedicated logic registers            ; 4629           ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 148            ;
; Total memory bits                           ; 349248         ;
;                                             ;                ;
; Embedded Multiplier 9-bit elements          ; 0              ;
;                                             ;                ;
; Total PLLs                                  ; 2              ;
;     -- PLLs                                 ; 2              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 3177           ;
; Total fan-out                               ; 36936          ;
; Average fan-out                             ; 3.67           ;
+---------------------------------------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                          ; Entity Name                                     ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+--------------+
; |DE0_NANO                                                                                                                               ; 4723 (2)          ; 4629 (0)     ; 349248      ; 0            ; 0       ; 0         ; 148  ; 0            ; |DE0_NANO                                                                                                                                                                                                                                                                                                                                                                                                    ; DE0_NANO                                        ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 183 (1)           ; 110 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                   ; sld_hub                                         ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 182 (0)           ; 110 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                                   ; alt_sld_fab_with_jtag_input                     ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 182 (0)           ; 110 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                                ; alt_sld_fab                                     ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 182 (1)           ; 110 (7)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                            ; alt_sld_fab_alt_sld_fab                         ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 181 (0)           ; 103 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                ; alt_sld_fab_alt_sld_fab_sldfabric               ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 181 (137)         ; 103 (74)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                   ; sld_jtag_hub                                    ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 25 (25)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                           ; sld_rom_sr                                      ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 19 (19)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                         ; sld_shadow_jsm                                  ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 1170 (2)          ; 2299 (324)   ; 165888      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                     ; sld_signaltap                                   ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 1168 (0)          ; 1975 (0)     ; 165888      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                                                                               ; sld_signaltap_impl                              ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 1168 (86)         ; 1975 (728)   ; 165888      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                                                                        ; sld_signaltap_implb                             ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 23 (0)            ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                                                                         ; altdpram                                        ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                                                                                     ; lpm_decode                                      ; work         ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                                                                           ; decode_dvf                                      ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 21 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                                                                             ; lpm_mux                                         ; work         ;
;                   |mux_psc:auto_generated|                                                                                              ; 21 (21)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_psc:auto_generated                                                                                                                                                                                      ; mux_psc                                         ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)             ; 0 (0)        ; 165888      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                                                                        ; altsyncram                                      ; work         ;
;                |altsyncram_6424:auto_generated|                                                                                         ; 0 (0)             ; 0 (0)        ; 165888      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated                                                                                                                                                                                                         ; altsyncram_6424                                 ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                                                                         ; lpm_shiftreg                                    ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                                                                           ; lpm_shiftreg                                    ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                                                                                ; serial_crc_16                                   ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 78 (78)           ; 59 (59)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                                                                             ; sld_buffer_manager                              ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 676 (1)           ; 848 (1)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                                                                            ; sld_ela_control                                 ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                                                                    ; lpm_shiftreg                                    ; work         ;
;                |sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|                                             ; 674 (0)           ; 832 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper                                                                                                                                                                                 ; sld_ela_trigger                                 ; work         ;
;                   |sld_ela_trigger_5qo:auto_generated|                                                                                  ; 674 (0)           ; 832 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated                                                                                                                                              ; sld_ela_trigger_5qo                             ; work         ;
;                      |sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|                                                          ; 674 (486)         ; 832 (1)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1                                                                                      ; sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_102|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_102                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_103|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_103                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_105|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_105                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_106|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_106                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_108|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_108                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_109|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_109                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_10|                                                                               ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_10                                                      ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_111|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_111                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_112|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_112                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_114|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_114                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_115|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_115                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_117|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_117                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_118|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_118                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_11|                                                                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_11                                                      ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_120|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_120                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_121|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_121                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_123|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_123                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_124|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_124                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_126|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_126                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_127|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_127                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_129|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_129                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_130|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_130                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_132|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_132                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_133|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_133                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_135|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_135                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_136|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_136                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_138|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_138                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_139|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_139                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_13|                                                                               ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_13                                                      ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_141|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_141                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_142|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_142                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_144|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_144                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_145|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_145                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_147|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_147                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_148|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_148                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_14|                                                                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_14                                                      ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_150|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_150                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_151|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_151                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_153|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_153                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_154|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_154                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_156|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_156                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_157|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_157                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_159|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_159                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_160|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_160                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_162|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_162                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_163|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_163                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_165|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_165                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_166|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_166                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_168|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_168                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_169|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_169                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_16|                                                                               ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_16                                                      ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_171|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_171                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_172|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_172                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_174|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_174                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_175|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_175                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_177|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_177                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_178|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_178                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_17|                                                                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_17                                                      ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_180|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_180                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_181|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_181                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_183|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_183                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_184|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_184                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_186|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_186                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_187|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_187                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_189|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_189                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_190|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_190                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_192|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_192                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_193|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_193                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_195|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_195                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_196|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_196                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_197|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_197                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_19|                                                                               ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_19                                                      ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_200|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_200                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_201|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_201                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_203|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_203                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_204|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_204                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_206|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_206                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_207|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_207                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_209|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_209                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_20|                                                                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_20                                                      ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_210|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_210                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_212|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_212                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_213|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_213                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_215|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_215                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_216|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_216                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_218|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_218                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_219|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_219                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_221|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_221                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_222|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_222                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_224|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_224                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_225|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_225                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_227|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_227                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_228|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_228                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_22|                                                                               ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_22                                                      ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_230|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_230                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_231|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_231                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_233|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_233                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_234|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_234                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_236|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_236                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_237|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_237                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_239|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_239                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_23|                                                                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_23                                                      ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_240|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_240                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_242|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_242                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_243|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_243                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_245|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_245                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_246|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_246                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_248|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_248                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_249|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_249                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_251|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_251                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_252|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_252                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_254|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_254                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_255|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_255                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_257|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_257                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_258|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_258                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_25|                                                                               ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_25                                                      ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_260|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_260                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_261|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_261                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_263|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_263                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_264|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_264                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_266|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_266                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_267|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_267                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_269|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_269                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_26|                                                                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_26                                                      ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_270|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_270                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_271|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_271                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_274|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_274                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_275|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_275                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_277|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_277                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_278|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_278                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_280|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_280                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_281|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_281                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_283|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_283                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_284|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_284                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_286|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_286                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_287|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_287                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_289|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_289                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_28|                                                                               ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_28                                                      ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_290|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_290                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_292|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_292                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_293|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_293                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_295|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_295                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_296|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_296                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_298|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_298                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_299|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_299                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_29|                                                                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_29                                                      ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_301|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_301                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_302|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_302                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_304|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_304                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_305|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_305                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_307|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_307                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_308|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_308                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_310|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_310                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_311|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_311                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_313|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_313                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_314|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_314                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_316|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_316                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_317|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_317                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_319|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_319                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_31|                                                                               ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_31                                                      ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_320|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_320                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_322|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_322                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_323|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_323                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_325|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_325                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_326|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_326                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_328|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_328                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_329|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_329                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_32|                                                                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_32                                                      ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_331|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_331                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_332|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_332                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_334|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_334                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_335|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_335                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_337|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_337                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_338|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_338                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_340|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_340                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_341|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_341                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_343|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_343                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_344|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_344                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_345|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_345                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_348|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_348                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_349|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_349                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_34|                                                                               ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_34                                                      ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_351|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_351                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_352|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_352                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_354|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_354                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_355|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_355                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_357|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_357                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_358|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_358                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_35|                                                                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_35                                                      ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_360|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_360                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_361|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_361                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_363|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_363                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_364|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_364                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_366|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_366                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_367|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_367                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_369|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_369                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_370|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_370                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_372|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_372                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_373|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_373                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_375|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_375                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_376|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_376                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_378|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_378                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_379|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_379                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_37|                                                                               ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_37                                                      ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_381|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_381                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_382|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_382                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_384|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_384                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_385|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_385                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_387|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_387                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_388|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_388                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_38|                                                                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_38                                                      ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_390|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_390                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_391|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_391                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_393|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_393                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_394|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_394                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_396|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_396                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_397|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_397                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_399|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_399                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_400|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_400                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_402|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_402                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_403|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_403                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_405|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_405                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_406|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_406                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_408|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_408                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_409|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_409                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_40|                                                                               ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_40                                                      ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_411|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_411                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_412|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_412                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_414|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_414                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_415|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_415                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_417|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_417                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_418|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_418                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_419|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_419                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_41|                                                                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_41                                                      ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_422|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_422                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_423|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_423                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_425|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_425                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_426|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_426                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_428|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_428                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_429|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_429                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_431|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_431                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_432|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_432                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_434|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_434                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_435|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_435                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_437|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_437                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_438|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_438                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_43|                                                                               ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_43                                                      ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_440|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_440                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_441|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_441                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_443|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_443                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_444|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_444                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_446|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_446                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_447|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_447                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_449|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_449                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_44|                                                                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_44                                                      ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_450|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_450                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_452|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_452                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_453|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_453                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_455|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_455                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_456|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_456                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_458|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_458                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_459|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_459                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_461|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_461                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_462|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_462                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_464|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_464                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_465|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_465                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_467|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_467                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_468|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_468                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_46|                                                                               ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_46                                                      ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_470|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_470                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_471|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_471                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_473|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_473                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_474|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_474                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_476|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_476                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_477|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_477                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_479|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_479                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_47|                                                                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_47                                                      ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_480|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_480                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_482|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_482                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_483|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_483                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_485|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_485                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_486|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_486                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_488|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_488                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_489|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_489                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_491|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_491                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_492|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_492                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_493|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_493                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_495|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_495                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_496|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_496                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_498|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_498                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_499|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_499                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_49|                                                                               ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_49                                                      ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_4|                                                                                ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_4                                                       ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_500|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_500                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_50|                                                                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_50                                                      ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_52|                                                                               ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_52                                                      ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_53|                                                                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_53                                                      ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_55|                                                                               ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_55                                                      ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_56|                                                                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_56                                                      ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_58|                                                                               ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_58                                                      ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_59|                                                                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_59                                                      ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_5|                                                                                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_5                                                       ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_61|                                                                               ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_61                                                      ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_62|                                                                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_62                                                      ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_64|                                                                               ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_64                                                      ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_65|                                                                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_65                                                      ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_67|                                                                               ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_67                                                      ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_68|                                                                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_68                                                      ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_70|                                                                               ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_70                                                      ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_71|                                                                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_71                                                      ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_73|                                                                               ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_73                                                      ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_74|                                                                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_74                                                      ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_76|                                                                               ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_76                                                      ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_77|                                                                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_77                                                      ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_79|                                                                               ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_79                                                      ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_7|                                                                                ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_7                                                       ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_80|                                                                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_80                                                      ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_82|                                                                               ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_82                                                      ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_83|                                                                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_83                                                      ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_85|                                                                               ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_85                                                      ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_86|                                                                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_86                                                      ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_88|                                                                               ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_88                                                      ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_89|                                                                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_89                                                      ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_8|                                                                                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_8                                                       ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_91|                                                                               ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_91                                                      ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_92|                                                                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_92                                                      ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_94|                                                                               ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_94                                                      ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_95|                                                                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_95                                                      ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_97|                                                                               ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_97                                                      ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_98|                                                                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_98                                                      ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_99|                                                                               ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_99                                                      ; lpm_shiftreg                                    ; work         ;
;                         |sld_alt_reduction:unary_100|                                                                                   ; 36 (36)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_alt_reduction:unary_100                                                          ; sld_alt_reduction                               ; work         ;
;                         |sld_alt_reduction:unary_198|                                                                                   ; 26 (26)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_alt_reduction:unary_198                                                          ; sld_alt_reduction                               ; work         ;
;                         |sld_alt_reduction:unary_1|                                                                                     ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_alt_reduction:unary_1                                                            ; sld_alt_reduction                               ; work         ;
;                         |sld_alt_reduction:unary_272|                                                                                   ; 26 (26)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_alt_reduction:unary_272                                                          ; sld_alt_reduction                               ; work         ;
;                         |sld_alt_reduction:unary_2|                                                                                     ; 36 (36)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_alt_reduction:unary_2                                                            ; sld_alt_reduction                               ; work         ;
;                         |sld_alt_reduction:unary_346|                                                                                   ; 26 (26)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_alt_reduction:unary_346                                                          ; sld_alt_reduction                               ; work         ;
;                         |sld_alt_reduction:unary_420|                                                                                   ; 26 (26)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_alt_reduction:unary_420                                                          ; sld_alt_reduction                               ; work         ;
;                         |sld_mbpmg:mbpm_101|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_101                                                                   ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_101|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1             ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_104|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_104                                                                   ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_104|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1             ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_107|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_107                                                                   ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_107|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1             ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_110|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_110                                                                   ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_110|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1             ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_113|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_113                                                                   ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_113|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1             ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_116|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_116                                                                   ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_116|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1             ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_119|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_119                                                                   ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_119|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1             ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_122|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_122                                                                   ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_122|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1             ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_125|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_125                                                                   ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_125|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1             ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_128|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_128                                                                   ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_128|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1             ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_12|                                                                                             ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_12                                                                    ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_12|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1              ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_131|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_131                                                                   ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_131|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1             ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_134|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_134                                                                   ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_134|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1             ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_137|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_137                                                                   ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_137|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1             ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_140|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_140                                                                   ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_140|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1             ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_143|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_143                                                                   ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_143|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1             ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_146|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_146                                                                   ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_146|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1             ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_149|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_149                                                                   ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_149|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1             ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_152|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_152                                                                   ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_152|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1             ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_155|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_155                                                                   ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_155|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1             ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_158|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_158                                                                   ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_158|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1             ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_15|                                                                                             ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_15                                                                    ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_15|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1              ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_161|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_161                                                                   ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_161|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1             ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_164|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_164                                                                   ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_164|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1             ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_167|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_167                                                                   ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_167|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1             ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_170|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_170                                                                   ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_170|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1             ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_173|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_173                                                                   ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_173|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1             ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_176|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_176                                                                   ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_176|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1             ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_179|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_179                                                                   ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_179|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1             ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_182|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_182                                                                   ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_182|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1             ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_185|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_185                                                                   ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_185|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1             ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_188|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_188                                                                   ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_188|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1             ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_18|                                                                                             ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_18                                                                    ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_18|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1              ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_191|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_191                                                                   ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_191|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1             ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_194|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_194                                                                   ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_194|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1             ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_199|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_199                                                                   ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_199|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1             ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_202|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_202                                                                   ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_202|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1             ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_205|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_205                                                                   ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_205|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1             ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_208|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_208                                                                   ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_208|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1             ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_211|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_211                                                                   ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_211|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1             ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_214|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_214                                                                   ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_214|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1             ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_217|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_217                                                                   ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_217|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1             ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_21|                                                                                             ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_21                                                                    ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_21|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1              ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_220|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_220                                                                   ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_220|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1             ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_223|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_223                                                                   ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_223|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1             ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_226|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_226                                                                   ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_226|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1             ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_229|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_229                                                                   ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_229|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1             ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_232|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_232                                                                   ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_232|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1             ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_235|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_235                                                                   ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_235|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1             ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_238|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_238                                                                   ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_238|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1             ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_241|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_241                                                                   ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_241|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1             ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_244|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_244                                                                   ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_244|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1             ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_247|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_247                                                                   ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_247|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1             ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_24|                                                                                             ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_24                                                                    ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_24|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1              ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_250|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_250                                                                   ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_250|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1             ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_253|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_253                                                                   ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_253|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1             ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_256|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_256                                                                   ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_256|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1             ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_259|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_259                                                                   ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_259|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1             ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_262|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_262                                                                   ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_262|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1             ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_265|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_265                                                                   ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_265|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1             ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_268|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_268                                                                   ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_268|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1             ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_273|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_273                                                                   ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_273|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1             ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_276|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_276                                                                   ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_276|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1             ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_279|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_279                                                                   ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_279|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1             ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_27|                                                                                             ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_27                                                                    ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_27|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1              ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_282|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_282                                                                   ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_282|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1             ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_285|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_285                                                                   ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_285|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1             ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_288|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_288                                                                   ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_288|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1             ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_291|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_291                                                                   ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_291|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1             ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_294|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_294                                                                   ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_294|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1             ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_297|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_297                                                                   ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_297|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1             ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_300|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_300                                                                   ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_300|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1             ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_303|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_303                                                                   ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_303|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1             ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_306|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_306                                                                   ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_306|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1             ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_309|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_309                                                                   ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_309|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1             ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_30|                                                                                             ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_30                                                                    ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_30|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1              ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_312|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_312                                                                   ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_312|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1             ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_315|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_315                                                                   ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_315|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1             ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_318|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_318                                                                   ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_318|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1             ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_321|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_321                                                                   ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_321|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1             ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_324|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_324                                                                   ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_324|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1             ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_327|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_327                                                                   ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_327|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1             ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_330|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_330                                                                   ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_330|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1             ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_333|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_333                                                                   ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_333|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1             ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_336|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_336                                                                   ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_336|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1             ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_339|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_339                                                                   ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_339|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1             ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_33|                                                                                             ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_33                                                                    ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_33|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1              ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_342|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_342                                                                   ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_342|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1             ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_347|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_347                                                                   ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_347|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1             ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_350|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_350                                                                   ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_350|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1             ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_353|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_353                                                                   ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_353|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1             ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_356|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_356                                                                   ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_356|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1             ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_359|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_359                                                                   ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_359|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1             ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_362|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_362                                                                   ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_362|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1             ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_365|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_365                                                                   ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_365|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1             ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_368|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_368                                                                   ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_368|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1             ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_36|                                                                                             ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_36                                                                    ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_36|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1              ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_371|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_371                                                                   ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_371|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1             ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_374|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_374                                                                   ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_374|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1             ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_377|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_377                                                                   ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_377|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1             ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_380|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_380                                                                   ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_380|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1             ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_383|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_383                                                                   ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_383|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1             ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_386|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_386                                                                   ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_386|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1             ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_389|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_389                                                                   ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_389|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1             ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_392|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_392                                                                   ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_392|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1             ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_395|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_395                                                                   ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_395|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1             ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_398|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_398                                                                   ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_398|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1             ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_39|                                                                                             ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_39                                                                    ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_39|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1              ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_3|                                                                                              ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_3                                                                     ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_3|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1               ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_401|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_401                                                                   ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_401|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1             ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_404|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_404                                                                   ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_404|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1             ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_407|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_407                                                                   ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_407|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1             ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_410|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_410                                                                   ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_410|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1             ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_413|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_413                                                                   ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_413|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1             ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_416|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_416                                                                   ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_416|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1             ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_421|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_421                                                                   ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_421|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1             ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_424|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_424                                                                   ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_424|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1             ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_427|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_427                                                                   ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_427|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1             ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_42|                                                                                             ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_42                                                                    ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_42|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1              ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_430|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_430                                                                   ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_430|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1             ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_433|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_433                                                                   ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_433|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1             ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_436|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_436                                                                   ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_436|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1             ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_439|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_439                                                                   ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_439|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1             ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_442|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_442                                                                   ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_442|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1             ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_445|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_445                                                                   ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_445|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1             ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_448|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_448                                                                   ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_448|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1             ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_451|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_451                                                                   ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_451|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1             ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_454|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_454                                                                   ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_454|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1             ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_457|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_457                                                                   ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_457|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1             ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_45|                                                                                             ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_45                                                                    ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_45|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1              ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_460|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_460                                                                   ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_460|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1             ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_463|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_463                                                                   ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_463|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1             ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_466|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_466                                                                   ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_466|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1             ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_469|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_469                                                                   ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_469|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1             ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_472|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_472                                                                   ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_472|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1             ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_475|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_475                                                                   ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_475|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1             ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_478|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_478                                                                   ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_478|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1             ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_481|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_481                                                                   ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_481|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1             ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_484|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_484                                                                   ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_484|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1             ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_487|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_487                                                                   ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_487|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1             ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_48|                                                                                             ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_48                                                                    ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_48|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1              ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_490|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_490                                                                   ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_490|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1             ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_494|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_494                                                                   ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_494|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1             ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_497|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_497                                                                   ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_497|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1             ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_51|                                                                                             ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_51                                                                    ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_51|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1              ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_54|                                                                                             ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_54                                                                    ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_54|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1              ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_57|                                                                                             ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_57                                                                    ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_57|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1              ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_60|                                                                                             ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_60                                                                    ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_60|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1              ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_63|                                                                                             ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_63                                                                    ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_63|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1              ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_66|                                                                                             ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_66                                                                    ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_66|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1              ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_69|                                                                                             ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_69                                                                    ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_69|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1              ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_6|                                                                                              ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_6                                                                     ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_6|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1               ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_72|                                                                                             ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_72                                                                    ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_72|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1              ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_75|                                                                                             ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_75                                                                    ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_75|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1              ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_78|                                                                                             ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_78                                                                    ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_78|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1              ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_81|                                                                                             ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_81                                                                    ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_81|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1              ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_84|                                                                                             ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_84                                                                    ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_84|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1              ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_87|                                                                                             ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_87                                                                    ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_87|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1              ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_90|                                                                                             ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_90                                                                    ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_90|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1              ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_93|                                                                                             ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_93                                                                    ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_93|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1              ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_96|                                                                                             ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_96                                                                    ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_96|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1              ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_9|                                                                                              ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_9                                                                     ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|sld_mbpmg:mbpm_9|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1               ; sld_sbpmg                                       ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 1 (1)             ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                                                                              ; sld_ela_trigger_flow_mgr                        ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                      ; lpm_shiftreg                                    ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 244 (10)          ; 228 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                                                                                       ; sld_offload_buffer_mgr                          ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 10 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                                                                             ; lpm_counter                                     ; work         ;
;                   |cntr_5ii:auto_generated|                                                                                             ; 10 (10)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_5ii:auto_generated                                                                                                                     ; cntr_5ii                                        ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 10 (0)            ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                                                                                      ; lpm_counter                                     ; work         ;
;                   |cntr_89j:auto_generated|                                                                                             ; 10 (10)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated                                                                                                                                              ; cntr_89j                                        ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                                                                            ; lpm_counter                                     ; work         ;
;                   |cntr_cgi:auto_generated|                                                                                             ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_cgi:auto_generated                                                                                                                                    ; cntr_cgi                                        ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                                                                               ; lpm_counter                                     ; work         ;
;                   |cntr_23j:auto_generated|                                                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                                                                                       ; cntr_23j                                        ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 21 (21)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                                                                                      ; lpm_shiftreg                                    ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 162 (162)         ; 162 (162)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                                                                                       ; lpm_shiftreg                                    ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 21 (21)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                                                                                    ; lpm_shiftreg                                    ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                                                                                  ; sld_rom_sr                                      ; work         ;
;    |unsaved:u0|                                                                                                                         ; 3368 (0)          ; 2220 (0)     ; 183360      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|unsaved:u0                                                                                                                                                                                                                                                                                                                                                                                         ; unsaved                                         ; unsaved      ;
;       |MTL_custom_ip:mtl_ip_0|                                                                                                          ; 1853 (7)          ; 1278 (95)    ; 41024       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|unsaved:u0|MTL_custom_ip:mtl_ip_0                                                                                                                                                                                                                                                                                                                                                                  ; MTL_custom_ip                                   ; unsaved      ;
;          |mmu:mmu_inst|                                                                                                                 ; 838 (127)         ; 562 (71)     ; 41024       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst                                                                                                                                                                                                                                                                                                                                                     ; mmu                                             ; work         ;
;             |RAM_PLL:RAM_PLL_inst|                                                                                                      ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|RAM_PLL:RAM_PLL_inst                                                                                                                                                                                                                                                                                                                                ; RAM_PLL                                         ; work         ;
;                |altpll:altpll_component|                                                                                                ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|RAM_PLL:RAM_PLL_inst|altpll:altpll_component                                                                                                                                                                                                                                                                                                        ; altpll                                          ; work         ;
;                   |RAM_PLL_altpll:auto_generated|                                                                                       ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|RAM_PLL:RAM_PLL_inst|altpll:altpll_component|RAM_PLL_altpll:auto_generated                                                                                                                                                                                                                                                                          ; RAM_PLL_altpll                                  ; work         ;
;             |lpm_mult:Mult0|                                                                                                            ; 37 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|lpm_mult:Mult0                                                                                                                                                                                                                                                                                                                                      ; lpm_mult                                        ; work         ;
;                |multcore:mult_core|                                                                                                     ; 37 (24)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|lpm_mult:Mult0|multcore:mult_core                                                                                                                                                                                                                                                                                                                   ; multcore                                        ; work         ;
;                   |mpar_add:padder|                                                                                                     ; 13 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                                                                   ; mpar_add                                        ; work         ;
;                      |lpm_add_sub:adder[0]|                                                                                             ; 13 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                                                              ; lpm_add_sub                                     ; work         ;
;                         |add_sub_ngh:auto_generated|                                                                                    ; 13 (13)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_ngh:auto_generated                                                                                                                                                                                                                                                   ; add_sub_ngh                                     ; work         ;
;             |lpm_mult:Mult1|                                                                                                            ; 21 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|lpm_mult:Mult1                                                                                                                                                                                                                                                                                                                                      ; lpm_mult                                        ; work         ;
;                |multcore:mult_core|                                                                                                     ; 21 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|lpm_mult:Mult1|multcore:mult_core                                                                                                                                                                                                                                                                                                                   ; multcore                                        ; work         ;
;                   |mpar_add:padder|                                                                                                     ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                                                                   ; mpar_add                                        ; work         ;
;                      |lpm_add_sub:adder[0]|                                                                                             ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                                                              ; lpm_add_sub                                     ; work         ;
;                         |add_sub_ogh:auto_generated|                                                                                    ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_ogh:auto_generated                                                                                                                                                                                                                                                   ; add_sub_ogh                                     ; work         ;
;             |lpm_mult:Mult2|                                                                                                            ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|lpm_mult:Mult2                                                                                                                                                                                                                                                                                                                                      ; lpm_mult                                        ; work         ;
;                |multcore:mult_core|                                                                                                     ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|lpm_mult:Mult2|multcore:mult_core                                                                                                                                                                                                                                                                                                                   ; multcore                                        ; work         ;
;                   |mpar_add:padder|                                                                                                     ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                                                                   ; mpar_add                                        ; work         ;
;                      |lpm_add_sub:adder[0]|                                                                                             ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                                                              ; lpm_add_sub                                     ; work         ;
;                         |add_sub_ogh:auto_generated|                                                                                    ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_ogh:auto_generated                                                                                                                                                                                                                                                   ; add_sub_ogh                                     ; work         ;
;             |sdram_control:sdram_control_inst|                                                                                          ; 645 (343)         ; 491 (139)    ; 41024       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst                                                                                                                                                                                                                                                                                                                    ; sdram_control                                   ; work         ;
;                |Sdram_RD_FIFO:u_read2_fifo|                                                                                             ; 95 (0)            ; 129 (0)      ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo                                                                                                                                                                                                                                                                                         ; Sdram_RD_FIFO                                   ; work         ;
;                   |dcfifo_mixed_widths:dcfifo_mixed_widths_component|                                                                   ; 95 (0)            ; 129 (0)      ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                                                                                                                                                                                       ; dcfifo_mixed_widths                             ; work         ;
;                      |dcfifo_hgj1:auto_generated|                                                                                       ; 95 (14)           ; 129 (34)     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated                                                                                                                                                                                                            ; dcfifo_hgj1                                     ; work         ;
;                         |a_gray2bin_7ib:wrptr_g_gray2bin|                                                                               ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_gray2bin_7ib:wrptr_g_gray2bin                                                                                                                                                                            ; a_gray2bin_7ib                                  ; work         ;
;                         |a_gray2bin_7ib:ws_dgrp_gray2bin|                                                                               ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_gray2bin_7ib:ws_dgrp_gray2bin                                                                                                                                                                            ; a_gray2bin_7ib                                  ; work         ;
;                         |a_graycounter_1lc:wrptr_g1p|                                                                                   ; 24 (24)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p                                                                                                                                                                                ; a_graycounter_1lc                               ; work         ;
;                         |a_graycounter_677:rdptr_g1p|                                                                                   ; 25 (25)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p                                                                                                                                                                                ; a_graycounter_677                               ; work         ;
;                         |alt_synch_pipe_9pl:rs_dgwp|                                                                                    ; 0 (0)             ; 22 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp                                                                                                                                                                                 ; alt_synch_pipe_9pl                              ; work         ;
;                            |dffpipe_qe9:dffpipe12|                                                                                      ; 0 (0)             ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12                                                                                                                                                           ; dffpipe_qe9                                     ; work         ;
;                         |alt_synch_pipe_apl:ws_dgrp|                                                                                    ; 0 (0)             ; 22 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp                                                                                                                                                                                 ; alt_synch_pipe_apl                              ; work         ;
;                            |dffpipe_se9:dffpipe17|                                                                                      ; 0 (0)             ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17                                                                                                                                                           ; dffpipe_se9                                     ; work         ;
;                         |altsyncram_dm31:fifo_ram|                                                                                      ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram                                                                                                                                                                                   ; altsyncram_dm31                                 ; work         ;
;                         |cmpr_o76:rdempty_eq_comp|                                                                                      ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|cmpr_o76:rdempty_eq_comp                                                                                                                                                                                   ; cmpr_o76                                        ; work         ;
;                         |cmpr_o76:wrfull_eq_comp|                                                                                       ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|cmpr_o76:wrfull_eq_comp                                                                                                                                                                                    ; cmpr_o76                                        ; work         ;
;                         |cntr_54e:cntr_b|                                                                                               ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|cntr_54e:cntr_b                                                                                                                                                                                            ; cntr_54e                                        ; work         ;
;                         |dffpipe_3dc:rdaclr|                                                                                            ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr                                                                                                                                                                                         ; dffpipe_3dc                                     ; work         ;
;                         |dffpipe_3dc:wraclr|                                                                                            ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr                                                                                                                                                                                         ; dffpipe_3dc                                     ; work         ;
;                         |dffpipe_pe9:ws_brp|                                                                                            ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp                                                                                                                                                                                         ; dffpipe_pe9                                     ; work         ;
;                         |dffpipe_re9:ws_bwp|                                                                                            ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp                                                                                                                                                                                         ; dffpipe_re9                                     ; work         ;
;                |Sdram_WR_FIFO:u_write1_fifo|                                                                                            ; 80 (0)            ; 110 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo                                                                                                                                                                                                                                                                                        ; Sdram_WR_FIFO                                   ; work         ;
;                   |dcfifo_mixed_widths:dcfifo_mixed_widths_component|                                                                   ; 80 (0)            ; 110 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                                                                                                                                                                                      ; dcfifo_mixed_widths                             ; work         ;
;                      |dcfifo_pej1:auto_generated|                                                                                       ; 80 (17)           ; 110 (28)     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated                                                                                                                                                                                                           ; dcfifo_pej1                                     ; work         ;
;                         |a_gray2bin_ugb:rdptr_g_gray2bin|                                                                               ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_gray2bin_ugb:rdptr_g_gray2bin                                                                                                                                                                           ; a_gray2bin_ugb                                  ; work         ;
;                         |a_gray2bin_ugb:rs_dgwp_gray2bin|                                                                               ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_gray2bin_ugb:rs_dgwp_gray2bin                                                                                                                                                                           ; a_gray2bin_ugb                                  ; work         ;
;                         |a_graycounter_pjc:wrptr_g1p|                                                                                   ; 16 (16)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p                                                                                                                                                                               ; a_graycounter_pjc                               ; work         ;
;                         |a_graycounter_s57:rdptr_g1p|                                                                                   ; 16 (16)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p                                                                                                                                                                               ; a_graycounter_s57                               ; work         ;
;                         |alt_synch_pipe_0ol:rs_dgwp|                                                                                    ; 0 (0)             ; 18 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp                                                                                                                                                                                ; alt_synch_pipe_0ol                              ; work         ;
;                            |dffpipe_hd9:dffpipe14|                                                                                      ; 0 (0)             ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14                                                                                                                                                          ; dffpipe_hd9                                     ; work         ;
;                         |alt_synch_pipe_1ol:ws_dgrp|                                                                                    ; 0 (0)             ; 18 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp                                                                                                                                                                                ; alt_synch_pipe_1ol                              ; work         ;
;                            |dffpipe_id9:dffpipe19|                                                                                      ; 0 (0)             ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19                                                                                                                                                          ; dffpipe_id9                                     ; work         ;
;                         |altsyncram_rj31:fifo_ram|                                                                                      ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram                                                                                                                                                                                  ; altsyncram_rj31                                 ; work         ;
;                         |cmpr_f66:rdempty_eq_comp|                                                                                      ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|cmpr_f66:rdempty_eq_comp                                                                                                                                                                                  ; cmpr_f66                                        ; work         ;
;                         |cmpr_f66:wrfull_eq_comp|                                                                                       ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|cmpr_f66:wrfull_eq_comp                                                                                                                                                                                   ; cmpr_f66                                        ; work         ;
;                         |cntr_54e:cntr_b|                                                                                               ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|cntr_54e:cntr_b                                                                                                                                                                                           ; cntr_54e                                        ; work         ;
;                         |dffpipe_3dc:wraclr|                                                                                            ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr                                                                                                                                                                                        ; dffpipe_3dc                                     ; work         ;
;                         |dffpipe_gd9:rs_bwp|                                                                                            ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp                                                                                                                                                                                        ; dffpipe_gd9                                     ; work         ;
;                         |dffpipe_oe9:rs_brp|                                                                                            ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp                                                                                                                                                                                        ; dffpipe_oe9                                     ; work         ;
;                |Sdram_WR_FIFO:u_write2_fifo|                                                                                            ; 0 (0)             ; 0 (0)        ; 64          ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo                                                                                                                                                                                                                                                                                        ; Sdram_WR_FIFO                                   ; work         ;
;                   |dcfifo_mixed_widths:dcfifo_mixed_widths_component|                                                                   ; 0 (0)             ; 0 (0)        ; 64          ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                                                                                                                                                                                      ; dcfifo_mixed_widths                             ; work         ;
;                      |dcfifo_pej1:auto_generated|                                                                                       ; 0 (0)             ; 0 (0)        ; 64          ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated                                                                                                                                                                                                           ; dcfifo_pej1                                     ; work         ;
;                         |altsyncram_rj31:fifo_ram|                                                                                      ; 0 (0)             ; 0 (0)        ; 64          ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram                                                                                                                                                                                  ; altsyncram_rj31                                 ; work         ;
;                |command:u_command|                                                                                                      ; 63 (63)           ; 50 (50)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command                                                                                                                                                                                                                                                                                                  ; command                                         ; work         ;
;                |control_interface:u_control_interface|                                                                                  ; 64 (64)           ; 63 (63)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface                                                                                                                                                                                                                                                                              ; control_interface                               ; work         ;
;          |mtl_controller:mtl_ctrl_inst|                                                                                                 ; 887 (0)           ; 510 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst                                                                                                                                                                                                                                                                                                                                     ; mtl_controller                                  ; work         ;
;             |MTL_PLL:MTL_PLL_inst|                                                                                                      ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|MTL_PLL:MTL_PLL_inst                                                                                                                                                                                                                                                                                                                ; MTL_PLL                                         ; work         ;
;                |altpll:altpll_component|                                                                                                ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|MTL_PLL:MTL_PLL_inst|altpll:altpll_component                                                                                                                                                                                                                                                                                        ; altpll                                          ; work         ;
;                   |MTL_PLL_altpll:auto_generated|                                                                                       ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|MTL_PLL:MTL_PLL_inst|altpll:altpll_component|MTL_PLL_altpll:auto_generated                                                                                                                                                                                                                                                          ; MTL_PLL_altpll                                  ; work         ;
;             |mtl_display:mtl_display_inst|                                                                                              ; 470 (470)         ; 75 (75)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst                                                                                                                                                                                                                                                                                                        ; mtl_display                                     ; work         ;
;             |mtl_touch:mtl_touch_inst|                                                                                                  ; 417 (0)           ; 435 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst                                                                                                                                                                                                                                                                                                            ; mtl_touch                                       ; work         ;
;                |i2c_touch_config:i2c_touch_config_inst|                                                                                 ; 256 (111)         ; 369 (297)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst                                                                                                                                                                                                                                                                     ; i2c_touch_config                                ; work         ;
;                   |i2c_master_byte_ctrl:byte_controller|                                                                                ; 145 (46)          ; 72 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller                                                                                                                                                                                                                                ; i2c_master_byte_ctrl                            ; work         ;
;                      |i2c_master_bit_ctrl:bit_controller|                                                                               ; 99 (99)           ; 47 (47)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller                                                                                                                                                                                             ; i2c_master_bit_ctrl                             ; work         ;
;                |touch_buffer:touch_buffer_east|                                                                                         ; 87 (87)           ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|touch_buffer:touch_buffer_east                                                                                                                                                                                                                                                                             ; touch_buffer                                    ; work         ;
;                |touch_buffer:touch_buffer_west|                                                                                         ; 74 (74)           ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|touch_buffer:touch_buffer_west                                                                                                                                                                                                                                                                             ; touch_buffer                                    ; work         ;
;          |reset_delay:reset_delay_inst|                                                                                                 ; 28 (28)           ; 27 (27)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst                                                                                                                                                                                                                                                                                                                                     ; reset_delay                                     ; unsaved      ;
;          |spi_slave:spi_slave_inst|                                                                                                     ; 93 (93)           ; 84 (84)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst                                                                                                                                                                                                                                                                                                                                         ; spi_slave                                       ; work         ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 6 (5)             ; 16 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|unsaved:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                  ; altera_reset_controller                         ; unsaved      ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 1 (1)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|unsaved:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                   ; altera_reset_synchronizer                       ; unsaved      ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|unsaved:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                       ; altera_reset_synchronizer                       ; unsaved      ;
;       |unsaved_jtag_uart_0:jtag_uart_0|                                                                                                 ; 140 (37)          ; 113 (13)     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                                                                                                                                         ; unsaved_jtag_uart_0                             ; unsaved      ;
;          |alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|                                                                      ; 52 (52)           ; 60 (60)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                                                                                                                                                 ; alt_jtag_atlantic                               ; work         ;
;          |unsaved_jtag_uart_0_scfifo_r:the_unsaved_jtag_uart_0_scfifo_r|                                                                ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|unsaved_jtag_uart_0_scfifo_r:the_unsaved_jtag_uart_0_scfifo_r                                                                                                                                                                                                                                                                                           ; unsaved_jtag_uart_0_scfifo_r                    ; unsaved      ;
;             |scfifo:rfifo|                                                                                                              ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|unsaved_jtag_uart_0_scfifo_r:the_unsaved_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                                              ; scfifo                                          ; work         ;
;                |scfifo_jr21:auto_generated|                                                                                             ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|unsaved_jtag_uart_0_scfifo_r:the_unsaved_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                                                                   ; scfifo_jr21                                     ; work         ;
;                   |a_dpfifo_l011:dpfifo|                                                                                                ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|unsaved_jtag_uart_0_scfifo_r:the_unsaved_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                                                                              ; a_dpfifo_l011                                   ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 14 (8)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|unsaved_jtag_uart_0_scfifo_r:the_unsaved_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                      ; a_fefifo_7cf                                    ; work         ;
;                         |cntr_do7:count_usedw|                                                                                          ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|unsaved_jtag_uart_0_scfifo_r:the_unsaved_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                                                                 ; cntr_do7                                        ; work         ;
;                      |altsyncram_nio1:FIFOram|                                                                                          ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|unsaved_jtag_uart_0_scfifo_r:the_unsaved_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                                                                                      ; altsyncram_nio1                                 ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                                                            ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|unsaved_jtag_uart_0_scfifo_r:the_unsaved_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                                                        ; cntr_1ob                                        ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                                                  ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|unsaved_jtag_uart_0_scfifo_r:the_unsaved_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                                                              ; cntr_1ob                                        ; work         ;
;          |unsaved_jtag_uart_0_scfifo_w:the_unsaved_jtag_uart_0_scfifo_w|                                                                ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|unsaved_jtag_uart_0_scfifo_w:the_unsaved_jtag_uart_0_scfifo_w                                                                                                                                                                                                                                                                                           ; unsaved_jtag_uart_0_scfifo_w                    ; unsaved      ;
;             |scfifo:wfifo|                                                                                                              ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|unsaved_jtag_uart_0_scfifo_w:the_unsaved_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                                              ; scfifo                                          ; work         ;
;                |scfifo_jr21:auto_generated|                                                                                             ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|unsaved_jtag_uart_0_scfifo_w:the_unsaved_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                                                                   ; scfifo_jr21                                     ; work         ;
;                   |a_dpfifo_l011:dpfifo|                                                                                                ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|unsaved_jtag_uart_0_scfifo_w:the_unsaved_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                                                                              ; a_dpfifo_l011                                   ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 13 (7)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|unsaved_jtag_uart_0_scfifo_w:the_unsaved_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                      ; a_fefifo_7cf                                    ; work         ;
;                         |cntr_do7:count_usedw|                                                                                          ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|unsaved_jtag_uart_0_scfifo_w:the_unsaved_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                                                                 ; cntr_do7                                        ; work         ;
;                      |altsyncram_nio1:FIFOram|                                                                                          ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|unsaved_jtag_uart_0_scfifo_w:the_unsaved_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                                                                                      ; altsyncram_nio1                                 ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                                                            ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|unsaved_jtag_uart_0_scfifo_w:the_unsaved_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                                                        ; cntr_1ob                                        ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                                                  ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|unsaved_jtag_uart_0_scfifo_w:the_unsaved_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                                                              ; cntr_1ob                                        ; work         ;
;       |unsaved_mm_interconnect_0:mm_interconnect_0|                                                                                     ; 269 (0)           ; 117 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                             ; unsaved_mm_interconnect_0                       ; unsaved      ;
;          |altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|                                                           ; 3 (3)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                           ; unsaved      ;
;          |altera_avalon_sc_fifo:mtl_ip_0_s0_agent_rsp_fifo|                                                                             ; 3 (3)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mtl_ip_0_s0_agent_rsp_fifo                                                                                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                           ; unsaved      ;
;          |altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|                                                            ; 9 (9)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                           ; unsaved      ;
;          |altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|                                                                     ; 7 (7)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                           ; unsaved      ;
;          |altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|                                                              ; 3 (3)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                           ; unsaved      ;
;          |altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|                                                                              ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                           ; unsaved      ;
;          |altera_merlin_master_agent:nios2_gen2_0_data_master_agent|                                                                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                                                                                                                                                                   ; altera_merlin_master_agent                      ; unsaved      ;
;          |altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent|                                                             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent                                                                                                                                                                                                                                                                            ; altera_merlin_master_agent                      ; unsaved      ;
;          |altera_merlin_master_translator:nios2_gen2_0_data_master_translator|                                                          ; 7 (7)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator                                                                                                                                                                                                                                                                         ; altera_merlin_master_translator                 ; unsaved      ;
;          |altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|                                                   ; 4 (4)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator                                                                                                                                                                                                                                                                  ; altera_merlin_master_translator                 ; unsaved      ;
;          |altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|                                                                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                                                                                                                                                                                                                                ; altera_merlin_slave_agent                       ; unsaved      ;
;          |altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|                                                                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent                                                                                                                                                                                                                                                                                  ; altera_merlin_slave_agent                       ; unsaved      ;
;          |altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|                                                      ; 10 (10)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                                                                                                                                     ; altera_merlin_slave_translator                  ; unsaved      ;
;          |altera_merlin_slave_translator:mtl_ip_0_s0_translator|                                                                        ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mtl_ip_0_s0_translator                                                                                                                                                                                                                                                                                       ; altera_merlin_slave_translator                  ; unsaved      ;
;          |altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|                                                       ; 1 (1)             ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                                                                                                                                                                      ; altera_merlin_slave_translator                  ; unsaved      ;
;          |altera_merlin_slave_translator:onchip_memory2_0_s1_translator|                                                                ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                                                                                                                                               ; altera_merlin_slave_translator                  ; unsaved      ;
;          |altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|                                                         ; 5 (5)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator                                                                                                                                                                                                                                                                        ; altera_merlin_slave_translator                  ; unsaved      ;
;          |altera_merlin_slave_translator:timer_0_s1_translator|                                                                         ; 6 (6)             ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator                                                                                                                                                                                                                                                                                        ; altera_merlin_slave_translator                  ; unsaved      ;
;          |unsaved_mm_interconnect_0_cmd_demux:cmd_demux|                                                                                ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                               ; unsaved_mm_interconnect_0_cmd_demux             ; unsaved      ;
;          |unsaved_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                                                       ; unsaved_mm_interconnect_0_cmd_demux_001         ; unsaved      ;
;          |unsaved_mm_interconnect_0_cmd_demux_001:rsp_demux_002|                                                                        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_cmd_demux_001:rsp_demux_002                                                                                                                                                                                                                                                                                       ; unsaved_mm_interconnect_0_cmd_demux_001         ; unsaved      ;
;          |unsaved_mm_interconnect_0_cmd_demux_001:rsp_demux_004|                                                                        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_cmd_demux_001:rsp_demux_004                                                                                                                                                                                                                                                                                       ; unsaved_mm_interconnect_0_cmd_demux_001         ; unsaved      ;
;          |unsaved_mm_interconnect_0_cmd_mux_002:cmd_mux_002|                                                                            ; 54 (50)           ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_cmd_mux_002:cmd_mux_002                                                                                                                                                                                                                                                                                           ; unsaved_mm_interconnect_0_cmd_mux_002           ; unsaved      ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                              ; altera_merlin_arbitrator                        ; unsaved      ;
;          |unsaved_mm_interconnect_0_cmd_mux_002:cmd_mux_004|                                                                            ; 56 (52)           ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_cmd_mux_002:cmd_mux_004                                                                                                                                                                                                                                                                                           ; unsaved_mm_interconnect_0_cmd_mux_002           ; unsaved      ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_cmd_mux_002:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                              ; altera_merlin_arbitrator                        ; unsaved      ;
;          |unsaved_mm_interconnect_0_router:router|                                                                                      ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                                     ; unsaved_mm_interconnect_0_router                ; unsaved      ;
;          |unsaved_mm_interconnect_0_router_001:router_001|                                                                              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                                                             ; unsaved_mm_interconnect_0_router_001            ; unsaved      ;
;          |unsaved_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                    ; 47 (47)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                                   ; unsaved_mm_interconnect_0_rsp_mux               ; unsaved      ;
;          |unsaved_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                            ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                                                           ; unsaved_mm_interconnect_0_rsp_mux_001           ; unsaved      ;
;       |unsaved_nios2_gen2_0:nios2_gen2_0|                                                                                               ; 970 (0)           ; 576 (0)      ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                                                                                                                                                                       ; unsaved_nios2_gen2_0                            ; unsaved      ;
;          |unsaved_nios2_gen2_0_cpu:cpu|                                                                                                 ; 970 (680)         ; 576 (307)    ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu                                                                                                                                                                                                                                                                                                                          ; unsaved_nios2_gen2_0_cpu                        ; unsaved      ;
;             |unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|                                                 ; 290 (35)          ; 269 (80)     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci                                                                                                                                                                                                                                                ; unsaved_nios2_gen2_0_cpu_nios2_oci              ; unsaved      ;
;                |unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper|                          ; 91 (0)            ; 96 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper                                                                                                                                                  ; unsaved_nios2_gen2_0_cpu_debug_slave_wrapper    ; unsaved      ;
;                   |sld_virtual_jtag_basic:unsaved_nios2_gen2_0_cpu_debug_slave_phy|                                                     ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:unsaved_nios2_gen2_0_cpu_debug_slave_phy                                                                                  ; sld_virtual_jtag_basic                          ; work         ;
;                   |unsaved_nios2_gen2_0_cpu_debug_slave_sysclk:the_unsaved_nios2_gen2_0_cpu_debug_slave_sysclk|                         ; 6 (6)             ; 49 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper|unsaved_nios2_gen2_0_cpu_debug_slave_sysclk:the_unsaved_nios2_gen2_0_cpu_debug_slave_sysclk                                                      ; unsaved_nios2_gen2_0_cpu_debug_slave_sysclk     ; unsaved      ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                             ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper|unsaved_nios2_gen2_0_cpu_debug_slave_sysclk:the_unsaved_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; altera_std_synchronizer                         ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                             ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper|unsaved_nios2_gen2_0_cpu_debug_slave_sysclk:the_unsaved_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                         ; work         ;
;                   |unsaved_nios2_gen2_0_cpu_debug_slave_tck:the_unsaved_nios2_gen2_0_cpu_debug_slave_tck|                               ; 81 (81)           ; 47 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper|unsaved_nios2_gen2_0_cpu_debug_slave_tck:the_unsaved_nios2_gen2_0_cpu_debug_slave_tck                                                            ; unsaved_nios2_gen2_0_cpu_debug_slave_tck        ; unsaved      ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                             ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper|unsaved_nios2_gen2_0_cpu_debug_slave_tck:the_unsaved_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; altera_std_synchronizer                         ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper|unsaved_nios2_gen2_0_cpu_debug_slave_tck:the_unsaved_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                         ; work         ;
;                |unsaved_nios2_gen2_0_cpu_nios2_avalon_reg:the_unsaved_nios2_gen2_0_cpu_nios2_avalon_reg|                                ; 9 (9)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_avalon_reg:the_unsaved_nios2_gen2_0_cpu_nios2_avalon_reg                                                                                                                                                        ; unsaved_nios2_gen2_0_cpu_nios2_avalon_reg       ; unsaved      ;
;                |unsaved_nios2_gen2_0_cpu_nios2_oci_break:the_unsaved_nios2_gen2_0_cpu_nios2_oci_break|                                  ; 33 (33)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_oci_break:the_unsaved_nios2_gen2_0_cpu_nios2_oci_break                                                                                                                                                          ; unsaved_nios2_gen2_0_cpu_nios2_oci_break        ; unsaved      ;
;                |unsaved_nios2_gen2_0_cpu_nios2_oci_debug:the_unsaved_nios2_gen2_0_cpu_nios2_oci_debug|                                  ; 8 (8)             ; 8 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_oci_debug:the_unsaved_nios2_gen2_0_cpu_nios2_oci_debug                                                                                                                                                          ; unsaved_nios2_gen2_0_cpu_nios2_oci_debug        ; unsaved      ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_oci_debug:the_unsaved_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                      ; altera_std_synchronizer                         ; work         ;
;                |unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem|                                        ; 114 (114)         ; 49 (49)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem                                                                                                                                                                ; unsaved_nios2_gen2_0_cpu_nios2_ocimem           ; unsaved      ;
;                   |unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_nios2_gen2_0_cpu_ociram_sp_ram|                                ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem|unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_nios2_gen2_0_cpu_ociram_sp_ram                                                                           ; unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module   ; unsaved      ;
;                      |altsyncram:the_altsyncram|                                                                                        ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem|unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; altsyncram                                      ; work         ;
;                         |altsyncram_ac71:auto_generated|                                                                                ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem|unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated                  ; altsyncram_ac71                                 ; work         ;
;             |unsaved_nios2_gen2_0_cpu_register_bank_a_module:unsaved_nios2_gen2_0_cpu_register_bank_a|                                  ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_register_bank_a_module:unsaved_nios2_gen2_0_cpu_register_bank_a                                                                                                                                                                                                                                 ; unsaved_nios2_gen2_0_cpu_register_bank_a_module ; unsaved      ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_register_bank_a_module:unsaved_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                       ; altsyncram                                      ; work         ;
;                   |altsyncram_6mc1:auto_generated|                                                                                      ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_register_bank_a_module:unsaved_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated                                                                                                                                                                        ; altsyncram_6mc1                                 ; work         ;
;             |unsaved_nios2_gen2_0_cpu_register_bank_b_module:unsaved_nios2_gen2_0_cpu_register_bank_b|                                  ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_register_bank_b_module:unsaved_nios2_gen2_0_cpu_register_bank_b                                                                                                                                                                                                                                 ; unsaved_nios2_gen2_0_cpu_register_bank_b_module ; unsaved      ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_register_bank_b_module:unsaved_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                       ; altsyncram                                      ; work         ;
;                   |altsyncram_6mc1:auto_generated|                                                                                      ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_register_bank_b_module:unsaved_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated                                                                                                                                                                        ; altsyncram_6mc1                                 ; work         ;
;       |unsaved_onchip_memory2_0:onchip_memory2_0|                                                                                       ; 1 (1)             ; 0 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|unsaved:u0|unsaved_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                                                                                                                               ; unsaved_onchip_memory2_0                        ; unsaved      ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 0 (0)             ; 0 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|unsaved:u0|unsaved_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                     ; altsyncram                                      ; work         ;
;             |altsyncram_g3d1:auto_generated|                                                                                            ; 0 (0)             ; 0 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|unsaved:u0|unsaved_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_g3d1:auto_generated                                                                                                                                                                                                                                                                                      ; altsyncram_g3d1                                 ; work         ;
;       |unsaved_timer_0:timer_0|                                                                                                         ; 129 (129)         ; 120 (120)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|unsaved:u0|unsaved_timer_0:timer_0                                                                                                                                                                                                                                                                                                                                                                 ; unsaved_timer_0                                 ; unsaved      ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                         ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------------------------------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ALTSYNCRAM                                                                                                                                                                                        ; AUTO ; Simple Dual Port ; 1024         ; 162          ; 1024         ; 162          ; 165888 ; None                         ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ALTSYNCRAM                                                                                                                                                                  ; AUTO ; Simple Dual Port ; 2048         ; 16           ; 1024         ; 32           ; 32768  ; None                         ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ALTSYNCRAM                                                                                                                                                                 ; AUTO ; Simple Dual Port ; 256          ; 32           ; 512          ; 16           ; 8192   ; None                         ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ALTSYNCRAM                                                                                                                                                                 ; AUTO ; Simple Dual Port ; 256          ; 32           ; 512          ; 16           ; 8192   ; None                         ;
; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|unsaved_jtag_uart_0_scfifo_r:the_unsaved_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM                                                                                                                                                                                     ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                         ;
; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|unsaved_jtag_uart_0_scfifo_w:the_unsaved_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM                                                                                                                                                                                     ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                         ;
; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem|unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192   ; None                         ;
; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_register_bank_a_module:unsaved_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ALTSYNCRAM                                                                                                                                                       ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None                         ;
; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_register_bank_b_module:unsaved_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ALTSYNCRAM                                                                                                                                                       ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None                         ;
; unsaved:u0|unsaved_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_g3d1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                     ; AUTO ; Single Port      ; 4096         ; 32           ; --           ; --           ; 131072 ; unsaved_onchip_memory2_0.hex ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+---------------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+
; Vendor ; IP Core Name                    ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                                                         ; IP Include File               ;
+--------+---------------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |DE0_NANO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                           ;                               ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |DE0_NANO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                       ;                               ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |DE0_NANO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit                                             ;                               ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |DE0_NANO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                           ;                               ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |DE0_NANO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter                                             ;                               ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1 ;                               ;
; N/A    ; Qsys                            ; 16.0    ; N/A          ; N/A          ; |DE0_NANO|unsaved:u0                                                                                                                                                                                                                                                                                                    ; unsaved.qsys                  ;
; Altera ; altera_irq_mapper               ; 16.0    ; N/A          ; N/A          ; |DE0_NANO|unsaved:u0|unsaved_irq_mapper:irq_mapper                                                                                                                                                                                                                                                                      ; unsaved.qsys                  ;
; Altera ; altera_avalon_jtag_uart         ; 16.0    ; N/A          ; N/A          ; |DE0_NANO|unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                                                    ; unsaved.qsys                  ;
; Altera ; altera_mm_interconnect          ; 16.0    ; N/A          ; N/A          ; |DE0_NANO|unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                        ; unsaved.qsys                  ;
; Altera ; altera_avalon_st_adapter        ; 16.0    ; N/A          ; N/A          ; |DE0_NANO|unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                                                                          ; unsaved.qsys                  ;
; Altera ; error_adapter                   ; 16.0    ; N/A          ; N/A          ; |DE0_NANO|unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|unsaved_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                              ; unsaved.qsys                  ;
; Altera ; altera_avalon_st_adapter        ; 16.0    ; N/A          ; N/A          ; |DE0_NANO|unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                                                                                                                      ; unsaved.qsys                  ;
; Altera ; error_adapter                   ; 16.0    ; N/A          ; N/A          ; |DE0_NANO|unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|unsaved_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                          ; unsaved.qsys                  ;
; Altera ; altera_avalon_st_adapter        ; 16.0    ; N/A          ; N/A          ; |DE0_NANO|unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                                                                                                                      ; unsaved.qsys                  ;
; Altera ; error_adapter                   ; 16.0    ; N/A          ; N/A          ; |DE0_NANO|unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|unsaved_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                          ; unsaved.qsys                  ;
; Altera ; altera_avalon_st_adapter        ; 16.0    ; N/A          ; N/A          ; |DE0_NANO|unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                                                                                                                                      ; unsaved.qsys                  ;
; Altera ; error_adapter                   ; 16.0    ; N/A          ; N/A          ; |DE0_NANO|unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|unsaved_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                          ; unsaved.qsys                  ;
; Altera ; altera_avalon_st_adapter        ; 16.0    ; N/A          ; N/A          ; |DE0_NANO|unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004                                                                                                                                                                                      ; unsaved.qsys                  ;
; Altera ; error_adapter                   ; 16.0    ; N/A          ; N/A          ; |DE0_NANO|unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004|unsaved_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                          ; unsaved.qsys                  ;
; Altera ; altera_avalon_st_adapter        ; 16.0    ; N/A          ; N/A          ; |DE0_NANO|unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005                                                                                                                                                                                      ; unsaved.qsys                  ;
; Altera ; error_adapter                   ; 16.0    ; N/A          ; N/A          ; |DE0_NANO|unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005|unsaved_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                          ; unsaved.qsys                  ;
; Altera ; altera_merlin_demultiplexer     ; 16.0    ; N/A          ; N/A          ; |DE0_NANO|unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                          ; unsaved.qsys                  ;
; Altera ; altera_merlin_demultiplexer     ; 16.0    ; N/A          ; N/A          ; |DE0_NANO|unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                  ; unsaved.qsys                  ;
; Altera ; altera_merlin_multiplexer       ; 16.0    ; N/A          ; N/A          ; |DE0_NANO|unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                              ; unsaved.qsys                  ;
; Altera ; altera_merlin_multiplexer       ; 16.0    ; N/A          ; N/A          ; |DE0_NANO|unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                                                                          ; unsaved.qsys                  ;
; Altera ; altera_merlin_multiplexer       ; 16.0    ; N/A          ; N/A          ; |DE0_NANO|unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_cmd_mux_002:cmd_mux_002                                                                                                                                                                                                      ; unsaved.qsys                  ;
; Altera ; altera_merlin_multiplexer       ; 16.0    ; N/A          ; N/A          ; |DE0_NANO|unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                                                                                                                                                          ; unsaved.qsys                  ;
; Altera ; altera_merlin_multiplexer       ; 16.0    ; N/A          ; N/A          ; |DE0_NANO|unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_cmd_mux_002:cmd_mux_004                                                                                                                                                                                                      ; unsaved.qsys                  ;
; Altera ; altera_merlin_multiplexer       ; 16.0    ; N/A          ; N/A          ; |DE0_NANO|unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_cmd_mux:cmd_mux_005                                                                                                                                                                                                          ; unsaved.qsys                  ;
; Altera ; altera_merlin_slave_agent       ; 16.0    ; N/A          ; N/A          ; |DE0_NANO|unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent                                                                                                                                                                                          ; unsaved.qsys                  ;
; Altera ; altera_avalon_sc_fifo           ; 16.0    ; N/A          ; N/A          ; |DE0_NANO|unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                     ; unsaved.qsys                  ;
; Altera ; altera_merlin_slave_translator  ; 16.0    ; N/A          ; N/A          ; |DE0_NANO|unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                                                ; unsaved.qsys                  ;
; Altera ; altera_merlin_slave_agent       ; 16.0    ; N/A          ; N/A          ; |DE0_NANO|unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mtl_ip_0_s0_agent                                                                                                                                                                                                            ; unsaved.qsys                  ;
; Altera ; altera_avalon_sc_fifo           ; 16.0    ; N/A          ; N/A          ; |DE0_NANO|unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mtl_ip_0_s0_agent_rsp_fifo                                                                                                                                                                                                       ; unsaved.qsys                  ;
; Altera ; altera_merlin_slave_translator  ; 16.0    ; N/A          ; N/A          ; |DE0_NANO|unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mtl_ip_0_s0_translator                                                                                                                                                                                                  ; unsaved.qsys                  ;
; Altera ; altera_merlin_master_agent      ; 16.0    ; N/A          ; N/A          ; |DE0_NANO|unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                                                                              ; unsaved.qsys                  ;
; Altera ; altera_merlin_master_translator ; 16.0    ; N/A          ; N/A          ; |DE0_NANO|unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator                                                                                                                                                                                    ; unsaved.qsys                  ;
; Altera ; altera_merlin_slave_agent       ; 16.0    ; N/A          ; N/A          ; |DE0_NANO|unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                                                                                                                                           ; unsaved.qsys                  ;
; Altera ; altera_avalon_sc_fifo           ; 16.0    ; N/A          ; N/A          ; |DE0_NANO|unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                      ; unsaved.qsys                  ;
; Altera ; altera_merlin_slave_translator  ; 16.0    ; N/A          ; N/A          ; |DE0_NANO|unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                                                                                 ; unsaved.qsys                  ;
; Altera ; altera_merlin_master_agent      ; 16.0    ; N/A          ; N/A          ; |DE0_NANO|unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent                                                                                                                                                                                       ; unsaved.qsys                  ;
; Altera ; altera_merlin_master_translator ; 16.0    ; N/A          ; N/A          ; |DE0_NANO|unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator                                                                                                                                                                             ; unsaved.qsys                  ;
; Altera ; altera_merlin_slave_agent       ; 16.0    ; N/A          ; N/A          ; |DE0_NANO|unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent                                                                                                                                                                                                    ; unsaved.qsys                  ;
; Altera ; altera_avalon_sc_fifo           ; 16.0    ; N/A          ; N/A          ; |DE0_NANO|unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                                                               ; unsaved.qsys                  ;
; Altera ; altera_merlin_slave_translator  ; 16.0    ; N/A          ; N/A          ; |DE0_NANO|unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                                                          ; unsaved.qsys                  ;
; Altera ; altera_merlin_router            ; 16.0    ; N/A          ; N/A          ; |DE0_NANO|unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_router:router                                                                                                                                                                                                                ; unsaved.qsys                  ;
; Altera ; altera_merlin_router            ; 16.0    ; N/A          ; N/A          ; |DE0_NANO|unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                        ; unsaved.qsys                  ;
; Altera ; altera_merlin_router            ; 16.0    ; N/A          ; N/A          ; |DE0_NANO|unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_router_002:router_002                                                                                                                                                                                                        ; unsaved.qsys                  ;
; Altera ; altera_merlin_router            ; 16.0    ; N/A          ; N/A          ; |DE0_NANO|unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_router_002:router_003                                                                                                                                                                                                        ; unsaved.qsys                  ;
; Altera ; altera_merlin_router            ; 16.0    ; N/A          ; N/A          ; |DE0_NANO|unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_router_004:router_004                                                                                                                                                                                                        ; unsaved.qsys                  ;
; Altera ; altera_merlin_router            ; 16.0    ; N/A          ; N/A          ; |DE0_NANO|unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_router_002:router_005                                                                                                                                                                                                        ; unsaved.qsys                  ;
; Altera ; altera_merlin_router            ; 16.0    ; N/A          ; N/A          ; |DE0_NANO|unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_router_004:router_006                                                                                                                                                                                                        ; unsaved.qsys                  ;
; Altera ; altera_merlin_router            ; 16.0    ; N/A          ; N/A          ; |DE0_NANO|unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_router_002:router_007                                                                                                                                                                                                        ; unsaved.qsys                  ;
; Altera ; altera_merlin_demultiplexer     ; 16.0    ; N/A          ; N/A          ; |DE0_NANO|unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                          ; unsaved.qsys                  ;
; Altera ; altera_merlin_demultiplexer     ; 16.0    ; N/A          ; N/A          ; |DE0_NANO|unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                                                                                                      ; unsaved.qsys                  ;
; Altera ; altera_merlin_demultiplexer     ; 16.0    ; N/A          ; N/A          ; |DE0_NANO|unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_cmd_demux_001:rsp_demux_002                                                                                                                                                                                                  ; unsaved.qsys                  ;
; Altera ; altera_merlin_demultiplexer     ; 16.0    ; N/A          ; N/A          ; |DE0_NANO|unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_rsp_demux:rsp_demux_003                                                                                                                                                                                                      ; unsaved.qsys                  ;
; Altera ; altera_merlin_demultiplexer     ; 16.0    ; N/A          ; N/A          ; |DE0_NANO|unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_cmd_demux_001:rsp_demux_004                                                                                                                                                                                                  ; unsaved.qsys                  ;
; Altera ; altera_merlin_demultiplexer     ; 16.0    ; N/A          ; N/A          ; |DE0_NANO|unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_rsp_demux:rsp_demux_005                                                                                                                                                                                                      ; unsaved.qsys                  ;
; Altera ; altera_merlin_multiplexer       ; 16.0    ; N/A          ; N/A          ; |DE0_NANO|unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                              ; unsaved.qsys                  ;
; Altera ; altera_merlin_multiplexer       ; 16.0    ; N/A          ; N/A          ; |DE0_NANO|unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                      ; unsaved.qsys                  ;
; Altera ; altera_merlin_slave_agent       ; 16.0    ; N/A          ; N/A          ; |DE0_NANO|unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent                                                                                                                                                                                             ; unsaved.qsys                  ;
; Altera ; altera_avalon_sc_fifo           ; 16.0    ; N/A          ; N/A          ; |DE0_NANO|unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo                                                                                                                                                                                        ; unsaved.qsys                  ;
; Altera ; altera_merlin_slave_translator  ; 16.0    ; N/A          ; N/A          ; |DE0_NANO|unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator                                                                                                                                                                                   ; unsaved.qsys                  ;
; Altera ; altera_merlin_slave_agent       ; 16.0    ; N/A          ; N/A          ; |DE0_NANO|unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent                                                                                                                                                                                                             ; unsaved.qsys                  ;
; Altera ; altera_avalon_sc_fifo           ; 16.0    ; N/A          ; N/A          ; |DE0_NANO|unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo                                                                                                                                                                                                        ; unsaved.qsys                  ;
; Altera ; altera_merlin_slave_translator  ; 16.0    ; N/A          ; N/A          ; |DE0_NANO|unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator                                                                                                                                                                                                   ; unsaved.qsys                  ;
; Altera ; ALTPLL                          ; 16.1    ; N/A          ; N/A          ; |DE0_NANO|unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|RAM_PLL:RAM_PLL_inst                                                                                                                                                                                                                                           ; RAM_PLL.v                     ;
; Altera ; FIFO                            ; 16.1    ; N/A          ; N/A          ; |DE0_NANO|unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo                                                                                                                                                                                                    ; sdram_control/Sdram_RD_FIFO.v ;
; Altera ; FIFO                            ; 16.1    ; N/A          ; N/A          ; |DE0_NANO|unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo                                                                                                                                                                                                    ; sdram_control/Sdram_RD_FIFO.v ;
; Altera ; FIFO                            ; 16.1    ; N/A          ; N/A          ; |DE0_NANO|unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo                                                                                                                                                                                                   ; sdram_control/Sdram_WR_FIFO.v ;
; Altera ; FIFO                            ; 16.1    ; N/A          ; N/A          ; |DE0_NANO|unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo                                                                                                                                                                                                   ; sdram_control/Sdram_WR_FIFO.v ;
; Altera ; ALTPLL                          ; 16.1    ; N/A          ; N/A          ; |DE0_NANO|unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|MTL_PLL:MTL_PLL_inst                                                                                                                                                                                                                           ; MTL_PLL.v                     ;
; Altera ; altera_nios2_gen2               ; 16.0    ; N/A          ; N/A          ; |DE0_NANO|unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                                                                                  ; unsaved.qsys                  ;
; Altera ; altera_nios2_gen2_unit          ; 16.0    ; N/A          ; N/A          ; |DE0_NANO|unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu                                                                                                                                                                                                                                     ; unsaved.qsys                  ;
; Altera ; altera_avalon_onchip_memory2    ; 16.0    ; N/A          ; N/A          ; |DE0_NANO|unsaved:u0|unsaved_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                                          ; unsaved.qsys                  ;
; Altera ; altera_reset_controller         ; 16.0    ; N/A          ; N/A          ; |DE0_NANO|unsaved:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                             ; unsaved.qsys                  ;
; Altera ; altera_avalon_sysid_qsys        ; 16.0    ; N/A          ; N/A          ; |DE0_NANO|unsaved:u0|unsaved_sysid_qsys_0:sysid_qsys_0                                                                                                                                                                                                                                                                  ; unsaved.qsys                  ;
; Altera ; altera_avalon_timer             ; 16.0    ; N/A          ; N/A          ; |DE0_NANO|unsaved:u0|unsaved_timer_0:timer_0                                                                                                                                                                                                                                                                            ; unsaved.qsys                  ;
+--------+---------------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE0_NANO|unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper|unsaved_nios2_gen2_0_cpu_debug_slave_tck:the_unsaved_nios2_gen2_0_cpu_debug_slave_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                                                                                 ;
+------------+------------+------------+------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                                                                                          ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                                                                                          ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                                                                                          ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                          ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                          ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                          ;
+------------+------------+------------+------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------+
; State Machine - |DE0_NANO|unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|state ;
+----------+----------+----------+----------+------------------------------------------------+
; Name     ; state.S3 ; state.S2 ; state.S1 ; state.S0                                       ;
+----------+----------+----------+----------+------------------------------------------------+
; state.S0 ; 0        ; 0        ; 0        ; 0                                              ;
; state.S1 ; 0        ; 0        ; 1        ; 1                                              ;
; state.S2 ; 0        ; 1        ; 0        ; 1                                              ;
; state.S3 ; 1        ; 0        ; 0        ; 1                                              ;
+----------+----------+----------+----------+------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE0_NANO|unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state   ;
+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Name         ; c_state.1001 ; c_state.1000 ; c_state.0111 ; c_state.0110 ; c_state.0101 ; c_state.0100 ; c_state.0011 ; c_state.0010 ; c_state.0001 ; c_state.0000 ;
+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; c_state.0000 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; c_state.0001 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 1            ;
; c_state.0010 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 1            ;
; c_state.0011 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 1            ;
; c_state.0100 ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 1            ;
; c_state.0101 ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; c_state.0110 ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; c_state.0111 ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; c_state.1000 ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; c_state.1001 ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE0_NANO|unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state ;
+------------------+-----------------+-----------------+----------------+------------------+-----------------+------------------------------------------------------------------------------------------+
; Name             ; c_state.ST_IDLE ; c_state.ST_STOP ; c_state.ST_ACK ; c_state.ST_WRITE ; c_state.ST_READ ; c_state.ST_START                                                                         ;
+------------------+-----------------+-----------------+----------------+------------------+-----------------+------------------------------------------------------------------------------------------+
; c_state.ST_IDLE  ; 0               ; 0               ; 0              ; 0                ; 0               ; 0                                                                                        ;
; c_state.ST_START ; 1               ; 0               ; 0              ; 0                ; 0               ; 1                                                                                        ;
; c_state.ST_READ  ; 1               ; 0               ; 0              ; 0                ; 1               ; 0                                                                                        ;
; c_state.ST_WRITE ; 1               ; 0               ; 0              ; 1                ; 0               ; 0                                                                                        ;
; c_state.ST_ACK   ; 1               ; 0               ; 1              ; 0                ; 0               ; 0                                                                                        ;
; c_state.ST_STOP  ; 1               ; 1               ; 0              ; 0                ; 0               ; 0                                                                                        ;
+------------------+-----------------+-----------------+----------------+------------------+-----------------+------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                                                                              ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|read_data[1][7]                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|read_data[1][6]                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|read_data[1][5]                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|read_data[1][4]                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|read_data[1][3]                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|read_data[1][2]                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|read_data[1][1]                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|read_data[1][0]                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0000                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0001                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0010                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0011                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0100                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0101                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0110                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0111                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.1000                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.1001                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper|unsaved_nios2_gen2_0_cpu_debug_slave_tck:the_unsaved_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper|unsaved_nios2_gen2_0_cpu_debug_slave_tck:the_unsaved_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper|unsaved_nios2_gen2_0_cpu_debug_slave_tck:the_unsaved_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper|unsaved_nios2_gen2_0_cpu_debug_slave_tck:the_unsaved_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; unsaved:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[8]                                                                                                                                                       ; yes                                                              ; yes                                        ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[7]                                                                                                                                                       ; yes                                                              ; yes                                        ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[6]                                                                                                                                                       ; yes                                                              ; yes                                        ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[5]                                                                                                                                                       ; yes                                                              ; yes                                        ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[4]                                                                                                                                                       ; yes                                                              ; yes                                        ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[3]                                                                                                                                                       ; yes                                                              ; yes                                        ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[2]                                                                                                                                                       ; yes                                                              ; yes                                        ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[1]                                                                                                                                                       ; yes                                                              ; yes                                        ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[0]                                                                                                                                                       ; yes                                                              ; yes                                        ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[10]                                                                                                                                                       ; yes                                                              ; yes                                        ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[9]                                                                                                                                                        ; yes                                                              ; yes                                        ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[8]                                                                                                                                                        ; yes                                                              ; yes                                        ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[7]                                                                                                                                                        ; yes                                                              ; yes                                        ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[6]                                                                                                                                                        ; yes                                                              ; yes                                        ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[5]                                                                                                                                                        ; yes                                                              ; yes                                        ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[4]                                                                                                                                                        ; yes                                                              ; yes                                        ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[3]                                                                                                                                                        ; yes                                                              ; yes                                        ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[2]                                                                                                                                                        ; yes                                                              ; yes                                        ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[1]                                                                                                                                                        ; yes                                                              ; yes                                        ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[0]                                                                                                                                                        ; yes                                                              ; yes                                        ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[10]                                                                                                                                                       ; yes                                                              ; yes                                        ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[8]                                                                                                                                                        ; yes                                                              ; yes                                        ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[9]                                                                                                                                                        ; yes                                                              ; yes                                        ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[6]                                                                                                                                                        ; yes                                                              ; yes                                        ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[7]                                                                                                                                                        ; yes                                                              ; yes                                        ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[4]                                                                                                                                                        ; yes                                                              ; yes                                        ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[5]                                                                                                                                                        ; yes                                                              ; yes                                        ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[2]                                                                                                                                                        ; yes                                                              ; yes                                        ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[3]                                                                                                                                                        ; yes                                                              ; yes                                        ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[0]                                                                                                                                                        ; yes                                                              ; yes                                        ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[1]                                                                                                                                                        ; yes                                                              ; yes                                        ;
; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; unsaved:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; unsaved:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[8]                                                                                                                                                       ; yes                                                              ; yes                                        ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[6]                                                                                                                                                       ; yes                                                              ; yes                                        ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[7]                                                                                                                                                       ; yes                                                              ; yes                                        ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[4]                                                                                                                                                       ; yes                                                              ; yes                                        ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[5]                                                                                                                                                       ; yes                                                              ; yes                                        ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[2]                                                                                                                                                       ; yes                                                              ; yes                                        ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[3]                                                                                                                                                       ; yes                                                              ; yes                                        ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[0]                                                                                                                                                       ; yes                                                              ; yes                                        ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[1]                                                                                                                                                       ; yes                                                              ; yes                                        ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[8]                                                                                                                                                       ; yes                                                              ; yes                                        ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[7]                                                                                                                                                       ; yes                                                              ; yes                                        ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[6]                                                                                                                                                       ; yes                                                              ; yes                                        ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[5]                                                                                                                                                       ; yes                                                              ; yes                                        ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[4]                                                                                                                                                       ; yes                                                              ; yes                                        ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[3]                                                                                                                                                       ; yes                                                              ; yes                                        ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[2]                                                                                                                                                       ; yes                                                              ; yes                                        ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[1]                                                                                                                                                       ; yes                                                              ; yes                                        ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[0]                                                                                                                                                       ; yes                                                              ; yes                                        ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[10]                                                                                                                                                       ; yes                                                              ; yes                                        ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[9]                                                                                                                                                        ; yes                                                              ; yes                                        ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[8]                                                                                                                                                        ; yes                                                              ; yes                                        ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[7]                                                                                                                                                        ; yes                                                              ; yes                                        ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[6]                                                                                                                                                        ; yes                                                              ; yes                                        ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[5]                                                                                                                                                        ; yes                                                              ; yes                                        ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[4]                                                                                                                                                        ; yes                                                              ; yes                                        ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[3]                                                                                                                                                        ; yes                                                              ; yes                                        ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[2]                                                                                                                                                        ; yes                                                              ; yes                                        ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[1]                                                                                                                                                        ; yes                                                              ; yes                                        ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[0]                                                                                                                                                        ; yes                                                              ; yes                                        ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[10]                                                                                                                                                       ; yes                                                              ; yes                                        ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[8]                                                                                                                                                        ; yes                                                              ; yes                                        ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[9]                                                                                                                                                        ; yes                                                              ; yes                                        ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[6]                                                                                                                                                        ; yes                                                              ; yes                                        ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[7]                                                                                                                                                        ; yes                                                              ; yes                                        ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[4]                                                                                                                                                        ; yes                                                              ; yes                                        ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[5]                                                                                                                                                        ; yes                                                              ; yes                                        ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[2]                                                                                                                                                        ; yes                                                              ; yes                                        ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[3]                                                                                                                                                        ; yes                                                              ; yes                                        ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[0]                                                                                                                                                        ; yes                                                              ; yes                                        ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[1]                                                                                                                                                        ; yes                                                              ; yes                                        ;
; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; unsaved:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[8]                                                                                                                                                       ; yes                                                              ; yes                                        ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[6]                                                                                                                                                       ; yes                                                              ; yes                                        ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[7]                                                                                                                                                       ; yes                                                              ; yes                                        ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[4]                                                                                                                                                       ; yes                                                              ; yes                                        ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[5]                                                                                                                                                       ; yes                                                              ; yes                                        ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[2]                                                                                                                                                       ; yes                                                              ; yes                                        ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[3]                                                                                                                                                       ; yes                                                              ; yes                                        ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[0]                                                                                                                                                       ; yes                                                              ; yes                                        ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[1]                                                                                                                                                       ; yes                                                              ; yes                                        ;
; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper|unsaved_nios2_gen2_0_cpu_debug_slave_sysclk:the_unsaved_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper|unsaved_nios2_gen2_0_cpu_debug_slave_sysclk:the_unsaved_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; unsaved:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_oci_debug:the_unsaved_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                      ; yes                                                              ; yes                                        ;
; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper|unsaved_nios2_gen2_0_cpu_debug_slave_sysclk:the_unsaved_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper|unsaved_nios2_gen2_0_cpu_debug_slave_sysclk:the_unsaved_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; unsaved:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_oci_debug:the_unsaved_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                       ; yes                                                              ; yes                                        ;
; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; unsaved:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; unsaved:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; unsaved:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                      ; Reason for Removal                                                                                                                                                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_cmd_mux_002:cmd_mux_004|locked[0,1]                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_cmd_mux_002:cmd_mux_002|locked[0,1]                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_chipselect_pre                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|av_chipselect_pre                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[11,16,20,22,26,31]                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|W_rf_ecc_recoverable_valid                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|W_rf_ecc_unrecoverable_valid                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|W_ienable_reg[2..31]                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|W_ipending_reg[2..31]                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|W_cdsr_reg[0..31]                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|R_ctrl_custom                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|R_ctrl_crst                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|R_ctrl_ld_ex                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|R_ctrl_st_ex                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_oci_im:the_unsaved_nios2_gen2_0_cpu_nios2_oci_im|trc_wrap                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_oci_im:the_unsaved_nios2_gen2_0_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_oci_dbrk:the_unsaved_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_oci_dbrk:the_unsaved_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_oci_dbrk:the_unsaved_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto0                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_oci_xbrk:the_unsaved_nios2_gen2_0_cpu_nios2_oci_xbrk|xbrk_break                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_MAX_ADDR[23]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rWR2_MAX_ADDR[0..23]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD1_MAX_ADDR[0..23]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[0]                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[0]                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[0]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[1]                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[1]                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[1]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[2]                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[2]                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[2]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[3]                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[3]                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[3]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[4]                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[4]                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[4]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[5]                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[5]                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[5]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[6]                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[6]                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[6]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[7]                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[7]                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[7]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[8]                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[8]                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[8]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[9]                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[9]                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[9]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[10]                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[10]                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[10]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[0..10]                                                                                                                                             ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                                                                                           ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                                                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                                                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]                                                                                                                              ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                                                                                           ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0]                                                                                                                              ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                                                                                           ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                                                                                                                     ; Stuck at VCC due to stuck port preset                                                                                                                                                                                                                                                                                                                          ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                                                                                                                     ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                           ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                                                                                                                     ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                           ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                                                                                                                     ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                           ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                                                                                                                     ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                           ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                                                                                                                     ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                           ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                                                                                                                     ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                           ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                                                                                                                     ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                           ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                                                                                                                     ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                           ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                                                                                                                     ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                           ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                                                                                                                    ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                           ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                                                                                                                        ; Stuck at VCC due to stuck port preset                                                                                                                                                                                                                                                                                                                          ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0..2]                                                                                                             ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                           ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[0]                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[0]                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[1]                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[1]                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[2]                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[2]                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[3]                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[3]                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[4]                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[4]                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[5]                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[5]                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[6]                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[6]                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[7]                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[7]                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[8]                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[8]                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[0..8]                                                                                                                                     ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                                                                                           ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[0..8]                                                                                                                                             ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                                                                                           ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                                                                                                                             ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                                                                                           ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                                                                                                                             ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                                                                                           ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                                                                                                                    ; Stuck at VCC due to stuck port preset                                                                                                                                                                                                                                                                                                                          ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                                                                                                                    ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                           ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                                                                                                                    ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                           ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                                                                                                                    ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                           ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                                                                                                                    ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                           ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                                                                                                                    ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                           ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                                                                                                                    ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                           ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                                                                                                                    ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                           ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                                                                                                                    ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                           ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                                                                                                                       ; Stuck at VCC due to stuck port preset                                                                                                                                                                                                                                                                                                                          ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0..2]                                                                                                           ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                           ;
; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mtl_ip_0_s0_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mtl_ip_0_s0_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mtl_ip_0_s0_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|W_control_rd_data[2..31]                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mtl_ip_0_s0_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mtl_ip_0_s0_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mtl_ip_0_s0_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|avs_s0_readdata[19..31]                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|txr[1..3,7]                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mtl_ip_0_s0_translator|av_readdata_pre[19..31]                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[9..11]                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[8..10]                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[9..11]                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[8..10]                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[8]                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[9]                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[8]                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[9]                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_avalon_reg:the_unsaved_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                        ; Merged with unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_avalon_reg:the_unsaved_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                        ;
; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_avalon_reg:the_unsaved_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                        ; Merged with unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_avalon_reg:the_unsaved_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                        ;
; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_avalon_reg:the_unsaved_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                        ; Merged with unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_avalon_reg:the_unsaved_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                        ;
; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_avalon_reg:the_unsaved_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                        ; Merged with unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_avalon_reg:the_unsaved_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                        ;
; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_avalon_reg:the_unsaved_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                        ; Merged with unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_avalon_reg:the_unsaved_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                        ;
; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_avalon_reg:the_unsaved_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                        ; Merged with unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_avalon_reg:the_unsaved_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                        ;
; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_avalon_reg:the_unsaved_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                        ; Merged with unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_avalon_reg:the_unsaved_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                        ;
; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_avalon_reg:the_unsaved_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                        ; Merged with unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_avalon_reg:the_unsaved_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                        ;
; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_avalon_reg:the_unsaved_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                        ; Merged with unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_avalon_reg:the_unsaved_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                        ;
; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_avalon_reg:the_unsaved_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                        ; Merged with unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_avalon_reg:the_unsaved_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                        ;
; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_avalon_reg:the_unsaved_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                        ; Merged with unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_avalon_reg:the_unsaved_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                        ;
; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_avalon_reg:the_unsaved_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                        ; Merged with unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_avalon_reg:the_unsaved_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                        ;
; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_avalon_reg:the_unsaved_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                        ; Merged with unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_avalon_reg:the_unsaved_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                        ;
; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_avalon_reg:the_unsaved_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                        ; Merged with unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_avalon_reg:the_unsaved_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                        ;
; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_avalon_reg:the_unsaved_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                        ; Merged with unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_avalon_reg:the_unsaved_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                        ;
; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_avalon_reg:the_unsaved_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                        ; Merged with unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_avalon_reg:the_unsaved_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                        ;
; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_avalon_reg:the_unsaved_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                        ; Merged with unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_avalon_reg:the_unsaved_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                        ;
; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_avalon_reg:the_unsaved_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                        ; Merged with unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_avalon_reg:the_unsaved_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                        ;
; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_avalon_reg:the_unsaved_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                        ; Merged with unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_avalon_reg:the_unsaved_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                        ;
; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_avalon_reg:the_unsaved_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                        ; Merged with unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_avalon_reg:the_unsaved_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                        ;
; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_avalon_reg:the_unsaved_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                        ; Merged with unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_avalon_reg:the_unsaved_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                         ;
; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_avalon_reg:the_unsaved_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                         ; Merged with unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_avalon_reg:the_unsaved_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                         ;
; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_avalon_reg:the_unsaved_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                         ; Merged with unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_avalon_reg:the_unsaved_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                         ;
; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_avalon_reg:the_unsaved_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                         ; Merged with unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_avalon_reg:the_unsaved_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                         ;
; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_avalon_reg:the_unsaved_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                         ; Merged with unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_avalon_reg:the_unsaved_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                         ;
; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_avalon_reg:the_unsaved_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                         ; Merged with unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_avalon_reg:the_unsaved_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                         ;
; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_avalon_reg:the_unsaved_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                         ; Merged with unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_avalon_reg:the_unsaved_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                         ;
; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_avalon_reg:the_unsaved_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                         ; Merged with unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_avalon_reg:the_unsaved_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2]                                                                                         ;
; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_avalon_reg:the_unsaved_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2]                                                                                         ; Merged with unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_avalon_reg:the_unsaved_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                        ;
; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                  ; Merged with unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                                  ;
; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][54]                                                                                                                                                                                                                                  ; Merged with unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                                  ;
; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                         ; Merged with unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                         ;
; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][54]                                                                                                                                                                                                                         ; Merged with unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                         ;
; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                         ; Merged with unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                         ;
; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                         ; Merged with unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                         ;
; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mtl_ip_0_s0_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                 ; Merged with unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mtl_ip_0_s0_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                                 ;
; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mtl_ip_0_s0_agent_rsp_fifo|mem[1][54]                                                                                                                                                                                                                                 ; Merged with unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mtl_ip_0_s0_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                                 ;
; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                ; Merged with unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                ;
; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                ; Merged with unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                ;
; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][54]                                                                                                                                                                                                                ; Merged with unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                ;
; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                ; Merged with unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                ;
; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][54]                                                                                                                                                                                                                  ; Merged with unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                  ;
; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                  ; Merged with unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                  ;
; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][54]                                                                                                                                                                                                               ; Merged with unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                               ;
; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                               ; Merged with unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                               ;
; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[0..7,13..15,18,19,21,23,27,28]                                                                                                                                                                         ; Merged with unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[30]                                                                                                                                                                                                    ;
; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[10,24,25]                                                                                                                                                                                              ; Merged with unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[29]                                                                                                                                                                                                    ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rWR2_ADDR[0..22]                                                                                                                                                                                                                                                   ; Merged with unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rWR2_ADDR[23]                                                                                                                                                                                                                                                      ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD1_ADDR[0..22]                                                                                                                                                                                                                                                   ; Merged with unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD1_ADDR[23]                                                                                                                                                                                                                                                      ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_finish:reset_finish_inst|oData_Addr[2]                                                                                                                                                                                                                                                                     ; Merged with unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_finish:reset_finish_inst|oData_Write[0]                                                                                                                                                                                                                                                                    ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_finish:reset_finish_inst|oData_WE                                                                                                                                                                                                                                                                          ; Merged with unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_finish:reset_finish_inst|oData_Write[0]                                                                                                                                                                                                                                                                    ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_finish:reset_finish_inst|oData_Write[2..4,6..8,10..12,14..16,18,22..24,26..28,30,31]                                                                                                                                                                                                                       ; Merged with unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_finish:reset_finish_inst|oData_Write[1]                                                                                                                                                                                                                                                                    ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_finish:reset_finish_inst|oData_Addr[4]                                                                                                                                                                                                                                                                     ; Merged with unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_finish:reset_finish_inst|oData_Write[1]                                                                                                                                                                                                                                                                    ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_finish:reset_finish_inst|oData_Write[5,9,13,17,19..21,25,29]                                                                                                                                                                                                                                               ; Merged with unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_finish:reset_finish_inst|oData_Write[1]                                                                                                                                                                                                                                                                    ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_finish:reset_finish_inst|oData_Addr[3,5]                                                                                                                                                                                                                                                                   ; Merged with unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_finish:reset_finish_inst|oData_Write[1]                                                                                                                                                                                                                                                                    ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mLENGTH[2..6,8]                                                                                                                                                                                                                                                    ; Merged with unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mLENGTH[0]                                                                                                                                                                                                                                                         ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|txr[5,6]                                                                                                                                                                                                            ; Merged with unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|txr[4]                                                                                                                                                                                                              ;
; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                                  ; Merged with unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                            ;
; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent|hold_waitrequest                                                                                                                                                                                                           ; Merged with unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                            ;
; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                                                                                          ; Merged with unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                            ;
; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mtl_ip_0_s0_translator|waitrequest_reset_override                                                                                                                                                                                                            ; Merged with unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                            ;
; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|waitrequest_reset_override                                                                                                                                                                                           ; Merged with unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                            ;
; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|waitrequest_reset_override                                                                                                                                                                                                    ; Merged with unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                            ;
; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|waitrequest_reset_override                                                                                                                                                                                             ; Merged with unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                            ;
; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|waitrequest_reset_override                                                                                                                                                                                                             ; Merged with unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                            ;
; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                                                ; Merged with unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                ;
; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                                ; Merged with unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                ;
; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                ; Merged with unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                ;
; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                ; Merged with unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                ;
; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                                                         ; Merged with unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                         ;
; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                                         ; Merged with unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                         ;
; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                         ; Merged with unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                         ;
; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                         ; Merged with unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                         ;
; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mtl_ip_0_s0_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                                                                 ; Merged with unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mtl_ip_0_s0_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                                 ;
; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mtl_ip_0_s0_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                                                 ; Merged with unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mtl_ip_0_s0_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                                 ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[0]                                                                                                                                                                                                                                                                                   ; Merged with unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[0]                                                                                                                                                                                                                                                                                  ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[9]                                                                                                                                                                                                                                                                                   ; Merged with unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[9]                                                                                                                                                                                                                                                                                  ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[1]                                                                                                                                                                                                                                                                                   ; Merged with unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[1]                                                                                                                                                                                                                                                                                  ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[10]                                                                                                                                                                                                                                                                                  ; Merged with unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[10]                                                                                                                                                                                                                                                                                 ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[2]                                                                                                                                                                                                                                                                                   ; Merged with unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[2]                                                                                                                                                                                                                                                                                  ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[3]                                                                                                                                                                                                                                                                                   ; Merged with unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[3]                                                                                                                                                                                                                                                                                  ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[4]                                                                                                                                                                                                                                                                                   ; Merged with unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[4]                                                                                                                                                                                                                                                                                  ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[5]                                                                                                                                                                                                                                                                                   ; Merged with unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[5]                                                                                                                                                                                                                                                                                  ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[6]                                                                                                                                                                                                                                                                                   ; Merged with unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[6]                                                                                                                                                                                                                                                                                  ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[7]                                                                                                                                                                                                                                                                                   ; Merged with unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[7]                                                                                                                                                                                                                                                                                  ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[8]                                                                                                                                                                                                                                                                                   ; Merged with unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[8]                                                                                                                                                                                                                                                                                  ;
; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                                               ; Merged with unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                               ;
; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                               ; Merged with unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                               ;
; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                                                  ; Merged with unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                  ;
; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                                  ; Merged with unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                  ;
; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                                                                  ; Merged with unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                                  ;
; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                                                  ; Merged with unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                                  ;
; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mtl_ip_0_s0_translator|av_readdata_pre[1..18]                                                                                                                                                                                                                ; Merged with unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mtl_ip_0_s0_translator|av_readdata_pre[0]                                                                                                                                                                                                                    ;
; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[8,9,17]                                                                                                                                                                                                ; Merged with unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[12]                                                                                                                                                                                                    ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|avs_s0_readdata[1..18]                                                                                                                                                                                                                                                                                           ; Merged with unsaved:u0|MTL_custom_ip:mtl_ip_0|avs_s0_readdata[0]                                                                                                                                                                                                                                                                                               ;
; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mtl_ip_0_s0_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_oci_break:the_unsaved_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_ADDR[0]                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rWR2_ADDR[23]                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD1_ADDR[23]                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mLENGTH[0]                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_finish:reset_finish_inst|oData_Write[1]                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mtl_ip_0_s0_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mtl_ip_0_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mtl_ip_0_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_oci_dbrk:the_unsaved_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[0]                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_MAX_ADDR[0]                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_MAX_ADDR[0]                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[1]                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_MAX_ADDR[1]                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_MAX_ADDR[1]                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[2,3]                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_MAX_ADDR[2,3]                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_MAX_ADDR[2,3]                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[4]                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_MAX_ADDR[4]                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_MAX_ADDR[4]                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[5..10]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_MAX_ADDR[5..8]                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_MAX_ADDR[5..10]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_MAX_ADDR[9,10]                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_oci_break:the_unsaved_nios2_gen2_0_cpu_nios2_oci_break|trigbrktype                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|avs_s0_readdata[0]                                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|RD_MASK[0]                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|WR_MASK[1]                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[0..11]                                                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                                                                                                                         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[0]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_b[0]                                                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[0..8]                                                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                                                                                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[0]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mtl_ip_0_s0_translator|av_readdata_pre[0]                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[1..8]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[1..8]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]                                                                                                                  ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                                                                                                                  ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]                                                                                                                  ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                                                                                                                  ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]                                                                                                                  ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                                                                                                                  ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]                                                                                                                  ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                                                                                                                  ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]                                                                                                                  ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                                                                                                                  ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                                                                                                                  ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                                                                                                                  ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                                                                                                                  ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7,8]                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8..10]                                                                                                              ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a1                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a2                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[0..7]                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[8]                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[8]                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[7]                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[7]                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[6]                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[6]                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[5]                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[5]                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[4]                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[4]                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[3]                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[3]                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[2]                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[2]                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[1]                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[1]                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[0]                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[0]                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mtl_ip_0_s0_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a0                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[0..7]                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[10]                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[10]                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[9]                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[9]                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[8]                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[8]                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[7]                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[7]                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[6]                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[6]                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[5]                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[5]                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[4]                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[4]                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[3]                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[3]                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[2]                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[2]                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[1]                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[1]                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[0]                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[0]                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[0..6]                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[0]                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[0]                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][94]                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][94]                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mtl_ip_0_s0_agent_rsp_fifo|mem[1][94]                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][94]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][94]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][94]                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][94]                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][94]                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mtl_ip_0_s0_agent_rsp_fifo|mem[0][94]                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][94]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][94]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][94]                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_cmd_mux_002:cmd_mux_002|share_count_zero_flag                                                                                                                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_cmd_mux_002:cmd_mux_004|share_count_zero_flag                                                                                                                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_cmd_mux_002:cmd_mux_002|share_count[0]                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_cmd_mux_002:cmd_mux_004|share_count[0]                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper|unsaved_nios2_gen2_0_cpu_debug_slave_tck:the_unsaved_nios2_gen2_0_cpu_debug_slave_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper|unsaved_nios2_gen2_0_cpu_debug_slave_tck:the_unsaved_nios2_gen2_0_cpu_debug_slave_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper|unsaved_nios2_gen2_0_cpu_debug_slave_tck:the_unsaved_nios2_gen2_0_cpu_debug_slave_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|state~2                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|state~3                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state~14                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state~15                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state~16                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state~17                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper|unsaved_nios2_gen2_0_cpu_debug_slave_tck:the_unsaved_nios2_gen2_0_cpu_debug_slave_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mWR                                                                                                                                                                                                                                                                ; Merged with unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|WR_MASK[0]                                                                                                                                                                                                                                                         ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mRD                                                                                                                                                                                                                                                                ; Merged with unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|RD_MASK[1]                                                                                                                                                                                                                                                         ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[11]                                                                                                                                                                                                                                                                                  ; Merged with unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[11]                                                                                                                                                                                                                                                                                 ;
; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper|unsaved_nios2_gen2_0_cpu_debug_slave_tck:the_unsaved_nios2_gen2_0_cpu_debug_slave_tck|DRsize.011 ; Merged with unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper|unsaved_nios2_gen2_0_cpu_debug_slave_tck:the_unsaved_nios2_gen2_0_cpu_debug_slave_tck|DRsize.001 ;
; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper|unsaved_nios2_gen2_0_cpu_debug_slave_tck:the_unsaved_nios2_gen2_0_cpu_debug_slave_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|state.S3                                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|misoRAM~0                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|misoRAM~2                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|misoRAM~3                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|misoRAM~4                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|misoRAM~5                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|misoRAM~6                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|misoRAM~7                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|misoRAM~8                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|misoRAM~9                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|misoRAM~10                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|misoRAM~11                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|misoRAM~12                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|misoRAM~13                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|misoRAM~14                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|misoRAM~15                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[0]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|cnt[7..9]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|misoRAM~1                                                                                                                                                                                                                                                                               ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_finish:reset_finish_inst|oData_Write[0]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_finish:reset_finish_inst|count[0..9]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_MAX_ADDR[22]~_emulated                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                                                                                           ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_MAX_ADDR[21]~_emulated                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                                                                                           ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_MAX_ADDR[20]~_emulated                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                                                                                           ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_MAX_ADDR[19]~_emulated                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                                                                                           ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_MAX_ADDR[18]~_emulated                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                                                                                           ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_MAX_ADDR[17]~_emulated                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                                                                                           ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_MAX_ADDR[16]~_emulated                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                                                                                           ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_MAX_ADDR[15]~_emulated                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                                                                                           ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_MAX_ADDR[14]~_emulated                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                                                                                           ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_MAX_ADDR[13]~_emulated                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                                                                                           ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_MAX_ADDR[12]~_emulated                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                                                                                           ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_MAX_ADDR[11]~_emulated                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                                                                                           ;
; Total Number of Removed Registers = 929                                                                                                                                                                                                                                                                                                            ;                                                                                                                                                                                                                                                                                                                                                                ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                    ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                                                                                                                            ; Stuck at VCC                   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[11],                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[10],                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[9],                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[8],                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[7],                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[6],                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[5],                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[4],                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[3],                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[2],                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[1],                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[0],                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[0],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[8],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[7],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[6],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[5],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[4],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[3],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[2],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[1],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1],                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2],                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3],                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4],                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5],                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6],                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7],                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8],                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10],                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9],                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0],                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8,                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a1,                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a2                                                                                                                  ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|WR_MASK[1]                                                                                                                                                                                                                                                       ; Stuck at GND                   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_b[0],                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[8],                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[7],                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[6],                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[5],                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[4],                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[3],                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[2],                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[1],                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[0],                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[0],                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[8],                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[7],                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[6],                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[5],                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[4],                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[3],                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[2],                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[1],                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0],                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[7],                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[7],                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[6],                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[6],                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[4],                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[4],                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                                                                                                                 ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]                                                                                                                            ; Stuck at GND                   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port clock        ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0,                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1,                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2,                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3,                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4,                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5,                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6,                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7,                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8,                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9,                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10,                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|parity6,                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2],                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1],                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0],                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[10],                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[10]                                                                                               ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                                                                                                                           ; Stuck at GND                   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0],                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port clock        ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0,                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1,                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2,                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3,                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4,                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5,                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6,                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7,                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8,                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9,                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2],                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1],                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                                                                                                              ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_finish:reset_finish_inst|oData_Write[1]                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_finish:reset_finish_inst|oData_Write[0],                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_finish:reset_finish_inst|count[3],                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_finish:reset_finish_inst|count[4],                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_finish:reset_finish_inst|count[5],                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_finish:reset_finish_inst|count[6],                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_finish:reset_finish_inst|count[7],                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_finish:reset_finish_inst|count[8],                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_finish:reset_finish_inst|count[9],                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_finish:reset_finish_inst|count[2],                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_finish:reset_finish_inst|count[1],                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_finish:reset_finish_inst|count[0]                                                                                                                                                                                                                                                                          ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[1]                                                                                                                            ; Lost Fanouts                   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[5],                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[5],                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[4],                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[4],                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[3],                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[3],                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[2],                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[2],                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[1],                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[1]                                                                                                ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[0]                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_MAX_ADDR[0],                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[0],                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[1],                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[2],                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[3],                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[4],                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[5],                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[6],                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[0]                                                                                                                              ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                                                                                                                ; Stuck at GND                   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2],                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port clock_enable ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3],                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4],                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5],                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6],                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8],                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                                                                                                                  ;
; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                             ; Stuck at GND                   ; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][54],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                ;
; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                                ; Stuck at GND                   ; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][54],                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                   ;
; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                       ; Stuck at GND                   ; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][54],                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                          ;
; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mtl_ip_0_s0_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                               ; Stuck at GND                   ; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mtl_ip_0_s0_agent_rsp_fifo|mem[0][54],                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mtl_ip_0_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mtl_ip_0_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mtl_ip_0_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mtl_ip_0_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                  ;
; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                ; Stuck at GND                   ; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][54],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                   ;
; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                              ; Stuck at GND                   ; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][54],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                 ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_MAX_ADDR[23]                                                                                                                                                                                                                                                ; Stuck at GND                   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_ADDR[0],                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[0],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[0]                                                                                                                                                                                                                     ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|RD_MASK[0]                                                                                                                                                                                                                                                       ; Stuck at GND                   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a0,                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[6],                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[6]                                                                                                ;
; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_oci_dbrk:the_unsaved_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                         ; Stuck at GND                   ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_oci_dbrk:the_unsaved_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break,                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_oci_break:the_unsaved_nios2_gen2_0_cpu_nios2_oci_break|trigbrktype                                                                                              ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[4]                                                                                              ; Lost Fanouts                   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[4],                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[4]                                                                                                                                         ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[0]                                                                                              ; Lost Fanouts                   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[0],                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[0]                                                                                                                                         ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[1]                                                                                              ; Lost Fanouts                   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[1],                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[1]                                                                                                                                         ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[2]                                                                                              ; Lost Fanouts                   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[2],                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[2]                                                                                                                                         ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[3]                                                                                              ; Lost Fanouts                   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[3],                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[3]                                                                                                                                         ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[5]                                                                                              ; Lost Fanouts                   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[5],                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[5]                                                                                                                                         ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[8]                                                                                                                           ; Lost Fanouts                   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[8],                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[8]                                                                                               ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[8]                                                                                                                            ; Lost Fanouts                   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[8],                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[8]                                                                                                ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[9]                                                                                                                            ; Lost Fanouts                   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[9],                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[9]                                                                                                ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[10]                                                                                             ; Lost Fanouts                   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[10],                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[10]                                                                                                                                        ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[0]                                                                                                                            ; Lost Fanouts                   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[0],                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[0]                                                                                                ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[2]                                                                                                                            ; Lost Fanouts                   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[7],                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[7]                                                                                                ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[0]                                                                                                                           ; Lost Fanouts                   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[0],                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[0]                                                                                               ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[1]                                                                                                                           ; Lost Fanouts                   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[1],                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[1]                                                                                               ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[2]                                                                                                                           ; Lost Fanouts                   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[2],                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[2]                                                                                               ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[3]                                                                                                                           ; Lost Fanouts                   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[3],                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[3]                                                                                               ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[5]                                                                                                                           ; Lost Fanouts                   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[5],                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[5]                                                                                               ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[9]                                                                                              ; Lost Fanouts                   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[9],                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[9]                                                                                                                                         ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[8]                                                                                              ; Lost Fanouts                   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[8],                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[8]                                                                                                                                         ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[7]                                                                                              ; Lost Fanouts                   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[7],                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[7]                                                                                                                                         ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[6]                                                                                              ; Lost Fanouts                   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[6],                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[6]                                                                                                                                         ;
; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mtl_ip_0_s0_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                               ; Lost Fanouts                   ; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mtl_ip_0_s0_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                 ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|avs_s0_readdata[20]                                                                                                                                                                                                                                                                                            ; Stuck at GND                   ; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mtl_ip_0_s0_translator|av_readdata_pre[20]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|avs_s0_readdata[21]                                                                                                                                                                                                                                                                                            ; Stuck at GND                   ; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mtl_ip_0_s0_translator|av_readdata_pre[21]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|avs_s0_readdata[24]                                                                                                                                                                                                                                                                                            ; Stuck at GND                   ; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mtl_ip_0_s0_translator|av_readdata_pre[24]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|avs_s0_readdata[22]                                                                                                                                                                                                                                                                                            ; Stuck at GND                   ; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mtl_ip_0_s0_translator|av_readdata_pre[22]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|avs_s0_readdata[31]                                                                                                                                                                                                                                                                                            ; Stuck at GND                   ; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mtl_ip_0_s0_translator|av_readdata_pre[31]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|avs_s0_readdata[30]                                                                                                                                                                                                                                                                                            ; Stuck at GND                   ; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mtl_ip_0_s0_translator|av_readdata_pre[30]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|avs_s0_readdata[23]                                                                                                                                                                                                                                                                                            ; Stuck at GND                   ; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mtl_ip_0_s0_translator|av_readdata_pre[23]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|avs_s0_readdata[29]                                                                                                                                                                                                                                                                                            ; Stuck at GND                   ; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mtl_ip_0_s0_translator|av_readdata_pre[29]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|avs_s0_readdata[28]                                                                                                                                                                                                                                                                                            ; Stuck at GND                   ; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mtl_ip_0_s0_translator|av_readdata_pre[28]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|avs_s0_readdata[27]                                                                                                                                                                                                                                                                                            ; Stuck at GND                   ; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mtl_ip_0_s0_translator|av_readdata_pre[27]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|avs_s0_readdata[26]                                                                                                                                                                                                                                                                                            ; Stuck at GND                   ; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mtl_ip_0_s0_translator|av_readdata_pre[26]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|avs_s0_readdata[25]                                                                                                                                                                                                                                                                                            ; Stuck at GND                   ; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mtl_ip_0_s0_translator|av_readdata_pre[25]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|avs_s0_readdata[0]                                                                                                                                                                                                                                                                                             ; Stuck at GND                   ; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mtl_ip_0_s0_translator|av_readdata_pre[0]                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|state~2                                                                                                                                                                                                                                                                               ; Lost Fanouts                   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|state.S3                                                                                                                                                                                                                                                                                ;
; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper|unsaved_nios2_gen2_0_cpu_debug_slave_tck:the_unsaved_nios2_gen2_0_cpu_debug_slave_tck|DRsize~3 ; Lost Fanouts                   ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper|unsaved_nios2_gen2_0_cpu_debug_slave_tck:the_unsaved_nios2_gen2_0_cpu_debug_slave_tck|DRsize.101 ;
; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_cmd_mux_002:cmd_mux_004|share_count_zero_flag                                                                                                                                                                                                                   ; Stuck at VCC                   ; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_cmd_mux_002:cmd_mux_004|share_count[0]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_cmd_mux_002:cmd_mux_002|share_count_zero_flag                                                                                                                                                                                                                   ; Stuck at VCC                   ; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_cmd_mux_002:cmd_mux_002|share_count[0]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][94]                                                                                                                                                                                                                       ; Stuck at GND                   ; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][94]                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][94]                                                                                                                                                                                                              ; Stuck at GND                   ; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][94]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][94]                                                                                                                                                                                                                                ; Stuck at GND                   ; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][94]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mtl_ip_0_s0_agent_rsp_fifo|mem[1][94]                                                                                                                                                                                                                               ; Stuck at GND                   ; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mtl_ip_0_s0_agent_rsp_fifo|mem[0][94]                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][94]                                                                                                                                                                                                                ; Stuck at GND                   ; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][94]                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][94]                                                                                                                                                                                                             ; Stuck at GND                   ; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][94]                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[1]                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_MAX_ADDR[1]                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[5]                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_MAX_ADDR[5]                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[6]                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_MAX_ADDR[6]                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[7]                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_MAX_ADDR[7]                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[8]                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_MAX_ADDR[8]                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[9]                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_MAX_ADDR[9]                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[10]                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_MAX_ADDR[10]                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[4]                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_MAX_ADDR[4]                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[2]                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_MAX_ADDR[2]                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[3]                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_MAX_ADDR[3]                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|W_ienable_reg[18]                                                                                                                                                                                                                                                      ; Stuck at GND                   ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|W_control_rd_data[18]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|W_ienable_reg[5]                                                                                                                                                                                                                                                       ; Stuck at GND                   ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|W_control_rd_data[5]                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|W_ienable_reg[6]                                                                                                                                                                                                                                                       ; Stuck at GND                   ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|W_control_rd_data[6]                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|W_ienable_reg[7]                                                                                                                                                                                                                                                       ; Stuck at GND                   ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|W_control_rd_data[7]                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|W_ienable_reg[8]                                                                                                                                                                                                                                                       ; Stuck at GND                   ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|W_control_rd_data[8]                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|W_ienable_reg[9]                                                                                                                                                                                                                                                       ; Stuck at GND                   ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|W_control_rd_data[9]                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|W_ienable_reg[10]                                                                                                                                                                                                                                                      ; Stuck at GND                   ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|W_control_rd_data[10]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|W_ienable_reg[11]                                                                                                                                                                                                                                                      ; Stuck at GND                   ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|W_control_rd_data[11]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|W_ienable_reg[12]                                                                                                                                                                                                                                                      ; Stuck at GND                   ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|W_control_rd_data[12]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|W_ienable_reg[13]                                                                                                                                                                                                                                                      ; Stuck at GND                   ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|W_control_rd_data[13]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|W_ienable_reg[14]                                                                                                                                                                                                                                                      ; Stuck at GND                   ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|W_control_rd_data[14]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|W_ienable_reg[15]                                                                                                                                                                                                                                                      ; Stuck at GND                   ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|W_control_rd_data[15]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|W_ienable_reg[16]                                                                                                                                                                                                                                                      ; Stuck at GND                   ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|W_control_rd_data[16]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|W_ienable_reg[17]                                                                                                                                                                                                                                                      ; Stuck at GND                   ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|W_control_rd_data[17]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|W_ienable_reg[4]                                                                                                                                                                                                                                                       ; Stuck at GND                   ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|W_control_rd_data[4]                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|W_ienable_reg[19]                                                                                                                                                                                                                                                      ; Stuck at GND                   ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|W_control_rd_data[19]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|W_ienable_reg[20]                                                                                                                                                                                                                                                      ; Stuck at GND                   ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|W_control_rd_data[20]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|W_ienable_reg[21]                                                                                                                                                                                                                                                      ; Stuck at GND                   ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|W_control_rd_data[21]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|W_ienable_reg[22]                                                                                                                                                                                                                                                      ; Stuck at GND                   ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|W_control_rd_data[22]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|W_ienable_reg[23]                                                                                                                                                                                                                                                      ; Stuck at GND                   ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|W_control_rd_data[23]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|W_ienable_reg[24]                                                                                                                                                                                                                                                      ; Stuck at GND                   ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|W_control_rd_data[24]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|W_ienable_reg[25]                                                                                                                                                                                                                                                      ; Stuck at GND                   ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|W_control_rd_data[25]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|W_ienable_reg[26]                                                                                                                                                                                                                                                      ; Stuck at GND                   ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|W_control_rd_data[26]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|W_ienable_reg[27]                                                                                                                                                                                                                                                      ; Stuck at GND                   ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|W_control_rd_data[27]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|W_ienable_reg[28]                                                                                                                                                                                                                                                      ; Stuck at GND                   ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|W_control_rd_data[28]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|W_ienable_reg[29]                                                                                                                                                                                                                                                      ; Stuck at GND                   ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|W_control_rd_data[29]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|W_ienable_reg[30]                                                                                                                                                                                                                                                      ; Stuck at GND                   ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|W_control_rd_data[30]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|W_ienable_reg[31]                                                                                                                                                                                                                                                      ; Stuck at GND                   ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|W_control_rd_data[31]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[7]                                                                                             ; Lost Fanouts                   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[7]                                                                                               ;
; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                             ; Lost Fanouts                   ; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                               ;
; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                             ; Lost Fanouts                   ; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                               ;
; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                             ; Lost Fanouts                   ; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                               ;
; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                ; Lost Fanouts                   ; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                  ;
; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                ; Lost Fanouts                   ; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                  ;
; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                ; Lost Fanouts                   ; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                  ;
; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mtl_ip_0_s0_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                               ; Lost Fanouts                   ; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mtl_ip_0_s0_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                 ;
; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                                                                            ; Stuck at GND                   ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mtl_ip_0_s0_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                               ; Lost Fanouts                   ; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mtl_ip_0_s0_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                 ;
; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                ; Lost Fanouts                   ; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                  ;
; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                ; Lost Fanouts                   ; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                  ;
; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                ; Lost Fanouts                   ; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                  ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[8]                                                                                             ; Lost Fanouts                   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[8]                                                                                               ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|avs_s0_readdata[19]                                                                                                                                                                                                                                                                                            ; Stuck at GND                   ; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mtl_ip_0_s0_translator|av_readdata_pre[19]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[6]                                                                                             ; Lost Fanouts                   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[6]                                                                                               ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[5]                                                                                             ; Lost Fanouts                   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[5]                                                                                               ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[4]                                                                                             ; Lost Fanouts                   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[4]                                                                                               ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[3]                                                                                             ; Lost Fanouts                   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[3]                                                                                               ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[2]                                                                                             ; Lost Fanouts                   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[2]                                                                                               ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[1]                                                                                             ; Lost Fanouts                   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[1]                                                                                               ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[0]                                                                                             ; Lost Fanouts                   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[0]                                                                                               ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD1_MAX_ADDR[23]                                                                                                                                                                                                                                                ; Stuck at GND                   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD1_ADDR[23]                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rWR2_MAX_ADDR[23]                                                                                                                                                                                                                                                ; Stuck at GND                   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rWR2_ADDR[23]                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_oci_dbrk:the_unsaved_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                               ; Stuck at GND                   ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_oci_break:the_unsaved_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|W_ienable_reg[2]                                                                                                                                                                                                                                                       ; Stuck at GND                   ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|W_control_rd_data[2]                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|W_ienable_reg[3]                                                                                                                                                                                                                                                       ; Stuck at GND                   ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|W_control_rd_data[3]                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 4629  ;
; Number of registers using Synchronous Clear  ; 168   ;
; Number of registers using Synchronous Load   ; 293   ;
; Number of registers using Asynchronous Clear ; 2353  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2232  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[19]                                                                                                                                                                                                                                                               ; 3       ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[17]                                                                                                                                                                                                                                                               ; 3       ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[16]                                                                                                                                                                                                                                                               ; 3       ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[15]                                                                                                                                                                                                                                                               ; 3       ;
; unsaved:u0|unsaved_timer_0:timer_0|internal_counter[0]                                                                                                                                                                                                                                                                          ; 3       ;
; unsaved:u0|unsaved_timer_0:timer_0|internal_counter[1]                                                                                                                                                                                                                                                                          ; 3       ;
; unsaved:u0|unsaved_timer_0:timer_0|internal_counter[2]                                                                                                                                                                                                                                                                          ; 3       ;
; unsaved:u0|unsaved_timer_0:timer_0|internal_counter[3]                                                                                                                                                                                                                                                                          ; 3       ;
; unsaved:u0|unsaved_timer_0:timer_0|internal_counter[6]                                                                                                                                                                                                                                                                          ; 3       ;
; unsaved:u0|unsaved_timer_0:timer_0|internal_counter[8]                                                                                                                                                                                                                                                                          ; 3       ;
; unsaved:u0|unsaved_timer_0:timer_0|internal_counter[9]                                                                                                                                                                                                                                                                          ; 3       ;
; unsaved:u0|unsaved_timer_0:timer_0|internal_counter[14]                                                                                                                                                                                                                                                                         ; 3       ;
; unsaved:u0|unsaved_timer_0:timer_0|internal_counter[15]                                                                                                                                                                                                                                                                         ; 3       ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|mvd                                                                                                                                                                                                                                 ; 1       ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen                                                                                                                  ; 4       ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|clk_en                                                                                                                   ; 3       ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|loading_buf                                                                                                                                                                                                                         ; 7       ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|no_data_yet                                                                                                                                                                                                                         ; 6       ;
; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                     ; 11      ;
; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                                                                                                                                           ; 1       ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSDA                                                                                                                     ; 4       ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen                                                                                                                  ; 3       ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSCL                                                                                                                     ; 5       ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dSCL                                                                                                                     ; 1       ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                                                                                                  ; 7       ;
; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                         ; 24      ;
; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|t_dav                                                                                                                                                                                                                                                                                ; 3       ;
; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                        ; 9       ;
; unsaved:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                        ; 1       ;
; unsaved:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                        ; 4       ;
; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                                                                                                                                           ; 2       ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dSDA                                                                                                                     ; 1       ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                                                                                                     ; 4       ;
; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                                                                                                                                                                                       ; 5       ;
; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|rst2                                                                                                                                                                                                                         ; 3       ;
; unsaved:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                        ; 1       ;
; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                                                                                                                                                                                           ; 1       ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                                                                                                 ; 6       ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[13]                                                                                                                                                                                                                                                               ; 3       ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[12]                                                                                                                                                                                                                                                               ; 3       ;
; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|i_read                                                                                                                                                                                                                                                ; 4       ;
; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|F_pc[13]                                                                                                                                                                                                                                              ; 2       ;
; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                       ; 2       ;
; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_cmd_mux_002:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                       ; 2       ;
; unsaved:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                        ; 1       ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                                                                                                    ; 4       ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                                                                                              ; 1       ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|current_img2[0]                                                                                                                                                                                                                                                                  ; 19      ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a0                                                                                               ; 1       ;
; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_avalon_reg:the_unsaved_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]                                                                      ; 2       ;
; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_avalon_reg:the_unsaved_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]                                                                      ; 2       ;
; unsaved:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                            ; 1       ;
; unsaved:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                             ; 1       ;
; unsaved:u0|unsaved_timer_0:timer_0|period_l_register[9]                                                                                                                                                                                                                                                                         ; 2       ;
; unsaved:u0|unsaved_timer_0:timer_0|period_l_register[1]                                                                                                                                                                                                                                                                         ; 2       ;
; unsaved:u0|unsaved_timer_0:timer_0|period_l_register[0]                                                                                                                                                                                                                                                                         ; 2       ;
; unsaved:u0|unsaved_timer_0:timer_0|period_l_register[2]                                                                                                                                                                                                                                                                         ; 2       ;
; unsaved:u0|unsaved_timer_0:timer_0|period_l_register[3]                                                                                                                                                                                                                                                                         ; 2       ;
; unsaved:u0|unsaved_timer_0:timer_0|period_l_register[6]                                                                                                                                                                                                                                                                         ; 2       ;
; unsaved:u0|unsaved_timer_0:timer_0|period_l_register[8]                                                                                                                                                                                                                                                                         ; 2       ;
; unsaved:u0|unsaved_timer_0:timer_0|period_l_register[14]                                                                                                                                                                                                                                                                        ; 2       ;
; unsaved:u0|unsaved_timer_0:timer_0|period_l_register[15]                                                                                                                                                                                                                                                                        ; 2       ;
; unsaved:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                             ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 76                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |DE0_NANO|unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[7]                                                                                                                                                                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE0_NANO|unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[0]                                                                                                                                                                                ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |DE0_NANO|unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[5]                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |DE0_NANO|unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_chk                                                                                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE0_NANO|unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|BA[1]                                                                                                                                                                                                                                                  ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |DE0_NANO|unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[4]                                                                                                                                                                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|command_delay[1]                                                                                                                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE0_NANO|unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|readdata[3]                                                                                                                                                                                          ;
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |DE0_NANO|unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|pix_data[8]                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|E_src2[2]                                                                                                                                                                                                                                                                      ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |DE0_NANO|unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|E_src1[26]                                                                                                                                                                                                                                                                     ;
; 3:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|E_src1[8]                                                                                                                                                                                                                                                                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|E_shift_rot_result[8]                                                                                                                                                                                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE0_NANO|unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0]                                                                                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE0_NANO|unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|D_iw[31]                                                                                                                                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE0_NANO|unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[5]                                                                                                                                                                                                                                                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[3]                                                                                                                                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE0_NANO|unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|d_byteenable[0]                                                                                                                                                                                                                                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |DE0_NANO|unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_finish:reset_finish_inst|count[8]                                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|d_writedata[24]                                                                                                                                                                                                                                                                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |DE0_NANO|unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[6]                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE0_NANO|unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mLENGTH[1]                                                                                                                                                                                                                                                               ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE0_NANO|unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[2]                                                                                                                                                                                                                                                                 ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DE0_NANO|unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|SA[9]                                                                                                                                                                                                                                                  ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|SA[1]                                                                                                                                                                                                                                                  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE0_NANO|unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[13]                                                                                                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE0_NANO|unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                           ;
; 4:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[7]                                                                                                           ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[4]                                                                                                           ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE0_NANO|unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_oci_break:the_unsaved_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[16]                                                                                              ;
; 4:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; Yes        ; |DE0_NANO|unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[36]                                                                                                                                                                                                                                                                                   ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE0_NANO|unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|rp_done                                                                                                                                                                                                                                                ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|W_alu_result[11]                                                                                                                                                                                                                                                               ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|E_src2[15]                                                                                                                                                                                                                                                                     ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|E_src2[19]                                                                                                                                                                                                                                                                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE0_NANO|unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|readdata[1]                                                                                                                                                                                          ;
; 4:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE0_NANO|unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_ADDR[6]                                                                                                                                                                                                                                                             ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |DE0_NANO|unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper|unsaved_nios2_gen2_0_cpu_debug_slave_tck:the_unsaved_nios2_gen2_0_cpu_debug_slave_tck|sr[36]           ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE0_NANO|unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper|unsaved_nios2_gen2_0_cpu_debug_slave_tck:the_unsaved_nios2_gen2_0_cpu_debug_slave_tck|sr[33]           ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |DE0_NANO|unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper|unsaved_nios2_gen2_0_cpu_debug_slave_tck:the_unsaved_nios2_gen2_0_cpu_debug_slave_tck|sr[3]            ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE0_NANO|unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper|unsaved_nios2_gen2_0_cpu_debug_slave_tck:the_unsaved_nios2_gen2_0_cpu_debug_slave_tck|sr[16]           ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |DE0_NANO|unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                           ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |DE0_NANO|unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                           ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |DE0_NANO|unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[10]                                                                                                          ;
; 4:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|F_pc[12]                                                                                                                                                                                                                                                                       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|oREG_GESTURE[0]                                                                                                                                                                                                           ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |DE0_NANO|unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|touch_buffer:touch_buffer_west|count[23]                                                                                                                                                                                                                         ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |DE0_NANO|unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|touch_buffer:touch_buffer_east|count[28]                                                                                                                                                                                                                         ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE0_NANO|unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|d_byteenable[3]                                                                                                                                                                                                                                                                ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE0_NANO|unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|CMD[0]                                                                                                                                                                                                                                                                   ;
; 7:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |DE0_NANO|unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|read_cnt[3]                                                                                                                                                                                                               ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |DE0_NANO|unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|ST[7]                                                                                                                                                                                                                                                                    ;
; 10:1               ; 24 bits   ; 144 LEs       ; 144 LEs              ; 0 LEs                  ; Yes        ; |DE0_NANO|unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_blue[5]                                                                                                                                                                                                                                                 ;
; 7:1                ; 10 bits   ; 40 LEs        ; 10 LEs               ; 30 LEs                 ; Yes        ; |DE0_NANO|unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|cnt[3]                                                                                                                                                                                                                    ;
; 11:1               ; 2 bits    ; 14 LEs        ; 6 LEs                ; 8 LEs                  ; Yes        ; |DE0_NANO|unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[3]                                                                                                                                                                          ;
; 3:1                ; 7 bits    ; 14 LEs        ; 0 LEs                ; 14 LEs                 ; Yes        ; |DE0_NANO|unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[1]                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE0_NANO|unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|img_tot[3]                                                                                                                                                                                                                                                                                    ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE0_NANO|unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[10]                                                                                                                                                                                                                                                            ;
; 4:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |DE0_NANO|unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[21]                                                                                                                                                                                                                                                            ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |DE0_NANO|unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|current_img2[2]                                                                                                                                                                                                                                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |DE0_NANO|unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd                                                                                                                                                                             ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |DE0_NANO|unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|E_logic_result[22]                                                                                                                                                                                                                                                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE0_NANO|unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|RD_MASK                                                                                                                                                                                                                                                                  ;
; 4:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |DE0_NANO|unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|W_rf_wr_data[8]                                                                                                                                                                                                                                                                ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |DE0_NANO|unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|D_dst_regnum[0]                                                                                                                                                                                                                                                                ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE0_NANO|unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_router:router|src_channel[2]                                                                                                                                                                                                                                            ;
; 9:1                ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |DE0_NANO|unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|state                                                                                                                                                                                                                                                                                         ;
; 9:1                ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |DE0_NANO|unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|state                                                                                                                                                                                                                                                                                         ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |DE0_NANO|unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|Selector24                                                                                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE0_NANO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                    ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |DE0_NANO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][9]                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE0_NANO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE0_NANO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                           ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |DE0_NANO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                           ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE0_NANO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[5] ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DE0_NANO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]              ;
; 8:1                ; 8 bits    ; 40 LEs        ; 16 LEs               ; 24 LEs                 ; Yes        ; |DE0_NANO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]                             ;
; 34:1               ; 4 bits    ; 88 LEs        ; 60 LEs               ; 28 LEs                 ; Yes        ; |DE0_NANO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ;
; 36:1               ; 4 bits    ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |DE0_NANO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                                                                                       ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                                                                                        ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                                                                                        ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                                                                                        ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                                          ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity6a0                                                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity5                                                                                                                                                                                                     ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                                          ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                                                                                     ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                                                                                            ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                              ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                               ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                                                                                            ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                              ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                               ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                                                                                       ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                                                                                        ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                                                                                        ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                                                                                        ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                                          ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity6a0                                                                                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity5                                                                                                                                                                                                     ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                                          ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                                                                                     ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                                                                                            ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                              ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                               ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                                                                                            ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                              ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                               ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                                                                                      ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                                                                                       ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                                                                                       ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                                                                                       ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                                         ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                                                                                 ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                                                                                    ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                                         ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity9a0                                                                                                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity8                                                                                                                                                                                                    ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                               ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                          ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                                                                                           ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                             ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                              ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                               ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                               ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                               ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                          ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                                                                                           ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                             ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                              ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                                                                                      ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                                                                                       ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                                                                                       ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                                                                                       ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                                         ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                                                                                 ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                                                                                    ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                                         ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity9a0                                                                                                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity8                                                                                                                                                                                                    ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                               ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                          ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                                                                                           ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                             ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                              ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                               ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                               ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                               ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                          ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                                                                                           ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                             ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                              ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst ;
+------------------------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment                   ; Value ; From ; To                                                                                                      ;
+------------------------------+-------+------+---------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER            ; on    ; -    ; c_state.0000                                                                                            ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; c_state.0000                                                                                            ;
; PRESERVE_REGISTER            ; on    ; -    ; c_state.0001                                                                                            ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; c_state.0001                                                                                            ;
; PRESERVE_REGISTER            ; on    ; -    ; c_state.0010                                                                                            ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; c_state.0010                                                                                            ;
; PRESERVE_REGISTER            ; on    ; -    ; c_state.0011                                                                                            ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; c_state.0011                                                                                            ;
; PRESERVE_REGISTER            ; on    ; -    ; c_state.0100                                                                                            ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; c_state.0100                                                                                            ;
; PRESERVE_REGISTER            ; on    ; -    ; c_state.0101                                                                                            ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; c_state.0101                                                                                            ;
; PRESERVE_REGISTER            ; on    ; -    ; c_state.0110                                                                                            ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; c_state.0110                                                                                            ;
; PRESERVE_REGISTER            ; on    ; -    ; c_state.0111                                                                                            ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; c_state.0111                                                                                            ;
; PRESERVE_REGISTER            ; on    ; -    ; c_state.1000                                                                                            ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; c_state.1000                                                                                            ;
; PRESERVE_REGISTER            ; on    ; -    ; c_state.1001                                                                                            ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; c_state.1001                                                                                            ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[0][7]                                                                                         ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[0][7]                                                                                         ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[0][6]                                                                                         ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[0][6]                                                                                         ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[0][5]                                                                                         ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[0][5]                                                                                         ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[0][4]                                                                                         ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[0][4]                                                                                         ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[0][3]                                                                                         ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[0][3]                                                                                         ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[0][2]                                                                                         ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[0][2]                                                                                         ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[0][1]                                                                                         ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[0][1]                                                                                         ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[0][0]                                                                                         ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[0][0]                                                                                         ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[1][7]                                                                                         ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[1][7]                                                                                         ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[1][6]                                                                                         ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[1][6]                                                                                         ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[1][5]                                                                                         ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[1][5]                                                                                         ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[1][4]                                                                                         ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[1][4]                                                                                         ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[1][3]                                                                                         ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[1][3]                                                                                         ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[1][2]                                                                                         ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[1][2]                                                                                         ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[1][1]                                                                                         ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[1][1]                                                                                         ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[1][0]                                                                                         ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[1][0]                                                                                         ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[2][7]                                                                                         ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[2][7]                                                                                         ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[2][6]                                                                                         ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[2][6]                                                                                         ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[2][5]                                                                                         ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[2][5]                                                                                         ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[2][4]                                                                                         ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[2][4]                                                                                         ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[2][3]                                                                                         ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[2][3]                                                                                         ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[2][2]                                                                                         ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[2][2]                                                                                         ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[2][1]                                                                                         ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[2][1]                                                                                         ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[2][0]                                                                                         ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[2][0]                                                                                         ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[3][7]                                                                                         ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[3][7]                                                                                         ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[3][6]                                                                                         ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[3][6]                                                                                         ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[3][5]                                                                                         ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[3][5]                                                                                         ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[3][4]                                                                                         ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[3][4]                                                                                         ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[3][3]                                                                                         ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[3][3]                                                                                         ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[3][2]                                                                                         ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[3][2]                                                                                         ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[3][1]                                                                                         ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[3][1]                                                                                         ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[3][0]                                                                                         ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[3][0]                                                                                         ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[4][7]                                                                                         ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[4][7]                                                                                         ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[4][6]                                                                                         ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[4][6]                                                                                         ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[4][5]                                                                                         ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[4][5]                                                                                         ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[4][4]                                                                                         ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[4][4]                                                                                         ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[4][3]                                                                                         ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[4][3]                                                                                         ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[4][2]                                                                                         ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[4][2]                                                                                         ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[4][1]                                                                                         ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[4][1]                                                                                         ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[4][0]                                                                                         ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[4][0]                                                                                         ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[5][7]                                                                                         ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[5][7]                                                                                         ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[5][6]                                                                                         ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[5][6]                                                                                         ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[5][5]                                                                                         ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[5][5]                                                                                         ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[5][4]                                                                                         ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[5][4]                                                                                         ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[5][3]                                                                                         ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[5][3]                                                                                         ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[5][2]                                                                                         ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[5][2]                                                                                         ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[5][1]                                                                                         ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[5][1]                                                                                         ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[5][0]                                                                                         ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[5][0]                                                                                         ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[6][7]                                                                                         ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[6][7]                                                                                         ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[6][6]                                                                                         ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[6][6]                                                                                         ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[6][5]                                                                                         ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[6][5]                                                                                         ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[6][4]                                                                                         ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[6][4]                                                                                         ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[6][3]                                                                                         ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[6][3]                                                                                         ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[6][2]                                                                                         ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[6][2]                                                                                         ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[6][1]                                                                                         ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[6][1]                                                                                         ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[6][0]                                                                                         ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[6][0]                                                                                         ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[7][7]                                                                                         ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[7][7]                                                                                         ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[7][6]                                                                                         ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[7][6]                                                                                         ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[7][5]                                                                                         ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[7][5]                                                                                         ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[7][4]                                                                                         ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[7][4]                                                                                         ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[7][3]                                                                                         ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[7][3]                                                                                         ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[7][2]                                                                                         ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[7][2]                                                                                         ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[7][1]                                                                                         ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[7][1]                                                                                         ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[7][0]                                                                                         ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[7][0]                                                                                         ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[8][7]                                                                                         ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[8][7]                                                                                         ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[8][6]                                                                                         ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[8][6]                                                                                         ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[8][5]                                                                                         ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[8][5]                                                                                         ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[8][4]                                                                                         ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[8][4]                                                                                         ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[8][3]                                                                                         ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[8][3]                                                                                         ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[8][2]                                                                                         ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[8][2]                                                                                         ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[8][1]                                                                                         ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[8][1]                                                                                         ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[8][0]                                                                                         ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[8][0]                                                                                         ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[9][7]                                                                                         ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[9][7]                                                                                         ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[9][6]                                                                                         ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[9][6]                                                                                         ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[9][5]                                                                                         ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[9][5]                                                                                         ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[9][4]                                                                                         ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[9][4]                                                                                         ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[9][3]                                                                                         ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[9][3]                                                                                         ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[9][2]                                                                                         ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[9][2]                                                                                         ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[9][1]                                                                                         ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[9][1]                                                                                         ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[9][0]                                                                                         ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[9][0]                                                                                         ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[10][7]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[10][7]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[10][6]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[10][6]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[10][5]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[10][5]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[10][4]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[10][4]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[10][3]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[10][3]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[10][2]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[10][2]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[10][1]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[10][1]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[10][0]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[10][0]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[11][7]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[11][7]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[11][6]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[11][6]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[11][5]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[11][5]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[11][4]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[11][4]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[11][3]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[11][3]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[11][2]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[11][2]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[11][1]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[11][1]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[11][0]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[11][0]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[12][7]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[12][7]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[12][6]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[12][6]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[12][5]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[12][5]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[12][4]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[12][4]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[12][3]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[12][3]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[12][2]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[12][2]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[12][1]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[12][1]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[12][0]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[12][0]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[13][7]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[13][7]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[13][6]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[13][6]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[13][5]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[13][5]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[13][4]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[13][4]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[13][3]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[13][3]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[13][2]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[13][2]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[13][1]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[13][1]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[13][0]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[13][0]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[14][7]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[14][7]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[14][6]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[14][6]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[14][5]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[14][5]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[14][4]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[14][4]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[14][3]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[14][3]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[14][2]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[14][2]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[14][1]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[14][1]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[14][0]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[14][0]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[15][7]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[15][7]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[15][6]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[15][6]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[15][5]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[15][5]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[15][4]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[15][4]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[15][3]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[15][3]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[15][2]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[15][2]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[15][1]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[15][1]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[15][0]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[15][0]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[16][7]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[16][7]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[16][6]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[16][6]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[16][5]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[16][5]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[16][4]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[16][4]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[16][3]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[16][3]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[16][2]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[16][2]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[16][1]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[16][1]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[16][0]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[16][0]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[17][7]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[17][7]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[17][6]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[17][6]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[17][5]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[17][5]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[17][4]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[17][4]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[17][3]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[17][3]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[17][2]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[17][2]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[17][1]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[17][1]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[17][0]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[17][0]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[18][7]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[18][7]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[18][6]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[18][6]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[18][5]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[18][5]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[18][4]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[18][4]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[18][3]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[18][3]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[18][2]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[18][2]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[18][1]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[18][1]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[18][0]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[18][0]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[19][7]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[19][7]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[19][6]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[19][6]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[19][5]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[19][5]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[19][4]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[19][4]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[19][3]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[19][3]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[19][2]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[19][2]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[19][1]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[19][1]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[19][0]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[19][0]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[20][7]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[20][7]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[20][6]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[20][6]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[20][5]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[20][5]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[20][4]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[20][4]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[20][3]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[20][3]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[20][2]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[20][2]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[20][1]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[20][1]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[20][0]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[20][0]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[21][7]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[21][7]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[21][6]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[21][6]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[21][5]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[21][5]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[21][4]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[21][4]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[21][3]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[21][3]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[21][2]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[21][2]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[21][1]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[21][1]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[21][0]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[21][0]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[22][7]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[22][7]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[22][6]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[22][6]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[22][5]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[22][5]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[22][4]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[22][4]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[22][3]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[22][3]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[22][2]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[22][2]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[22][1]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[22][1]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[22][0]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[22][0]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[23][7]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[23][7]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[23][6]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[23][6]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[23][5]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[23][5]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[23][4]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[23][4]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[23][3]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[23][3]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[23][2]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[23][2]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[23][1]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[23][1]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[23][0]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[23][0]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[24][7]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[24][7]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[24][6]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[24][6]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[24][5]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[24][5]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[24][4]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[24][4]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[24][3]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[24][3]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[24][2]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[24][2]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[24][1]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[24][1]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[24][0]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[24][0]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[25][7]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[25][7]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[25][6]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[25][6]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[25][5]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[25][5]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[25][4]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[25][4]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[25][3]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[25][3]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[25][2]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[25][2]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[25][1]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[25][1]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[25][0]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[25][0]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[26][7]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[26][7]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[26][6]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[26][6]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[26][5]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[26][5]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[26][4]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[26][4]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[26][3]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[26][3]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[26][2]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[26][2]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[26][1]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[26][1]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[26][0]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[26][0]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[27][7]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[27][7]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[27][6]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[27][6]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[27][5]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[27][5]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[27][4]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[27][4]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[27][3]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[27][3]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[27][2]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[27][2]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[27][1]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[27][1]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[27][0]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[27][0]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[28][7]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[28][7]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[28][6]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[28][6]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[28][5]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[28][5]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[28][4]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[28][4]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[28][3]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[28][3]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[28][2]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[28][2]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[28][1]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[28][1]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[28][0]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[28][0]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[29][7]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[29][7]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[29][6]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[29][6]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[29][5]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[29][5]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[29][4]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[29][4]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[29][3]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[29][3]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[29][2]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[29][2]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[29][1]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[29][1]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[29][0]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[29][0]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[30][7]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[30][7]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[30][6]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[30][6]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[30][5]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[30][5]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[30][4]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[30][4]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[30][3]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[30][3]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[30][2]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[30][2]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[30][1]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[30][1]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[30][0]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[30][0]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[31][7]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[31][7]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[31][6]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[31][6]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[31][5]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[31][5]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[31][4]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[31][4]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[31][3]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[31][3]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[31][2]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[31][2]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[31][1]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[31][1]                                                                                        ;
; PRESERVE_REGISTER            ; on    ; -    ; read_data[31][0]                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; read_data[31][0]                                                                                        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sta                                                                                                     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sta                                                                                                     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sto                                                                                                     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sto                                                                                                     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rd                                                                                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rd                                                                                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; wr                                                                                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; wr                                                                                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ack                                                                                                     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ack                                                                                                     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; int_n                                                                                                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; int_n                                                                                                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; REG_GESTURE[7]                                                                                          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; REG_GESTURE[7]                                                                                          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; REG_GESTURE[6]                                                                                          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; REG_GESTURE[6]                                                                                          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; REG_GESTURE[5]                                                                                          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; REG_GESTURE[5]                                                                                          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; REG_GESTURE[4]                                                                                          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; REG_GESTURE[4]                                                                                          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; REG_GESTURE[3]                                                                                          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; REG_GESTURE[3]                                                                                          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; REG_GESTURE[2]                                                                                          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; REG_GESTURE[2]                                                                                          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; REG_GESTURE[1]                                                                                          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; REG_GESTURE[1]                                                                                          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; REG_GESTURE[0]                                                                                          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; REG_GESTURE[0]                                                                                          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; done                                                                                                    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; done                                                                                                    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; i2c_al                                                                                                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; i2c_al                                                                                                  ;
+------------------------------+-------+------+---------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|unsaved_jtag_uart_0_scfifo_w:the_unsaved_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|unsaved_jtag_uart_0_scfifo_r:the_unsaved_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_register_bank_a_module:unsaved_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_register_bank_b_module:unsaved_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_oci_debug:the_unsaved_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                     ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem|unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper|unsaved_nios2_gen2_0_cpu_debug_slave_tck:the_unsaved_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper|unsaved_nios2_gen2_0_cpu_debug_slave_tck:the_unsaved_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper|unsaved_nios2_gen2_0_cpu_debug_slave_sysclk:the_unsaved_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper|unsaved_nios2_gen2_0_cpu_debug_slave_sysclk:the_unsaved_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for unsaved:u0|unsaved_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_g3d1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                     ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                      ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                         ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                      ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                              ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                         ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                      ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_rsp_demux:rsp_demux_001 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                             ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                          ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_cmd_demux_001:rsp_demux_002 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                              ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_rsp_demux:rsp_demux_003 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                             ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                          ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_cmd_demux_001:rsp_demux_004 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                              ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_rsp_demux:rsp_demux_005 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                             ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                          ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for unsaved:u0|altera_reset_controller:rst_controller  ;
+-------------------+-------+------+----------------------------------------+
; Assignment        ; Value ; From ; To                                     ;
+-------------------+-------+------+----------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0] ;
+-------------------+-------+------+----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for unsaved:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                               ;
+-------------------+-------+------+----------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                           ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                           ;
+-------------------+-------+------+----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for unsaved:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                   ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                               ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                               ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst ;
+----------------+-------------------------+--------------------------------------------------+
; Parameter Name ; Value                   ; Type                                             ;
+----------------+-------------------------+--------------------------------------------------+
; WR_LENGTH      ; 000000010               ; Unsigned Binary                                  ;
; RD_LENGTH      ; 010000000               ; Unsigned Binary                                  ;
; RANGE_ADDR_IMG ; 00010111011100000000000 ; Unsigned Binary                                  ;
+----------------+-------------------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                                                                      ;
; REF_PER        ; 1024  ; Signed Integer                                                                                      ;
; SC_CL          ; 3     ; Signed Integer                                                                                      ;
; SC_RCD         ; 3     ; Signed Integer                                                                                      ;
; SC_RRD         ; 7     ; Signed Integer                                                                                      ;
; SC_PM          ; 1     ; Signed Integer                                                                                      ;
; SC_BL          ; 1     ; Signed Integer                                                                                      ;
; SDR_BL         ; 111   ; Unsigned Binary                                                                                     ;
; SDR_BT         ; 0     ; Unsigned Binary                                                                                     ;
; SDR_CL         ; 011   ; Unsigned Binary                                                                                     ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                                                                                                            ;
; REF_PER        ; 1024  ; Signed Integer                                                                                                                            ;
; SC_CL          ; 3     ; Signed Integer                                                                                                                            ;
; SC_RCD         ; 3     ; Signed Integer                                                                                                                            ;
; SC_RRD         ; 7     ; Signed Integer                                                                                                                            ;
; SC_PM          ; 1     ; Signed Integer                                                                                                                            ;
; SC_BL          ; 1     ; Signed Integer                                                                                                                            ;
; SDR_BL         ; 111   ; Unsigned Binary                                                                                                                           ;
; SDR_BT         ; 0     ; Unsigned Binary                                                                                                                           ;
; SDR_CL         ; 011   ; Unsigned Binary                                                                                                                           ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                                                                                        ;
; REF_PER        ; 1024  ; Signed Integer                                                                                                        ;
; SC_CL          ; 3     ; Signed Integer                                                                                                        ;
; SC_RCD         ; 3     ; Signed Integer                                                                                                        ;
; SC_RRD         ; 7     ; Signed Integer                                                                                                        ;
; SC_PM          ; 1     ; Signed Integer                                                                                                        ;
; SC_BL          ; 1     ; Signed Integer                                                                                                        ;
; SDR_BL         ; 111   ; Unsigned Binary                                                                                                       ;
; SDR_BT         ; 0     ; Unsigned Binary                                                                                                       ;
; SDR_CL         ; 011   ; Unsigned Binary                                                                                                       ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|sdr_data_path:u_sdr_data_path ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                                                                                                    ;
; REF_PER        ; 1024  ; Signed Integer                                                                                                                    ;
; SC_CL          ; 3     ; Signed Integer                                                                                                                    ;
; SC_RCD         ; 3     ; Signed Integer                                                                                                                    ;
; SC_RRD         ; 7     ; Signed Integer                                                                                                                    ;
; SC_PM          ; 1     ; Signed Integer                                                                                                                    ;
; SC_BL          ; 1     ; Signed Integer                                                                                                                    ;
; SDR_BL         ; 111   ; Unsigned Binary                                                                                                                   ;
; SDR_BT         ; 0     ; Unsigned Binary                                                                                                                   ;
; SDR_CL         ; 011   ; Unsigned Binary                                                                                                                   ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+-------------------------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                            ; Value       ; Type                                                                                                                                             ;
+-------------------------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; ACF_DISABLE_EMBEDDED_TIMING_CONSTRAINT    ; FALSE       ; Untyped                                                                                                                                          ;
; ACF_DISABLE_MLAB_RAM_USE                  ; FALSE       ; Untyped                                                                                                                                          ;
; ADD_RAM_OUTPUT_REGISTER                   ; OFF         ; Untyped                                                                                                                                          ;
; ADD_USEDW_MSB_BIT                         ; OFF         ; Untyped                                                                                                                                          ;
; CLOCKS_ARE_SYNCHRONIZED                   ; FALSE       ; Untyped                                                                                                                                          ;
; DELAY_RDUSEDW                             ; 1           ; Untyped                                                                                                                                          ;
; DELAY_WRUSEDW                             ; 1           ; Untyped                                                                                                                                          ;
; DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT ; FALSE       ; Untyped                                                                                                                                          ;
; ENABLE_ECC                                ; FALSE       ; Untyped                                                                                                                                          ;
; LPM_NUMWORDS                              ; 256         ; Signed Integer                                                                                                                                   ;
; LPM_SHOWAHEAD                             ; OFF         ; Untyped                                                                                                                                          ;
; LPM_WIDTH                                 ; 32          ; Signed Integer                                                                                                                                   ;
; LPM_WIDTH_R                               ; 16          ; Signed Integer                                                                                                                                   ;
; LPM_WIDTHU                                ; 8           ; Signed Integer                                                                                                                                   ;
; LPM_WIDTHU_R                              ; 9           ; Signed Integer                                                                                                                                   ;
; MAXIMIZE_SPEED                            ; 5           ; Untyped                                                                                                                                          ;
; OVERFLOW_CHECKING                         ; ON          ; Untyped                                                                                                                                          ;
; RAM_BLOCK_TYPE                            ; AUTO        ; Untyped                                                                                                                                          ;
; RDSYNC_DELAYPIPE                          ; 4           ; Signed Integer                                                                                                                                   ;
; READ_ACLR_SYNCH                           ; OFF         ; Untyped                                                                                                                                          ;
; UNDERFLOW_CHECKING                        ; ON          ; Untyped                                                                                                                                          ;
; USE_EAB                                   ; ON          ; Untyped                                                                                                                                          ;
; WRITE_ACLR_SYNCH                          ; ON          ; Untyped                                                                                                                                          ;
; WRSYNC_DELAYPIPE                          ; 4           ; Signed Integer                                                                                                                                   ;
; CBXI_PARAMETER                            ; dcfifo_pej1 ; Untyped                                                                                                                                          ;
+-------------------------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+-------------------------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                            ; Value       ; Type                                                                                                                                             ;
+-------------------------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; ACF_DISABLE_EMBEDDED_TIMING_CONSTRAINT    ; FALSE       ; Untyped                                                                                                                                          ;
; ACF_DISABLE_MLAB_RAM_USE                  ; FALSE       ; Untyped                                                                                                                                          ;
; ADD_RAM_OUTPUT_REGISTER                   ; OFF         ; Untyped                                                                                                                                          ;
; ADD_USEDW_MSB_BIT                         ; OFF         ; Untyped                                                                                                                                          ;
; CLOCKS_ARE_SYNCHRONIZED                   ; FALSE       ; Untyped                                                                                                                                          ;
; DELAY_RDUSEDW                             ; 1           ; Untyped                                                                                                                                          ;
; DELAY_WRUSEDW                             ; 1           ; Untyped                                                                                                                                          ;
; DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT ; FALSE       ; Untyped                                                                                                                                          ;
; ENABLE_ECC                                ; FALSE       ; Untyped                                                                                                                                          ;
; LPM_NUMWORDS                              ; 256         ; Signed Integer                                                                                                                                   ;
; LPM_SHOWAHEAD                             ; OFF         ; Untyped                                                                                                                                          ;
; LPM_WIDTH                                 ; 32          ; Signed Integer                                                                                                                                   ;
; LPM_WIDTH_R                               ; 16          ; Signed Integer                                                                                                                                   ;
; LPM_WIDTHU                                ; 8           ; Signed Integer                                                                                                                                   ;
; LPM_WIDTHU_R                              ; 9           ; Signed Integer                                                                                                                                   ;
; MAXIMIZE_SPEED                            ; 5           ; Untyped                                                                                                                                          ;
; OVERFLOW_CHECKING                         ; ON          ; Untyped                                                                                                                                          ;
; RAM_BLOCK_TYPE                            ; AUTO        ; Untyped                                                                                                                                          ;
; RDSYNC_DELAYPIPE                          ; 4           ; Signed Integer                                                                                                                                   ;
; READ_ACLR_SYNCH                           ; OFF         ; Untyped                                                                                                                                          ;
; UNDERFLOW_CHECKING                        ; ON          ; Untyped                                                                                                                                          ;
; USE_EAB                                   ; ON          ; Untyped                                                                                                                                          ;
; WRITE_ACLR_SYNCH                          ; ON          ; Untyped                                                                                                                                          ;
; WRSYNC_DELAYPIPE                          ; 4           ; Signed Integer                                                                                                                                   ;
; CBXI_PARAMETER                            ; dcfifo_pej1 ; Untyped                                                                                                                                          ;
+-------------------------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+-------------------------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                            ; Value       ; Type                                                                                                                                            ;
+-------------------------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; ACF_DISABLE_EMBEDDED_TIMING_CONSTRAINT    ; FALSE       ; Untyped                                                                                                                                         ;
; ACF_DISABLE_MLAB_RAM_USE                  ; FALSE       ; Untyped                                                                                                                                         ;
; ADD_RAM_OUTPUT_REGISTER                   ; OFF         ; Untyped                                                                                                                                         ;
; ADD_USEDW_MSB_BIT                         ; OFF         ; Untyped                                                                                                                                         ;
; CLOCKS_ARE_SYNCHRONIZED                   ; FALSE       ; Untyped                                                                                                                                         ;
; DELAY_RDUSEDW                             ; 1           ; Untyped                                                                                                                                         ;
; DELAY_WRUSEDW                             ; 1           ; Untyped                                                                                                                                         ;
; DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT ; FALSE       ; Untyped                                                                                                                                         ;
; ENABLE_ECC                                ; FALSE       ; Untyped                                                                                                                                         ;
; LPM_NUMWORDS                              ; 2048        ; Signed Integer                                                                                                                                  ;
; LPM_SHOWAHEAD                             ; OFF         ; Untyped                                                                                                                                         ;
; LPM_WIDTH                                 ; 16          ; Signed Integer                                                                                                                                  ;
; LPM_WIDTH_R                               ; 32          ; Signed Integer                                                                                                                                  ;
; LPM_WIDTHU                                ; 11          ; Signed Integer                                                                                                                                  ;
; LPM_WIDTHU_R                              ; 10          ; Signed Integer                                                                                                                                  ;
; MAXIMIZE_SPEED                            ; 5           ; Untyped                                                                                                                                         ;
; OVERFLOW_CHECKING                         ; ON          ; Untyped                                                                                                                                         ;
; RAM_BLOCK_TYPE                            ; AUTO        ; Untyped                                                                                                                                         ;
; RDSYNC_DELAYPIPE                          ; 4           ; Signed Integer                                                                                                                                  ;
; READ_ACLR_SYNCH                           ; ON          ; Untyped                                                                                                                                         ;
; UNDERFLOW_CHECKING                        ; ON          ; Untyped                                                                                                                                         ;
; USE_EAB                                   ; ON          ; Untyped                                                                                                                                         ;
; WRITE_ACLR_SYNCH                          ; ON          ; Untyped                                                                                                                                         ;
; WRSYNC_DELAYPIPE                          ; 4           ; Signed Integer                                                                                                                                  ;
; CBXI_PARAMETER                            ; dcfifo_hgj1 ; Untyped                                                                                                                                         ;
+-------------------------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+-------------------------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                            ; Value       ; Type                                                                                                                                            ;
+-------------------------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; ACF_DISABLE_EMBEDDED_TIMING_CONSTRAINT    ; FALSE       ; Untyped                                                                                                                                         ;
; ACF_DISABLE_MLAB_RAM_USE                  ; FALSE       ; Untyped                                                                                                                                         ;
; ADD_RAM_OUTPUT_REGISTER                   ; OFF         ; Untyped                                                                                                                                         ;
; ADD_USEDW_MSB_BIT                         ; OFF         ; Untyped                                                                                                                                         ;
; CLOCKS_ARE_SYNCHRONIZED                   ; FALSE       ; Untyped                                                                                                                                         ;
; DELAY_RDUSEDW                             ; 1           ; Untyped                                                                                                                                         ;
; DELAY_WRUSEDW                             ; 1           ; Untyped                                                                                                                                         ;
; DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT ; FALSE       ; Untyped                                                                                                                                         ;
; ENABLE_ECC                                ; FALSE       ; Untyped                                                                                                                                         ;
; LPM_NUMWORDS                              ; 2048        ; Signed Integer                                                                                                                                  ;
; LPM_SHOWAHEAD                             ; OFF         ; Untyped                                                                                                                                         ;
; LPM_WIDTH                                 ; 16          ; Signed Integer                                                                                                                                  ;
; LPM_WIDTH_R                               ; 32          ; Signed Integer                                                                                                                                  ;
; LPM_WIDTHU                                ; 11          ; Signed Integer                                                                                                                                  ;
; LPM_WIDTHU_R                              ; 10          ; Signed Integer                                                                                                                                  ;
; MAXIMIZE_SPEED                            ; 5           ; Untyped                                                                                                                                         ;
; OVERFLOW_CHECKING                         ; ON          ; Untyped                                                                                                                                         ;
; RAM_BLOCK_TYPE                            ; AUTO        ; Untyped                                                                                                                                         ;
; RDSYNC_DELAYPIPE                          ; 4           ; Signed Integer                                                                                                                                  ;
; READ_ACLR_SYNCH                           ; ON          ; Untyped                                                                                                                                         ;
; UNDERFLOW_CHECKING                        ; ON          ; Untyped                                                                                                                                         ;
; USE_EAB                                   ; ON          ; Untyped                                                                                                                                         ;
; WRITE_ACLR_SYNCH                          ; ON          ; Untyped                                                                                                                                         ;
; WRSYNC_DELAYPIPE                          ; 4           ; Signed Integer                                                                                                                                  ;
; CBXI_PARAMETER                            ; dcfifo_hgj1 ; Untyped                                                                                                                                         ;
+-------------------------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|RAM_PLL:RAM_PLL_inst|altpll:altpll_component ;
+-------------------------------+---------------------------+------------------------------------------------------------------------------+
; Parameter Name                ; Value                     ; Type                                                                         ;
+-------------------------------+---------------------------+------------------------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped                                                                      ;
; PLL_TYPE                      ; AUTO                      ; Untyped                                                                      ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=RAM_PLL ; Untyped                                                                      ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped                                                                      ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped                                                                      ;
; SCAN_CHAIN                    ; LONG                      ; Untyped                                                                      ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped                                                                      ;
; INCLK0_INPUT_FREQUENCY        ; 20000                     ; Signed Integer                                                               ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped                                                                      ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped                                                                      ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped                                                                      ;
; LOCK_HIGH                     ; 1                         ; Untyped                                                                      ;
; LOCK_LOW                      ; 1                         ; Untyped                                                                      ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped                                                                      ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped                                                                      ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped                                                                      ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped                                                                      ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped                                                                      ;
; SKIP_VCO                      ; OFF                       ; Untyped                                                                      ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped                                                                      ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped                                                                      ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped                                                                      ;
; BANDWIDTH                     ; 0                         ; Untyped                                                                      ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped                                                                      ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped                                                                      ;
; DOWN_SPREAD                   ; 0                         ; Untyped                                                                      ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped                                                                      ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped                                                                      ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped                                                                      ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped                                                                      ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped                                                                      ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped                                                                      ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped                                                                      ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped                                                                      ;
; CLK3_MULTIPLY_BY              ; 1                         ; Untyped                                                                      ;
; CLK2_MULTIPLY_BY              ; 1                         ; Untyped                                                                      ;
; CLK1_MULTIPLY_BY              ; 2                         ; Signed Integer                                                               ;
; CLK0_MULTIPLY_BY              ; 2                         ; Signed Integer                                                               ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped                                                                      ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped                                                                      ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped                                                                      ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped                                                                      ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped                                                                      ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped                                                                      ;
; CLK3_DIVIDE_BY                ; 1                         ; Untyped                                                                      ;
; CLK2_DIVIDE_BY                ; 1                         ; Untyped                                                                      ;
; CLK1_DIVIDE_BY                ; 1                         ; Signed Integer                                                               ;
; CLK0_DIVIDE_BY                ; 1                         ; Signed Integer                                                               ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped                                                                      ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped                                                                      ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped                                                                      ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped                                                                      ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped                                                                      ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped                                                                      ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped                                                                      ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped                                                                      ;
; CLK1_PHASE_SHIFT              ; -3000                     ; Untyped                                                                      ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped                                                                      ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped                                                                      ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped                                                                      ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped                                                                      ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped                                                                      ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped                                                                      ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped                                                                      ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped                                                                      ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped                                                                      ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped                                                                      ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped                                                                      ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped                                                                      ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped                                                                      ;
; CLK3_DUTY_CYCLE               ; 50                        ; Untyped                                                                      ;
; CLK2_DUTY_CYCLE               ; 50                        ; Untyped                                                                      ;
; CLK1_DUTY_CYCLE               ; 50                        ; Signed Integer                                                               ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer                                                               ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                                                      ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                                                      ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                                                      ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                                                      ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                                                      ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                                                      ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                                                      ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                                                      ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                                                      ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                                                      ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                                                      ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                                                      ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                                                      ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                                                      ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                                                      ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                                                      ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                                                      ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                                                      ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                                                      ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                                                      ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped                                                                      ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped                                                                      ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped                                                                      ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped                                                                      ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped                                                                      ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped                                                                      ;
; DPA_DIVIDER                   ; 0                         ; Untyped                                                                      ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped                                                                      ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped                                                                      ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped                                                                      ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped                                                                      ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped                                                                      ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped                                                                      ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped                                                                      ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped                                                                      ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped                                                                      ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped                                                                      ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped                                                                      ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped                                                                      ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped                                                                      ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped                                                                      ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped                                                                      ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped                                                                      ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped                                                                      ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped                                                                      ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped                                                                      ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped                                                                      ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped                                                                      ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped                                                                      ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped                                                                      ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped                                                                      ;
; VCO_MIN                       ; 0                         ; Untyped                                                                      ;
; VCO_MAX                       ; 0                         ; Untyped                                                                      ;
; VCO_CENTER                    ; 0                         ; Untyped                                                                      ;
; PFD_MIN                       ; 0                         ; Untyped                                                                      ;
; PFD_MAX                       ; 0                         ; Untyped                                                                      ;
; M_INITIAL                     ; 0                         ; Untyped                                                                      ;
; M                             ; 0                         ; Untyped                                                                      ;
; N                             ; 1                         ; Untyped                                                                      ;
; M2                            ; 1                         ; Untyped                                                                      ;
; N2                            ; 1                         ; Untyped                                                                      ;
; SS                            ; 1                         ; Untyped                                                                      ;
; C0_HIGH                       ; 0                         ; Untyped                                                                      ;
; C1_HIGH                       ; 0                         ; Untyped                                                                      ;
; C2_HIGH                       ; 0                         ; Untyped                                                                      ;
; C3_HIGH                       ; 0                         ; Untyped                                                                      ;
; C4_HIGH                       ; 0                         ; Untyped                                                                      ;
; C5_HIGH                       ; 0                         ; Untyped                                                                      ;
; C6_HIGH                       ; 0                         ; Untyped                                                                      ;
; C7_HIGH                       ; 0                         ; Untyped                                                                      ;
; C8_HIGH                       ; 0                         ; Untyped                                                                      ;
; C9_HIGH                       ; 0                         ; Untyped                                                                      ;
; C0_LOW                        ; 0                         ; Untyped                                                                      ;
; C1_LOW                        ; 0                         ; Untyped                                                                      ;
; C2_LOW                        ; 0                         ; Untyped                                                                      ;
; C3_LOW                        ; 0                         ; Untyped                                                                      ;
; C4_LOW                        ; 0                         ; Untyped                                                                      ;
; C5_LOW                        ; 0                         ; Untyped                                                                      ;
; C6_LOW                        ; 0                         ; Untyped                                                                      ;
; C7_LOW                        ; 0                         ; Untyped                                                                      ;
; C8_LOW                        ; 0                         ; Untyped                                                                      ;
; C9_LOW                        ; 0                         ; Untyped                                                                      ;
; C0_INITIAL                    ; 0                         ; Untyped                                                                      ;
; C1_INITIAL                    ; 0                         ; Untyped                                                                      ;
; C2_INITIAL                    ; 0                         ; Untyped                                                                      ;
; C3_INITIAL                    ; 0                         ; Untyped                                                                      ;
; C4_INITIAL                    ; 0                         ; Untyped                                                                      ;
; C5_INITIAL                    ; 0                         ; Untyped                                                                      ;
; C6_INITIAL                    ; 0                         ; Untyped                                                                      ;
; C7_INITIAL                    ; 0                         ; Untyped                                                                      ;
; C8_INITIAL                    ; 0                         ; Untyped                                                                      ;
; C9_INITIAL                    ; 0                         ; Untyped                                                                      ;
; C0_MODE                       ; BYPASS                    ; Untyped                                                                      ;
; C1_MODE                       ; BYPASS                    ; Untyped                                                                      ;
; C2_MODE                       ; BYPASS                    ; Untyped                                                                      ;
; C3_MODE                       ; BYPASS                    ; Untyped                                                                      ;
; C4_MODE                       ; BYPASS                    ; Untyped                                                                      ;
; C5_MODE                       ; BYPASS                    ; Untyped                                                                      ;
; C6_MODE                       ; BYPASS                    ; Untyped                                                                      ;
; C7_MODE                       ; BYPASS                    ; Untyped                                                                      ;
; C8_MODE                       ; BYPASS                    ; Untyped                                                                      ;
; C9_MODE                       ; BYPASS                    ; Untyped                                                                      ;
; C0_PH                         ; 0                         ; Untyped                                                                      ;
; C1_PH                         ; 0                         ; Untyped                                                                      ;
; C2_PH                         ; 0                         ; Untyped                                                                      ;
; C3_PH                         ; 0                         ; Untyped                                                                      ;
; C4_PH                         ; 0                         ; Untyped                                                                      ;
; C5_PH                         ; 0                         ; Untyped                                                                      ;
; C6_PH                         ; 0                         ; Untyped                                                                      ;
; C7_PH                         ; 0                         ; Untyped                                                                      ;
; C8_PH                         ; 0                         ; Untyped                                                                      ;
; C9_PH                         ; 0                         ; Untyped                                                                      ;
; L0_HIGH                       ; 1                         ; Untyped                                                                      ;
; L1_HIGH                       ; 1                         ; Untyped                                                                      ;
; G0_HIGH                       ; 1                         ; Untyped                                                                      ;
; G1_HIGH                       ; 1                         ; Untyped                                                                      ;
; G2_HIGH                       ; 1                         ; Untyped                                                                      ;
; G3_HIGH                       ; 1                         ; Untyped                                                                      ;
; E0_HIGH                       ; 1                         ; Untyped                                                                      ;
; E1_HIGH                       ; 1                         ; Untyped                                                                      ;
; E2_HIGH                       ; 1                         ; Untyped                                                                      ;
; E3_HIGH                       ; 1                         ; Untyped                                                                      ;
; L0_LOW                        ; 1                         ; Untyped                                                                      ;
; L1_LOW                        ; 1                         ; Untyped                                                                      ;
; G0_LOW                        ; 1                         ; Untyped                                                                      ;
; G1_LOW                        ; 1                         ; Untyped                                                                      ;
; G2_LOW                        ; 1                         ; Untyped                                                                      ;
; G3_LOW                        ; 1                         ; Untyped                                                                      ;
; E0_LOW                        ; 1                         ; Untyped                                                                      ;
; E1_LOW                        ; 1                         ; Untyped                                                                      ;
; E2_LOW                        ; 1                         ; Untyped                                                                      ;
; E3_LOW                        ; 1                         ; Untyped                                                                      ;
; L0_INITIAL                    ; 1                         ; Untyped                                                                      ;
; L1_INITIAL                    ; 1                         ; Untyped                                                                      ;
; G0_INITIAL                    ; 1                         ; Untyped                                                                      ;
; G1_INITIAL                    ; 1                         ; Untyped                                                                      ;
; G2_INITIAL                    ; 1                         ; Untyped                                                                      ;
; G3_INITIAL                    ; 1                         ; Untyped                                                                      ;
; E0_INITIAL                    ; 1                         ; Untyped                                                                      ;
; E1_INITIAL                    ; 1                         ; Untyped                                                                      ;
; E2_INITIAL                    ; 1                         ; Untyped                                                                      ;
; E3_INITIAL                    ; 1                         ; Untyped                                                                      ;
; L0_MODE                       ; BYPASS                    ; Untyped                                                                      ;
; L1_MODE                       ; BYPASS                    ; Untyped                                                                      ;
; G0_MODE                       ; BYPASS                    ; Untyped                                                                      ;
; G1_MODE                       ; BYPASS                    ; Untyped                                                                      ;
; G2_MODE                       ; BYPASS                    ; Untyped                                                                      ;
; G3_MODE                       ; BYPASS                    ; Untyped                                                                      ;
; E0_MODE                       ; BYPASS                    ; Untyped                                                                      ;
; E1_MODE                       ; BYPASS                    ; Untyped                                                                      ;
; E2_MODE                       ; BYPASS                    ; Untyped                                                                      ;
; E3_MODE                       ; BYPASS                    ; Untyped                                                                      ;
; L0_PH                         ; 0                         ; Untyped                                                                      ;
; L1_PH                         ; 0                         ; Untyped                                                                      ;
; G0_PH                         ; 0                         ; Untyped                                                                      ;
; G1_PH                         ; 0                         ; Untyped                                                                      ;
; G2_PH                         ; 0                         ; Untyped                                                                      ;
; G3_PH                         ; 0                         ; Untyped                                                                      ;
; E0_PH                         ; 0                         ; Untyped                                                                      ;
; E1_PH                         ; 0                         ; Untyped                                                                      ;
; E2_PH                         ; 0                         ; Untyped                                                                      ;
; E3_PH                         ; 0                         ; Untyped                                                                      ;
; M_PH                          ; 0                         ; Untyped                                                                      ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped                                                                      ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped                                                                      ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped                                                                      ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped                                                                      ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped                                                                      ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped                                                                      ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped                                                                      ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped                                                                      ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped                                                                      ;
; CLK0_COUNTER                  ; G0                        ; Untyped                                                                      ;
; CLK1_COUNTER                  ; G0                        ; Untyped                                                                      ;
; CLK2_COUNTER                  ; G0                        ; Untyped                                                                      ;
; CLK3_COUNTER                  ; G0                        ; Untyped                                                                      ;
; CLK4_COUNTER                  ; G0                        ; Untyped                                                                      ;
; CLK5_COUNTER                  ; G0                        ; Untyped                                                                      ;
; CLK6_COUNTER                  ; E0                        ; Untyped                                                                      ;
; CLK7_COUNTER                  ; E1                        ; Untyped                                                                      ;
; CLK8_COUNTER                  ; E2                        ; Untyped                                                                      ;
; CLK9_COUNTER                  ; E3                        ; Untyped                                                                      ;
; L0_TIME_DELAY                 ; 0                         ; Untyped                                                                      ;
; L1_TIME_DELAY                 ; 0                         ; Untyped                                                                      ;
; G0_TIME_DELAY                 ; 0                         ; Untyped                                                                      ;
; G1_TIME_DELAY                 ; 0                         ; Untyped                                                                      ;
; G2_TIME_DELAY                 ; 0                         ; Untyped                                                                      ;
; G3_TIME_DELAY                 ; 0                         ; Untyped                                                                      ;
; E0_TIME_DELAY                 ; 0                         ; Untyped                                                                      ;
; E1_TIME_DELAY                 ; 0                         ; Untyped                                                                      ;
; E2_TIME_DELAY                 ; 0                         ; Untyped                                                                      ;
; E3_TIME_DELAY                 ; 0                         ; Untyped                                                                      ;
; M_TIME_DELAY                  ; 0                         ; Untyped                                                                      ;
; N_TIME_DELAY                  ; 0                         ; Untyped                                                                      ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped                                                                      ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped                                                                      ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped                                                                      ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped                                                                      ;
; ENABLE0_COUNTER               ; L0                        ; Untyped                                                                      ;
; ENABLE1_COUNTER               ; L0                        ; Untyped                                                                      ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped                                                                      ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped                                                                      ;
; LOOP_FILTER_C                 ; 5                         ; Untyped                                                                      ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped                                                                      ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped                                                                      ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped                                                                      ;
; VCO_POST_SCALE                ; 0                         ; Untyped                                                                      ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped                                                                      ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped                                                                      ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped                                                                      ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E              ; Untyped                                                                      ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped                                                                      ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped                                                                      ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped                                                                      ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped                                                                      ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped                                                                      ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped                                                                      ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped                                                                      ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped                                                                      ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped                                                                      ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped                                                                      ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped                                                                      ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped                                                                      ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped                                                                      ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped                                                                      ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped                                                                      ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped                                                                      ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped                                                                      ;
; PORT_CLK1                     ; PORT_USED                 ; Untyped                                                                      ;
; PORT_CLK2                     ; PORT_UNUSED               ; Untyped                                                                      ;
; PORT_CLK3                     ; PORT_UNUSED               ; Untyped                                                                      ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped                                                                      ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped                                                                      ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped                                                                      ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped                                                                      ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped                                                                      ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped                                                                      ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped                                                                      ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped                                                                      ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped                                                                      ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped                                                                      ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped                                                                      ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped                                                                      ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped                                                                      ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped                                                                      ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped                                                                      ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped                                                                      ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped                                                                      ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped                                                                      ;
; PORT_ARESET                   ; PORT_UNUSED               ; Untyped                                                                      ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped                                                                      ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped                                                                      ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped                                                                      ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped                                                                      ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped                                                                      ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped                                                                      ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped                                                                      ;
; PORT_LOCKED                   ; PORT_UNUSED               ; Untyped                                                                      ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped                                                                      ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped                                                                      ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped                                                                      ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped                                                                      ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped                                                                      ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped                                                                      ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped                                                                      ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped                                                                      ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped                                                                      ;
; M_TEST_SOURCE                 ; 5                         ; Untyped                                                                      ;
; C0_TEST_SOURCE                ; 5                         ; Untyped                                                                      ;
; C1_TEST_SOURCE                ; 5                         ; Untyped                                                                      ;
; C2_TEST_SOURCE                ; 5                         ; Untyped                                                                      ;
; C3_TEST_SOURCE                ; 5                         ; Untyped                                                                      ;
; C4_TEST_SOURCE                ; 5                         ; Untyped                                                                      ;
; C5_TEST_SOURCE                ; 5                         ; Untyped                                                                      ;
; C6_TEST_SOURCE                ; 5                         ; Untyped                                                                      ;
; C7_TEST_SOURCE                ; 5                         ; Untyped                                                                      ;
; C8_TEST_SOURCE                ; 5                         ; Untyped                                                                      ;
; C9_TEST_SOURCE                ; 5                         ; Untyped                                                                      ;
; CBXI_PARAMETER                ; RAM_PLL_altpll            ; Untyped                                                                      ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped                                                                      ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped                                                                      ;
; WIDTH_CLOCK                   ; 5                         ; Signed Integer                                                               ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped                                                                      ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped                                                                      ;
; DEVICE_FAMILY                 ; Cyclone IV E              ; Untyped                                                                      ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped                                                                      ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped                                                                      ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY                                                                   ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY                                                                 ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE                                                                 ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE                                                               ;
+-------------------------------+---------------------------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst ;
+------------------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value ; Type                                                                                                    ;
+------------------------+-------+---------------------------------------------------------------------------------------------------------+
; H_LINE                 ; 1056  ; Signed Integer                                                                                          ;
; V_LINE                 ; 525   ; Signed Integer                                                                                          ;
; Horizontal_Blank       ; 46    ; Signed Integer                                                                                          ;
; Horizontal_Front_Porch ; 210   ; Signed Integer                                                                                          ;
; Vertical_Blank         ; 23    ; Signed Integer                                                                                          ;
; Vertical_Front_Porch   ; 22    ; Signed Integer                                                                                          ;
+------------------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ST_IDLE        ; 00000 ; Unsigned Binary                                                                                                                                                                         ;
; ST_START       ; 00001 ; Unsigned Binary                                                                                                                                                                         ;
; ST_READ        ; 00010 ; Unsigned Binary                                                                                                                                                                         ;
; ST_WRITE       ; 00100 ; Unsigned Binary                                                                                                                                                                         ;
; ST_ACK         ; 01000 ; Unsigned Binary                                                                                                                                                                         ;
; ST_STOP        ; 10000 ; Unsigned Binary                                                                                                                                                                         ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller ;
+----------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value             ; Type                                                                                                                                                                                                           ;
+----------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; idle           ; 00000000000000000 ; Unsigned Binary                                                                                                                                                                                                ;
; start_a        ; 00000000000000001 ; Unsigned Binary                                                                                                                                                                                                ;
; start_b        ; 00000000000000010 ; Unsigned Binary                                                                                                                                                                                                ;
; start_c        ; 00000000000000100 ; Unsigned Binary                                                                                                                                                                                                ;
; start_d        ; 00000000000001000 ; Unsigned Binary                                                                                                                                                                                                ;
; start_e        ; 00000000000010000 ; Unsigned Binary                                                                                                                                                                                                ;
; stop_a         ; 00000000000100000 ; Unsigned Binary                                                                                                                                                                                                ;
; stop_b         ; 00000000001000000 ; Unsigned Binary                                                                                                                                                                                                ;
; stop_c         ; 00000000010000000 ; Unsigned Binary                                                                                                                                                                                                ;
; stop_d         ; 00000000100000000 ; Unsigned Binary                                                                                                                                                                                                ;
; rd_a           ; 00000001000000000 ; Unsigned Binary                                                                                                                                                                                                ;
; rd_b           ; 00000010000000000 ; Unsigned Binary                                                                                                                                                                                                ;
; rd_c           ; 00000100000000000 ; Unsigned Binary                                                                                                                                                                                                ;
; rd_d           ; 00001000000000000 ; Unsigned Binary                                                                                                                                                                                                ;
; wr_a           ; 00010000000000000 ; Unsigned Binary                                                                                                                                                                                                ;
; wr_b           ; 00100000000000000 ; Unsigned Binary                                                                                                                                                                                                ;
; wr_c           ; 01000000000000000 ; Unsigned Binary                                                                                                                                                                                                ;
; wr_d           ; 10000000000000000 ; Unsigned Binary                                                                                                                                                                                                ;
+----------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|MTL_PLL:MTL_PLL_inst|altpll:altpll_component ;
+-------------------------------+---------------------------+----------------------------------------------------------------------------------------------+
; Parameter Name                ; Value                     ; Type                                                                                         ;
+-------------------------------+---------------------------+----------------------------------------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped                                                                                      ;
; PLL_TYPE                      ; AUTO                      ; Untyped                                                                                      ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=MTL_PLL ; Untyped                                                                                      ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped                                                                                      ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped                                                                                      ;
; SCAN_CHAIN                    ; LONG                      ; Untyped                                                                                      ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped                                                                                      ;
; INCLK0_INPUT_FREQUENCY        ; 20000                     ; Signed Integer                                                                               ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped                                                                                      ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped                                                                                      ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped                                                                                      ;
; LOCK_HIGH                     ; 1                         ; Untyped                                                                                      ;
; LOCK_LOW                      ; 1                         ; Untyped                                                                                      ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped                                                                                      ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped                                                                                      ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped                                                                                      ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped                                                                                      ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped                                                                                      ;
; SKIP_VCO                      ; OFF                       ; Untyped                                                                                      ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped                                                                                      ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped                                                                                      ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped                                                                                      ;
; BANDWIDTH                     ; 0                         ; Untyped                                                                                      ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped                                                                                      ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped                                                                                      ;
; DOWN_SPREAD                   ; 0                         ; Untyped                                                                                      ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped                                                                                      ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped                                                                                      ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped                                                                                      ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped                                                                                      ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped                                                                                      ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped                                                                                      ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped                                                                                      ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped                                                                                      ;
; CLK3_MULTIPLY_BY              ; 1                         ; Untyped                                                                                      ;
; CLK2_MULTIPLY_BY              ; 1                         ; Untyped                                                                                      ;
; CLK1_MULTIPLY_BY              ; 33                        ; Signed Integer                                                                               ;
; CLK0_MULTIPLY_BY              ; 33                        ; Signed Integer                                                                               ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped                                                                                      ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped                                                                                      ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped                                                                                      ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped                                                                                      ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped                                                                                      ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped                                                                                      ;
; CLK3_DIVIDE_BY                ; 1                         ; Untyped                                                                                      ;
; CLK2_DIVIDE_BY                ; 1                         ; Untyped                                                                                      ;
; CLK1_DIVIDE_BY                ; 50                        ; Signed Integer                                                                               ;
; CLK0_DIVIDE_BY                ; 50                        ; Signed Integer                                                                               ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped                                                                                      ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped                                                                                      ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped                                                                                      ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped                                                                                      ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped                                                                                      ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped                                                                                      ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped                                                                                      ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped                                                                                      ;
; CLK1_PHASE_SHIFT              ; 10101                     ; Untyped                                                                                      ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped                                                                                      ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped                                                                                      ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped                                                                                      ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped                                                                                      ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped                                                                                      ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped                                                                                      ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped                                                                                      ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped                                                                                      ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped                                                                                      ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped                                                                                      ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped                                                                                      ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped                                                                                      ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped                                                                                      ;
; CLK3_DUTY_CYCLE               ; 50                        ; Untyped                                                                                      ;
; CLK2_DUTY_CYCLE               ; 50                        ; Untyped                                                                                      ;
; CLK1_DUTY_CYCLE               ; 50                        ; Signed Integer                                                                               ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer                                                                               ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                                                                      ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                                                                      ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                                                                      ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                                                                      ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                                                                      ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                                                                      ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                                                                      ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                                                                      ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                                                                      ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                                                                      ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                                                                      ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                                                                      ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                                                                      ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                                                                      ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                                                                      ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                                                                      ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                                                                      ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                                                                      ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                                                                      ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                                                                      ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped                                                                                      ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped                                                                                      ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped                                                                                      ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped                                                                                      ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped                                                                                      ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped                                                                                      ;
; DPA_DIVIDER                   ; 0                         ; Untyped                                                                                      ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped                                                                                      ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped                                                                                      ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped                                                                                      ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped                                                                                      ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped                                                                                      ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped                                                                                      ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped                                                                                      ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped                                                                                      ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped                                                                                      ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped                                                                                      ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped                                                                                      ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped                                                                                      ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped                                                                                      ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped                                                                                      ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped                                                                                      ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped                                                                                      ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped                                                                                      ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped                                                                                      ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped                                                                                      ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped                                                                                      ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped                                                                                      ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped                                                                                      ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped                                                                                      ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped                                                                                      ;
; VCO_MIN                       ; 0                         ; Untyped                                                                                      ;
; VCO_MAX                       ; 0                         ; Untyped                                                                                      ;
; VCO_CENTER                    ; 0                         ; Untyped                                                                                      ;
; PFD_MIN                       ; 0                         ; Untyped                                                                                      ;
; PFD_MAX                       ; 0                         ; Untyped                                                                                      ;
; M_INITIAL                     ; 0                         ; Untyped                                                                                      ;
; M                             ; 0                         ; Untyped                                                                                      ;
; N                             ; 1                         ; Untyped                                                                                      ;
; M2                            ; 1                         ; Untyped                                                                                      ;
; N2                            ; 1                         ; Untyped                                                                                      ;
; SS                            ; 1                         ; Untyped                                                                                      ;
; C0_HIGH                       ; 0                         ; Untyped                                                                                      ;
; C1_HIGH                       ; 0                         ; Untyped                                                                                      ;
; C2_HIGH                       ; 0                         ; Untyped                                                                                      ;
; C3_HIGH                       ; 0                         ; Untyped                                                                                      ;
; C4_HIGH                       ; 0                         ; Untyped                                                                                      ;
; C5_HIGH                       ; 0                         ; Untyped                                                                                      ;
; C6_HIGH                       ; 0                         ; Untyped                                                                                      ;
; C7_HIGH                       ; 0                         ; Untyped                                                                                      ;
; C8_HIGH                       ; 0                         ; Untyped                                                                                      ;
; C9_HIGH                       ; 0                         ; Untyped                                                                                      ;
; C0_LOW                        ; 0                         ; Untyped                                                                                      ;
; C1_LOW                        ; 0                         ; Untyped                                                                                      ;
; C2_LOW                        ; 0                         ; Untyped                                                                                      ;
; C3_LOW                        ; 0                         ; Untyped                                                                                      ;
; C4_LOW                        ; 0                         ; Untyped                                                                                      ;
; C5_LOW                        ; 0                         ; Untyped                                                                                      ;
; C6_LOW                        ; 0                         ; Untyped                                                                                      ;
; C7_LOW                        ; 0                         ; Untyped                                                                                      ;
; C8_LOW                        ; 0                         ; Untyped                                                                                      ;
; C9_LOW                        ; 0                         ; Untyped                                                                                      ;
; C0_INITIAL                    ; 0                         ; Untyped                                                                                      ;
; C1_INITIAL                    ; 0                         ; Untyped                                                                                      ;
; C2_INITIAL                    ; 0                         ; Untyped                                                                                      ;
; C3_INITIAL                    ; 0                         ; Untyped                                                                                      ;
; C4_INITIAL                    ; 0                         ; Untyped                                                                                      ;
; C5_INITIAL                    ; 0                         ; Untyped                                                                                      ;
; C6_INITIAL                    ; 0                         ; Untyped                                                                                      ;
; C7_INITIAL                    ; 0                         ; Untyped                                                                                      ;
; C8_INITIAL                    ; 0                         ; Untyped                                                                                      ;
; C9_INITIAL                    ; 0                         ; Untyped                                                                                      ;
; C0_MODE                       ; BYPASS                    ; Untyped                                                                                      ;
; C1_MODE                       ; BYPASS                    ; Untyped                                                                                      ;
; C2_MODE                       ; BYPASS                    ; Untyped                                                                                      ;
; C3_MODE                       ; BYPASS                    ; Untyped                                                                                      ;
; C4_MODE                       ; BYPASS                    ; Untyped                                                                                      ;
; C5_MODE                       ; BYPASS                    ; Untyped                                                                                      ;
; C6_MODE                       ; BYPASS                    ; Untyped                                                                                      ;
; C7_MODE                       ; BYPASS                    ; Untyped                                                                                      ;
; C8_MODE                       ; BYPASS                    ; Untyped                                                                                      ;
; C9_MODE                       ; BYPASS                    ; Untyped                                                                                      ;
; C0_PH                         ; 0                         ; Untyped                                                                                      ;
; C1_PH                         ; 0                         ; Untyped                                                                                      ;
; C2_PH                         ; 0                         ; Untyped                                                                                      ;
; C3_PH                         ; 0                         ; Untyped                                                                                      ;
; C4_PH                         ; 0                         ; Untyped                                                                                      ;
; C5_PH                         ; 0                         ; Untyped                                                                                      ;
; C6_PH                         ; 0                         ; Untyped                                                                                      ;
; C7_PH                         ; 0                         ; Untyped                                                                                      ;
; C8_PH                         ; 0                         ; Untyped                                                                                      ;
; C9_PH                         ; 0                         ; Untyped                                                                                      ;
; L0_HIGH                       ; 1                         ; Untyped                                                                                      ;
; L1_HIGH                       ; 1                         ; Untyped                                                                                      ;
; G0_HIGH                       ; 1                         ; Untyped                                                                                      ;
; G1_HIGH                       ; 1                         ; Untyped                                                                                      ;
; G2_HIGH                       ; 1                         ; Untyped                                                                                      ;
; G3_HIGH                       ; 1                         ; Untyped                                                                                      ;
; E0_HIGH                       ; 1                         ; Untyped                                                                                      ;
; E1_HIGH                       ; 1                         ; Untyped                                                                                      ;
; E2_HIGH                       ; 1                         ; Untyped                                                                                      ;
; E3_HIGH                       ; 1                         ; Untyped                                                                                      ;
; L0_LOW                        ; 1                         ; Untyped                                                                                      ;
; L1_LOW                        ; 1                         ; Untyped                                                                                      ;
; G0_LOW                        ; 1                         ; Untyped                                                                                      ;
; G1_LOW                        ; 1                         ; Untyped                                                                                      ;
; G2_LOW                        ; 1                         ; Untyped                                                                                      ;
; G3_LOW                        ; 1                         ; Untyped                                                                                      ;
; E0_LOW                        ; 1                         ; Untyped                                                                                      ;
; E1_LOW                        ; 1                         ; Untyped                                                                                      ;
; E2_LOW                        ; 1                         ; Untyped                                                                                      ;
; E3_LOW                        ; 1                         ; Untyped                                                                                      ;
; L0_INITIAL                    ; 1                         ; Untyped                                                                                      ;
; L1_INITIAL                    ; 1                         ; Untyped                                                                                      ;
; G0_INITIAL                    ; 1                         ; Untyped                                                                                      ;
; G1_INITIAL                    ; 1                         ; Untyped                                                                                      ;
; G2_INITIAL                    ; 1                         ; Untyped                                                                                      ;
; G3_INITIAL                    ; 1                         ; Untyped                                                                                      ;
; E0_INITIAL                    ; 1                         ; Untyped                                                                                      ;
; E1_INITIAL                    ; 1                         ; Untyped                                                                                      ;
; E2_INITIAL                    ; 1                         ; Untyped                                                                                      ;
; E3_INITIAL                    ; 1                         ; Untyped                                                                                      ;
; L0_MODE                       ; BYPASS                    ; Untyped                                                                                      ;
; L1_MODE                       ; BYPASS                    ; Untyped                                                                                      ;
; G0_MODE                       ; BYPASS                    ; Untyped                                                                                      ;
; G1_MODE                       ; BYPASS                    ; Untyped                                                                                      ;
; G2_MODE                       ; BYPASS                    ; Untyped                                                                                      ;
; G3_MODE                       ; BYPASS                    ; Untyped                                                                                      ;
; E0_MODE                       ; BYPASS                    ; Untyped                                                                                      ;
; E1_MODE                       ; BYPASS                    ; Untyped                                                                                      ;
; E2_MODE                       ; BYPASS                    ; Untyped                                                                                      ;
; E3_MODE                       ; BYPASS                    ; Untyped                                                                                      ;
; L0_PH                         ; 0                         ; Untyped                                                                                      ;
; L1_PH                         ; 0                         ; Untyped                                                                                      ;
; G0_PH                         ; 0                         ; Untyped                                                                                      ;
; G1_PH                         ; 0                         ; Untyped                                                                                      ;
; G2_PH                         ; 0                         ; Untyped                                                                                      ;
; G3_PH                         ; 0                         ; Untyped                                                                                      ;
; E0_PH                         ; 0                         ; Untyped                                                                                      ;
; E1_PH                         ; 0                         ; Untyped                                                                                      ;
; E2_PH                         ; 0                         ; Untyped                                                                                      ;
; E3_PH                         ; 0                         ; Untyped                                                                                      ;
; M_PH                          ; 0                         ; Untyped                                                                                      ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped                                                                                      ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped                                                                                      ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped                                                                                      ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped                                                                                      ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped                                                                                      ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped                                                                                      ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped                                                                                      ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped                                                                                      ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped                                                                                      ;
; CLK0_COUNTER                  ; G0                        ; Untyped                                                                                      ;
; CLK1_COUNTER                  ; G0                        ; Untyped                                                                                      ;
; CLK2_COUNTER                  ; G0                        ; Untyped                                                                                      ;
; CLK3_COUNTER                  ; G0                        ; Untyped                                                                                      ;
; CLK4_COUNTER                  ; G0                        ; Untyped                                                                                      ;
; CLK5_COUNTER                  ; G0                        ; Untyped                                                                                      ;
; CLK6_COUNTER                  ; E0                        ; Untyped                                                                                      ;
; CLK7_COUNTER                  ; E1                        ; Untyped                                                                                      ;
; CLK8_COUNTER                  ; E2                        ; Untyped                                                                                      ;
; CLK9_COUNTER                  ; E3                        ; Untyped                                                                                      ;
; L0_TIME_DELAY                 ; 0                         ; Untyped                                                                                      ;
; L1_TIME_DELAY                 ; 0                         ; Untyped                                                                                      ;
; G0_TIME_DELAY                 ; 0                         ; Untyped                                                                                      ;
; G1_TIME_DELAY                 ; 0                         ; Untyped                                                                                      ;
; G2_TIME_DELAY                 ; 0                         ; Untyped                                                                                      ;
; G3_TIME_DELAY                 ; 0                         ; Untyped                                                                                      ;
; E0_TIME_DELAY                 ; 0                         ; Untyped                                                                                      ;
; E1_TIME_DELAY                 ; 0                         ; Untyped                                                                                      ;
; E2_TIME_DELAY                 ; 0                         ; Untyped                                                                                      ;
; E3_TIME_DELAY                 ; 0                         ; Untyped                                                                                      ;
; M_TIME_DELAY                  ; 0                         ; Untyped                                                                                      ;
; N_TIME_DELAY                  ; 0                         ; Untyped                                                                                      ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped                                                                                      ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped                                                                                      ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped                                                                                      ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped                                                                                      ;
; ENABLE0_COUNTER               ; L0                        ; Untyped                                                                                      ;
; ENABLE1_COUNTER               ; L0                        ; Untyped                                                                                      ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped                                                                                      ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped                                                                                      ;
; LOOP_FILTER_C                 ; 5                         ; Untyped                                                                                      ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped                                                                                      ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped                                                                                      ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped                                                                                      ;
; VCO_POST_SCALE                ; 0                         ; Untyped                                                                                      ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped                                                                                      ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped                                                                                      ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped                                                                                      ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E              ; Untyped                                                                                      ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped                                                                                      ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped                                                                                      ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped                                                                                      ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped                                                                                      ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped                                                                                      ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped                                                                                      ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped                                                                                      ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped                                                                                      ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped                                                                                      ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped                                                                                      ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped                                                                                      ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped                                                                                      ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped                                                                                      ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped                                                                                      ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped                                                                                      ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped                                                                                      ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped                                                                                      ;
; PORT_CLK1                     ; PORT_USED                 ; Untyped                                                                                      ;
; PORT_CLK2                     ; PORT_UNUSED               ; Untyped                                                                                      ;
; PORT_CLK3                     ; PORT_UNUSED               ; Untyped                                                                                      ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped                                                                                      ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped                                                                                      ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped                                                                                      ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped                                                                                      ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped                                                                                      ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped                                                                                      ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped                                                                                      ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped                                                                                      ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped                                                                                      ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped                                                                                      ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped                                                                                      ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped                                                                                      ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped                                                                                      ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped                                                                                      ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped                                                                                      ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped                                                                                      ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped                                                                                      ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped                                                                                      ;
; PORT_ARESET                   ; PORT_UNUSED               ; Untyped                                                                                      ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped                                                                                      ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped                                                                                      ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped                                                                                      ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped                                                                                      ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped                                                                                      ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped                                                                                      ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped                                                                                      ;
; PORT_LOCKED                   ; PORT_UNUSED               ; Untyped                                                                                      ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped                                                                                      ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped                                                                                      ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped                                                                                      ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped                                                                                      ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped                                                                                      ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped                                                                                      ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped                                                                                      ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped                                                                                      ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped                                                                                      ;
; M_TEST_SOURCE                 ; 5                         ; Untyped                                                                                      ;
; C0_TEST_SOURCE                ; 5                         ; Untyped                                                                                      ;
; C1_TEST_SOURCE                ; 5                         ; Untyped                                                                                      ;
; C2_TEST_SOURCE                ; 5                         ; Untyped                                                                                      ;
; C3_TEST_SOURCE                ; 5                         ; Untyped                                                                                      ;
; C4_TEST_SOURCE                ; 5                         ; Untyped                                                                                      ;
; C5_TEST_SOURCE                ; 5                         ; Untyped                                                                                      ;
; C6_TEST_SOURCE                ; 5                         ; Untyped                                                                                      ;
; C7_TEST_SOURCE                ; 5                         ; Untyped                                                                                      ;
; C8_TEST_SOURCE                ; 5                         ; Untyped                                                                                      ;
; C9_TEST_SOURCE                ; 5                         ; Untyped                                                                                      ;
; CBXI_PARAMETER                ; MTL_PLL_altpll            ; Untyped                                                                                      ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped                                                                                      ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped                                                                                      ;
; WIDTH_CLOCK                   ; 5                         ; Signed Integer                                                                               ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped                                                                                      ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped                                                                                      ;
; DEVICE_FAMILY                 ; Cyclone IV E              ; Untyped                                                                                      ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped                                                                                      ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped                                                                                      ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY                                                                                   ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY                                                                                 ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE                                                                                 ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE                                                                               ;
+-------------------------------+---------------------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|unsaved_jtag_uart_0_scfifo_w:the_unsaved_jtag_uart_0_scfifo_w|scfifo:wfifo ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                      ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                              ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                              ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                            ;
; lpm_width               ; 8            ; Signed Integer                                                                                                            ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                                            ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                                            ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                                   ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                   ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                   ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                   ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                   ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                   ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                   ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                                   ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                   ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                   ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                   ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                   ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                                   ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|unsaved_jtag_uart_0_scfifo_r:the_unsaved_jtag_uart_0_scfifo_r|scfifo:rfifo ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                      ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                              ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                              ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                            ;
; lpm_width               ; 8            ; Signed Integer                                                                                                            ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                                            ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                                            ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                                   ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                   ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                   ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                   ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                   ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                   ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                   ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                                   ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                   ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                   ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                   ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                   ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                                   ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_register_bank_a_module:unsaved_nios2_gen2_0_cpu_register_bank_a ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                  ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_register_bank_a_module:unsaved_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                          ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                       ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                                ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                       ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                                ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                                ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                       ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_6mc1      ; Untyped                                                                                                                                                                       ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_register_bank_b_module:unsaved_nios2_gen2_0_cpu_register_bank_b ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                  ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_register_bank_b_module:unsaved_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                          ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                       ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                                ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                       ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                                ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                                ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                       ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_6mc1      ; Untyped                                                                                                                                                                       ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_oci_debug:the_unsaved_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem|unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_nios2_gen2_0_cpu_ociram_sp_ram ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                                                                                                                                        ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                                                                                                                                                      ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem|unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                                                                                                                ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; CBXI_PARAMETER                     ; altsyncram_ac71      ; Untyped                                                                                                                                                                                                                                                                                                                             ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper|unsaved_nios2_gen2_0_cpu_debug_slave_tck:the_unsaved_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper|unsaved_nios2_gen2_0_cpu_debug_slave_tck:the_unsaved_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper|unsaved_nios2_gen2_0_cpu_debug_slave_sysclk:the_unsaved_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper|unsaved_nios2_gen2_0_cpu_debug_slave_sysclk:the_unsaved_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:unsaved_nios2_gen2_0_cpu_debug_slave_phy ;
+-------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                                                                                                                        ;
+-------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                                                                                                                                              ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                                                                                                                                              ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                                                                                                                                              ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                              ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                                                                                                                                      ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                                                                                                                                              ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                              ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                                                                                                                                      ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                              ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                                                                                                                                      ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unsaved:u0|unsaved_onchip_memory2_0:onchip_memory2_0 ;
+----------------+------------------------------+---------------------------------------------------+
; Parameter Name ; Value                        ; Type                                              ;
+----------------+------------------------------+---------------------------------------------------+
; INIT_FILE      ; unsaved_onchip_memory2_0.hex ; String                                            ;
+----------------+------------------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unsaved:u0|unsaved_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram ;
+------------------------------------+------------------------------+---------------------------------------------------------+
; Parameter Name                     ; Value                        ; Type                                                    ;
+------------------------------------+------------------------------+---------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                            ; Untyped                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                           ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                          ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS                ; ON                           ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                          ; IGNORE_CASCADE                                          ;
; WIDTH_BYTEENA                      ; 1                            ; Untyped                                                 ;
; OPERATION_MODE                     ; SINGLE_PORT                  ; Untyped                                                 ;
; WIDTH_A                            ; 32                           ; Signed Integer                                          ;
; WIDTHAD_A                          ; 12                           ; Signed Integer                                          ;
; NUMWORDS_A                         ; 4096                         ; Signed Integer                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED                 ; Untyped                                                 ;
; ADDRESS_ACLR_A                     ; NONE                         ; Untyped                                                 ;
; OUTDATA_ACLR_A                     ; NONE                         ; Untyped                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                         ; Untyped                                                 ;
; INDATA_ACLR_A                      ; NONE                         ; Untyped                                                 ;
; BYTEENA_ACLR_A                     ; NONE                         ; Untyped                                                 ;
; WIDTH_B                            ; 1                            ; Untyped                                                 ;
; WIDTHAD_B                          ; 1                            ; Untyped                                                 ;
; NUMWORDS_B                         ; 1                            ; Untyped                                                 ;
; INDATA_REG_B                       ; CLOCK1                       ; Untyped                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                       ; Untyped                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                       ; Untyped                                                 ;
; ADDRESS_REG_B                      ; CLOCK1                       ; Untyped                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                 ; Untyped                                                 ;
; BYTEENA_REG_B                      ; CLOCK1                       ; Untyped                                                 ;
; INDATA_ACLR_B                      ; NONE                         ; Untyped                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                         ; Untyped                                                 ;
; ADDRESS_ACLR_B                     ; NONE                         ; Untyped                                                 ;
; OUTDATA_ACLR_B                     ; NONE                         ; Untyped                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                         ; Untyped                                                 ;
; BYTEENA_ACLR_B                     ; NONE                         ; Untyped                                                 ;
; WIDTH_BYTEENA_A                    ; 4                            ; Signed Integer                                          ;
; WIDTH_BYTEENA_B                    ; 1                            ; Untyped                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                         ; Untyped                                                 ;
; BYTE_SIZE                          ; 8                            ; Signed Integer                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                    ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ         ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ         ; Untyped                                                 ;
; INIT_FILE                          ; unsaved_onchip_memory2_0.hex ; Untyped                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                       ; Untyped                                                 ;
; MAXIMUM_DEPTH                      ; 4096                         ; Signed Integer                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                       ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                       ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                       ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                       ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN              ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN              ; Untyped                                                 ;
; ENABLE_ECC                         ; FALSE                        ; Untyped                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                        ; Untyped                                                 ;
; WIDTH_ECCSTATUS                    ; 3                            ; Untyped                                                 ;
; DEVICE_FAMILY                      ; Cyclone IV E                 ; Untyped                                                 ;
; CBXI_PARAMETER                     ; altsyncram_g3d1              ; Untyped                                                 ;
+------------------------------------+------------------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                              ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 18    ; Signed Integer                                                                                                                    ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                    ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                    ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                    ;
; UAV_ADDRESS_W               ; 18    ; Signed Integer                                                                                                                    ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                    ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                    ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                    ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                    ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                    ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                    ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                    ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                    ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                    ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                    ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                    ;
; AV_REGISTERINCOMINGSIGNALS  ; 1     ; Signed Integer                                                                                                                    ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                    ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                    ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                    ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                     ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 16    ; Signed Integer                                                                                                                           ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                           ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                           ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                           ;
; UAV_ADDRESS_W               ; 18    ; Signed Integer                                                                                                                           ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                           ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                           ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                           ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                           ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                           ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                           ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                           ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                           ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                           ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                           ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                           ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                           ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                           ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                           ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                           ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                               ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                     ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                     ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                     ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                     ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                     ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                     ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                     ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                     ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                     ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                     ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                     ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                     ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                     ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                     ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                     ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                     ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                     ;
; UAV_ADDRESS_W                  ; 18    ; Signed Integer                                                                                                                     ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                     ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                     ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                     ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                     ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                     ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                            ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                  ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                  ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                  ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                  ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                  ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                  ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                  ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                  ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                  ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                  ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                  ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                  ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                  ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                  ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                  ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                  ;
; UAV_ADDRESS_W                  ; 18    ; Signed Integer                                                                                                                  ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                  ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                  ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                  ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                  ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                  ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                              ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                                    ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                    ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                    ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                    ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                    ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                    ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                    ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                    ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                    ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                    ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                    ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                    ;
; UAV_ADDRESS_W                  ; 18    ; Signed Integer                                                                                                                    ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                    ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                    ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mtl_ip_0_s0_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                             ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 8     ; Signed Integer                                                                                                   ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                   ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                   ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                   ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                   ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                   ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                   ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                   ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                   ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                   ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                   ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                   ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                   ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                   ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                   ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                   ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                   ;
; UAV_ADDRESS_W                  ; 18    ; Signed Integer                                                                                                   ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                   ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                   ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                   ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                   ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                   ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                     ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 12    ; Signed Integer                                                                                                           ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                           ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                           ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                           ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                           ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                           ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                           ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                           ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                           ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                           ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                           ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                           ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                           ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                           ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                           ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                           ;
; UAV_ADDRESS_W                  ; 18    ; Signed Integer                                                                                                           ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                           ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                           ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                           ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                           ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                           ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                            ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                  ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                  ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                  ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                  ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                  ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                  ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                  ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                  ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                  ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                  ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                  ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                  ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                  ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                  ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                  ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                  ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                  ;
; UAV_ADDRESS_W                  ; 18    ; Signed Integer                                                                                                  ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                  ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                  ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                  ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                  ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                  ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 74    ; Signed Integer                                                                                                            ;
; PKT_QOS_L                 ; 74    ; Signed Integer                                                                                                            ;
; PKT_DATA_SIDEBAND_H       ; 72    ; Signed Integer                                                                                                            ;
; PKT_DATA_SIDEBAND_L       ; 72    ; Signed Integer                                                                                                            ;
; PKT_ADDR_SIDEBAND_H       ; 71    ; Signed Integer                                                                                                            ;
; PKT_ADDR_SIDEBAND_L       ; 71    ; Signed Integer                                                                                                            ;
; PKT_CACHE_H               ; 88    ; Signed Integer                                                                                                            ;
; PKT_CACHE_L               ; 85    ; Signed Integer                                                                                                            ;
; PKT_THREAD_ID_H           ; 81    ; Signed Integer                                                                                                            ;
; PKT_THREAD_ID_L           ; 81    ; Signed Integer                                                                                                            ;
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                                                            ;
; PKT_PROTECTION_H          ; 84    ; Signed Integer                                                                                                            ;
; PKT_PROTECTION_L          ; 82    ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                                                            ;
; PKT_ADDR_H                ; 53    ; Signed Integer                                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                                                            ;
; PKT_BURST_TYPE_H          ; 70    ; Signed Integer                                                                                                            ;
; PKT_BURST_TYPE_L          ; 69    ; Signed Integer                                                                                                            ;
; PKT_TRANS_EXCLUSIVE       ; 59    ; Signed Integer                                                                                                            ;
; PKT_TRANS_LOCK            ; 58    ; Signed Integer                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                                                            ;
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                                                            ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                                                            ;
; PKT_TRANS_READ            ; 57    ; Signed Integer                                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_H              ; 77    ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_H             ; 80    ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_L             ; 78    ; Signed Integer                                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 89    ; Signed Integer                                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 90    ; Signed Integer                                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 91    ; Signed Integer                                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 93    ; Signed Integer                                                                                                            ;
; ST_DATA_W                 ; 94    ; Signed Integer                                                                                                            ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                            ;
; ID                        ; 0     ; Signed Integer                                                                                                            ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                            ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                            ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                            ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                            ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                            ;
; PKT_ADDR_W                ; 18    ; Signed Integer                                                                                                            ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 74    ; Signed Integer                                                                                                                   ;
; PKT_QOS_L                 ; 74    ; Signed Integer                                                                                                                   ;
; PKT_DATA_SIDEBAND_H       ; 72    ; Signed Integer                                                                                                                   ;
; PKT_DATA_SIDEBAND_L       ; 72    ; Signed Integer                                                                                                                   ;
; PKT_ADDR_SIDEBAND_H       ; 71    ; Signed Integer                                                                                                                   ;
; PKT_ADDR_SIDEBAND_L       ; 71    ; Signed Integer                                                                                                                   ;
; PKT_CACHE_H               ; 88    ; Signed Integer                                                                                                                   ;
; PKT_CACHE_L               ; 85    ; Signed Integer                                                                                                                   ;
; PKT_THREAD_ID_H           ; 81    ; Signed Integer                                                                                                                   ;
; PKT_THREAD_ID_L           ; 81    ; Signed Integer                                                                                                                   ;
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                                                                   ;
; PKT_PROTECTION_H          ; 84    ; Signed Integer                                                                                                                   ;
; PKT_PROTECTION_L          ; 82    ; Signed Integer                                                                                                                   ;
; PKT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                                                                   ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                                                                   ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                                                   ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                                                                   ;
; PKT_ADDR_H                ; 53    ; Signed Integer                                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                   ;
; PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                                                                   ;
; PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                                                                   ;
; PKT_BURST_TYPE_H          ; 70    ; Signed Integer                                                                                                                   ;
; PKT_BURST_TYPE_L          ; 69    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_EXCLUSIVE       ; 59    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_LOCK            ; 58    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_READ            ; 57    ; Signed Integer                                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                   ;
; PKT_SRC_ID_H              ; 77    ; Signed Integer                                                                                                                   ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                                                                   ;
; PKT_DEST_ID_H             ; 80    ; Signed Integer                                                                                                                   ;
; PKT_DEST_ID_L             ; 78    ; Signed Integer                                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 89    ; Signed Integer                                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 90    ; Signed Integer                                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 91    ; Signed Integer                                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 93    ; Signed Integer                                                                                                                   ;
; ST_DATA_W                 ; 94    ; Signed Integer                                                                                                                   ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                   ;
; ID                        ; 1     ; Signed Integer                                                                                                                   ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                   ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                                   ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                   ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                   ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                   ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                   ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                   ;
; PKT_ADDR_W                ; 18    ; Signed Integer                                                                                                                   ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                   ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                   ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                                   ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                                   ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                ;
; PKT_ADDR_H                ; 53    ; Signed Integer                                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                ;
; PKT_TRANS_LOCK            ; 58    ; Signed Integer                                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                                                                ;
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                                                                ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                                                                ;
; PKT_TRANS_READ            ; 57    ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_H              ; 77    ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_H             ; 80    ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_L             ; 78    ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_H          ; 84    ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_L          ; 82    ; Signed Integer                                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 90    ; Signed Integer                                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 89    ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 91    ; Signed Integer                                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 93    ; Signed Integer                                                                                                                ;
; ST_DATA_W                 ; 94    ; Signed Integer                                                                                                                ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                                ;
; ADDR_W                    ; 18    ; Signed Integer                                                                                                                ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                ;
; FIFO_DATA_W               ; 95    ; Signed Integer                                                                                                                ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 18    ; Signed Integer                                                                                                                                                                         ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                         ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                         ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                           ;
; BITS_PER_SYMBOL     ; 95    ; Signed Integer                                                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                           ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                           ;
; DATA_WIDTH          ; 95    ; Signed Integer                                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                             ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                             ;
; PKT_ADDR_H                ; 53    ; Signed Integer                                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                             ;
; PKT_TRANS_LOCK            ; 58    ; Signed Integer                                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                                                             ;
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                                                             ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                                                             ;
; PKT_TRANS_READ            ; 57    ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_H              ; 77    ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_H             ; 80    ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_L             ; 78    ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                                                             ;
; PKT_PROTECTION_H          ; 84    ; Signed Integer                                                                                                             ;
; PKT_PROTECTION_L          ; 82    ; Signed Integer                                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 90    ; Signed Integer                                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 89    ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 91    ; Signed Integer                                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 93    ; Signed Integer                                                                                                             ;
; ST_DATA_W                 ; 94    ; Signed Integer                                                                                                             ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                             ;
; ADDR_W                    ; 18    ; Signed Integer                                                                                                             ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                             ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                             ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                             ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                             ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                             ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                             ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                             ;
; FIFO_DATA_W               ; 95    ; Signed Integer                                                                                                             ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 18    ; Signed Integer                                                                                                                                                                      ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                      ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                      ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                      ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                        ;
; BITS_PER_SYMBOL     ; 95    ; Signed Integer                                                                                                                        ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                        ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                        ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                        ;
; DATA_WIDTH          ; 95    ; Signed Integer                                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                               ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                               ;
; PKT_ADDR_H                ; 53    ; Signed Integer                                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                               ;
; PKT_TRANS_LOCK            ; 58    ; Signed Integer                                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                                                               ;
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                                                               ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                                                               ;
; PKT_TRANS_READ            ; 57    ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_H              ; 77    ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_H             ; 80    ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_L             ; 78    ; Signed Integer                                                                                                               ;
; PKT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                                                               ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                                                               ;
; PKT_PROTECTION_H          ; 84    ; Signed Integer                                                                                                               ;
; PKT_PROTECTION_L          ; 82    ; Signed Integer                                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 90    ; Signed Integer                                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 89    ; Signed Integer                                                                                                               ;
; PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                                                               ;
; PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 91    ; Signed Integer                                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 93    ; Signed Integer                                                                                                               ;
; ST_DATA_W                 ; 94    ; Signed Integer                                                                                                               ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                               ;
; ADDR_W                    ; 18    ; Signed Integer                                                                                                               ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                               ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                               ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                               ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                               ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                               ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                               ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                               ;
; FIFO_DATA_W               ; 95    ; Signed Integer                                                                                                               ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 18    ; Signed Integer                                                                                                                                                                        ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                        ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                        ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                        ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                          ;
; BITS_PER_SYMBOL     ; 95    ; Signed Integer                                                                                                                          ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                          ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                          ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                          ;
; DATA_WIDTH          ; 95    ; Signed Integer                                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                          ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mtl_ip_0_s0_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                        ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                              ;
; PKT_ADDR_H                ; 53    ; Signed Integer                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                              ;
; PKT_TRANS_LOCK            ; 58    ; Signed Integer                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                                              ;
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                                              ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                                              ;
; PKT_TRANS_READ            ; 57    ; Signed Integer                                                                                              ;
; PKT_SRC_ID_H              ; 77    ; Signed Integer                                                                                              ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                                              ;
; PKT_DEST_ID_H             ; 80    ; Signed Integer                                                                                              ;
; PKT_DEST_ID_L             ; 78    ; Signed Integer                                                                                              ;
; PKT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                                              ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                                              ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                              ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                                              ;
; PKT_PROTECTION_H          ; 84    ; Signed Integer                                                                                              ;
; PKT_PROTECTION_L          ; 82    ; Signed Integer                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 90    ; Signed Integer                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 89    ; Signed Integer                                                                                              ;
; PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                                              ;
; PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 91    ; Signed Integer                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 93    ; Signed Integer                                                                                              ;
; ST_DATA_W                 ; 94    ; Signed Integer                                                                                              ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                              ;
; ADDR_W                    ; 18    ; Signed Integer                                                                                              ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                              ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                              ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                              ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                              ;
; FIFO_DATA_W               ; 95    ; Signed Integer                                                                                              ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mtl_ip_0_s0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 18    ; Signed Integer                                                                                                                                                       ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                       ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                       ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mtl_ip_0_s0_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                         ;
; BITS_PER_SYMBOL     ; 95    ; Signed Integer                                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                         ;
; DATA_WIDTH          ; 95    ; Signed Integer                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                      ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                      ;
; PKT_ADDR_H                ; 53    ; Signed Integer                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                      ;
; PKT_TRANS_LOCK            ; 58    ; Signed Integer                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                                                      ;
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                                                      ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                                                      ;
; PKT_TRANS_READ            ; 57    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_H              ; 77    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_H             ; 80    ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_L             ; 78    ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_H          ; 84    ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_L          ; 82    ; Signed Integer                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 90    ; Signed Integer                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 89    ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 91    ; Signed Integer                                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 93    ; Signed Integer                                                                                                      ;
; ST_DATA_W                 ; 94    ; Signed Integer                                                                                                      ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                      ;
; ADDR_W                    ; 18    ; Signed Integer                                                                                                      ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                      ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                      ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                      ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                      ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                      ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                      ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                      ;
; FIFO_DATA_W               ; 95    ; Signed Integer                                                                                                      ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 18    ; Signed Integer                                                                                                                                                               ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                               ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                               ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                 ;
; BITS_PER_SYMBOL     ; 95    ; Signed Integer                                                                                                                 ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                 ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                 ;
; DATA_WIDTH          ; 95    ; Signed Integer                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                       ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                             ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                             ;
; PKT_ADDR_H                ; 53    ; Signed Integer                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                             ;
; PKT_TRANS_LOCK            ; 58    ; Signed Integer                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                                             ;
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                                             ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                                             ;
; PKT_TRANS_READ            ; 57    ; Signed Integer                                                                                             ;
; PKT_SRC_ID_H              ; 77    ; Signed Integer                                                                                             ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                                             ;
; PKT_DEST_ID_H             ; 80    ; Signed Integer                                                                                             ;
; PKT_DEST_ID_L             ; 78    ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                                             ;
; PKT_PROTECTION_H          ; 84    ; Signed Integer                                                                                             ;
; PKT_PROTECTION_L          ; 82    ; Signed Integer                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 90    ; Signed Integer                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 89    ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 91    ; Signed Integer                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 93    ; Signed Integer                                                                                             ;
; ST_DATA_W                 ; 94    ; Signed Integer                                                                                             ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                             ;
; ADDR_W                    ; 18    ; Signed Integer                                                                                             ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                             ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                             ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                             ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                             ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                             ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                             ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                             ;
; FIFO_DATA_W               ; 95    ; Signed Integer                                                                                             ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 18    ; Signed Integer                                                                                                                                                      ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                      ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                      ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                      ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                        ;
; BITS_PER_SYMBOL     ; 95    ; Signed Integer                                                                                                        ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                        ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                        ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                        ;
; DATA_WIDTH          ; 95    ; Signed Integer                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_router:router|unsaved_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 4     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 3     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_router_001:router_001|unsaved_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 3     ; Signed Integer                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_router_002:router_002|unsaved_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_router_002:router_003|unsaved_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_router_004:router_004|unsaved_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_router_002:router_005|unsaved_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_router_004:router_006|unsaved_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_router_002:router_007|unsaved_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                      ;
; SCHEME         ; round-robin ; String                                                                                                                                              ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                      ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_cmd_mux_002:cmd_mux_004|altera_merlin_arbitrator:arb ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                      ;
; SCHEME         ; round-robin ; String                                                                                                                                              ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                      ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_cmd_mux_002:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                             ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 6      ; Signed Integer                                                                                                                                   ;
; SCHEME         ; no-arb ; String                                                                                                                                           ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                   ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 12    ; Signed Integer                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                     ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                                           ;
; SCHEME         ; no-arb ; String                                                                                                                                                   ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                           ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                    ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                          ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                          ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                          ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                          ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                          ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                          ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                          ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                          ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                          ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                          ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                          ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                          ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                          ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                          ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                          ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                          ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                        ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                              ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                              ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                              ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                              ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                              ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                              ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                              ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                              ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                              ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                              ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                              ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                              ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                              ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                              ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                              ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                              ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                        ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                              ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                              ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                              ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                              ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                              ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                              ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                              ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                              ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                              ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                              ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                              ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                              ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                              ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                              ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                              ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                              ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                        ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                              ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                              ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                              ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                              ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                              ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                              ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                              ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                              ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                              ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                              ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                              ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                              ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                              ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                              ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                              ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                              ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                        ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                              ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                              ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                              ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                              ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                              ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                              ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                              ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                              ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                              ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                              ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                              ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                              ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                              ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                              ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                              ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                              ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                        ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                              ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                              ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                              ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                              ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                              ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                              ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                              ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                              ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                              ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                              ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                              ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                              ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                              ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                              ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                              ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                              ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unsaved:u0|altera_reset_controller:rst_controller ;
+---------------------------+----------+---------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                    ;
+---------------------------+----------+---------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                          ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                  ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                          ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                          ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                          ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                          ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                          ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                          ;
+---------------------------+----------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unsaved:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                  ;
; DEPTH          ; 2     ; Signed Integer                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unsaved:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                       ;
; DEPTH          ; 2     ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                   ;
+-------------------------------------------------+------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                          ; Type           ;
+-------------------------------------------------+------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                  ; String         ;
; sld_node_info                                   ; 805334528                                      ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                ; String         ;
; SLD_IP_VERSION                                  ; 6                                              ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                              ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                              ; Signed Integer ;
; sld_data_bits                                   ; 162                                            ; Untyped        ;
; sld_trigger_bits                                ; 162                                            ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                             ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                          ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                          ; Signed Integer ;
; sld_incremental_routing                         ; 1                                              ; Untyped        ;
; sld_sample_depth                                ; 1024                                           ; Untyped        ;
; sld_segment_size                                ; 1024                                           ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                           ; Untyped        ;
; sld_state_bits                                  ; 11                                             ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                              ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                              ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                              ; Signed Integer ;
; sld_trigger_level                               ; 1                                              ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                              ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                              ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                              ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                              ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                              ; Signed Integer ;
; sld_advanced_trigger_entity                     ; sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30, ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                              ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                              ; Untyped        ;
; sld_ram_pipeline                                ; 0                                              ; Untyped        ;
; sld_counter_pipeline                            ; 0                                              ; Untyped        ;
; sld_enable_advanced_trigger                     ; 1                                              ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                           ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                           ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                           ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                           ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                           ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                           ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                           ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                           ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                           ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                           ; String         ;
; sld_inversion_mask_length                       ; 24                                             ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000                       ; Untyped        ;
; sld_power_up_trigger                            ; 0                                              ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                      ; String         ;
; sld_state_flow_use_generated                    ; 0                                              ; Untyped        ;
; sld_current_resource_width                      ; 1                                              ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                            ; Untyped        ;
; sld_storage_qualifier_bits                      ; 162                                            ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                              ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                            ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                              ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                              ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                          ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                              ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                              ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                              ; Signed Integer ;
+-------------------------------------------------+------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                           ;
+------------------------------------------------+--------------+------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                 ;
; LPM_WIDTHA                                     ; 8            ; Untyped                                        ;
; LPM_WIDTHB                                     ; 19           ; Untyped                                        ;
; LPM_WIDTHP                                     ; 27           ; Untyped                                        ;
; LPM_WIDTHR                                     ; 27           ; Untyped                                        ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                        ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                        ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                        ;
; LATENCY                                        ; 0            ; Untyped                                        ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                        ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                        ;
; USE_EAB                                        ; OFF          ; Untyped                                        ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                        ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                        ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                        ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                        ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                        ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                        ;
+------------------------------------------------+--------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                           ;
+------------------------------------------------+--------------+------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                 ;
; LPM_WIDTHA                                     ; 5            ; Untyped                                        ;
; LPM_WIDTHB                                     ; 20           ; Untyped                                        ;
; LPM_WIDTHP                                     ; 25           ; Untyped                                        ;
; LPM_WIDTHR                                     ; 25           ; Untyped                                        ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                        ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                        ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                        ;
; LATENCY                                        ; 0            ; Untyped                                        ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                        ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                        ;
; USE_EAB                                        ; OFF          ; Untyped                                        ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                        ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                        ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                        ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                        ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                        ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                        ;
+------------------------------------------------+--------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|lpm_mult:Mult2 ;
+------------------------------------------------+--------------+------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                           ;
+------------------------------------------------+--------------+------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                 ;
; LPM_WIDTHA                                     ; 8            ; Untyped                                        ;
; LPM_WIDTHB                                     ; 20           ; Untyped                                        ;
; LPM_WIDTHP                                     ; 28           ; Untyped                                        ;
; LPM_WIDTHR                                     ; 28           ; Untyped                                        ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                        ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                        ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                        ;
; LATENCY                                        ; 0            ; Untyped                                        ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                        ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                        ;
; USE_EAB                                        ; OFF          ; Untyped                                        ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                        ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                        ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                        ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                        ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                        ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                        ;
+------------------------------------------------+--------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                                                                ;
+-------------------------------+-------------------------------------------------------------------------------------------------------------+
; Name                          ; Value                                                                                                       ;
+-------------------------------+-------------------------------------------------------------------------------------------------------------+
; Number of entity instances    ; 2                                                                                                           ;
; Entity Instance               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|RAM_PLL:RAM_PLL_inst|altpll:altpll_component                 ;
;     -- OPERATION_MODE         ; NORMAL                                                                                                      ;
;     -- PLL_TYPE               ; AUTO                                                                                                        ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                                                      ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                                                       ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                                           ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                                           ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                                           ;
; Entity Instance               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|MTL_PLL:MTL_PLL_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                                                                      ;
;     -- PLL_TYPE               ; AUTO                                                                                                        ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                                                      ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                                                       ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                                           ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                                           ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                                           ;
+-------------------------------+-------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                       ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                 ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                     ;
; Entity Instance            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|unsaved_jtag_uart_0_scfifo_w:the_unsaved_jtag_uart_0_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                          ;
;     -- lpm_width           ; 8                                                                                                                     ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                    ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                   ;
;     -- USE_EAB             ; ON                                                                                                                    ;
; Entity Instance            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|unsaved_jtag_uart_0_scfifo_r:the_unsaved_jtag_uart_0_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                          ;
;     -- lpm_width           ; 8                                                                                                                     ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                    ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                   ;
;     -- USE_EAB             ; ON                                                                                                                    ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                                                                                                                                               ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 4                                                                                                                                                                                                                                                                                                                                                  ;
; Entity Instance                           ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_register_bank_a_module:unsaved_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                          ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                       ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                                                 ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                          ;
; Entity Instance                           ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_register_bank_b_module:unsaved_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                          ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                       ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                                                 ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                          ;
; Entity Instance                           ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem|unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                                                                        ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                       ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                          ;
; Entity Instance                           ; unsaved:u0|unsaved_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                     ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                                                                        ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                                                                                                                                                                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                       ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                        ;
+---------------------------------------+---------------------------------------------------------------+
; Name                                  ; Value                                                         ;
+---------------------------------------+---------------------------------------------------------------+
; Number of entity instances            ; 3                                                             ;
; Entity Instance                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 8                                                             ;
;     -- LPM_WIDTHB                     ; 19                                                            ;
;     -- LPM_WIDTHP                     ; 27                                                            ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                           ;
;     -- USE_EAB                        ; OFF                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                            ;
; Entity Instance                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 5                                                             ;
;     -- LPM_WIDTHB                     ; 20                                                            ;
;     -- LPM_WIDTHP                     ; 25                                                            ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                           ;
;     -- USE_EAB                        ; OFF                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                            ;
; Entity Instance                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|lpm_mult:Mult2 ;
;     -- LPM_WIDTHA                     ; 8                                                             ;
;     -- LPM_WIDTHB                     ; 20                                                            ;
;     -- LPM_WIDTHP                     ; 28                                                            ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                           ;
;     -- USE_EAB                        ; OFF                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                            ;
+---------------------------------------+---------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "unsaved:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                        ;
+----------+-------+----------+------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                   ;
+----------+-------+----------+------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "unsaved:u0|altera_reset_controller:rst_controller" ;
+----------------+-------+----------+-------------------------------------------+
; Port           ; Type  ; Severity ; Details                                   ;
+----------------+-------+----------+-------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                              ;
; reset_in1      ; Input ; Info     ; Stuck at GND                              ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                              ;
; reset_in2      ; Input ; Info     ; Stuck at GND                              ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                              ;
; reset_in3      ; Input ; Info     ; Stuck at GND                              ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                              ;
; reset_in4      ; Input ; Info     ; Stuck at GND                              ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                              ;
; reset_in5      ; Input ; Info     ; Stuck at GND                              ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                              ;
; reset_in6      ; Input ; Info     ; Stuck at GND                              ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                              ;
; reset_in7      ; Input ; Info     ; Stuck at GND                              ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                              ;
; reset_in8      ; Input ; Info     ; Stuck at GND                              ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                              ;
; reset_in9      ; Input ; Info     ; Stuck at GND                              ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                              ;
; reset_in10     ; Input ; Info     ; Stuck at GND                              ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                              ;
; reset_in11     ; Input ; Info     ; Stuck at GND                              ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                              ;
; reset_in12     ; Input ; Info     ; Stuck at GND                              ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                              ;
; reset_in13     ; Input ; Info     ; Stuck at GND                              ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                              ;
; reset_in14     ; Input ; Info     ; Stuck at GND                              ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                              ;
; reset_in15     ; Input ; Info     ; Stuck at GND                              ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                              ;
+----------------+-------+----------+-------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                           ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                      ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                      ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                               ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[11..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                             ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                             ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                      ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                            ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                       ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_router_004:router_004|unsaved_mm_interconnect_0_router_004_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                      ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_router_002:router_002|unsaved_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                      ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_router_001:router_001|unsaved_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                          ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_router:router|unsaved_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                              ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                    ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                     ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                            ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                       ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                       ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                             ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                              ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                     ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mtl_ip_0_s0_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                     ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                      ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mtl_ip_0_s0_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                             ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                        ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                        ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                      ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                       ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                              ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                         ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                         ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                    ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                     ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                            ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                       ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                       ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                       ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                        ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                               ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                          ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                          ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                 ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                  ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                          ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                           ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                    ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                     ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                     ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                               ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                               ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                             ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                              ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                              ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                        ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                        ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mtl_ip_0_s0_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                     ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                      ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                      ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                      ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                 ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                    ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                               ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                               ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                       ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                  ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                          ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                     ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                     ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                     ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                           ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                   ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                              ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                              ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                              ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                    ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:unsaved_nios2_gen2_0_cpu_debug_slave_phy" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                              ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; virtual_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                             ;
; virtual_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                             ;
; virtual_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                             ;
; virtual_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                             ;
; tms                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                             ;
; jtag_state_tlr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                             ;
; jtag_state_sdrs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                             ;
; jtag_state_cdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                             ;
; jtag_state_sdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                             ;
; jtag_state_e1dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                             ;
; jtag_state_pdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                             ;
; jtag_state_e2dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                             ;
; jtag_state_udr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                             ;
; jtag_state_sirs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                             ;
; jtag_state_cir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                             ;
; jtag_state_sir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                             ;
; jtag_state_e1ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                             ;
; jtag_state_pir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                             ;
; jtag_state_e2ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                             ;
; jtag_state_uir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                             ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper|unsaved_nios2_gen2_0_cpu_debug_slave_sysclk:the_unsaved_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper|unsaved_nios2_gen2_0_cpu_debug_slave_sysclk:the_unsaved_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_oci_pib:the_unsaved_nios2_gen2_0_cpu_nios2_oci_pib" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tr_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_oci_fifo:the_unsaved_nios2_gen2_0_cpu_nios2_oci_fifo|unsaved_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_unsaved_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifo_wrptr_inc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                    ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_oci_dtrace:the_unsaved_nios2_gen2_0_cpu_nios2_oci_dtrace|unsaved_nios2_gen2_0_cpu_nios2_oci_td_mode:unsaved_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                  ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; td_mode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                      ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_oci_itrace:the_unsaved_nios2_gen2_0_cpu_nios2_oci_itrace" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                       ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; jdo  ; Input ; Warning  ; Input port expression (38 bits) is wider than the input port (16 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                           ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_oci_dbrk:the_unsaved_nios2_gen2_0_cpu_nios2_oci_dbrk" ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                                          ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                              ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_oci_xbrk:the_unsaved_nios2_gen2_0_cpu_nios2_oci_xbrk" ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                                          ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; xbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                              ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_oci_debug:the_unsaved_nios2_gen2_0_cpu_nios2_oci_debug" ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                                                                                 ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; debugreq ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                            ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; oci_ienable[31..2] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                    ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_test_bench:the_unsaved_nios2_gen2_0_cpu_test_bench" ;
+-----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                     ;
+-----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; F_pcb[1..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; i_address[1..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; test_has_ended  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                         ;
+-----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu"                                         ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                  ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; A_valid_from_M ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; instr_retired  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0" ;
+---------------------+--------+----------+--------------------------------+
; Port                ; Type   ; Severity ; Details                        ;
+---------------------+--------+----------+--------------------------------+
; debug_reset_request ; Output ; Info     ; Explicitly unconnected         ;
; dummy_ci_port       ; Output ; Info     ; Explicitly unconnected         ;
+---------------------+--------+----------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0"                                                                       ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst"                               ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; oData_Read ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller" ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                    ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; rst            ; Input  ; Info     ; Stuck at GND                                                                                                                                               ;
; ena            ; Input  ; Info     ; Stuck at VCC                                                                                                                                               ;
; clk_cnt[4..3]  ; Input  ; Info     ; Stuck at VCC                                                                                                                                               ;
; clk_cnt[15..5] ; Input  ; Info     ; Stuck at GND                                                                                                                                               ;
; clk_cnt[2..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                               ;
; ack_out        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                        ;
; i2c_busy       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                        ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst"                 ;
+------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; oREG_X1          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                 ;
; oREG_Y1          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                 ;
; oREG_X2          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                 ;
; oREG_Y2          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                 ;
; oREG_X3          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                 ;
; oREG_Y3          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                 ;
; oREG_X4          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                 ;
; oREG_Y4          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                 ;
; oREG_X5          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                 ;
; oREG_Y5          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                 ;
; oREG_TOUCH_COUNT ; Output ; Warning  ; Output or bidir port (4 bits) is wider than the port expression (2 bits) it drives; bit(s) "oREG_TOUCH_COUNT[3..2]" have no fanouts ;
; oREG_TOUCH_COUNT ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                 ;
+------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo"                     ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                      ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; wrusedw ; Output ; Warning  ; Output or bidir port (11 bits) is wider than the port expression (9 bits) it drives; bit(s) "wrusedw[10..9]" have no fanouts ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo"                     ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                      ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; wrusedw ; Output ; Warning  ; Output or bidir port (11 bits) is wider than the port expression (9 bits) it drives; bit(s) "wrusedw[10..9]" have no fanouts ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|sdr_data_path:u_sdr_data_path" ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                        ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; DM   ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; DQM  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                            ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface"                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                      ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; CMD      ; Input ; Warning  ; Input port expression (2 bits) is smaller than the input port (3 bits) it drives.  Extra input bit(s) "CMD[2..2]" will be connected to GND.  ;
; INIT_ACK ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst"                                                                                                               ;
+------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                                            ;
+------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WR1_DATA[31..24] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (24 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; WR1_ADDR[23..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR     ; Input  ; Warning  ; Input port expression (23 bits) is smaller than the input port (24 bits) it drives.  Extra input bit(s) "WR1_MAX_ADDR[23..23]" will be connected to GND.                           ;
; WR1_LENGTH[8..2] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_LENGTH[1]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR1_LENGTH[0]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_LENGTH[6..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_LENGTH[8]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_LENGTH[7]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_DATA         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; WR2              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; WR2_ADDR         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; WR2_MAX_ADDR     ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; WR2_LENGTH       ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; WR2_LOAD         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; WR2_CLK          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; RD1_DATA         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; RD1              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; RD1_ADDR         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; RD1_MAX_ADDR     ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; RD1_LENGTH       ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; RD1_LOAD         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; RD1_CLK          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
+------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 162                 ; 162              ; 1024         ; 1        ; continuous             ; sequential           ; 1                  ; 1                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 202                         ;
; cycloneiii_ff         ; 2220                        ;
;     CLR               ; 584                         ;
;     CLR SCLR          ; 19                          ;
;     CLR SCLR SLD      ; 47                          ;
;     CLR SLD           ; 106                         ;
;     ENA               ; 634                         ;
;     ENA CLR           ; 506                         ;
;     ENA CLR SCLR      ; 42                          ;
;     ENA CLR SLD       ; 44                          ;
;     ENA SCLR          ; 6                           ;
;     ENA SLD           ; 8                           ;
;     SCLR              ; 5                           ;
;     SLD               ; 17                          ;
;     plain             ; 202                         ;
; cycloneiii_io_obuf    ; 66                          ;
; cycloneiii_lcell_comb ; 3369                        ;
;     arith             ; 822                         ;
;         1 data inputs ; 3                           ;
;         2 data inputs ; 512                         ;
;         3 data inputs ; 307                         ;
;     normal            ; 2547                        ;
;         0 data inputs ; 26                          ;
;         1 data inputs ; 94                          ;
;         2 data inputs ; 370                         ;
;         3 data inputs ; 600                         ;
;         4 data inputs ; 1457                        ;
; cycloneiii_pll        ; 2                           ;
; cycloneiii_ram_block  ; 192                         ;
;                       ;                             ;
; Max LUT depth         ; 10.00                       ;
; Average LUT depth     ; 3.50                        ;
+-----------------------+-----------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; boundary_port         ; 239                                      ;
; cycloneiii_ff         ; 110                                      ;
;     CLR               ; 7                                        ;
;     ENA               ; 16                                       ;
;     ENA CLR           ; 47                                       ;
;     ENA CLR SLD       ; 2                                        ;
;     ENA SCLR          ; 6                                        ;
;     ENA SLD           ; 9                                        ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; cycloneiii_lcell_comb ; 183                                      ;
;     arith             ; 9                                        ;
;         2 data inputs ; 9                                        ;
;     normal            ; 174                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 6                                        ;
;         2 data inputs ; 26                                       ;
;         3 data inputs ; 56                                       ;
;         4 data inputs ; 85                                       ;
;                       ;                                          ;
; Max LUT depth         ; 4.00                                     ;
; Average LUT depth     ; 1.95                                     ;
+-----------------------+------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:09     ;
; sld_hub:auto_hub ; 00:00:00     ;
+------------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                           ;
+----------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                             ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                   ; Details                                                                                                                                                        ;
+----------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CLOCK_50                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CLOCK_50                            ; N/A                                                                                                                                                            ;
; mmu:mmu_inst|base_read_addr1[0]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|base_read_addr1[0]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|base_read_addr1[10] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|base_read_addr1[10] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|base_read_addr1[11] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|base_read_addr1[11] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|base_read_addr1[12] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|base_read_addr1[12] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|base_read_addr1[13] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|base_read_addr1[13] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|base_read_addr1[14] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|base_read_addr1[14] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|base_read_addr1[15] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|base_read_addr1[15] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|base_read_addr1[16] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|base_read_addr1[16] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|base_read_addr1[17] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|base_read_addr1[17] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|base_read_addr1[18] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|base_read_addr1[18] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|base_read_addr1[19] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|base_read_addr1[19] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|base_read_addr1[1]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|base_read_addr1[1]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|base_read_addr1[20] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|base_read_addr1[20] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|base_read_addr1[21] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|base_read_addr1[21] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|base_read_addr1[22] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|base_read_addr1[22] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|base_read_addr1[23] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|base_read_addr1[23] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|base_read_addr1[2]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|base_read_addr1[2]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|base_read_addr1[3]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|base_read_addr1[3]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|base_read_addr1[4]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|base_read_addr1[4]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|base_read_addr1[5]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|base_read_addr1[5]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|base_read_addr1[6]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|base_read_addr1[6]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|base_read_addr1[7]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|base_read_addr1[7]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|base_read_addr1[8]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|base_read_addr1[8]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|base_read_addr1[9]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|base_read_addr1[9]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|base_read_addr2[0]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|base_read_addr2[0]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|base_read_addr2[10] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|base_read_addr2[10] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|base_read_addr2[11] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|base_read_addr2[11] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|base_read_addr2[12] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|base_read_addr2[12] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|base_read_addr2[13] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|base_read_addr2[13] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|base_read_addr2[14] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|base_read_addr2[14] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|base_read_addr2[15] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|base_read_addr2[15] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|base_read_addr2[16] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|base_read_addr2[16] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|base_read_addr2[17] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|base_read_addr2[17] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|base_read_addr2[18] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|base_read_addr2[18] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|base_read_addr2[19] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|base_read_addr2[19] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|base_read_addr2[1]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|base_read_addr2[1]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|base_read_addr2[20] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|base_read_addr2[20] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|base_read_addr2[21] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|base_read_addr2[21] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|base_read_addr2[22] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|base_read_addr2[22] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|base_read_addr2[23] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|base_read_addr2[23] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|base_read_addr2[2]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|base_read_addr2[2]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|base_read_addr2[3]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|base_read_addr2[3]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|base_read_addr2[4]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|base_read_addr2[4]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|base_read_addr2[5]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|base_read_addr2[5]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|base_read_addr2[6]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|base_read_addr2[6]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|base_read_addr2[7]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|base_read_addr2[7]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|base_read_addr2[8]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|base_read_addr2[8]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|base_read_addr2[9]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|base_read_addr2[9]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|iGest_E             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|iGest_E             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|iGest_W             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|iGest_W             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|max_read_addr1[0]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|max_read_addr1[0]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|max_read_addr1[10]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|max_read_addr1[10]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|max_read_addr1[11]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|max_read_addr1[11]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|max_read_addr1[12]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|max_read_addr1[12]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|max_read_addr1[13]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|max_read_addr1[13]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|max_read_addr1[14]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|max_read_addr1[14]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|max_read_addr1[15]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|max_read_addr1[15]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|max_read_addr1[16]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|max_read_addr1[16]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|max_read_addr1[17]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|max_read_addr1[17]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|max_read_addr1[18]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|max_read_addr1[18]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|max_read_addr1[19]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|max_read_addr1[19]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|max_read_addr1[1]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|max_read_addr1[1]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|max_read_addr1[20]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|max_read_addr1[20]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|max_read_addr1[21]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|max_read_addr1[21]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|max_read_addr1[22]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|max_read_addr1[22]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|max_read_addr1[23]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|max_read_addr1[23]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|max_read_addr1[2]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|max_read_addr1[2]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|max_read_addr1[3]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|max_read_addr1[3]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|max_read_addr1[4]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|max_read_addr1[4]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|max_read_addr1[5]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|max_read_addr1[5]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|max_read_addr1[6]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|max_read_addr1[6]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|max_read_addr1[7]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|max_read_addr1[7]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|max_read_addr1[8]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|max_read_addr1[8]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|max_read_addr1[9]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|max_read_addr1[9]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|max_read_addr2[0]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|max_read_addr2[0]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|max_read_addr2[10]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|max_read_addr2[10]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|max_read_addr2[11]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|max_read_addr2[11]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|max_read_addr2[12]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|max_read_addr2[12]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|max_read_addr2[13]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|max_read_addr2[13]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|max_read_addr2[14]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|max_read_addr2[14]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|max_read_addr2[15]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|max_read_addr2[15]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|max_read_addr2[16]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|max_read_addr2[16]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|max_read_addr2[17]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|max_read_addr2[17]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|max_read_addr2[18]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|max_read_addr2[18]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|max_read_addr2[19]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|max_read_addr2[19]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|max_read_addr2[1]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|max_read_addr2[1]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|max_read_addr2[20]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|max_read_addr2[20]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|max_read_addr2[21]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|max_read_addr2[21]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|max_read_addr2[22]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|max_read_addr2[22]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|max_read_addr2[23]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|max_read_addr2[23]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|max_read_addr2[2]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|max_read_addr2[2]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|max_read_addr2[3]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|max_read_addr2[3]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|max_read_addr2[4]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|max_read_addr2[4]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|max_read_addr2[5]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|max_read_addr2[5]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|max_read_addr2[6]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|max_read_addr2[6]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|max_read_addr2[7]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|max_read_addr2[7]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|max_read_addr2[8]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|max_read_addr2[8]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|max_read_addr2[9]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|max_read_addr2[9]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|oRead_Data1[0]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|oRead_Data1[0]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|oRead_Data1[10]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|oRead_Data1[10]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|oRead_Data1[11]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|oRead_Data1[11]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|oRead_Data1[12]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|oRead_Data1[12]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|oRead_Data1[13]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|oRead_Data1[13]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|oRead_Data1[14]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|oRead_Data1[14]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|oRead_Data1[15]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|oRead_Data1[15]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|oRead_Data1[16]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|oRead_Data1[16]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|oRead_Data1[17]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|oRead_Data1[17]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|oRead_Data1[18]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|oRead_Data1[18]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|oRead_Data1[19]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|oRead_Data1[19]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|oRead_Data1[1]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|oRead_Data1[1]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|oRead_Data1[20]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|oRead_Data1[20]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|oRead_Data1[21]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|oRead_Data1[21]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|oRead_Data1[22]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|oRead_Data1[22]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|oRead_Data1[23]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|oRead_Data1[23]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|oRead_Data1[24]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|oRead_Data1[24]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|oRead_Data1[25]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|oRead_Data1[25]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|oRead_Data1[26]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|oRead_Data1[26]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|oRead_Data1[27]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|oRead_Data1[27]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|oRead_Data1[28]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|oRead_Data1[28]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|oRead_Data1[29]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|oRead_Data1[29]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|oRead_Data1[2]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|oRead_Data1[2]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|oRead_Data1[30]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|oRead_Data1[30]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|oRead_Data1[31]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|oRead_Data1[31]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|oRead_Data1[3]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|oRead_Data1[3]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|oRead_Data1[4]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|oRead_Data1[4]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|oRead_Data1[5]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|oRead_Data1[5]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|oRead_Data1[6]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|oRead_Data1[6]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|oRead_Data1[7]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|oRead_Data1[7]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|oRead_Data1[8]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|oRead_Data1[8]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|oRead_Data1[9]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|oRead_Data1[9]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|oRead_Data2[0]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|oRead_Data2[0]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|oRead_Data2[10]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|oRead_Data2[10]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|oRead_Data2[11]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|oRead_Data2[11]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|oRead_Data2[12]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|oRead_Data2[12]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|oRead_Data2[13]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|oRead_Data2[13]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|oRead_Data2[14]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|oRead_Data2[14]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|oRead_Data2[15]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|oRead_Data2[15]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|oRead_Data2[16]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|oRead_Data2[16]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|oRead_Data2[17]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|oRead_Data2[17]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|oRead_Data2[18]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|oRead_Data2[18]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|oRead_Data2[19]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|oRead_Data2[19]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|oRead_Data2[1]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|oRead_Data2[1]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|oRead_Data2[20]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|oRead_Data2[20]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|oRead_Data2[21]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|oRead_Data2[21]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|oRead_Data2[22]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|oRead_Data2[22]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|oRead_Data2[23]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|oRead_Data2[23]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|oRead_Data2[24]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|oRead_Data2[24]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|oRead_Data2[25]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|oRead_Data2[25]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|oRead_Data2[26]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|oRead_Data2[26]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|oRead_Data2[27]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|oRead_Data2[27]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|oRead_Data2[28]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|oRead_Data2[28]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|oRead_Data2[29]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|oRead_Data2[29]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|oRead_Data2[2]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|oRead_Data2[2]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|oRead_Data2[30]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|oRead_Data2[30]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|oRead_Data2[31]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|oRead_Data2[31]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|oRead_Data2[3]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|oRead_Data2[3]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|oRead_Data2[4]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|oRead_Data2[4]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|oRead_Data2[5]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|oRead_Data2[5]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|oRead_Data2[6]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|oRead_Data2[6]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|oRead_Data2[7]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|oRead_Data2[7]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|oRead_Data2[8]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|oRead_Data2[8]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|oRead_Data2[9]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mmu:mmu_inst|oRead_Data2[9]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; auto_signaltap_0|gnd             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
+----------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Thu Feb 23 15:39:22 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_NANO -c DE0_NANO
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file unsaved/synthesis/unsaved.v
    Info (12023): Found entity 1: unsaved File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/unsaved.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_irq_mapper.sv
    Info (12023): Found entity 1: unsaved_irq_mapper File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/unsaved_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v
    Info (12023): Found entity 1: unsaved_mm_interconnect_0 File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: unsaved_mm_interconnect_0_avalon_st_adapter File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: unsaved_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: unsaved_mm_interconnect_0_rsp_mux_001 File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file unsaved/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: unsaved_mm_interconnect_0_rsp_mux File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: unsaved_mm_interconnect_0_rsp_demux File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_mm_interconnect_0_cmd_mux_002.sv
    Info (12023): Found entity 1: unsaved_mm_interconnect_0_cmd_mux_002 File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_cmd_mux_002.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: unsaved_mm_interconnect_0_cmd_mux File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: unsaved_mm_interconnect_0_cmd_demux_001 File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: unsaved_mm_interconnect_0_cmd_demux File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 2 design units, including 2 entities, in source file unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_004.sv
    Info (12023): Found entity 1: unsaved_mm_interconnect_0_router_004_default_decode File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_004.sv Line: 45
    Info (12023): Found entity 2: unsaved_mm_interconnect_0_router_004 File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_004.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: unsaved_mm_interconnect_0_router_002_default_decode File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: unsaved_mm_interconnect_0_router_002 File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: unsaved_mm_interconnect_0_router_001_default_decode File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: unsaved_mm_interconnect_0_router_001 File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: unsaved_mm_interconnect_0_router_default_decode File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: unsaved_mm_interconnect_0_router File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_timer_0.v
    Info (12023): Found entity 1: unsaved_timer_0 File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/unsaved_timer_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_sysid_qsys_0.v
    Info (12023): Found entity 1: unsaved_sysid_qsys_0 File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/unsaved_sysid_qsys_0.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_onchip_memory2_0.v
    Info (12023): Found entity 1: unsaved_onchip_memory2_0 File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/unsaved_onchip_memory2_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_gen2_0.v
    Info (12023): Found entity 1: unsaved_nios2_gen2_0 File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/unsaved_nios2_gen2_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu_test_bench.v
    Info (12023): Found entity 1: unsaved_nios2_gen2_0_cpu_test_bench File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu_test_bench.v Line: 21
Info (12021): Found 21 design units, including 21 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v
    Info (12023): Found entity 1: unsaved_nios2_gen2_0_cpu_register_bank_a_module File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v Line: 21
    Info (12023): Found entity 2: unsaved_nios2_gen2_0_cpu_register_bank_b_module File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v Line: 86
    Info (12023): Found entity 3: unsaved_nios2_gen2_0_cpu_nios2_oci_debug File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v Line: 151
    Info (12023): Found entity 4: unsaved_nios2_gen2_0_cpu_nios2_oci_break File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v Line: 292
    Info (12023): Found entity 5: unsaved_nios2_gen2_0_cpu_nios2_oci_xbrk File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v Line: 584
    Info (12023): Found entity 6: unsaved_nios2_gen2_0_cpu_nios2_oci_dbrk File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v Line: 790
    Info (12023): Found entity 7: unsaved_nios2_gen2_0_cpu_nios2_oci_itrace File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v Line: 976
    Info (12023): Found entity 8: unsaved_nios2_gen2_0_cpu_nios2_oci_td_mode File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v Line: 1110
    Info (12023): Found entity 9: unsaved_nios2_gen2_0_cpu_nios2_oci_dtrace File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v Line: 1177
    Info (12023): Found entity 10: unsaved_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v Line: 1258
    Info (12023): Found entity 11: unsaved_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v Line: 1329
    Info (12023): Found entity 12: unsaved_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v Line: 1371
    Info (12023): Found entity 13: unsaved_nios2_gen2_0_cpu_nios2_oci_fifo File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v Line: 1417
    Info (12023): Found entity 14: unsaved_nios2_gen2_0_cpu_nios2_oci_pib File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v Line: 1902
    Info (12023): Found entity 15: unsaved_nios2_gen2_0_cpu_nios2_oci_im File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v Line: 1924
    Info (12023): Found entity 16: unsaved_nios2_gen2_0_cpu_nios2_performance_monitors File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v Line: 1993
    Info (12023): Found entity 17: unsaved_nios2_gen2_0_cpu_nios2_avalon_reg File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v Line: 2009
    Info (12023): Found entity 18: unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v Line: 2101
    Info (12023): Found entity 19: unsaved_nios2_gen2_0_cpu_nios2_ocimem File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v Line: 2165
    Info (12023): Found entity 20: unsaved_nios2_gen2_0_cpu_nios2_oci File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v Line: 2345
    Info (12023): Found entity 21: unsaved_nios2_gen2_0_cpu File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v Line: 2820
Info (12021): Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: unsaved_nios2_gen2_0_cpu_debug_slave_wrapper File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: unsaved_nios2_gen2_0_cpu_debug_slave_tck File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: unsaved_nios2_gen2_0_cpu_debug_slave_sysclk File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file unsaved/synthesis/submodules/unsaved_jtag_uart_0.v
    Info (12023): Found entity 1: unsaved_jtag_uart_0_sim_scfifo_w File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/unsaved_jtag_uart_0.v Line: 21
    Info (12023): Found entity 2: unsaved_jtag_uart_0_scfifo_w File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/unsaved_jtag_uart_0.v Line: 77
    Info (12023): Found entity 3: unsaved_jtag_uart_0_sim_scfifo_r File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/unsaved_jtag_uart_0.v Line: 162
    Info (12023): Found entity 4: unsaved_jtag_uart_0_scfifo_r File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/unsaved_jtag_uart_0.v Line: 240
    Info (12023): Found entity 5: unsaved_jtag_uart_0 File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/unsaved_jtag_uart_0.v Line: 327
Warning (10229): Verilog HDL Expression warning at MTL_custom_ip.sv(321): truncated literal to match 10 bits File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/MTL_custom_ip.sv Line: 321
Info (12021): Found 3 design units, including 3 entities, in source file unsaved/synthesis/submodules/MTL_custom_ip.sv
    Info (12023): Found entity 1: MTL_custom_ip File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/MTL_custom_ip.sv Line: 5
    Info (12023): Found entity 2: reset_delay File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/MTL_custom_ip.sv Line: 278
    Info (12023): Found entity 3: reset_finish File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/MTL_custom_ip.sv Line: 302
Info (12021): Found 1 design units, including 1 entities, in source file spi_slave.sv
    Info (12023): Found entity 1: spi_slave File: /home/bilal/Image-Transfert/DE0-Nano/spi_slave.sv Line: 5
Info (12021): Found 2 design units, including 2 entities, in source file mtl_touch.sv
    Info (12023): Found entity 1: mtl_touch File: /home/bilal/Image-Transfert/DE0-Nano/mtl_touch.sv Line: 43
    Info (12023): Found entity 2: touch_buffer File: /home/bilal/Image-Transfert/DE0-Nano/mtl_touch.sv Line: 138
Info (12021): Found 1 design units, including 1 entities, in source file mtl_display.sv
    Info (12023): Found entity 1: mtl_display File: /home/bilal/Image-Transfert/DE0-Nano/mtl_display.sv Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control/Sdram_WR_FIFO.v
    Info (12023): Found entity 1: Sdram_WR_FIFO File: /home/bilal/Image-Transfert/DE0-Nano/sdram_control/Sdram_WR_FIFO.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control/Sdram_RD_FIFO.v
    Info (12023): Found entity 1: Sdram_RD_FIFO File: /home/bilal/Image-Transfert/DE0-Nano/sdram_control/Sdram_RD_FIFO.v Line: 40
Warning (10229): Verilog HDL Expression warning at sdram_control.v(322): truncated literal to match 16 bits File: /home/bilal/Image-Transfert/DE0-Nano/sdram_control/sdram_control.v Line: 322
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control/sdram_control.v
    Info (12023): Found entity 1: sdram_control File: /home/bilal/Image-Transfert/DE0-Nano/sdram_control/sdram_control.v Line: 50
Warning (10229): Verilog HDL Expression warning at sdr_data_path.v(68): truncated literal to match 1 bits File: /home/bilal/Image-Transfert/DE0-Nano/sdram_control/sdr_data_path.v Line: 68
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control/sdr_data_path.v
    Info (12023): Found entity 1: sdr_data_path File: /home/bilal/Image-Transfert/DE0-Nano/sdram_control/sdr_data_path.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control/control_interface.v
    Info (12023): Found entity 1: control_interface File: /home/bilal/Image-Transfert/DE0-Nano/sdram_control/control_interface.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control/command.v
    Info (12023): Found entity 1: command File: /home/bilal/Image-Transfert/DE0-Nano/sdram_control/command.v Line: 47
Info (12021): Found 3 design units, including 3 entities, in source file i2c_touch_config.v
    Info (12023): Found entity 1: i2c_touch_config File: /home/bilal/Image-Transfert/DE0-Nano/i2c_touch_config.v Line: 2
    Info (12023): Found entity 2: i2c_master_byte_ctrl File: /home/bilal/Image-Transfert/DE0-Nano/i2c_touch_config.v Line: 360
    Info (12023): Found entity 3: i2c_master_bit_ctrl File: /home/bilal/Image-Transfert/DE0-Nano/i2c_touch_config.v Line: 640
Info (12021): Found 1 design units, including 1 entities, in source file DE0_NANO.sv
    Info (12023): Found entity 1: DE0_NANO File: /home/bilal/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file MTL_PLL.v
    Info (12023): Found entity 1: MTL_PLL File: /home/bilal/Image-Transfert/DE0-Nano/MTL_PLL.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file RAM_PLL.v
    Info (12023): Found entity 1: RAM_PLL File: /home/bilal/Image-Transfert/DE0-Nano/RAM_PLL.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file mtl_controller.sv
    Info (12023): Found entity 1: mtl_controller File: /home/bilal/Image-Transfert/DE0-Nano/mtl_controller.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file Loading_ROM.v
    Info (12023): Found entity 1: Loading_ROM File: /home/bilal/Image-Transfert/DE0-Nano/Loading_ROM.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file mmu.sv
    Info (12023): Found entity 1: mmu File: /home/bilal/Image-Transfert/DE0-Nano/mmu.sv Line: 6
Warning (10236): Verilog HDL Implicit Net warning at MTL_custom_ip.sv(126): created implicit net for "LED" File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/MTL_custom_ip.sv Line: 126
Info (12127): Elaborating entity "DE0_NANO" for the top level hierarchy
Warning (10034): Output port "LED" at DE0_NANO.sv(87) has no driver File: /home/bilal/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 87
Warning (10034): Output port "EPCS_ASDO" at DE0_NANO.sv(108) has no driver File: /home/bilal/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 108
Warning (10034): Output port "EPCS_DCLK" at DE0_NANO.sv(110) has no driver File: /home/bilal/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 110
Warning (10034): Output port "EPCS_NCSO" at DE0_NANO.sv(111) has no driver File: /home/bilal/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 111
Warning (10034): Output port "G_SENSOR_CS_N" at DE0_NANO.sv(114) has no driver File: /home/bilal/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 114
Warning (10034): Output port "I2C_SCLK" at DE0_NANO.sv(116) has no driver File: /home/bilal/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 116
Warning (10034): Output port "ADC_CS_N" at DE0_NANO.sv(120) has no driver File: /home/bilal/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 120
Warning (10034): Output port "ADC_SADDR" at DE0_NANO.sv(121) has no driver File: /home/bilal/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 121
Warning (10034): Output port "ADC_SCLK" at DE0_NANO.sv(122) has no driver File: /home/bilal/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 122
Info (12128): Elaborating entity "unsaved" for hierarchy "unsaved:u0" File: /home/bilal/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 171
Info (12128): Elaborating entity "MTL_custom_ip" for hierarchy "unsaved:u0|MTL_custom_ip:mtl_ip_0" File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/unsaved.v Line: 119
Warning (10036): Verilog HDL or VHDL warning at MTL_custom_ip.sv(126): object "LED" assigned a value but never read File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/MTL_custom_ip.sv Line: 126
Warning (10858): Verilog HDL warning at MTL_custom_ip.sv(82): object oX1 used but never assigned File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/MTL_custom_ip.sv Line: 82
Warning (10858): Verilog HDL warning at MTL_custom_ip.sv(82): object oX2 used but never assigned File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/MTL_custom_ip.sv Line: 82
Warning (10858): Verilog HDL warning at MTL_custom_ip.sv(82): object oX3 used but never assigned File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/MTL_custom_ip.sv Line: 82
Warning (10858): Verilog HDL warning at MTL_custom_ip.sv(83): object oY1 used but never assigned File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/MTL_custom_ip.sv Line: 83
Warning (10858): Verilog HDL warning at MTL_custom_ip.sv(83): object oY2 used but never assigned File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/MTL_custom_ip.sv Line: 83
Warning (10858): Verilog HDL warning at MTL_custom_ip.sv(83): object oY3 used but never assigned File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/MTL_custom_ip.sv Line: 83
Warning (10230): Verilog HDL assignment warning at MTL_custom_ip.sv(126): truncated value with size 8 to match size of target (1) File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/MTL_custom_ip.sv Line: 126
Warning (10030): Net "oX1" at MTL_custom_ip.sv(82) has no driver or initial value, using a default initial value '0' File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/MTL_custom_ip.sv Line: 82
Warning (10030): Net "oX2" at MTL_custom_ip.sv(82) has no driver or initial value, using a default initial value '0' File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/MTL_custom_ip.sv Line: 82
Warning (10030): Net "oX3" at MTL_custom_ip.sv(82) has no driver or initial value, using a default initial value '0' File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/MTL_custom_ip.sv Line: 82
Warning (10030): Net "oY1" at MTL_custom_ip.sv(83) has no driver or initial value, using a default initial value '0' File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/MTL_custom_ip.sv Line: 83
Warning (10030): Net "oY2" at MTL_custom_ip.sv(83) has no driver or initial value, using a default initial value '0' File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/MTL_custom_ip.sv Line: 83
Warning (10030): Net "oY3" at MTL_custom_ip.sv(83) has no driver or initial value, using a default initial value '0' File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/MTL_custom_ip.sv Line: 83
Warning (10034): Output port "avs_s0_waitrequest" at MTL_custom_ip.sv(11) has no driver File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/MTL_custom_ip.sv Line: 11
Info (12128): Elaborating entity "reset_delay" for hierarchy "unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst" File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/MTL_custom_ip.sv Line: 145
Info (12128): Elaborating entity "reset_finish" for hierarchy "unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_finish:reset_finish_inst" File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/MTL_custom_ip.sv Line: 155
Info (12128): Elaborating entity "mmu" for hierarchy "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst" File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/MTL_custom_ip.sv Line: 192
Warning (10034): Output port "oRead_Data1" at mmu.sv(23) has no driver File: /home/bilal/Image-Transfert/DE0-Nano/mmu.sv Line: 23
Info (12128): Elaborating entity "sdram_control" for hierarchy "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst" File: /home/bilal/Image-Transfert/DE0-Nano/mmu.sv Line: 217
Warning (10230): Verilog HDL assignment warning at sdram_control.v(342): truncated value with size 4 to match size of target (2) File: /home/bilal/Image-Transfert/DE0-Nano/sdram_control/sdram_control.v Line: 342
Warning (10230): Verilog HDL assignment warning at sdram_control.v(390): truncated value with size 32 to match size of target (10) File: /home/bilal/Image-Transfert/DE0-Nano/sdram_control/sdram_control.v Line: 390
Info (12128): Elaborating entity "control_interface" for hierarchy "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface" File: /home/bilal/Image-Transfert/DE0-Nano/sdram_control/sdram_control.v Line: 241
Warning (10230): Verilog HDL assignment warning at control_interface.v(162): truncated value with size 32 to match size of target (16) File: /home/bilal/Image-Transfert/DE0-Nano/sdram_control/control_interface.v Line: 162
Warning (10230): Verilog HDL assignment warning at control_interface.v(167): truncated value with size 32 to match size of target (16) File: /home/bilal/Image-Transfert/DE0-Nano/sdram_control/control_interface.v Line: 167
Warning (10230): Verilog HDL assignment warning at control_interface.v(192): truncated value with size 32 to match size of target (16) File: /home/bilal/Image-Transfert/DE0-Nano/sdram_control/control_interface.v Line: 192
Info (12128): Elaborating entity "command" for hierarchy "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command" File: /home/bilal/Image-Transfert/DE0-Nano/sdram_control/sdram_control.v Line: 266
Warning (10240): Verilog HDL Always Construct warning at command.v(279): inferring latch(es) for variable "oe_shift", which holds its previous value in one or more paths through the always construct File: /home/bilal/Image-Transfert/DE0-Nano/sdram_control/command.v Line: 279
Warning (10240): Verilog HDL Always Construct warning at command.v(279): inferring latch(es) for variable "oe1", which holds its previous value in one or more paths through the always construct File: /home/bilal/Image-Transfert/DE0-Nano/sdram_control/command.v Line: 279
Warning (10240): Verilog HDL Always Construct warning at command.v(279): inferring latch(es) for variable "oe2", which holds its previous value in one or more paths through the always construct File: /home/bilal/Image-Transfert/DE0-Nano/sdram_control/command.v Line: 279
Info (12128): Elaborating entity "sdr_data_path" for hierarchy "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|sdr_data_path:u_sdr_data_path" File: /home/bilal/Image-Transfert/DE0-Nano/sdram_control/sdram_control.v Line: 274
Warning (10230): Verilog HDL assignment warning at sdr_data_path.v(68): truncated value with size 32 to match size of target (2) File: /home/bilal/Image-Transfert/DE0-Nano/sdram_control/sdr_data_path.v Line: 68
Info (12128): Elaborating entity "Sdram_WR_FIFO" for hierarchy "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo" File: /home/bilal/Image-Transfert/DE0-Nano/sdram_control/sdram_control.v Line: 284
Info (12128): Elaborating entity "dcfifo_mixed_widths" for hierarchy "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component" File: /home/bilal/Image-Transfert/DE0-Nano/sdram_control/Sdram_WR_FIFO.v Line: 85
Info (12130): Elaborated megafunction instantiation "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component" File: /home/bilal/Image-Transfert/DE0-Nano/sdram_control/Sdram_WR_FIFO.v Line: 85
Info (12133): Instantiated megafunction "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component" with the following parameter: File: /home/bilal/Image-Transfert/DE0-Nano/sdram_control/Sdram_WR_FIFO.v Line: 85
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "256"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo_mixed_widths"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "8"
    Info (12134): Parameter "lpm_widthu_r" = "9"
    Info (12134): Parameter "lpm_width_r" = "16"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_pej1.tdf
    Info (12023): Found entity 1: dcfifo_pej1 File: /home/bilal/Image-Transfert/DE0-Nano/db/dcfifo_pej1.tdf Line: 47
Info (12128): Elaborating entity "dcfifo_pej1" for hierarchy "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated" File: /home/bilal/altera_lite/16.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf Line: 79
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_ugb.tdf
    Info (12023): Found entity 1: a_gray2bin_ugb File: /home/bilal/Image-Transfert/DE0-Nano/db/a_gray2bin_ugb.tdf Line: 23
Info (12128): Elaborating entity "a_gray2bin_ugb" for hierarchy "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_gray2bin_ugb:rdptr_g_gray2bin" File: /home/bilal/Image-Transfert/DE0-Nano/db/dcfifo_pej1.tdf Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_s57.tdf
    Info (12023): Found entity 1: a_graycounter_s57 File: /home/bilal/Image-Transfert/DE0-Nano/db/a_graycounter_s57.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_s57" for hierarchy "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p" File: /home/bilal/Image-Transfert/DE0-Nano/db/dcfifo_pej1.tdf Line: 61
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_pjc.tdf
    Info (12023): Found entity 1: a_graycounter_pjc File: /home/bilal/Image-Transfert/DE0-Nano/db/a_graycounter_pjc.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_pjc" for hierarchy "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p" File: /home/bilal/Image-Transfert/DE0-Nano/db/dcfifo_pej1.tdf Line: 62
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rj31.tdf
    Info (12023): Found entity 1: altsyncram_rj31 File: /home/bilal/Image-Transfert/DE0-Nano/db/altsyncram_rj31.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_rj31" for hierarchy "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram" File: /home/bilal/Image-Transfert/DE0-Nano/db/dcfifo_pej1.tdf Line: 63
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_oe9.tdf
    Info (12023): Found entity 1: dffpipe_oe9 File: /home/bilal/Image-Transfert/DE0-Nano/db/dffpipe_oe9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_oe9" for hierarchy "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp" File: /home/bilal/Image-Transfert/DE0-Nano/db/dcfifo_pej1.tdf Line: 68
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_gd9.tdf
    Info (12023): Found entity 1: dffpipe_gd9 File: /home/bilal/Image-Transfert/DE0-Nano/db/dffpipe_gd9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_gd9" for hierarchy "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp" File: /home/bilal/Image-Transfert/DE0-Nano/db/dcfifo_pej1.tdf Line: 69
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_0ol.tdf
    Info (12023): Found entity 1: alt_synch_pipe_0ol File: /home/bilal/Image-Transfert/DE0-Nano/db/alt_synch_pipe_0ol.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_0ol" for hierarchy "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp" File: /home/bilal/Image-Transfert/DE0-Nano/db/dcfifo_pej1.tdf Line: 70
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf
    Info (12023): Found entity 1: dffpipe_hd9 File: /home/bilal/Image-Transfert/DE0-Nano/db/dffpipe_hd9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_hd9" for hierarchy "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14" File: /home/bilal/Image-Transfert/DE0-Nano/db/alt_synch_pipe_0ol.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_3dc.tdf
    Info (12023): Found entity 1: dffpipe_3dc File: /home/bilal/Image-Transfert/DE0-Nano/db/dffpipe_3dc.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_3dc" for hierarchy "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr" File: /home/bilal/Image-Transfert/DE0-Nano/db/dcfifo_pej1.tdf Line: 71
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_1ol.tdf
    Info (12023): Found entity 1: alt_synch_pipe_1ol File: /home/bilal/Image-Transfert/DE0-Nano/db/alt_synch_pipe_1ol.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_1ol" for hierarchy "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp" File: /home/bilal/Image-Transfert/DE0-Nano/db/dcfifo_pej1.tdf Line: 72
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_id9.tdf
    Info (12023): Found entity 1: dffpipe_id9 File: /home/bilal/Image-Transfert/DE0-Nano/db/dffpipe_id9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_id9" for hierarchy "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19" File: /home/bilal/Image-Transfert/DE0-Nano/db/alt_synch_pipe_1ol.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_f66.tdf
    Info (12023): Found entity 1: cmpr_f66 File: /home/bilal/Image-Transfert/DE0-Nano/db/cmpr_f66.tdf Line: 23
Info (12128): Elaborating entity "cmpr_f66" for hierarchy "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|cmpr_f66:rdempty_eq_comp" File: /home/bilal/Image-Transfert/DE0-Nano/db/dcfifo_pej1.tdf Line: 76
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_54e.tdf
    Info (12023): Found entity 1: cntr_54e File: /home/bilal/Image-Transfert/DE0-Nano/db/cntr_54e.tdf Line: 26
Info (12128): Elaborating entity "cntr_54e" for hierarchy "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|cntr_54e:cntr_b" File: /home/bilal/Image-Transfert/DE0-Nano/db/dcfifo_pej1.tdf Line: 78
Info (12128): Elaborating entity "Sdram_RD_FIFO" for hierarchy "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo" File: /home/bilal/Image-Transfert/DE0-Nano/sdram_control/sdram_control.v Line: 304
Info (12128): Elaborating entity "dcfifo_mixed_widths" for hierarchy "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component" File: /home/bilal/Image-Transfert/DE0-Nano/sdram_control/Sdram_RD_FIFO.v Line: 85
Info (12130): Elaborated megafunction instantiation "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component" File: /home/bilal/Image-Transfert/DE0-Nano/sdram_control/Sdram_RD_FIFO.v Line: 85
Info (12133): Instantiated megafunction "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component" with the following parameter: File: /home/bilal/Image-Transfert/DE0-Nano/sdram_control/Sdram_RD_FIFO.v Line: 85
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "2048"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo_mixed_widths"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "11"
    Info (12134): Parameter "lpm_widthu_r" = "10"
    Info (12134): Parameter "lpm_width_r" = "32"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_hgj1.tdf
    Info (12023): Found entity 1: dcfifo_hgj1 File: /home/bilal/Image-Transfert/DE0-Nano/db/dcfifo_hgj1.tdf Line: 47
Info (12128): Elaborating entity "dcfifo_hgj1" for hierarchy "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated" File: /home/bilal/altera_lite/16.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf Line: 79
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_7ib.tdf
    Info (12023): Found entity 1: a_gray2bin_7ib File: /home/bilal/Image-Transfert/DE0-Nano/db/a_gray2bin_7ib.tdf Line: 23
Info (12128): Elaborating entity "a_gray2bin_7ib" for hierarchy "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_gray2bin_7ib:wrptr_g_gray2bin" File: /home/bilal/Image-Transfert/DE0-Nano/db/dcfifo_hgj1.tdf Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_677.tdf
    Info (12023): Found entity 1: a_graycounter_677 File: /home/bilal/Image-Transfert/DE0-Nano/db/a_graycounter_677.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_677" for hierarchy "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p" File: /home/bilal/Image-Transfert/DE0-Nano/db/dcfifo_hgj1.tdf Line: 61
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_1lc.tdf
    Info (12023): Found entity 1: a_graycounter_1lc File: /home/bilal/Image-Transfert/DE0-Nano/db/a_graycounter_1lc.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_1lc" for hierarchy "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p" File: /home/bilal/Image-Transfert/DE0-Nano/db/dcfifo_hgj1.tdf Line: 62
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dm31.tdf
    Info (12023): Found entity 1: altsyncram_dm31 File: /home/bilal/Image-Transfert/DE0-Nano/db/altsyncram_dm31.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_dm31" for hierarchy "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram" File: /home/bilal/Image-Transfert/DE0-Nano/db/dcfifo_hgj1.tdf Line: 63
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_9pl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_9pl File: /home/bilal/Image-Transfert/DE0-Nano/db/alt_synch_pipe_9pl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_9pl" for hierarchy "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp" File: /home/bilal/Image-Transfert/DE0-Nano/db/dcfifo_hgj1.tdf Line: 68
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf
    Info (12023): Found entity 1: dffpipe_qe9 File: /home/bilal/Image-Transfert/DE0-Nano/db/dffpipe_qe9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_qe9" for hierarchy "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12" File: /home/bilal/Image-Transfert/DE0-Nano/db/alt_synch_pipe_9pl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf
    Info (12023): Found entity 1: dffpipe_pe9 File: /home/bilal/Image-Transfert/DE0-Nano/db/dffpipe_pe9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_pe9" for hierarchy "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp" File: /home/bilal/Image-Transfert/DE0-Nano/db/dcfifo_hgj1.tdf Line: 70
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf
    Info (12023): Found entity 1: dffpipe_re9 File: /home/bilal/Image-Transfert/DE0-Nano/db/dffpipe_re9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_re9" for hierarchy "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp" File: /home/bilal/Image-Transfert/DE0-Nano/db/dcfifo_hgj1.tdf Line: 71
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_apl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_apl File: /home/bilal/Image-Transfert/DE0-Nano/db/alt_synch_pipe_apl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_apl" for hierarchy "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp" File: /home/bilal/Image-Transfert/DE0-Nano/db/dcfifo_hgj1.tdf Line: 72
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf
    Info (12023): Found entity 1: dffpipe_se9 File: /home/bilal/Image-Transfert/DE0-Nano/db/dffpipe_se9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_se9" for hierarchy "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17" File: /home/bilal/Image-Transfert/DE0-Nano/db/alt_synch_pipe_apl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_o76.tdf
    Info (12023): Found entity 1: cmpr_o76 File: /home/bilal/Image-Transfert/DE0-Nano/db/cmpr_o76.tdf Line: 23
Info (12128): Elaborating entity "cmpr_o76" for hierarchy "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|cmpr_o76:rdempty_eq_comp" File: /home/bilal/Image-Transfert/DE0-Nano/db/dcfifo_hgj1.tdf Line: 76
Info (12128): Elaborating entity "RAM_PLL" for hierarchy "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|RAM_PLL:RAM_PLL_inst" File: /home/bilal/Image-Transfert/DE0-Nano/mmu.sv Line: 233
Info (12128): Elaborating entity "altpll" for hierarchy "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|RAM_PLL:RAM_PLL_inst|altpll:altpll_component" File: /home/bilal/Image-Transfert/DE0-Nano/RAM_PLL.v Line: 95
Info (12130): Elaborated megafunction instantiation "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|RAM_PLL:RAM_PLL_inst|altpll:altpll_component" File: /home/bilal/Image-Transfert/DE0-Nano/RAM_PLL.v Line: 95
Info (12133): Instantiated megafunction "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|RAM_PLL:RAM_PLL_inst|altpll:altpll_component" with the following parameter: File: /home/bilal/Image-Transfert/DE0-Nano/RAM_PLL.v Line: 95
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "2"
    Info (12134): Parameter "clk1_phase_shift" = "-3000"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=RAM_PLL"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/RAM_PLL_altpll.v
    Info (12023): Found entity 1: RAM_PLL_altpll File: /home/bilal/Image-Transfert/DE0-Nano/db/RAM_PLL_altpll.v Line: 30
Info (12128): Elaborating entity "RAM_PLL_altpll" for hierarchy "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|RAM_PLL:RAM_PLL_inst|altpll:altpll_component|RAM_PLL_altpll:auto_generated" File: /home/bilal/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "mtl_controller" for hierarchy "unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst" File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/MTL_custom_ip.sv Line: 232
Info (12128): Elaborating entity "mtl_display" for hierarchy "unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst" File: /home/bilal/Image-Transfert/DE0-Nano/mtl_controller.sv Line: 111
Info (12128): Elaborating entity "mtl_touch" for hierarchy "unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst" File: /home/bilal/Image-Transfert/DE0-Nano/mtl_controller.sv Line: 130
Info (12128): Elaborating entity "i2c_touch_config" for hierarchy "unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst" File: /home/bilal/Image-Transfert/DE0-Nano/mtl_touch.sv Line: 97
Warning (10036): Verilog HDL or VHDL warning at i2c_touch_config.v(79): object "iack" assigned a value but never read File: /home/bilal/Image-Transfert/DE0-Nano/i2c_touch_config.v Line: 79
Warning (10230): Verilog HDL assignment warning at i2c_touch_config.v(162): truncated value with size 32 to match size of target (10) File: /home/bilal/Image-Transfert/DE0-Nano/i2c_touch_config.v Line: 162
Warning (10230): Verilog HDL assignment warning at i2c_touch_config.v(184): truncated value with size 32 to match size of target (10) File: /home/bilal/Image-Transfert/DE0-Nano/i2c_touch_config.v Line: 184
Warning (10230): Verilog HDL assignment warning at i2c_touch_config.v(205): truncated value with size 32 to match size of target (10) File: /home/bilal/Image-Transfert/DE0-Nano/i2c_touch_config.v Line: 205
Warning (10230): Verilog HDL assignment warning at i2c_touch_config.v(232): truncated value with size 32 to match size of target (10) File: /home/bilal/Image-Transfert/DE0-Nano/i2c_touch_config.v Line: 232
Warning (10230): Verilog HDL assignment warning at i2c_touch_config.v(241): truncated value with size 32 to match size of target (6) File: /home/bilal/Image-Transfert/DE0-Nano/i2c_touch_config.v Line: 241
Warning (10230): Verilog HDL assignment warning at i2c_touch_config.v(271): truncated value with size 32 to match size of target (10) File: /home/bilal/Image-Transfert/DE0-Nano/i2c_touch_config.v Line: 271
Warning (10766): Verilog HDL Synthesis Attribute warning at i2c_touch_config.v(142): ignoring full_case attribute on case statement with explicit default case item File: /home/bilal/Image-Transfert/DE0-Nano/i2c_touch_config.v Line: 142
Warning (10230): Verilog HDL assignment warning at i2c_touch_config.v(343): truncated value with size 32 to match size of target (10) File: /home/bilal/Image-Transfert/DE0-Nano/i2c_touch_config.v Line: 343
Warning (10230): Verilog HDL assignment warning at i2c_touch_config.v(344): truncated value with size 32 to match size of target (9) File: /home/bilal/Image-Transfert/DE0-Nano/i2c_touch_config.v Line: 344
Warning (10230): Verilog HDL assignment warning at i2c_touch_config.v(345): truncated value with size 32 to match size of target (10) File: /home/bilal/Image-Transfert/DE0-Nano/i2c_touch_config.v Line: 345
Warning (10230): Verilog HDL assignment warning at i2c_touch_config.v(346): truncated value with size 32 to match size of target (9) File: /home/bilal/Image-Transfert/DE0-Nano/i2c_touch_config.v Line: 346
Warning (10230): Verilog HDL assignment warning at i2c_touch_config.v(347): truncated value with size 32 to match size of target (10) File: /home/bilal/Image-Transfert/DE0-Nano/i2c_touch_config.v Line: 347
Warning (10230): Verilog HDL assignment warning at i2c_touch_config.v(348): truncated value with size 32 to match size of target (9) File: /home/bilal/Image-Transfert/DE0-Nano/i2c_touch_config.v Line: 348
Warning (10230): Verilog HDL assignment warning at i2c_touch_config.v(349): truncated value with size 32 to match size of target (10) File: /home/bilal/Image-Transfert/DE0-Nano/i2c_touch_config.v Line: 349
Warning (10230): Verilog HDL assignment warning at i2c_touch_config.v(350): truncated value with size 32 to match size of target (9) File: /home/bilal/Image-Transfert/DE0-Nano/i2c_touch_config.v Line: 350
Warning (10230): Verilog HDL assignment warning at i2c_touch_config.v(351): truncated value with size 32 to match size of target (10) File: /home/bilal/Image-Transfert/DE0-Nano/i2c_touch_config.v Line: 351
Warning (10230): Verilog HDL assignment warning at i2c_touch_config.v(352): truncated value with size 32 to match size of target (9) File: /home/bilal/Image-Transfert/DE0-Nano/i2c_touch_config.v Line: 352
Warning (10030): Net "data_reg" at i2c_touch_config.v(129) has no driver or initial value, using a default initial value '0' File: /home/bilal/Image-Transfert/DE0-Nano/i2c_touch_config.v Line: 129
Info (12128): Elaborating entity "i2c_master_byte_ctrl" for hierarchy "unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller" File: /home/bilal/Image-Transfert/DE0-Nano/i2c_touch_config.v Line: 109
Info (12128): Elaborating entity "i2c_master_bit_ctrl" for hierarchy "unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller" File: /home/bilal/Image-Transfert/DE0-Nano/i2c_touch_config.v Line: 453
Info (10264): Verilog HDL Case Statement information at i2c_touch_config.v(880): all case item expressions in this case statement are onehot File: /home/bilal/Image-Transfert/DE0-Nano/i2c_touch_config.v Line: 880
Info (12128): Elaborating entity "touch_buffer" for hierarchy "unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|touch_buffer:touch_buffer_west" File: /home/bilal/Image-Transfert/DE0-Nano/mtl_touch.sv Line: 111
Info (12128): Elaborating entity "MTL_PLL" for hierarchy "unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|MTL_PLL:MTL_PLL_inst" File: /home/bilal/Image-Transfert/DE0-Nano/mtl_controller.sv Line: 144
Info (12128): Elaborating entity "altpll" for hierarchy "unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|MTL_PLL:MTL_PLL_inst|altpll:altpll_component" File: /home/bilal/Image-Transfert/DE0-Nano/MTL_PLL.v Line: 95
Info (12130): Elaborated megafunction instantiation "unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|MTL_PLL:MTL_PLL_inst|altpll:altpll_component" File: /home/bilal/Image-Transfert/DE0-Nano/MTL_PLL.v Line: 95
Info (12133): Instantiated megafunction "unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|MTL_PLL:MTL_PLL_inst|altpll:altpll_component" with the following parameter: File: /home/bilal/Image-Transfert/DE0-Nano/MTL_PLL.v Line: 95
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "50"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "33"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "50"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "33"
    Info (12134): Parameter "clk1_phase_shift" = "10101"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=MTL_PLL"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/MTL_PLL_altpll.v
    Info (12023): Found entity 1: MTL_PLL_altpll File: /home/bilal/Image-Transfert/DE0-Nano/db/MTL_PLL_altpll.v Line: 30
Info (12128): Elaborating entity "MTL_PLL_altpll" for hierarchy "unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|MTL_PLL:MTL_PLL_inst|altpll:altpll_component|MTL_PLL_altpll:auto_generated" File: /home/bilal/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "spi_slave" for hierarchy "unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst" File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/MTL_custom_ip.sv Line: 258
Info (12128): Elaborating entity "unsaved_jtag_uart_0" for hierarchy "unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0" File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/unsaved.v Line: 132
Info (12128): Elaborating entity "unsaved_jtag_uart_0_scfifo_w" for hierarchy "unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|unsaved_jtag_uart_0_scfifo_w:the_unsaved_jtag_uart_0_scfifo_w" File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/unsaved_jtag_uart_0.v Line: 415
Info (12128): Elaborating entity "scfifo" for hierarchy "unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|unsaved_jtag_uart_0_scfifo_w:the_unsaved_jtag_uart_0_scfifo_w|scfifo:wfifo" File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/unsaved_jtag_uart_0.v Line: 137
Info (12130): Elaborated megafunction instantiation "unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|unsaved_jtag_uart_0_scfifo_w:the_unsaved_jtag_uart_0_scfifo_w|scfifo:wfifo" File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/unsaved_jtag_uart_0.v Line: 137
Info (12133): Instantiated megafunction "unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|unsaved_jtag_uart_0_scfifo_w:the_unsaved_jtag_uart_0_scfifo_w|scfifo:wfifo" with the following parameter: File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/unsaved_jtag_uart_0.v Line: 137
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf
    Info (12023): Found entity 1: scfifo_jr21 File: /home/bilal/Image-Transfert/DE0-Nano/db/scfifo_jr21.tdf Line: 25
Info (12128): Elaborating entity "scfifo_jr21" for hierarchy "unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|unsaved_jtag_uart_0_scfifo_w:the_unsaved_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated" File: /home/bilal/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf
    Info (12023): Found entity 1: a_dpfifo_l011 File: /home/bilal/Image-Transfert/DE0-Nano/db/a_dpfifo_l011.tdf Line: 29
Info (12128): Elaborating entity "a_dpfifo_l011" for hierarchy "unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|unsaved_jtag_uart_0_scfifo_w:the_unsaved_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo" File: /home/bilal/Image-Transfert/DE0-Nano/db/scfifo_jr21.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: /home/bilal/Image-Transfert/DE0-Nano/db/a_fefifo_7cf.tdf Line: 25
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|unsaved_jtag_uart_0_scfifo_w:the_unsaved_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state" File: /home/bilal/Image-Transfert/DE0-Nano/db/a_dpfifo_l011.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf
    Info (12023): Found entity 1: cntr_do7 File: /home/bilal/Image-Transfert/DE0-Nano/db/cntr_do7.tdf Line: 26
Info (12128): Elaborating entity "cntr_do7" for hierarchy "unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|unsaved_jtag_uart_0_scfifo_w:the_unsaved_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw" File: /home/bilal/Image-Transfert/DE0-Nano/db/a_fefifo_7cf.tdf Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf
    Info (12023): Found entity 1: altsyncram_nio1 File: /home/bilal/Image-Transfert/DE0-Nano/db/altsyncram_nio1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_nio1" for hierarchy "unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|unsaved_jtag_uart_0_scfifo_w:the_unsaved_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram" File: /home/bilal/Image-Transfert/DE0-Nano/db/a_dpfifo_l011.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf
    Info (12023): Found entity 1: cntr_1ob File: /home/bilal/Image-Transfert/DE0-Nano/db/cntr_1ob.tdf Line: 26
Info (12128): Elaborating entity "cntr_1ob" for hierarchy "unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|unsaved_jtag_uart_0_scfifo_w:the_unsaved_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count" File: /home/bilal/Image-Transfert/DE0-Nano/db/a_dpfifo_l011.tdf Line: 45
Info (12128): Elaborating entity "unsaved_jtag_uart_0_scfifo_r" for hierarchy "unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|unsaved_jtag_uart_0_scfifo_r:the_unsaved_jtag_uart_0_scfifo_r" File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/unsaved_jtag_uart_0.v Line: 429
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic" File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/unsaved_jtag_uart_0.v Line: 564
Info (12130): Elaborated megafunction instantiation "unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic" File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/unsaved_jtag_uart_0.v Line: 564
Info (12133): Instantiated megafunction "unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic" with the following parameter: File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/unsaved_jtag_uart_0.v Line: 564
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "altera_sld_agent_endpoint" for hierarchy "unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|altera_sld_agent_endpoint:inst" File: /home/bilal/altera_lite/16.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 240
Info (12131): Elaborated megafunction instantiation "unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|altera_sld_agent_endpoint:inst", which is child of megafunction instantiation "unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic" File: /home/bilal/altera_lite/16.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 240
Info (12128): Elaborating entity "altera_fabric_endpoint" for hierarchy "unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|altera_sld_agent_endpoint:inst|altera_fabric_endpoint:ep" File: /home/bilal/altera_lite/16.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd Line: 247
Info (12131): Elaborated megafunction instantiation "unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|altera_sld_agent_endpoint:inst|altera_fabric_endpoint:ep", which is child of megafunction instantiation "unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic" File: /home/bilal/altera_lite/16.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd Line: 247
Info (12128): Elaborating entity "unsaved_nios2_gen2_0" for hierarchy "unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0" File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/unsaved.v Line: 161
Info (12128): Elaborating entity "unsaved_nios2_gen2_0_cpu" for hierarchy "unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu" File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/unsaved_nios2_gen2_0.v Line: 65
Info (12128): Elaborating entity "unsaved_nios2_gen2_0_cpu_test_bench" for hierarchy "unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_test_bench:the_unsaved_nios2_gen2_0_cpu_test_bench" File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v Line: 3534
Info (12128): Elaborating entity "unsaved_nios2_gen2_0_cpu_register_bank_a_module" for hierarchy "unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_register_bank_a_module:unsaved_nios2_gen2_0_cpu_register_bank_a" File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v Line: 4050
Info (12128): Elaborating entity "altsyncram" for hierarchy "unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_register_bank_a_module:unsaved_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v Line: 57
Info (12130): Elaborated megafunction instantiation "unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_register_bank_a_module:unsaved_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v Line: 57
Info (12133): Instantiated megafunction "unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_register_bank_a_module:unsaved_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter: File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v Line: 57
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf
    Info (12023): Found entity 1: altsyncram_6mc1 File: /home/bilal/Image-Transfert/DE0-Nano/db/altsyncram_6mc1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_6mc1" for hierarchy "unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_register_bank_a_module:unsaved_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated" File: /home/bilal/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "unsaved_nios2_gen2_0_cpu_register_bank_b_module" for hierarchy "unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_register_bank_b_module:unsaved_nios2_gen2_0_cpu_register_bank_b" File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v Line: 4068
Info (12128): Elaborating entity "unsaved_nios2_gen2_0_cpu_nios2_oci" for hierarchy "unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci" File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v Line: 4564
Info (12128): Elaborating entity "unsaved_nios2_gen2_0_cpu_nios2_oci_debug" for hierarchy "unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_oci_debug:the_unsaved_nios2_gen2_0_cpu_nios2_oci_debug" File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v Line: 2516
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_oci_debug:the_unsaved_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v Line: 217
Info (12130): Elaborated megafunction instantiation "unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_oci_debug:the_unsaved_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v Line: 217
Info (12133): Instantiated megafunction "unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_oci_debug:the_unsaved_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter: File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v Line: 217
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "unsaved_nios2_gen2_0_cpu_nios2_oci_break" for hierarchy "unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_oci_break:the_unsaved_nios2_gen2_0_cpu_nios2_oci_break" File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v Line: 2546
Info (12128): Elaborating entity "unsaved_nios2_gen2_0_cpu_nios2_oci_xbrk" for hierarchy "unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_oci_xbrk:the_unsaved_nios2_gen2_0_cpu_nios2_oci_xbrk" File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v Line: 2567
Info (12128): Elaborating entity "unsaved_nios2_gen2_0_cpu_nios2_oci_dbrk" for hierarchy "unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_oci_dbrk:the_unsaved_nios2_gen2_0_cpu_nios2_oci_dbrk" File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v Line: 2593
Info (12128): Elaborating entity "unsaved_nios2_gen2_0_cpu_nios2_oci_itrace" for hierarchy "unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_oci_itrace:the_unsaved_nios2_gen2_0_cpu_nios2_oci_itrace" File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v Line: 2610
Info (12128): Elaborating entity "unsaved_nios2_gen2_0_cpu_nios2_oci_dtrace" for hierarchy "unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_oci_dtrace:the_unsaved_nios2_gen2_0_cpu_nios2_oci_dtrace" File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v Line: 2625
Info (12128): Elaborating entity "unsaved_nios2_gen2_0_cpu_nios2_oci_td_mode" for hierarchy "unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_oci_dtrace:the_unsaved_nios2_gen2_0_cpu_nios2_oci_dtrace|unsaved_nios2_gen2_0_cpu_nios2_oci_td_mode:unsaved_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v Line: 1226
Info (12128): Elaborating entity "unsaved_nios2_gen2_0_cpu_nios2_oci_fifo" for hierarchy "unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_oci_fifo:the_unsaved_nios2_gen2_0_cpu_nios2_oci_fifo" File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v Line: 2640
Info (12128): Elaborating entity "unsaved_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_oci_fifo:the_unsaved_nios2_gen2_0_cpu_nios2_oci_fifo|unsaved_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_unsaved_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v Line: 1535
Info (12128): Elaborating entity "unsaved_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_oci_fifo:the_unsaved_nios2_gen2_0_cpu_nios2_oci_fifo|unsaved_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_unsaved_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v Line: 1544
Info (12128): Elaborating entity "unsaved_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_oci_fifo:the_unsaved_nios2_gen2_0_cpu_nios2_oci_fifo|unsaved_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_unsaved_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v Line: 1553
Info (12128): Elaborating entity "unsaved_nios2_gen2_0_cpu_nios2_oci_pib" for hierarchy "unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_oci_pib:the_unsaved_nios2_gen2_0_cpu_nios2_oci_pib" File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v Line: 2645
Info (12128): Elaborating entity "unsaved_nios2_gen2_0_cpu_nios2_oci_im" for hierarchy "unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_oci_im:the_unsaved_nios2_gen2_0_cpu_nios2_oci_im" File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v Line: 2659
Info (12128): Elaborating entity "unsaved_nios2_gen2_0_cpu_nios2_avalon_reg" for hierarchy "unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_avalon_reg:the_unsaved_nios2_gen2_0_cpu_nios2_avalon_reg" File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v Line: 2678
Info (12128): Elaborating entity "unsaved_nios2_gen2_0_cpu_nios2_ocimem" for hierarchy "unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem" File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v Line: 2698
Info (12128): Elaborating entity "unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module" for hierarchy "unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem|unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_nios2_gen2_0_cpu_ociram_sp_ram" File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v Line: 2315
Info (12128): Elaborating entity "altsyncram" for hierarchy "unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem|unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v Line: 2140
Info (12130): Elaborated megafunction instantiation "unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem|unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v Line: 2140
Info (12133): Instantiated megafunction "unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem|unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter: File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v Line: 2140
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf
    Info (12023): Found entity 1: altsyncram_ac71 File: /home/bilal/Image-Transfert/DE0-Nano/db/altsyncram_ac71.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_ac71" for hierarchy "unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem|unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated" File: /home/bilal/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "unsaved_nios2_gen2_0_cpu_debug_slave_wrapper" for hierarchy "unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper" File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v Line: 2800
Info (12128): Elaborating entity "unsaved_nios2_gen2_0_cpu_debug_slave_tck" for hierarchy "unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper|unsaved_nios2_gen2_0_cpu_debug_slave_tck:the_unsaved_nios2_gen2_0_cpu_debug_slave_tck" File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 156
Info (12128): Elaborating entity "unsaved_nios2_gen2_0_cpu_debug_slave_sysclk" for hierarchy "unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper|unsaved_nios2_gen2_0_cpu_debug_slave_sysclk:the_unsaved_nios2_gen2_0_cpu_debug_slave_sysclk" File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 176
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:unsaved_nios2_gen2_0_cpu_debug_slave_phy" File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 206
Info (12130): Elaborated megafunction instantiation "unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:unsaved_nios2_gen2_0_cpu_debug_slave_phy" File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 206
Info (12133): Instantiated megafunction "unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:unsaved_nios2_gen2_0_cpu_debug_slave_phy" with the following parameter: File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 206
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:unsaved_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: /home/bilal/altera_lite/16.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12131): Elaborated megafunction instantiation "unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:unsaved_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:unsaved_nios2_gen2_0_cpu_debug_slave_phy" File: /home/bilal/altera_lite/16.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:unsaved_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: /home/bilal/altera_lite/16.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 415
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:unsaved_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: /home/bilal/altera_lite/16.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 228
Info (12128): Elaborating entity "unsaved_onchip_memory2_0" for hierarchy "unsaved:u0|unsaved_onchip_memory2_0:onchip_memory2_0" File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/unsaved.v Line: 174
Info (12128): Elaborating entity "altsyncram" for hierarchy "unsaved:u0|unsaved_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/unsaved_onchip_memory2_0.v Line: 66
Info (12130): Elaborated megafunction instantiation "unsaved:u0|unsaved_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/unsaved_onchip_memory2_0.v Line: 66
Info (12133): Instantiated megafunction "unsaved:u0|unsaved_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" with the following parameter: File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/unsaved_onchip_memory2_0.v Line: 66
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "unsaved_onchip_memory2_0.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "4096"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "12"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_g3d1.tdf
    Info (12023): Found entity 1: altsyncram_g3d1 File: /home/bilal/Image-Transfert/DE0-Nano/db/altsyncram_g3d1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_g3d1" for hierarchy "unsaved:u0|unsaved_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_g3d1:auto_generated" File: /home/bilal/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "unsaved_sysid_qsys_0" for hierarchy "unsaved:u0|unsaved_sysid_qsys_0:sysid_qsys_0" File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/unsaved.v Line: 181
Info (12128): Elaborating entity "unsaved_timer_0" for hierarchy "unsaved:u0|unsaved_timer_0:timer_0" File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/unsaved.v Line: 192
Info (12128): Elaborating entity "unsaved_mm_interconnect_0" for hierarchy "unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0" File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/unsaved.v Line: 244
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v Line: 542
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v Line: 602
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v Line: 666
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator" File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v Line: 730
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator" File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v Line: 794
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mtl_ip_0_s0_translator" File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v Line: 858
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v Line: 922
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator" File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v Line: 986
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v Line: 1067
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v Line: 1148
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent" File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v Line: 1232
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v Line: 1273
Info (12128): Elaborating entity "unsaved_mm_interconnect_0_router" for hierarchy "unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_router:router" File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v Line: 1914
Info (12128): Elaborating entity "unsaved_mm_interconnect_0_router_default_decode" for hierarchy "unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_router:router|unsaved_mm_interconnect_0_router_default_decode:the_default_decode" File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router.sv Line: 189
Info (12128): Elaborating entity "unsaved_mm_interconnect_0_router_001" for hierarchy "unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_router_001:router_001" File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v Line: 1930
Info (12128): Elaborating entity "unsaved_mm_interconnect_0_router_001_default_decode" for hierarchy "unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_router_001:router_001|unsaved_mm_interconnect_0_router_001_default_decode:the_default_decode" File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_001.sv Line: 180
Info (12128): Elaborating entity "unsaved_mm_interconnect_0_router_002" for hierarchy "unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_router_002:router_002" File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v Line: 1946
Info (12128): Elaborating entity "unsaved_mm_interconnect_0_router_002_default_decode" for hierarchy "unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_router_002:router_002|unsaved_mm_interconnect_0_router_002_default_decode:the_default_decode" File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_002.sv Line: 173
Info (12128): Elaborating entity "unsaved_mm_interconnect_0_router_004" for hierarchy "unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_router_004:router_004" File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v Line: 1978
Info (12128): Elaborating entity "unsaved_mm_interconnect_0_router_004_default_decode" for hierarchy "unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_router_004:router_004|unsaved_mm_interconnect_0_router_004_default_decode:the_default_decode" File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_004.sv Line: 178
Info (12128): Elaborating entity "unsaved_mm_interconnect_0_cmd_demux" for hierarchy "unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_cmd_demux:cmd_demux" File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v Line: 2073
Info (12128): Elaborating entity "unsaved_mm_interconnect_0_cmd_demux_001" for hierarchy "unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_cmd_demux_001:cmd_demux_001" File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v Line: 2096
Info (12128): Elaborating entity "unsaved_mm_interconnect_0_cmd_mux" for hierarchy "unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_cmd_mux:cmd_mux" File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v Line: 2113
Info (12128): Elaborating entity "unsaved_mm_interconnect_0_cmd_mux_002" for hierarchy "unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_cmd_mux_002:cmd_mux_002" File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v Line: 2153
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb" File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_cmd_mux_002.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "unsaved_mm_interconnect_0_rsp_demux" for hierarchy "unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_rsp_demux:rsp_demux" File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v Line: 2227
Info (12128): Elaborating entity "unsaved_mm_interconnect_0_rsp_mux" for hierarchy "unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_rsp_mux:rsp_mux" File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v Line: 2371
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_rsp_mux.sv Line: 374
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "unsaved_mm_interconnect_0_rsp_mux_001" for hierarchy "unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_rsp_mux_001:rsp_mux_001" File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v Line: 2394
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb" File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_rsp_mux_001.sv Line: 310
Info (12128): Elaborating entity "unsaved_mm_interconnect_0_avalon_st_adapter" for hierarchy "unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v Line: 2423
Info (12128): Elaborating entity "unsaved_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|unsaved_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "unsaved_irq_mapper" for hierarchy "unsaved:u0|unsaved_irq_mapper:irq_mapper" File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/unsaved.v Line: 252
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "unsaved:u0|altera_reset_controller:rst_controller" File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/unsaved.v Line: 315
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "unsaved:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "unsaved:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: /home/bilal/Image-Transfert/DE0-Nano/unsaved/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_5qo.tdf
    Info (12023): Found entity 1: sld_ela_trigger_5qo File: /home/bilal/Image-Transfert/DE0-Nano/db/sld_ela_trigger_5qo.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30.v
    Info (12023): Found entity 1: sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30 File: /home/bilal/Image-Transfert/DE0-Nano/db/sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6424.tdf
    Info (12023): Found entity 1: altsyncram_6424 File: /home/bilal/Image-Transfert/DE0-Nano/db/altsyncram_6424.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_psc.tdf
    Info (12023): Found entity 1: mux_psc File: /home/bilal/Image-Transfert/DE0-Nano/db/mux_psc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf File: /home/bilal/Image-Transfert/DE0-Nano/db/decode_dvf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_5ii.tdf
    Info (12023): Found entity 1: cntr_5ii File: /home/bilal/Image-Transfert/DE0-Nano/db/cntr_5ii.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ugc.tdf
    Info (12023): Found entity 1: cmpr_ugc File: /home/bilal/Image-Transfert/DE0-Nano/db/cmpr_ugc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_89j.tdf
    Info (12023): Found entity 1: cntr_89j File: /home/bilal/Image-Transfert/DE0-Nano/db/cntr_89j.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_cgi.tdf
    Info (12023): Found entity 1: cntr_cgi File: /home/bilal/Image-Transfert/DE0-Nano/db/cntr_cgi.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc File: /home/bilal/Image-Transfert/DE0-Nano/db/cmpr_rgc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j File: /home/bilal/Image-Transfert/DE0-Nano/db/cntr_23j.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc File: /home/bilal/Image-Transfert/DE0-Nano/db/cmpr_ngc.tdf Line: 23
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (11170): Start IP generation for the debug fabric within sld_hub.
Info (11172): 2017.02.23.15:39:56 Progress: Loading sld7325694e/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric within sld_hub.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7325694e/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: /home/bilal/Image-Transfert/DE0-Nano/db/ip/sld7325694e/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: /home/bilal/Image-Transfert/DE0-Nano/db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: /home/bilal/Image-Transfert/DE0-Nano/db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: /home/bilal/Image-Transfert/DE0-Nano/db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: /home/bilal/Image-Transfert/DE0-Nano/db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 167
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: /home/bilal/Image-Transfert/DE0-Nano/db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: /home/bilal/Image-Transfert/DE0-Nano/db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[0]" File: /home/bilal/Image-Transfert/DE0-Nano/db/altsyncram_dm31.tdf Line: 42
        Warning (14320): Synthesized away node "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[1]" File: /home/bilal/Image-Transfert/DE0-Nano/db/altsyncram_dm31.tdf Line: 76
        Warning (14320): Synthesized away node "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[2]" File: /home/bilal/Image-Transfert/DE0-Nano/db/altsyncram_dm31.tdf Line: 110
        Warning (14320): Synthesized away node "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[3]" File: /home/bilal/Image-Transfert/DE0-Nano/db/altsyncram_dm31.tdf Line: 144
        Warning (14320): Synthesized away node "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[4]" File: /home/bilal/Image-Transfert/DE0-Nano/db/altsyncram_dm31.tdf Line: 178
        Warning (14320): Synthesized away node "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[5]" File: /home/bilal/Image-Transfert/DE0-Nano/db/altsyncram_dm31.tdf Line: 212
        Warning (14320): Synthesized away node "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[6]" File: /home/bilal/Image-Transfert/DE0-Nano/db/altsyncram_dm31.tdf Line: 246
        Warning (14320): Synthesized away node "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[7]" File: /home/bilal/Image-Transfert/DE0-Nano/db/altsyncram_dm31.tdf Line: 280
        Warning (14320): Synthesized away node "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[8]" File: /home/bilal/Image-Transfert/DE0-Nano/db/altsyncram_dm31.tdf Line: 314
        Warning (14320): Synthesized away node "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[9]" File: /home/bilal/Image-Transfert/DE0-Nano/db/altsyncram_dm31.tdf Line: 348
        Warning (14320): Synthesized away node "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[10]" File: /home/bilal/Image-Transfert/DE0-Nano/db/altsyncram_dm31.tdf Line: 382
        Warning (14320): Synthesized away node "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[11]" File: /home/bilal/Image-Transfert/DE0-Nano/db/altsyncram_dm31.tdf Line: 416
        Warning (14320): Synthesized away node "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[12]" File: /home/bilal/Image-Transfert/DE0-Nano/db/altsyncram_dm31.tdf Line: 450
        Warning (14320): Synthesized away node "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[13]" File: /home/bilal/Image-Transfert/DE0-Nano/db/altsyncram_dm31.tdf Line: 484
        Warning (14320): Synthesized away node "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[14]" File: /home/bilal/Image-Transfert/DE0-Nano/db/altsyncram_dm31.tdf Line: 518
        Warning (14320): Synthesized away node "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[15]" File: /home/bilal/Image-Transfert/DE0-Nano/db/altsyncram_dm31.tdf Line: 552
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|misoRAM" is uninferred due to inappropriate RAM size File: /home/bilal/Image-Transfert/DE0-Nano/spi_slave.sv Line: 58
Info (278001): Inferred 3 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|Mult0" File: /home/bilal/Image-Transfert/DE0-Nano/mmu.sv Line: 89
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|Mult1" File: /home/bilal/Image-Transfert/DE0-Nano/mmu.sv Line: 159
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|Mult2" File: /home/bilal/Image-Transfert/DE0-Nano/mmu.sv Line: 187
Info (12130): Elaborated megafunction instantiation "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|lpm_mult:Mult0" File: /home/bilal/Image-Transfert/DE0-Nano/mmu.sv Line: 89
Info (12133): Instantiated megafunction "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|lpm_mult:Mult0" with the following parameter: File: /home/bilal/Image-Transfert/DE0-Nano/mmu.sv Line: 89
    Info (12134): Parameter "LPM_WIDTHA" = "8"
    Info (12134): Parameter "LPM_WIDTHB" = "19"
    Info (12134): Parameter "LPM_WIDTHP" = "27"
    Info (12134): Parameter "LPM_WIDTHR" = "27"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|lpm_mult:Mult0" File: /home/bilal/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mult.tdf Line: 309
Info (12131): Elaborated megafunction instantiation "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|lpm_mult:Mult0" File: /home/bilal/altera_lite/16.0/quartus/libraries/megafunctions/multcore.tdf Line: 229
Info (12131): Elaborated megafunction instantiation "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|lpm_mult:Mult0" File: /home/bilal/altera_lite/16.0/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_ngh.tdf
    Info (12023): Found entity 1: add_sub_ngh File: /home/bilal/Image-Transfert/DE0-Nano/db/add_sub_ngh.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|lpm_mult:Mult0" File: /home/bilal/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mult.tdf Line: 352
Info (12130): Elaborated megafunction instantiation "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|lpm_mult:Mult1" File: /home/bilal/Image-Transfert/DE0-Nano/mmu.sv Line: 159
Info (12133): Instantiated megafunction "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|lpm_mult:Mult1" with the following parameter: File: /home/bilal/Image-Transfert/DE0-Nano/mmu.sv Line: 159
    Info (12134): Parameter "LPM_WIDTHA" = "5"
    Info (12134): Parameter "LPM_WIDTHB" = "20"
    Info (12134): Parameter "LPM_WIDTHP" = "25"
    Info (12134): Parameter "LPM_WIDTHR" = "25"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|lpm_mult:Mult1|multcore:mult_core", which is child of megafunction instantiation "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|lpm_mult:Mult1" File: /home/bilal/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mult.tdf Line: 309
Info (12131): Elaborated megafunction instantiation "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|lpm_mult:Mult1" File: /home/bilal/altera_lite/16.0/quartus/libraries/megafunctions/multcore.tdf Line: 229
Info (12131): Elaborated megafunction instantiation "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|lpm_mult:Mult1" File: /home/bilal/altera_lite/16.0/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_ogh.tdf
    Info (12023): Found entity 1: add_sub_ogh File: /home/bilal/Image-Transfert/DE0-Nano/db/add_sub_ogh.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|lpm_mult:Mult1|altshift:external_latency_ffs", which is child of megafunction instantiation "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|lpm_mult:Mult1" File: /home/bilal/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mult.tdf Line: 352
Info (12130): Elaborated megafunction instantiation "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|lpm_mult:Mult2" File: /home/bilal/Image-Transfert/DE0-Nano/mmu.sv Line: 187
Info (12133): Instantiated megafunction "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|lpm_mult:Mult2" with the following parameter: File: /home/bilal/Image-Transfert/DE0-Nano/mmu.sv Line: 187
    Info (12134): Parameter "LPM_WIDTHA" = "8"
    Info (12134): Parameter "LPM_WIDTHB" = "20"
    Info (12134): Parameter "LPM_WIDTHP" = "28"
    Info (12134): Parameter "LPM_WIDTHR" = "28"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|lpm_mult:Mult2|multcore:mult_core", which is child of megafunction instantiation "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|lpm_mult:Mult2" File: /home/bilal/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mult.tdf Line: 309
Info (12131): Elaborated megafunction instantiation "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|lpm_mult:Mult2" File: /home/bilal/altera_lite/16.0/quartus/libraries/megafunctions/multcore.tdf Line: 229
Info (12131): Elaborated megafunction instantiation "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|lpm_mult:Mult2|altshift:external_latency_ffs", which is child of megafunction instantiation "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|lpm_mult:Mult2" File: /home/bilal/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mult.tdf Line: 352
Warning (12241): 9 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "GPIO_0[1]" has no driver File: /home/bilal/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 130
    Warning (13040): bidirectional pin "GPIO_0[9]" has no driver File: /home/bilal/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 130
    Warning (13040): bidirectional pin "GPIO_0[11]" has no driver File: /home/bilal/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 130
    Warning (13040): bidirectional pin "GPIO_0[15]" has no driver File: /home/bilal/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 130
    Warning (13040): bidirectional pin "I2C_SDAT" has no driver File: /home/bilal/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 117
    Warning (13040): bidirectional pin "GPIO_2[0]" has no driver File: /home/bilal/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 126
    Warning (13040): bidirectional pin "GPIO_2[1]" has no driver File: /home/bilal/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 126
    Warning (13040): bidirectional pin "GPIO_2[2]" has no driver File: /home/bilal/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 126
    Warning (13040): bidirectional pin "GPIO_2[3]" has no driver File: /home/bilal/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 126
    Warning (13040): bidirectional pin "GPIO_2[4]" has no driver File: /home/bilal/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 126
    Warning (13040): bidirectional pin "GPIO_2[5]" has no driver File: /home/bilal/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 126
    Warning (13040): bidirectional pin "GPIO_2[6]" has no driver File: /home/bilal/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 126
    Warning (13040): bidirectional pin "GPIO_2[7]" has no driver File: /home/bilal/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 126
    Warning (13040): bidirectional pin "GPIO_2[8]" has no driver File: /home/bilal/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 126
    Warning (13040): bidirectional pin "GPIO_2[9]" has no driver File: /home/bilal/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 126
    Warning (13040): bidirectional pin "GPIO_2[10]" has no driver File: /home/bilal/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 126
    Warning (13040): bidirectional pin "GPIO_2[11]" has no driver File: /home/bilal/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 126
    Warning (13040): bidirectional pin "GPIO_2[12]" has no driver File: /home/bilal/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 126
    Warning (13040): bidirectional pin "GPIO_0[0]" has no driver File: /home/bilal/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 130
    Warning (13040): bidirectional pin "GPIO_0[2]" has no driver File: /home/bilal/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 130
    Warning (13040): bidirectional pin "GPIO_0[3]" has no driver File: /home/bilal/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 130
    Warning (13040): bidirectional pin "GPIO_0[4]" has no driver File: /home/bilal/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 130
    Warning (13040): bidirectional pin "GPIO_0[5]" has no driver File: /home/bilal/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 130
    Warning (13040): bidirectional pin "GPIO_0[6]" has no driver File: /home/bilal/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 130
    Warning (13040): bidirectional pin "GPIO_0[7]" has no driver File: /home/bilal/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 130
    Warning (13040): bidirectional pin "GPIO_0[8]" has no driver File: /home/bilal/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 130
    Warning (13040): bidirectional pin "GPIO_0[10]" has no driver File: /home/bilal/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 130
    Warning (13040): bidirectional pin "GPIO_0[12]" has no driver File: /home/bilal/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 130
    Warning (13040): bidirectional pin "GPIO_0[14]" has no driver File: /home/bilal/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 130
    Warning (13040): bidirectional pin "GPIO_0[16]" has no driver File: /home/bilal/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 130
    Warning (13040): bidirectional pin "GPIO_0[17]" has no driver File: /home/bilal/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 130
    Warning (13040): bidirectional pin "GPIO_0[18]" has no driver File: /home/bilal/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 130
    Warning (13040): bidirectional pin "GPIO_0[19]" has no driver File: /home/bilal/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 130
    Warning (13040): bidirectional pin "GPIO_0[20]" has no driver File: /home/bilal/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 130
    Warning (13040): bidirectional pin "GPIO_0[21]" has no driver File: /home/bilal/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 130
    Warning (13040): bidirectional pin "GPIO_0[22]" has no driver File: /home/bilal/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 130
    Warning (13040): bidirectional pin "GPIO_0[23]" has no driver File: /home/bilal/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 130
    Warning (13040): bidirectional pin "GPIO_0[24]" has no driver File: /home/bilal/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 130
    Warning (13040): bidirectional pin "GPIO_0[25]" has no driver File: /home/bilal/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 130
    Warning (13040): bidirectional pin "GPIO_0[26]" has no driver File: /home/bilal/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 130
    Warning (13040): bidirectional pin "GPIO_0[27]" has no driver File: /home/bilal/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 130
    Warning (13040): bidirectional pin "GPIO_0[28]" has no driver File: /home/bilal/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 130
    Warning (13040): bidirectional pin "GPIO_0[29]" has no driver File: /home/bilal/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 130
    Warning (13040): bidirectional pin "GPIO_0[30]" has no driver File: /home/bilal/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 130
    Warning (13040): bidirectional pin "GPIO_0[31]" has no driver File: /home/bilal/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 130
    Warning (13040): bidirectional pin "GPIO_0[32]" has no driver File: /home/bilal/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 130
    Warning (13040): bidirectional pin "GPIO_0[33]" has no driver File: /home/bilal/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 130
Warning (13050): Open-drain buffer(s) that do not directly drive top-level pin(s) are removed
    Warning (13051): Converted the fanout from the open-drain buffer "unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|scl_pad_i" to the node "unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSCL" into a wire File: /home/bilal/Image-Transfert/DE0-Nano/i2c_touch_config.v Line: 41
Info (13000): Registers with preset signals will power-up high File: /home/bilal/Image-Transfert/DE0-Nano/mtl_display.sv Line: 90
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[11]" is converted into an equivalent circuit using register "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[11]~_emulated" and latch "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[11]~1" File: /home/bilal/Image-Transfert/DE0-Nano/sdram_control/sdram_control.v Line: 437
    Warning (13310): Register "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[12]" is converted into an equivalent circuit using register "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[12]~_emulated" and latch "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[12]~5" File: /home/bilal/Image-Transfert/DE0-Nano/sdram_control/sdram_control.v Line: 437
    Warning (13310): Register "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[13]" is converted into an equivalent circuit using register "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[13]~_emulated" and latch "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[13]~9" File: /home/bilal/Image-Transfert/DE0-Nano/sdram_control/sdram_control.v Line: 437
    Warning (13310): Register "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[14]" is converted into an equivalent circuit using register "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[14]~_emulated" and latch "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[14]~13" File: /home/bilal/Image-Transfert/DE0-Nano/sdram_control/sdram_control.v Line: 437
    Warning (13310): Register "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[15]" is converted into an equivalent circuit using register "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[15]~_emulated" and latch "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[15]~17" File: /home/bilal/Image-Transfert/DE0-Nano/sdram_control/sdram_control.v Line: 437
    Warning (13310): Register "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[16]" is converted into an equivalent circuit using register "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[16]~_emulated" and latch "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[16]~21" File: /home/bilal/Image-Transfert/DE0-Nano/sdram_control/sdram_control.v Line: 437
    Warning (13310): Register "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[17]" is converted into an equivalent circuit using register "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[17]~_emulated" and latch "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[17]~25" File: /home/bilal/Image-Transfert/DE0-Nano/sdram_control/sdram_control.v Line: 437
    Warning (13310): Register "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[18]" is converted into an equivalent circuit using register "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[18]~_emulated" and latch "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[18]~29" File: /home/bilal/Image-Transfert/DE0-Nano/sdram_control/sdram_control.v Line: 437
    Warning (13310): Register "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[19]" is converted into an equivalent circuit using register "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[19]~_emulated" and latch "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[19]~33" File: /home/bilal/Image-Transfert/DE0-Nano/sdram_control/sdram_control.v Line: 437
    Warning (13310): Register "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[20]" is converted into an equivalent circuit using register "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[20]~_emulated" and latch "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[20]~37" File: /home/bilal/Image-Transfert/DE0-Nano/sdram_control/sdram_control.v Line: 437
    Warning (13310): Register "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[21]" is converted into an equivalent circuit using register "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[21]~_emulated" and latch "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[21]~41" File: /home/bilal/Image-Transfert/DE0-Nano/sdram_control/sdram_control.v Line: 437
    Warning (13310): Register "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[22]" is converted into an equivalent circuit using register "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[22]~_emulated" and latch "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[22]~45" File: /home/bilal/Image-Transfert/DE0-Nano/sdram_control/sdram_control.v Line: 437
    Warning (13310): Register "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[23]" is converted into an equivalent circuit using register "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[23]~_emulated" and latch "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[23]~49" File: /home/bilal/Image-Transfert/DE0-Nano/sdram_control/sdram_control.v Line: 437
    Warning (13310): Register "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_MAX_ADDR[23]" is converted into an equivalent circuit using register "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_MAX_ADDR[23]~_emulated" and latch "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_MAX_ADDR[23]~1" File: /home/bilal/Image-Transfert/DE0-Nano/sdram_control/sdram_control.v Line: 437
    Warning (13310): Register "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_MAX_ADDR[22]" is converted into an equivalent circuit using register "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_MAX_ADDR[22]~_emulated" and latch "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_MAX_ADDR[22]~5" File: /home/bilal/Image-Transfert/DE0-Nano/sdram_control/sdram_control.v Line: 437
    Warning (13310): Register "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_MAX_ADDR[21]" is converted into an equivalent circuit using register "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_MAX_ADDR[21]~_emulated" and latch "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_MAX_ADDR[21]~9" File: /home/bilal/Image-Transfert/DE0-Nano/sdram_control/sdram_control.v Line: 437
    Warning (13310): Register "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_MAX_ADDR[20]" is converted into an equivalent circuit using register "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_MAX_ADDR[20]~_emulated" and latch "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_MAX_ADDR[20]~13" File: /home/bilal/Image-Transfert/DE0-Nano/sdram_control/sdram_control.v Line: 437
    Warning (13310): Register "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_MAX_ADDR[19]" is converted into an equivalent circuit using register "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_MAX_ADDR[19]~_emulated" and latch "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_MAX_ADDR[19]~17" File: /home/bilal/Image-Transfert/DE0-Nano/sdram_control/sdram_control.v Line: 437
    Warning (13310): Register "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_MAX_ADDR[18]" is converted into an equivalent circuit using register "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_MAX_ADDR[18]~_emulated" and latch "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_MAX_ADDR[18]~21" File: /home/bilal/Image-Transfert/DE0-Nano/sdram_control/sdram_control.v Line: 437
    Warning (13310): Register "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_MAX_ADDR[17]" is converted into an equivalent circuit using register "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_MAX_ADDR[17]~_emulated" and latch "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_MAX_ADDR[17]~25" File: /home/bilal/Image-Transfert/DE0-Nano/sdram_control/sdram_control.v Line: 437
    Warning (13310): Register "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_MAX_ADDR[16]" is converted into an equivalent circuit using register "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_MAX_ADDR[16]~_emulated" and latch "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_MAX_ADDR[16]~29" File: /home/bilal/Image-Transfert/DE0-Nano/sdram_control/sdram_control.v Line: 437
    Warning (13310): Register "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_MAX_ADDR[15]" is converted into an equivalent circuit using register "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_MAX_ADDR[15]~_emulated" and latch "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_MAX_ADDR[15]~33" File: /home/bilal/Image-Transfert/DE0-Nano/sdram_control/sdram_control.v Line: 437
    Warning (13310): Register "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_MAX_ADDR[14]" is converted into an equivalent circuit using register "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_MAX_ADDR[14]~_emulated" and latch "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_MAX_ADDR[14]~37" File: /home/bilal/Image-Transfert/DE0-Nano/sdram_control/sdram_control.v Line: 437
    Warning (13310): Register "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_MAX_ADDR[13]" is converted into an equivalent circuit using register "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_MAX_ADDR[13]~_emulated" and latch "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_MAX_ADDR[13]~41" File: /home/bilal/Image-Transfert/DE0-Nano/sdram_control/sdram_control.v Line: 437
    Warning (13310): Register "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_MAX_ADDR[12]" is converted into an equivalent circuit using register "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_MAX_ADDR[12]~_emulated" and latch "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_MAX_ADDR[12]~45" File: /home/bilal/Image-Transfert/DE0-Nano/sdram_control/sdram_control.v Line: 437
    Warning (13310): Register "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_MAX_ADDR[11]" is converted into an equivalent circuit using register "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_MAX_ADDR[11]~_emulated" and latch "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_MAX_ADDR[11]~49" File: /home/bilal/Image-Transfert/DE0-Nano/sdram_control/sdram_control.v Line: 437
    Warning (13310): Register "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_MAX_ADDR[22]" is converted into an equivalent circuit using register "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_MAX_ADDR[22]~_emulated" and latch "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_MAX_ADDR[22]~1" File: /home/bilal/Image-Transfert/DE0-Nano/sdram_control/sdram_control.v Line: 437
    Warning (13310): Register "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_MAX_ADDR[21]" is converted into an equivalent circuit using register "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_MAX_ADDR[21]~_emulated" and latch "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_MAX_ADDR[21]~5" File: /home/bilal/Image-Transfert/DE0-Nano/sdram_control/sdram_control.v Line: 437
    Warning (13310): Register "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_MAX_ADDR[20]" is converted into an equivalent circuit using register "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_MAX_ADDR[20]~_emulated" and latch "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_MAX_ADDR[20]~9" File: /home/bilal/Image-Transfert/DE0-Nano/sdram_control/sdram_control.v Line: 437
    Warning (13310): Register "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_MAX_ADDR[19]" is converted into an equivalent circuit using register "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_MAX_ADDR[19]~_emulated" and latch "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_MAX_ADDR[19]~13" File: /home/bilal/Image-Transfert/DE0-Nano/sdram_control/sdram_control.v Line: 437
    Warning (13310): Register "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_MAX_ADDR[18]" is converted into an equivalent circuit using register "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_MAX_ADDR[18]~_emulated" and latch "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_MAX_ADDR[18]~17" File: /home/bilal/Image-Transfert/DE0-Nano/sdram_control/sdram_control.v Line: 437
    Warning (13310): Register "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_MAX_ADDR[17]" is converted into an equivalent circuit using register "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_MAX_ADDR[17]~_emulated" and latch "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_MAX_ADDR[17]~21" File: /home/bilal/Image-Transfert/DE0-Nano/sdram_control/sdram_control.v Line: 437
    Warning (13310): Register "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_MAX_ADDR[16]" is converted into an equivalent circuit using register "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_MAX_ADDR[16]~_emulated" and latch "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_MAX_ADDR[16]~25" File: /home/bilal/Image-Transfert/DE0-Nano/sdram_control/sdram_control.v Line: 437
    Warning (13310): Register "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_MAX_ADDR[15]" is converted into an equivalent circuit using register "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_MAX_ADDR[15]~_emulated" and latch "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_MAX_ADDR[15]~29" File: /home/bilal/Image-Transfert/DE0-Nano/sdram_control/sdram_control.v Line: 437
    Warning (13310): Register "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_MAX_ADDR[14]" is converted into an equivalent circuit using register "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_MAX_ADDR[14]~_emulated" and latch "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_MAX_ADDR[14]~33" File: /home/bilal/Image-Transfert/DE0-Nano/sdram_control/sdram_control.v Line: 437
    Warning (13310): Register "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_MAX_ADDR[13]" is converted into an equivalent circuit using register "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_MAX_ADDR[13]~_emulated" and latch "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_MAX_ADDR[13]~37" File: /home/bilal/Image-Transfert/DE0-Nano/sdram_control/sdram_control.v Line: 437
    Warning (13310): Register "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_MAX_ADDR[12]" is converted into an equivalent circuit using register "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_MAX_ADDR[12]~_emulated" and latch "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_MAX_ADDR[12]~41" File: /home/bilal/Image-Transfert/DE0-Nano/sdram_control/sdram_control.v Line: 437
    Warning (13310): Register "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_MAX_ADDR[11]" is converted into an equivalent circuit using register "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_MAX_ADDR[11]~_emulated" and latch "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_MAX_ADDR[11]~45" File: /home/bilal/Image-Transfert/DE0-Nano/sdram_control/sdram_control.v Line: 437
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LED[0]" is stuck at GND File: /home/bilal/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 87
    Warning (13410): Pin "LED[1]" is stuck at GND File: /home/bilal/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 87
    Warning (13410): Pin "LED[2]" is stuck at GND File: /home/bilal/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 87
    Warning (13410): Pin "LED[3]" is stuck at GND File: /home/bilal/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 87
    Warning (13410): Pin "LED[4]" is stuck at GND File: /home/bilal/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 87
    Warning (13410): Pin "LED[5]" is stuck at GND File: /home/bilal/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 87
    Warning (13410): Pin "LED[6]" is stuck at GND File: /home/bilal/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 87
    Warning (13410): Pin "LED[7]" is stuck at GND File: /home/bilal/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 87
    Warning (13410): Pin "EPCS_ASDO" is stuck at GND File: /home/bilal/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 108
    Warning (13410): Pin "EPCS_DCLK" is stuck at GND File: /home/bilal/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 110
    Warning (13410): Pin "EPCS_NCSO" is stuck at GND File: /home/bilal/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 111
    Warning (13410): Pin "G_SENSOR_CS_N" is stuck at GND File: /home/bilal/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 114
    Warning (13410): Pin "I2C_SCLK" is stuck at GND File: /home/bilal/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 116
    Warning (13410): Pin "ADC_CS_N" is stuck at GND File: /home/bilal/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 120
    Warning (13410): Pin "ADC_SADDR" is stuck at GND File: /home/bilal/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 121
    Warning (13410): Pin "ADC_SCLK" is stuck at GND File: /home/bilal/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 122
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 182 registers lost all their fanouts during netlist optimizations.
Info (17036): Removed 7 MSB VCC or GND address nodes from RAM block "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ALTSYNCRAM" File: /home/bilal/Image-Transfert/DE0-Nano/db/altsyncram_rj31.tdf Line: 38
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|done" File: /home/bilal/Image-Transfert/DE0-Nano/i2c_touch_config.v Line: 62
    Info (17048): Logic cell "unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_al" File: /home/bilal/Image-Transfert/DE0-Nano/i2c_touch_config.v Line: 68
    Info (17048): Logic cell "unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|sto" File: /home/bilal/Image-Transfert/DE0-Nano/i2c_touch_config.v Line: 76
    Info (17048): Logic cell "unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|rd" File: /home/bilal/Image-Transfert/DE0-Nano/i2c_touch_config.v Line: 77
    Info (17048): Logic cell "unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|wr" File: /home/bilal/Image-Transfert/DE0-Nano/i2c_touch_config.v Line: 78
    Info (17048): Logic cell "unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|sta" File: /home/bilal/Image-Transfert/DE0-Nano/i2c_touch_config.v Line: 75
    Info (17048): Logic cell "unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|ack" File: /home/bilal/Image-Transfert/DE0-Nano/i2c_touch_config.v Line: 80
    Info (17048): Logic cell "unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|REG_GESTURE[7]" File: /home/bilal/Image-Transfert/DE0-Nano/i2c_touch_config.v Line: 281
    Info (17048): Logic cell "unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|REG_GESTURE[6]" File: /home/bilal/Image-Transfert/DE0-Nano/i2c_touch_config.v Line: 281
    Info (17048): Logic cell "unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|REG_GESTURE[5]" File: /home/bilal/Image-Transfert/DE0-Nano/i2c_touch_config.v Line: 281
    Info (17048): Logic cell "unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|REG_GESTURE[4]" File: /home/bilal/Image-Transfert/DE0-Nano/i2c_touch_config.v Line: 281
    Info (17048): Logic cell "unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|REG_GESTURE[2]" File: /home/bilal/Image-Transfert/DE0-Nano/i2c_touch_config.v Line: 281
    Info (17048): Logic cell "unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|REG_GESTURE[1]" File: /home/bilal/Image-Transfert/DE0-Nano/i2c_touch_config.v Line: 281
    Info (17048): Logic cell "unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|REG_GESTURE[0]" File: /home/bilal/Image-Transfert/DE0-Nano/i2c_touch_config.v Line: 281
    Info (17048): Logic cell "unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|REG_GESTURE[3]" File: /home/bilal/Image-Transfert/DE0-Nano/i2c_touch_config.v Line: 281
Info (13000): Registers with preset signals will power-up high File: /home/bilal/altera_lite/16.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd Line: 373
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file /home/bilal/Image-Transfert/DE0-Nano/DE0_NANO.map.smsg
Critical Warning (35025): Partially connected in-system debug instance "auto_signaltap_0" to 33 of its 357 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 324 missing sources or connections.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning (15400): WYSIWYG primitive "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0" has a port clk0 that is stuck at GND File: /home/bilal/Image-Transfert/DE0-Nano/db/altsyncram_rj31.tdf Line: 38
Warning (15400): WYSIWYG primitive "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a1" has a port clk0 that is stuck at GND File: /home/bilal/Image-Transfert/DE0-Nano/db/altsyncram_rj31.tdf Line: 38
Warning (15400): WYSIWYG primitive "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a2" has a port clk0 that is stuck at GND File: /home/bilal/Image-Transfert/DE0-Nano/db/altsyncram_rj31.tdf Line: 38
Warning (15400): WYSIWYG primitive "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a3" has a port clk0 that is stuck at GND File: /home/bilal/Image-Transfert/DE0-Nano/db/altsyncram_rj31.tdf Line: 38
Warning (15400): WYSIWYG primitive "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a4" has a port clk0 that is stuck at GND File: /home/bilal/Image-Transfert/DE0-Nano/db/altsyncram_rj31.tdf Line: 38
Warning (15400): WYSIWYG primitive "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a5" has a port clk0 that is stuck at GND File: /home/bilal/Image-Transfert/DE0-Nano/db/altsyncram_rj31.tdf Line: 38
Warning (15400): WYSIWYG primitive "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a6" has a port clk0 that is stuck at GND File: /home/bilal/Image-Transfert/DE0-Nano/db/altsyncram_rj31.tdf Line: 38
Warning (15400): WYSIWYG primitive "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a7" has a port clk0 that is stuck at GND File: /home/bilal/Image-Transfert/DE0-Nano/db/altsyncram_rj31.tdf Line: 38
Warning (15400): WYSIWYG primitive "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a8" has a port clk0 that is stuck at GND File: /home/bilal/Image-Transfert/DE0-Nano/db/altsyncram_rj31.tdf Line: 38
Warning (15400): WYSIWYG primitive "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a9" has a port clk0 that is stuck at GND File: /home/bilal/Image-Transfert/DE0-Nano/db/altsyncram_rj31.tdf Line: 38
Warning (15400): WYSIWYG primitive "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a10" has a port clk0 that is stuck at GND File: /home/bilal/Image-Transfert/DE0-Nano/db/altsyncram_rj31.tdf Line: 38
Warning (15400): WYSIWYG primitive "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a11" has a port clk0 that is stuck at GND File: /home/bilal/Image-Transfert/DE0-Nano/db/altsyncram_rj31.tdf Line: 38
Warning (15400): WYSIWYG primitive "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a12" has a port clk0 that is stuck at GND File: /home/bilal/Image-Transfert/DE0-Nano/db/altsyncram_rj31.tdf Line: 38
Warning (15400): WYSIWYG primitive "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a13" has a port clk0 that is stuck at GND File: /home/bilal/Image-Transfert/DE0-Nano/db/altsyncram_rj31.tdf Line: 38
Warning (15400): WYSIWYG primitive "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a14" has a port clk0 that is stuck at GND File: /home/bilal/Image-Transfert/DE0-Nano/db/altsyncram_rj31.tdf Line: 38
Warning (15400): WYSIWYG primitive "unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a15" has a port clk0 that is stuck at GND File: /home/bilal/Image-Transfert/DE0-Nano/db/altsyncram_rj31.tdf Line: 38
Warning (21074): Design contains 14 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[0]" File: /home/bilal/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 90
    Warning (15610): No output dependent on input pin "KEY[1]" File: /home/bilal/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 90
    Warning (15610): No output dependent on input pin "SW[0]" File: /home/bilal/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 93
    Warning (15610): No output dependent on input pin "SW[1]" File: /home/bilal/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 93
    Warning (15610): No output dependent on input pin "SW[2]" File: /home/bilal/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 93
    Warning (15610): No output dependent on input pin "SW[3]" File: /home/bilal/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 93
    Warning (15610): No output dependent on input pin "EPCS_DATA0" File: /home/bilal/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 109
    Warning (15610): No output dependent on input pin "G_SENSOR_INT" File: /home/bilal/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 115
    Warning (15610): No output dependent on input pin "ADC_SDAT" File: /home/bilal/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 123
    Warning (15610): No output dependent on input pin "GPIO_2_IN[0]" File: /home/bilal/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 127
    Warning (15610): No output dependent on input pin "GPIO_2_IN[1]" File: /home/bilal/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 127
    Warning (15610): No output dependent on input pin "GPIO_2_IN[2]" File: /home/bilal/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 127
    Warning (15610): No output dependent on input pin "GPIO_0_IN[0]" File: /home/bilal/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 131
    Warning (15610): No output dependent on input pin "GPIO_0_IN[1]" File: /home/bilal/Image-Transfert/DE0-Nano/DE0_NANO.sv Line: 131
Info (21057): Implemented 8068 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 19 input pins
    Info (21059): Implemented 68 output pins
    Info (21060): Implemented 65 bidirectional pins
    Info (21061): Implemented 7559 logic cells
    Info (21064): Implemented 354 RAM segments
    Info (21065): Implemented 2 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 215 warnings
    Info: Peak virtual memory: 1490 megabytes
    Info: Processing ended: Thu Feb 23 15:40:21 2017
    Info: Elapsed time: 00:00:59
    Info: Total CPU time (on all processors): 00:01:40


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/bilal/Image-Transfert/DE0-Nano/DE0_NANO.map.smsg.


