###############################################################
#  Generated by:      Cadence Encounter 09.14-s273_1
#  OS:                Linux x86_64(Host ID eecad43.engr.sjsu.edu)
#  Generated on:      Thu Mar  5 20:33:10 2015
#  Command:           timeDesign -postRoute -hold -pathReports -slackReports -numPaths 50 -prefix sfilt_postRouteHPreOP -outDir timingReports
###############################################################
Path 1: VIOLATED Hold Check with Pin pipe/mult_97/clk_r_REG1_S2/CLK 
Endpoint:   pipe/mult_97/clk_r_REG1_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: pipe/mult_97/clk_r_REG0_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.891
+ Hold                         -0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.136
  Arrival Time                  0.999
  Slack Time                   -0.137
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                            |              |          |       |       |  Time   |   Time   | 
     |----------------------------+--------------+----------+-------+-------+---------+----------| 
     |                            | clk ^        |          | 0.000 |       |   0.000 |    0.137 | 
     | clk__L1_I0                 | A ^ -> Y ^   | CLKBUF1  | 0.134 | 0.198 |   0.197 |    0.335 | 
     | clk__L2_I2                 | A ^ -> Y ^   | CLKBUF1  | 0.092 | 0.201 |   0.398 |    0.536 | 
     | clk__L3_I7                 | A ^ -> Y ^   | CLKBUF1  | 0.203 | 0.247 |   0.645 |    0.782 | 
     | clk__L4_I37                | A ^ -> Y ^   | CLKBUF1  | 0.133 | 0.239 |   0.884 |    1.021 | 
     | pipe/mult_97/clk_r_REG0_S1 | CLK ^ -> Q ^ | DFFPOSX1 | 0.045 | 0.115 |   0.999 |    1.136 | 
     | pipe/mult_97/clk_r_REG1_S2 | D ^          | DFFPOSX1 | 0.045 | 0.000 |   0.999 |    1.136 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                            |            |          |       |       |  Time   |   Time   | 
     |----------------------------+------------+----------+-------+-------+---------+----------| 
     |                            | clk ^      |          | 0.000 |       |   0.000 |   -0.137 | 
     | clk__L1_I0                 | A ^ -> Y ^ | CLKBUF1  | 0.134 | 0.198 |   0.198 |    0.060 | 
     | clk__L2_I2                 | A ^ -> Y ^ | CLKBUF1  | 0.092 | 0.201 |   0.398 |    0.261 | 
     | clk__L3_I7                 | A ^ -> Y ^ | CLKBUF1  | 0.203 | 0.247 |   0.645 |    0.508 | 
     | clk__L4_I38                | A ^ -> Y ^ | CLKBUF1  | 0.137 | 0.239 |   0.884 |    0.747 | 
     | pipe/mult_97/clk_r_REG1_S2 | CLK ^      | DFFPOSX1 | 0.137 | 0.007 |   0.891 |    0.754 | 
     +-----------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Hold Check with Pin pipe/clk_r_REG270_S2/CLK 
Endpoint:   pipe/clk_r_REG270_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: pipe/clk_r_REG269_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.879
+ Hold                         -0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.124
  Arrival Time                  0.991
  Slack Time                   -0.133
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                      |              |          |       |       |  Time   |   Time   | 
     |----------------------+--------------+----------+-------+-------+---------+----------| 
     |                      | clk ^        |          | 0.000 |       |   0.000 |    0.133 | 
     | clk__L1_I0           | A ^ -> Y ^   | CLKBUF1  | 0.134 | 0.198 |   0.198 |    0.331 | 
     | clk__L2_I0           | A ^ -> Y ^   | CLKBUF1  | 0.118 | 0.208 |   0.405 |    0.538 | 
     | clk__L3_I1           | A ^ -> Y ^   | CLKBUF1  | 0.169 | 0.241 |   0.647 |    0.780 | 
     | clk__L4_I9           | A ^ -> Y ^   | CLKBUF1  | 0.136 | 0.228 |   0.875 |    1.008 | 
     | pipe/clk_r_REG269_S1 | CLK ^ -> Q ^ | DFFPOSX1 | 0.044 | 0.116 |   0.991 |    1.124 | 
     | pipe/clk_r_REG270_S2 | D ^          | DFFPOSX1 | 0.044 | 0.000 |   0.991 |    1.124 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                      |            |          |       |       |  Time   |   Time   | 
     |----------------------+------------+----------+-------+-------+---------+----------| 
     |                      | clk ^      |          | 0.000 |       |   0.000 |   -0.133 | 
     | clk__L1_I0           | A ^ -> Y ^ | CLKBUF1  | 0.134 | 0.198 |   0.198 |    0.064 | 
     | clk__L2_I0           | A ^ -> Y ^ | CLKBUF1  | 0.118 | 0.208 |   0.405 |    0.272 | 
     | clk__L3_I1           | A ^ -> Y ^ | CLKBUF1  | 0.169 | 0.241 |   0.647 |    0.513 | 
     | clk__L4_I9           | A ^ -> Y ^ | CLKBUF1  | 0.136 | 0.228 |   0.875 |    0.742 | 
     | pipe/clk_r_REG270_S2 | CLK ^      | DFFPOSX1 | 0.136 | 0.004 |   0.879 |    0.745 | 
     +-----------------------------------------------------------------------------------+ 
Path 3: VIOLATED Hold Check with Pin pipe/clk_r_REG260_S2/CLK 
Endpoint:   pipe/clk_r_REG260_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: pipe/clk_r_REG259_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.878
+ Hold                         -0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.123
  Arrival Time                  0.991
  Slack Time                   -0.133
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                      |              |          |       |       |  Time   |   Time   | 
     |----------------------+--------------+----------+-------+-------+---------+----------| 
     |                      | clk ^        |          | 0.000 |       |   0.000 |    0.133 | 
     | clk__L1_I0           | A ^ -> Y ^   | CLKBUF1  | 0.134 | 0.198 |   0.197 |    0.330 | 
     | clk__L2_I0           | A ^ -> Y ^   | CLKBUF1  | 0.118 | 0.208 |   0.405 |    0.538 | 
     | clk__L3_I1           | A ^ -> Y ^   | CLKBUF1  | 0.169 | 0.241 |   0.647 |    0.779 | 
     | clk__L4_I10          | A ^ -> Y ^   | CLKBUF1  | 0.139 | 0.226 |   0.873 |    1.005 | 
     | pipe/clk_r_REG259_S1 | CLK ^ -> Q ^ | DFFPOSX1 | 0.045 | 0.118 |   0.991 |    1.123 | 
     | pipe/clk_r_REG260_S2 | D ^          | DFFPOSX1 | 0.045 | 0.000 |   0.991 |    1.123 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                      |            |          |       |       |  Time   |   Time   | 
     |----------------------+------------+----------+-------+-------+---------+----------| 
     |                      | clk ^      |          | 0.000 |       |   0.000 |   -0.133 | 
     | clk__L1_I0           | A ^ -> Y ^ | CLKBUF1  | 0.134 | 0.198 |   0.198 |    0.065 | 
     | clk__L2_I0           | A ^ -> Y ^ | CLKBUF1  | 0.118 | 0.208 |   0.405 |    0.273 | 
     | clk__L3_I1           | A ^ -> Y ^ | CLKBUF1  | 0.169 | 0.241 |   0.647 |    0.514 | 
     | clk__L4_I10          | A ^ -> Y ^ | CLKBUF1  | 0.139 | 0.226 |   0.873 |    0.740 | 
     | pipe/clk_r_REG260_S2 | CLK ^      | DFFPOSX1 | 0.139 | 0.005 |   0.878 |    0.746 | 
     +-----------------------------------------------------------------------------------+ 
Path 4: VIOLATED Hold Check with Pin pipe/clk_r_REG256_S2/CLK 
Endpoint:   pipe/clk_r_REG256_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: pipe/clk_r_REG255_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.881
+ Hold                         -0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.126
  Arrival Time                  0.994
  Slack Time                   -0.132
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                      |              |          |       |       |  Time   |   Time   | 
     |----------------------+--------------+----------+-------+-------+---------+----------| 
     |                      | clk ^        |          | 0.000 |       |   0.000 |    0.132 | 
     | clk__L1_I0           | A ^ -> Y ^   | CLKBUF1  | 0.134 | 0.198 |   0.197 |    0.330 | 
     | clk__L2_I0           | A ^ -> Y ^   | CLKBUF1  | 0.118 | 0.208 |   0.405 |    0.537 | 
     | clk__L3_I1           | A ^ -> Y ^   | CLKBUF1  | 0.169 | 0.241 |   0.647 |    0.779 | 
     | clk__L4_I8           | A ^ -> Y ^   | CLKBUF1  | 0.142 | 0.227 |   0.874 |    1.006 | 
     | pipe/clk_r_REG255_S1 | CLK ^ -> Q ^ | DFFPOSX1 | 0.045 | 0.120 |   0.994 |    1.126 | 
     | pipe/clk_r_REG256_S2 | D ^          | DFFPOSX1 | 0.045 | 0.000 |   0.994 |    1.126 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                      |            |          |       |       |  Time   |   Time   | 
     |----------------------+------------+----------+-------+-------+---------+----------| 
     |                      | clk ^      |          | 0.000 |       |   0.000 |   -0.132 | 
     | clk__L1_I0           | A ^ -> Y ^ | CLKBUF1  | 0.134 | 0.198 |   0.198 |    0.065 | 
     | clk__L2_I0           | A ^ -> Y ^ | CLKBUF1  | 0.118 | 0.208 |   0.405 |    0.273 | 
     | clk__L3_I1           | A ^ -> Y ^ | CLKBUF1  | 0.169 | 0.241 |   0.647 |    0.514 | 
     | clk__L4_I8           | A ^ -> Y ^ | CLKBUF1  | 0.142 | 0.227 |   0.874 |    0.742 | 
     | pipe/clk_r_REG256_S2 | CLK ^      | DFFPOSX1 | 0.142 | 0.007 |   0.881 |    0.749 | 
     +-----------------------------------------------------------------------------------+ 
Path 5: VIOLATED Hold Check with Pin pipe/clk_r_REG258_S2/CLK 
Endpoint:   pipe/clk_r_REG258_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: pipe/clk_r_REG257_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.877
+ Hold                         -0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.122
  Arrival Time                  0.991
  Slack Time                   -0.131
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                      |              |          |       |       |  Time   |   Time   | 
     |----------------------+--------------+----------+-------+-------+---------+----------| 
     |                      | clk ^        |          | 0.000 |       |   0.000 |    0.131 | 
     | clk__L1_I0           | A ^ -> Y ^   | CLKBUF1  | 0.134 | 0.198 |   0.197 |    0.328 | 
     | clk__L2_I0           | A ^ -> Y ^   | CLKBUF1  | 0.118 | 0.208 |   0.405 |    0.536 | 
     | clk__L3_I1           | A ^ -> Y ^   | CLKBUF1  | 0.169 | 0.241 |   0.647 |    0.778 | 
     | clk__L4_I8           | A ^ -> Y ^   | CLKBUF1  | 0.142 | 0.227 |   0.874 |    1.005 | 
     | pipe/clk_r_REG257_S1 | CLK ^ -> Q ^ | DFFPOSX1 | 0.045 | 0.117 |   0.991 |    1.122 | 
     | pipe/clk_r_REG258_S2 | D ^          | DFFPOSX1 | 0.045 | 0.000 |   0.991 |    1.122 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                      |            |          |       |       |  Time   |   Time   | 
     |----------------------+------------+----------+-------+-------+---------+----------| 
     |                      | clk ^      |          | 0.000 |       |   0.000 |   -0.131 | 
     | clk__L1_I0           | A ^ -> Y ^ | CLKBUF1  | 0.134 | 0.198 |   0.198 |    0.067 | 
     | clk__L2_I0           | A ^ -> Y ^ | CLKBUF1  | 0.118 | 0.208 |   0.405 |    0.274 | 
     | clk__L3_I1           | A ^ -> Y ^ | CLKBUF1  | 0.169 | 0.241 |   0.647 |    0.516 | 
     | clk__L4_I10          | A ^ -> Y ^ | CLKBUF1  | 0.139 | 0.226 |   0.873 |    0.742 | 
     | pipe/clk_r_REG258_S2 | CLK ^      | DFFPOSX1 | 0.139 | 0.004 |   0.877 |    0.746 | 
     +-----------------------------------------------------------------------------------+ 
Path 6: VIOLATED Hold Check with Pin pipe/clk_r_REG268_S2/CLK 
Endpoint:   pipe/clk_r_REG268_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: pipe/clk_r_REG267_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.872
+ Hold                         -0.004
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.118
  Arrival Time                  0.989
  Slack Time                   -0.129
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                      |              |          |       |       |  Time   |   Time   | 
     |----------------------+--------------+----------+-------+-------+---------+----------| 
     |                      | clk ^        |          | 0.000 |       |   0.000 |    0.129 | 
     | clk__L1_I0           | A ^ -> Y ^   | CLKBUF1  | 0.134 | 0.198 |   0.198 |    0.327 | 
     | clk__L2_I0           | A ^ -> Y ^   | CLKBUF1  | 0.118 | 0.208 |   0.405 |    0.534 | 
     | clk__L3_I0           | A ^ -> Y ^   | CLKBUF1  | 0.162 | 0.238 |   0.644 |    0.773 | 
     | clk__L4_I1           | A ^ -> Y ^   | CLKBUF1  | 0.133 | 0.225 |   0.868 |    0.997 | 
     | pipe/clk_r_REG267_S1 | CLK ^ -> Q ^ | DFFPOSX1 | 0.052 | 0.120 |   0.988 |    1.118 | 
     | pipe/clk_r_REG268_S2 | D ^          | DFFPOSX1 | 0.052 | 0.000 |   0.989 |    1.118 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                      |            |          |       |       |  Time   |   Time   | 
     |----------------------+------------+----------+-------+-------+---------+----------| 
     |                      | clk ^      |          | 0.000 |       |   0.000 |   -0.129 | 
     | clk__L1_I0           | A ^ -> Y ^ | CLKBUF1  | 0.134 | 0.198 |   0.198 |    0.068 | 
     | clk__L2_I0           | A ^ -> Y ^ | CLKBUF1  | 0.118 | 0.208 |   0.405 |    0.276 | 
     | clk__L3_I0           | A ^ -> Y ^ | CLKBUF1  | 0.162 | 0.238 |   0.643 |    0.514 | 
     | clk__L4_I1           | A ^ -> Y ^ | CLKBUF1  | 0.133 | 0.225 |   0.868 |    0.739 | 
     | pipe/clk_r_REG268_S2 | CLK ^      | DFFPOSX1 | 0.133 | 0.004 |   0.872 |    0.743 | 
     +-----------------------------------------------------------------------------------+ 
Path 7: VIOLATED Hold Check with Pin pipe/clk_r_REG262_S2/CLK 
Endpoint:   pipe/clk_r_REG262_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: pipe/clk_r_REG261_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.877
+ Hold                         -0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.122
  Arrival Time                  0.999
  Slack Time                   -0.123
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                      |              |          |       |       |  Time   |   Time   | 
     |----------------------+--------------+----------+-------+-------+---------+----------| 
     |                      | clk ^        |          | 0.000 |       |   0.000 |    0.123 | 
     | clk__L1_I0           | A ^ -> Y ^   | CLKBUF1  | 0.134 | 0.198 |   0.197 |    0.320 | 
     | clk__L2_I0           | A ^ -> Y ^   | CLKBUF1  | 0.118 | 0.208 |   0.405 |    0.528 | 
     | clk__L3_I1           | A ^ -> Y ^   | CLKBUF1  | 0.169 | 0.241 |   0.647 |    0.770 | 
     | clk__L4_I10          | A ^ -> Y ^   | CLKBUF1  | 0.139 | 0.226 |   0.873 |    0.996 | 
     | pipe/clk_r_REG261_S1 | CLK ^ -> Q ^ | DFFPOSX1 | 0.051 | 0.126 |   0.999 |    1.122 | 
     | pipe/clk_r_REG262_S2 | D ^          | DFFPOSX1 | 0.051 | 0.000 |   0.999 |    1.122 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                      |            |          |       |       |  Time   |   Time   | 
     |----------------------+------------+----------+-------+-------+---------+----------| 
     |                      | clk ^      |          | 0.000 |       |   0.000 |   -0.123 | 
     | clk__L1_I0           | A ^ -> Y ^ | CLKBUF1  | 0.134 | 0.198 |   0.198 |    0.074 | 
     | clk__L2_I0           | A ^ -> Y ^ | CLKBUF1  | 0.118 | 0.208 |   0.405 |    0.282 | 
     | clk__L3_I0           | A ^ -> Y ^ | CLKBUF1  | 0.162 | 0.238 |   0.643 |    0.520 | 
     | clk__L4_I3           | A ^ -> Y ^ | CLKBUF1  | 0.141 | 0.229 |   0.872 |    0.749 | 
     | pipe/clk_r_REG262_S2 | CLK ^      | DFFPOSX1 | 0.141 | 0.005 |   0.877 |    0.754 | 
     +-----------------------------------------------------------------------------------+ 
Path 8: VIOLATED Hold Check with Pin pipe/clk_r_REG266_S2/CLK 
Endpoint:   pipe/clk_r_REG266_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: pipe/clk_r_REG265_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.873
+ Hold                         -0.004
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.119
  Arrival Time                  1.002
  Slack Time                   -0.117
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                      |              |          |       |       |  Time   |   Time   | 
     |----------------------+--------------+----------+-------+-------+---------+----------| 
     |                      | clk ^        |          | 0.000 |       |   0.000 |    0.117 | 
     | clk__L1_I0           | A ^ -> Y ^   | CLKBUF1  | 0.134 | 0.198 |   0.197 |    0.315 | 
     | clk__L2_I0           | A ^ -> Y ^   | CLKBUF1  | 0.118 | 0.208 |   0.405 |    0.522 | 
     | clk__L3_I0           | A ^ -> Y ^   | CLKBUF1  | 0.162 | 0.238 |   0.643 |    0.761 | 
     | clk__L4_I1           | A ^ -> Y ^   | CLKBUF1  | 0.133 | 0.225 |   0.868 |    0.985 | 
     | pipe/clk_r_REG265_S1 | CLK ^ -> Q ^ | DFFPOSX1 | 0.059 | 0.133 |   1.001 |    1.118 | 
     | pipe/clk_r_REG266_S2 | D ^          | DFFPOSX1 | 0.059 | 0.001 |   1.002 |    1.119 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                      |            |          |       |       |  Time   |   Time   | 
     |----------------------+------------+----------+-------+-------+---------+----------| 
     |                      | clk ^      |          | 0.000 |       |   0.000 |   -0.117 | 
     | clk__L1_I0           | A ^ -> Y ^ | CLKBUF1  | 0.134 | 0.198 |   0.198 |    0.080 | 
     | clk__L2_I0           | A ^ -> Y ^ | CLKBUF1  | 0.118 | 0.208 |   0.405 |    0.288 | 
     | clk__L3_I0           | A ^ -> Y ^ | CLKBUF1  | 0.162 | 0.238 |   0.643 |    0.526 | 
     | clk__L4_I1           | A ^ -> Y ^ | CLKBUF1  | 0.133 | 0.225 |   0.868 |    0.751 | 
     | pipe/clk_r_REG266_S2 | CLK ^      | DFFPOSX1 | 0.133 | 0.004 |   0.873 |    0.755 | 
     +-----------------------------------------------------------------------------------+ 
Path 9: VIOLATED Hold Check with Pin pipe/clk_r_REG264_S2/CLK 
Endpoint:   pipe/clk_r_REG264_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: pipe/clk_r_REG263_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.876
+ Hold                         -0.004
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.122
  Arrival Time                  1.005
  Slack Time                   -0.117
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                      |              |          |       |       |  Time   |   Time   | 
     |----------------------+--------------+----------+-------+-------+---------+----------| 
     |                      | clk ^        |          | 0.000 |       |   0.000 |    0.117 | 
     | clk__L1_I0           | A ^ -> Y ^   | CLKBUF1  | 0.134 | 0.198 |   0.197 |    0.314 | 
     | clk__L2_I0           | A ^ -> Y ^   | CLKBUF1  | 0.118 | 0.208 |   0.405 |    0.522 | 
     | clk__L3_I0           | A ^ -> Y ^   | CLKBUF1  | 0.162 | 0.238 |   0.643 |    0.760 | 
     | clk__L4_I1           | A ^ -> Y ^   | CLKBUF1  | 0.133 | 0.225 |   0.868 |    0.985 | 
     | pipe/clk_r_REG263_S1 | CLK ^ -> Q ^ | DFFPOSX1 | 0.064 | 0.136 |   1.004 |    1.121 | 
     | pipe/clk_r_REG264_S2 | D ^          | DFFPOSX1 | 0.064 | 0.001 |   1.005 |    1.122 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                      |            |          |       |       |  Time   |   Time   | 
     |----------------------+------------+----------+-------+-------+---------+----------| 
     |                      | clk ^      |          | 0.000 |       |   0.000 |   -0.117 | 
     | clk__L1_I0           | A ^ -> Y ^ | CLKBUF1  | 0.134 | 0.198 |   0.198 |    0.081 | 
     | clk__L2_I0           | A ^ -> Y ^ | CLKBUF1  | 0.118 | 0.208 |   0.405 |    0.288 | 
     | clk__L3_I0           | A ^ -> Y ^ | CLKBUF1  | 0.162 | 0.238 |   0.643 |    0.527 | 
     | clk__L4_I3           | A ^ -> Y ^ | CLKBUF1  | 0.141 | 0.229 |   0.872 |    0.755 | 
     | pipe/clk_r_REG264_S2 | CLK ^      | DFFPOSX1 | 0.141 | 0.004 |   0.876 |    0.759 | 
     +-----------------------------------------------------------------------------------+ 
Path 10: VIOLATED Hold Check with Pin pipe/mult_97/clk_r_REG119_S2/CLK 
Endpoint:   pipe/mult_97/clk_r_REG119_S2/D (^) checked with  leading edge of 
'clk'
Beginpoint: pipe/mult_97/clk_r_REG118_S1/Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.886
+ Hold                         -0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.133
  Arrival Time                  1.032
  Slack Time                   -0.102
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                              |              |          |       |       |  Time   |   Time   | 
     |------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                              | clk ^        |          | 0.000 |       |   0.000 |    0.102 | 
     | clk__L1_I0                   | A ^ -> Y ^   | CLKBUF1  | 0.134 | 0.198 |   0.197 |    0.299 | 
     | clk__L2_I2                   | A ^ -> Y ^   | CLKBUF1  | 0.092 | 0.201 |   0.398 |    0.500 | 
     | clk__L3_I7                   | A ^ -> Y ^   | CLKBUF1  | 0.203 | 0.247 |   0.645 |    0.747 | 
     | clk__L4_I37                  | A ^ -> Y ^   | CLKBUF1  | 0.133 | 0.239 |   0.884 |    0.986 | 
     | pipe/mult_97/clk_r_REG118_S1 | CLK ^ -> Q ^ | DFFPOSX1 | 0.081 | 0.147 |   1.031 |    1.133 | 
     | pipe/mult_97/clk_r_REG119_S2 | D ^          | DFFPOSX1 | 0.081 | 0.000 |   1.032 |    1.133 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                              |            |          |       |       |  Time   |   Time   | 
     |------------------------------+------------+----------+-------+-------+---------+----------| 
     |                              | clk ^      |          | 0.000 |       |   0.000 |   -0.102 | 
     | clk__L1_I0                   | A ^ -> Y ^ | CLKBUF1  | 0.134 | 0.198 |   0.198 |    0.096 | 
     | clk__L2_I2                   | A ^ -> Y ^ | CLKBUF1  | 0.092 | 0.201 |   0.398 |    0.297 | 
     | clk__L3_I7                   | A ^ -> Y ^ | CLKBUF1  | 0.203 | 0.247 |   0.645 |    0.543 | 
     | clk__L4_I37                  | A ^ -> Y ^ | CLKBUF1  | 0.133 | 0.239 |   0.884 |    0.782 | 
     | pipe/mult_97/clk_r_REG119_S2 | CLK ^      | DFFPOSX1 | 0.133 | 0.002 |   0.886 |    0.784 | 
     +-------------------------------------------------------------------------------------------+ 
Path 11: VIOLATED Hold Check with Pin \cmd_2_reg[1] /CLK 
Endpoint:   \cmd_2_reg[1] /D (v) checked with  leading edge of 'clk'
Beginpoint: \cmd_1_reg[1] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.872
+ Hold                          0.030
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.152
  Arrival Time                  1.134
  Slack Time                   -0.018
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance    |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |               |              |         |       |       |  Time   |   Time   | 
     |---------------+--------------+---------+-------+-------+---------+----------| 
     |               | clk ^        |         | 0.000 |       |   0.000 |    0.018 | 
     | clk__L1_I0    | A ^ -> Y ^   | CLKBUF1 | 0.134 | 0.198 |   0.198 |    0.215 | 
     | clk__L2_I0    | A ^ -> Y ^   | CLKBUF1 | 0.118 | 0.208 |   0.405 |    0.423 | 
     | clk__L3_I0    | A ^ -> Y ^   | CLKBUF1 | 0.162 | 0.238 |   0.643 |    0.661 | 
     | clk__L4_I4    | A ^ -> Y ^   | CLKBUF1 | 0.130 | 0.223 |   0.866 |    0.884 | 
     | \cmd_1_reg[1] | CLK ^ -> Q v | DFFSR   | 0.035 | 0.267 |   1.134 |    1.151 | 
     | \cmd_2_reg[1] | D v          | DFFSR   | 0.035 | 0.000 |   1.134 |    1.152 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |   Instance    |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |               |            |         |       |       |  Time   |   Time   | 
     |---------------+------------+---------+-------+-------+---------+----------| 
     |               | clk ^      |         | 0.000 |       |   0.000 |   -0.018 | 
     | clk__L1_I0    | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.198 |    0.180 | 
     | clk__L2_I0    | A ^ -> Y ^ | CLKBUF1 | 0.118 | 0.208 |   0.405 |    0.387 | 
     | clk__L3_I0    | A ^ -> Y ^ | CLKBUF1 | 0.162 | 0.238 |   0.643 |    0.626 | 
     | clk__L4_I2    | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.225 |   0.868 |    0.850 | 
     | \cmd_2_reg[1] | CLK ^      | DFFSR   | 0.134 | 0.004 |   0.872 |    0.854 | 
     +---------------------------------------------------------------------------+ 
Path 12: VIOLATED Hold Check with Pin \cmd_2_reg[0] /CLK 
Endpoint:   \cmd_2_reg[0] /D (v) checked with  leading edge of 'clk'
Beginpoint: \cmd_1_reg[0] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.871
+ Hold                          0.029
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.151
  Arrival Time                  1.138
  Slack Time                   -0.013
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance    |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |               |              |         |       |       |  Time   |   Time   | 
     |---------------+--------------+---------+-------+-------+---------+----------| 
     |               | clk ^        |         | 0.000 |       |   0.000 |    0.013 | 
     | clk__L1_I0    | A ^ -> Y ^   | CLKBUF1 | 0.134 | 0.198 |   0.198 |    0.211 | 
     | clk__L2_I0    | A ^ -> Y ^   | CLKBUF1 | 0.118 | 0.208 |   0.405 |    0.418 | 
     | clk__L3_I0    | A ^ -> Y ^   | CLKBUF1 | 0.162 | 0.238 |   0.643 |    0.657 | 
     | clk__L4_I4    | A ^ -> Y ^   | CLKBUF1 | 0.130 | 0.223 |   0.866 |    0.880 | 
     | \cmd_1_reg[0] | CLK ^ -> Q v | DFFSR   | 0.040 | 0.271 |   1.137 |    1.150 | 
     | \cmd_2_reg[0] | D v          | DFFSR   | 0.040 | 0.000 |   1.138 |    1.151 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |   Instance    |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |               |            |         |       |       |  Time   |   Time   | 
     |---------------+------------+---------+-------+-------+---------+----------| 
     |               | clk ^      |         | 0.000 |       |   0.000 |   -0.013 | 
     | clk__L1_I0    | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.198 |    0.184 | 
     | clk__L2_I0    | A ^ -> Y ^ | CLKBUF1 | 0.118 | 0.208 |   0.405 |    0.392 | 
     | clk__L3_I0    | A ^ -> Y ^ | CLKBUF1 | 0.162 | 0.238 |   0.643 |    0.630 | 
     | clk__L4_I2    | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.225 |   0.868 |    0.855 | 
     | \cmd_2_reg[0] | CLK ^      | DFFSR   | 0.134 | 0.003 |   0.871 |    0.858 | 
     +---------------------------------------------------------------------------+ 
Path 13: VIOLATED Hold Check with Pin push_1_reg/CLK 
Endpoint:   push_1_reg/D (v) checked with  leading edge of 'clk'
Beginpoint: push_0_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.875
+ Hold                          0.031
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.157
  Arrival Time                  1.145
  Slack Time                   -0.012
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |  Instance  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |            |              |         |       |       |  Time   |   Time   | 
     |------------+--------------+---------+-------+-------+---------+----------| 
     |            | clk ^        |         | 0.000 |       |   0.000 |    0.012 | 
     | clk__L1_I0 | A ^ -> Y ^   | CLKBUF1 | 0.134 | 0.198 |   0.198 |    0.209 | 
     | clk__L2_I0 | A ^ -> Y ^   | CLKBUF1 | 0.118 | 0.208 |   0.405 |    0.417 | 
     | clk__L3_I0 | A ^ -> Y ^   | CLKBUF1 | 0.162 | 0.238 |   0.643 |    0.655 | 
     | clk__L4_I0 | A ^ -> Y ^   | CLKBUF1 | 0.140 | 0.227 |   0.870 |    0.882 | 
     | push_0_reg | CLK ^ -> Q v | DFFSR   | 0.038 | 0.275 |   1.145 |    1.157 | 
     | push_1_reg | D v          | DFFSR   | 0.038 | 0.000 |   1.145 |    1.157 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |  Instance  |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |            |            |         |       |       |  Time   |   Time   | 
     |------------+------------+---------+-------+-------+---------+----------| 
     |            | clk ^      |         | 0.000 |       |   0.000 |   -0.012 | 
     | clk__L1_I0 | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.198 |    0.186 | 
     | clk__L2_I0 | A ^ -> Y ^ | CLKBUF1 | 0.118 | 0.208 |   0.405 |    0.393 | 
     | clk__L3_I0 | A ^ -> Y ^ | CLKBUF1 | 0.162 | 0.238 |   0.643 |    0.632 | 
     | clk__L4_I0 | A ^ -> Y ^ | CLKBUF1 | 0.140 | 0.227 |   0.870 |    0.859 | 
     | push_1_reg | CLK ^      | DFFSR   | 0.140 | 0.005 |   0.875 |    0.864 | 
     +------------------------------------------------------------------------+ 
Path 14: VIOLATED Hold Check with Pin \cmd_1_reg[1] /CLK 
Endpoint:   \cmd_1_reg[1] /D (v) checked with  leading edge of 'clk'
Beginpoint: \cmd0_reg[1] /Q  (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.869
+ Hold                          0.027
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.146
  Arrival Time                  1.144
  Slack Time                   -0.002
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance    |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |               |              |         |       |       |  Time   |   Time   | 
     |---------------+--------------+---------+-------+-------+---------+----------| 
     |               | clk ^        |         | 0.000 |       |   0.000 |    0.002 | 
     | clk__L1_I0    | A ^ -> Y ^   | CLKBUF1 | 0.134 | 0.198 |   0.198 |    0.199 | 
     | clk__L2_I0    | A ^ -> Y ^   | CLKBUF1 | 0.118 | 0.208 |   0.405 |    0.407 | 
     | clk__L3_I0    | A ^ -> Y ^   | CLKBUF1 | 0.162 | 0.238 |   0.643 |    0.645 | 
     | clk__L4_I4    | A ^ -> Y ^   | CLKBUF1 | 0.130 | 0.223 |   0.866 |    0.868 | 
     | \cmd0_reg[1]  | CLK ^ -> Q v | DFFSR   | 0.045 | 0.277 |   1.143 |    1.145 | 
     | \cmd_1_reg[1] | D v          | DFFSR   | 0.045 | 0.000 |   1.144 |    1.146 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |   Instance    |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |               |            |         |       |       |  Time   |   Time   | 
     |---------------+------------+---------+-------+-------+---------+----------| 
     |               | clk ^      |         | 0.000 |       |   0.000 |   -0.002 | 
     | clk__L1_I0    | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.198 |    0.196 | 
     | clk__L2_I0    | A ^ -> Y ^ | CLKBUF1 | 0.118 | 0.208 |   0.405 |    0.403 | 
     | clk__L3_I0    | A ^ -> Y ^ | CLKBUF1 | 0.162 | 0.238 |   0.643 |    0.642 | 
     | clk__L4_I4    | A ^ -> Y ^ | CLKBUF1 | 0.130 | 0.223 |   0.866 |    0.865 | 
     | \cmd_1_reg[1] | CLK ^      | DFFSR   | 0.130 | 0.002 |   0.869 |    0.867 | 
     +---------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin \cmd_1_reg[0] /CLK 
Endpoint:   \cmd_1_reg[0] /D (v) checked with  leading edge of 'clk'
Beginpoint: \cmd0_reg[0] /Q  (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.869
+ Hold                          0.027
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.145
  Arrival Time                  1.146
  Slack Time                    0.000
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance    |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |               |              |         |       |       |  Time   |   Time   | 
     |---------------+--------------+---------+-------+-------+---------+----------| 
     |               | clk ^        |         | 0.000 |       |   0.000 |   -0.000 | 
     | clk__L1_I0    | A ^ -> Y ^   | CLKBUF1 | 0.134 | 0.198 |   0.198 |    0.197 | 
     | clk__L2_I0    | A ^ -> Y ^   | CLKBUF1 | 0.118 | 0.208 |   0.405 |    0.405 | 
     | clk__L3_I0    | A ^ -> Y ^   | CLKBUF1 | 0.162 | 0.238 |   0.643 |    0.643 | 
     | clk__L4_I2    | A ^ -> Y ^   | CLKBUF1 | 0.134 | 0.225 |   0.868 |    0.868 | 
     | \cmd0_reg[0]  | CLK ^ -> Q v | DFFSR   | 0.046 | 0.277 |   1.145 |    1.145 | 
     | \cmd_1_reg[0] | D v          | DFFSR   | 0.046 | 0.000 |   1.146 |    1.145 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |   Instance    |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |               |            |         |       |       |  Time   |   Time   | 
     |---------------+------------+---------+-------+-------+---------+----------| 
     |               | clk ^      |         | 0.000 |       |   0.000 |    0.000 | 
     | clk__L1_I0    | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.198 |    0.198 | 
     | clk__L2_I0    | A ^ -> Y ^ | CLKBUF1 | 0.118 | 0.208 |   0.405 |    0.405 | 
     | clk__L3_I0    | A ^ -> Y ^ | CLKBUF1 | 0.162 | 0.238 |   0.643 |    0.644 | 
     | clk__L4_I4    | A ^ -> Y ^ | CLKBUF1 | 0.130 | 0.223 |   0.866 |    0.867 | 
     | \cmd_1_reg[0] | CLK ^      | DFFSR   | 0.130 | 0.002 |   0.869 |    0.869 | 
     +---------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin push_2_reg/CLK 
Endpoint:   push_2_reg/D (v) checked with  leading edge of 'clk'
Beginpoint: push_1_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.871
+ Hold                          0.023
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.144
  Arrival Time                  1.168
  Slack Time                    0.024
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |  Instance  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |            |              |         |       |       |  Time   |   Time   | 
     |------------+--------------+---------+-------+-------+---------+----------| 
     |            | clk ^        |         | 0.000 |       |   0.000 |   -0.024 | 
     | clk__L1_I0 | A ^ -> Y ^   | CLKBUF1 | 0.134 | 0.198 |   0.198 |    0.174 | 
     | clk__L2_I0 | A ^ -> Y ^   | CLKBUF1 | 0.118 | 0.208 |   0.405 |    0.381 | 
     | clk__L3_I0 | A ^ -> Y ^   | CLKBUF1 | 0.162 | 0.238 |   0.643 |    0.620 | 
     | clk__L4_I0 | A ^ -> Y ^   | CLKBUF1 | 0.140 | 0.227 |   0.870 |    0.846 | 
     | push_1_reg | CLK ^ -> Q v | DFFSR   | 0.067 | 0.297 |   1.167 |    1.143 | 
     | push_2_reg | D v          | DFFSR   | 0.067 | 0.001 |   1.168 |    1.144 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |  Instance  |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |            |            |         |       |       |  Time   |   Time   | 
     |------------+------------+---------+-------+-------+---------+----------| 
     |            | clk ^      |         | 0.000 |       |   0.000 |    0.024 | 
     | clk__L1_I0 | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.198 |    0.221 | 
     | clk__L2_I0 | A ^ -> Y ^ | CLKBUF1 | 0.118 | 0.208 |   0.405 |    0.429 | 
     | clk__L3_I0 | A ^ -> Y ^ | CLKBUF1 | 0.162 | 0.238 |   0.643 |    0.667 | 
     | clk__L4_I2 | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.225 |   0.868 |    0.892 | 
     | push_2_reg | CLK ^      | DFFSR   | 0.134 | 0.003 |   0.871 |    0.895 | 
     +------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin \h2_reg[5] /CLK 
Endpoint:   \h2_reg[5] /D (^) checked with  leading edge of 'clk'
Beginpoint: \h2_reg[5] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.885
+ Hold                         -0.006
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.130
  Arrival Time                  1.178
  Slack Time                    0.048
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |  Instance   |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |             |              |          |       |       |  Time   |   Time   | 
     |-------------+--------------+----------+-------+-------+---------+----------| 
     |             | clk ^        |          | 0.000 |       |   0.000 |   -0.048 | 
     | clk__L1_I0  | A ^ -> Y ^   | CLKBUF1  | 0.134 | 0.198 |   0.198 |    0.149 | 
     | clk__L2_I1  | A ^ -> Y ^   | CLKBUF1  | 0.113 | 0.213 |   0.411 |    0.362 | 
     | clk__L3_I3  | A ^ -> Y ^   | CLKBUF1  | 0.186 | 0.235 |   0.646 |    0.598 | 
     | clk__L4_I18 | A ^ -> Y ^   | CLKBUF1  | 0.140 | 0.235 |   0.881 |    0.833 | 
     | \h2_reg[5]  | CLK ^ -> Q ^ | DFFPOSX1 | 0.100 | 0.166 |   1.047 |    0.999 | 
     | U388        | C ^ -> Y v   | AOI22X1  | 0.081 | 0.093 |   1.140 |    1.092 | 
     | U629        | A v -> Y ^   | INVX4    | 0.033 | 0.037 |   1.178 |    1.130 | 
     | \h2_reg[5]  | D ^          | DFFPOSX1 | 0.033 | 0.000 |   1.178 |    1.130 | 
     +----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |  Instance   |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |             |            |          |       |       |  Time   |   Time   | 
     |-------------+------------+----------+-------+-------+---------+----------| 
     |             | clk ^      |          | 0.000 |       |   0.000 |    0.048 | 
     | clk__L1_I0  | A ^ -> Y ^ | CLKBUF1  | 0.134 | 0.198 |   0.198 |    0.246 | 
     | clk__L2_I1  | A ^ -> Y ^ | CLKBUF1  | 0.113 | 0.213 |   0.411 |    0.459 | 
     | clk__L3_I3  | A ^ -> Y ^ | CLKBUF1  | 0.186 | 0.235 |   0.646 |    0.694 | 
     | clk__L4_I18 | A ^ -> Y ^ | CLKBUF1  | 0.140 | 0.235 |   0.881 |    0.929 | 
     | \h2_reg[5]  | CLK ^      | DFFPOSX1 | 0.140 | 0.004 |   0.885 |    0.933 | 
     +--------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin \acc_reg[52] /CLK 
Endpoint:   \acc_reg[52] /D      (^) checked with  leading edge of 'clk'
Beginpoint: pipe/clk_r_REG8_S2/Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.893
+ Hold                         -0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.140
  Arrival Time                  1.194
  Slack Time                    0.053
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                    |              |          |       |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+-------+---------+----------| 
     |                    | clk ^        |          | 0.000 |       |   0.000 |   -0.053 | 
     | clk__L1_I0         | A ^ -> Y ^   | CLKBUF1  | 0.134 | 0.198 |   0.198 |    0.144 | 
     | clk__L2_I2         | A ^ -> Y ^   | CLKBUF1  | 0.092 | 0.201 |   0.398 |    0.345 | 
     | clk__L3_I7         | A ^ -> Y ^   | CLKBUF1  | 0.203 | 0.247 |   0.645 |    0.592 | 
     | clk__L4_I34        | A ^ -> Y ^   | CLKBUF1  | 0.136 | 0.239 |   0.884 |    0.831 | 
     | pipe/clk_r_REG8_S2 | CLK ^ -> Q ^ | DFFPOSX1 | 0.097 | 0.164 |   1.048 |    0.994 | 
     | U802               | A ^ -> Y v   | NAND2X1  | 0.057 | 0.059 |   1.106 |    1.053 | 
     | U805               | A v -> Y ^   | NAND3X1  | 0.054 | 0.087 |   1.193 |    1.140 | 
     | \acc_reg[52]       | D ^          | DFFSR    | 0.054 | 0.000 |   1.194 |    1.140 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    0.053 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.197 |    0.251 | 
     | clk__L2_I2   | A ^ -> Y ^ | CLKBUF1 | 0.092 | 0.201 |   0.398 |    0.451 | 
     | clk__L3_I7   | A ^ -> Y ^ | CLKBUF1 | 0.203 | 0.247 |   0.645 |    0.698 | 
     | clk__L4_I39  | A ^ -> Y ^ | CLKBUF1 | 0.138 | 0.244 |   0.889 |    0.942 | 
     | \acc_reg[52] | CLK ^      | DFFSR   | 0.138 | 0.004 |   0.893 |    0.946 | 
     +--------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin pipe/mult_97/clk_r_REG25_S2/CLK 
Endpoint:   pipe/mult_97/clk_r_REG25_S2/D  (^) checked with  leading edge of 
'clk'
Beginpoint: pipe/mult_97/clk_r_REG120_S1/Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.896
+ Hold                         -0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.141
  Arrival Time                  1.199
  Slack Time                    0.058
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                              |              |          |       |       |  Time   |   Time   | 
     |------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                              | clk ^        |          | 0.000 |       |   0.000 |   -0.058 | 
     | clk__L1_I0                   | A ^ -> Y ^   | CLKBUF1  | 0.134 | 0.198 |   0.198 |    0.140 | 
     | clk__L2_I2                   | A ^ -> Y ^   | CLKBUF1  | 0.092 | 0.201 |   0.398 |    0.341 | 
     | clk__L3_I8                   | A ^ -> Y ^   | CLKBUF1  | 0.201 | 0.251 |   0.649 |    0.592 | 
     | clk__L4_I45                  | A ^ -> Y ^   | CLKBUF1  | 0.143 | 0.235 |   0.884 |    0.826 | 
     | pipe/mult_97/clk_r_REG120_S1 | CLK ^ -> Q ^ | DFFPOSX1 | 0.106 | 0.170 |   1.054 |    0.996 | 
     | pipe/mult_97/U240            | B ^ -> YC ^  | FAX1     | 0.055 | 0.145 |   1.198 |    1.141 | 
     | pipe/mult_97/clk_r_REG25_S2  | D ^          | DFFPOSX1 | 0.055 | 0.000 |   1.199 |    1.141 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                             |            |          |       |       |  Time   |   Time   | 
     |-----------------------------+------------+----------+-------+-------+---------+----------| 
     |                             | clk ^      |          | 0.000 |       |   0.000 |    0.058 | 
     | clk__L1_I0                  | A ^ -> Y ^ | CLKBUF1  | 0.134 | 0.198 |   0.197 |    0.255 | 
     | clk__L2_I2                  | A ^ -> Y ^ | CLKBUF1  | 0.092 | 0.201 |   0.398 |    0.456 | 
     | clk__L3_I7                  | A ^ -> Y ^ | CLKBUF1  | 0.203 | 0.247 |   0.645 |    0.703 | 
     | clk__L4_I36                 | A ^ -> Y ^ | CLKBUF1  | 0.147 | 0.248 |   0.893 |    0.950 | 
     | pipe/mult_97/clk_r_REG25_S2 | CLK ^      | DFFPOSX1 | 0.147 | 0.003 |   0.896 |    0.953 | 
     +------------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin \acc_reg[37] /CLK 
Endpoint:   \acc_reg[37] /D      (^) checked with  leading edge of 'clk'
Beginpoint: pipe/clk_r_REG4_S2/Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.889
+ Hold                         -0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.136
  Arrival Time                  1.197
  Slack Time                    0.061
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                    |              |          |       |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+-------+---------+----------| 
     |                    | clk ^        |          | 0.000 |       |   0.000 |   -0.061 | 
     | clk__L1_I0         | A ^ -> Y ^   | CLKBUF1  | 0.134 | 0.198 |   0.198 |    0.137 | 
     | clk__L2_I1         | A ^ -> Y ^   | CLKBUF1  | 0.113 | 0.213 |   0.411 |    0.350 | 
     | clk__L3_I3         | A ^ -> Y ^   | CLKBUF1  | 0.186 | 0.235 |   0.646 |    0.585 | 
     | clk__L4_I17        | A ^ -> Y ^   | CLKBUF1  | 0.142 | 0.244 |   0.890 |    0.830 | 
     | pipe/clk_r_REG4_S2 | CLK ^ -> Q ^ | DFFPOSX1 | 0.090 | 0.156 |   1.046 |    0.986 | 
     | U862               | A ^ -> Y v   | NAND2X1  | 0.059 | 0.060 |   1.107 |    1.046 | 
     | U865               | A v -> Y ^   | NAND3X1  | 0.054 | 0.090 |   1.196 |    1.136 | 
     | \acc_reg[37]       | D ^          | DFFSR    | 0.054 | 0.000 |   1.197 |    1.136 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    0.061 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.198 |    0.258 | 
     | clk__L2_I1   | A ^ -> Y ^ | CLKBUF1 | 0.113 | 0.213 |   0.411 |    0.471 | 
     | clk__L3_I3   | A ^ -> Y ^ | CLKBUF1 | 0.186 | 0.235 |   0.646 |    0.707 | 
     | clk__L4_I19  | A ^ -> Y ^ | CLKBUF1 | 0.136 | 0.239 |   0.885 |    0.945 | 
     | \acc_reg[37] | CLK ^      | DFFSR   | 0.136 | 0.004 |   0.889 |    0.949 | 
     +--------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin \acc_reg[36] /CLK 
Endpoint:   \acc_reg[36] /D       (^) checked with  leading edge of 'clk'
Beginpoint: pipe/clk_r_REG29_S2/Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.887
+ Hold                         -0.002
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.135
  Arrival Time                  1.196
  Slack Time                    0.061
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |              |          |       |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+-------+---------+----------| 
     |                     | clk ^        |          | 0.000 |       |   0.000 |   -0.061 | 
     | clk__L1_I0          | A ^ -> Y ^   | CLKBUF1  | 0.134 | 0.198 |   0.198 |    0.136 | 
     | clk__L2_I1          | A ^ -> Y ^   | CLKBUF1  | 0.113 | 0.213 |   0.411 |    0.349 | 
     | clk__L3_I3          | A ^ -> Y ^   | CLKBUF1  | 0.186 | 0.235 |   0.646 |    0.585 | 
     | clk__L4_I17         | A ^ -> Y ^   | CLKBUF1  | 0.142 | 0.244 |   0.890 |    0.829 | 
     | pipe/clk_r_REG29_S2 | CLK ^ -> Q ^ | DFFPOSX1 | 0.093 | 0.158 |   1.048 |    0.987 | 
     | U866                | A ^ -> Y v   | NAND2X1  | 0.058 | 0.059 |   1.108 |    1.046 | 
     | U869                | A v -> Y ^   | NAND3X1  | 0.052 | 0.088 |   1.196 |    1.135 | 
     | \acc_reg[36]        | D ^          | DFFSR    | 0.052 | 0.000 |   1.196 |    1.135 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    0.061 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.198 |    0.259 | 
     | clk__L2_I1   | A ^ -> Y ^ | CLKBUF1 | 0.113 | 0.213 |   0.411 |    0.472 | 
     | clk__L3_I3   | A ^ -> Y ^ | CLKBUF1 | 0.186 | 0.235 |   0.646 |    0.707 | 
     | clk__L4_I19  | A ^ -> Y ^ | CLKBUF1 | 0.136 | 0.239 |   0.885 |    0.946 | 
     | \acc_reg[36] | CLK ^      | DFFSR   | 0.136 | 0.002 |   0.887 |    0.948 | 
     +--------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin \acc_reg[53] /CLK 
Endpoint:   \acc_reg[53] /D      (^) checked with  leading edge of 'clk'
Beginpoint: pipe/clk_r_REG9_S2/Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.893
+ Hold                         -0.002
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.141
  Arrival Time                  1.204
  Slack Time                    0.064
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                    |              |          |       |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+-------+---------+----------| 
     |                    | clk ^        |          | 0.000 |       |   0.000 |   -0.064 | 
     | clk__L1_I0         | A ^ -> Y ^   | CLKBUF1  | 0.134 | 0.198 |   0.198 |    0.134 | 
     | clk__L2_I2         | A ^ -> Y ^   | CLKBUF1  | 0.092 | 0.201 |   0.398 |    0.335 | 
     | clk__L3_I8         | A ^ -> Y ^   | CLKBUF1  | 0.201 | 0.251 |   0.649 |    0.586 | 
     | clk__L4_I43        | A ^ -> Y ^   | CLKBUF1  | 0.147 | 0.236 |   0.885 |    0.822 | 
     | pipe/clk_r_REG9_S2 | CLK ^ -> Q ^ | DFFPOSX1 | 0.105 | 0.172 |   1.057 |    0.994 | 
     | U798               | A ^ -> Y v   | NAND2X1  | 0.056 | 0.059 |   1.117 |    1.053 | 
     | U801               | A v -> Y ^   | NAND3X1  | 0.052 | 0.088 |   1.204 |    1.140 | 
     | \acc_reg[53]       | D ^          | DFFSR    | 0.052 | 0.000 |   1.204 |    1.141 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    0.064 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.197 |    0.261 | 
     | clk__L2_I2   | A ^ -> Y ^ | CLKBUF1 | 0.092 | 0.201 |   0.398 |    0.462 | 
     | clk__L3_I7   | A ^ -> Y ^ | CLKBUF1 | 0.203 | 0.247 |   0.645 |    0.709 | 
     | clk__L4_I39  | A ^ -> Y ^ | CLKBUF1 | 0.138 | 0.244 |   0.889 |    0.953 | 
     | \acc_reg[53] | CLK ^      | DFFSR   | 0.138 | 0.004 |   0.893 |    0.957 | 
     +--------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin \acc_reg[54] /CLK 
Endpoint:   \acc_reg[54] /D      (^) checked with  leading edge of 'clk'
Beginpoint: pipe/clk_r_REG7_S2/Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.893
+ Hold                         -0.002
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.140
  Arrival Time                  1.204
  Slack Time                    0.064
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                    |              |          |       |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+-------+---------+----------| 
     |                    | clk ^        |          | 0.000 |       |   0.000 |   -0.064 | 
     | clk__L1_I0         | A ^ -> Y ^   | CLKBUF1  | 0.134 | 0.198 |   0.198 |    0.133 | 
     | clk__L2_I2         | A ^ -> Y ^   | CLKBUF1  | 0.092 | 0.201 |   0.398 |    0.334 | 
     | clk__L3_I7         | A ^ -> Y ^   | CLKBUF1  | 0.203 | 0.247 |   0.645 |    0.581 | 
     | clk__L4_I35        | A ^ -> Y ^   | CLKBUF1  | 0.140 | 0.241 |   0.886 |    0.822 | 
     | pipe/clk_r_REG7_S2 | CLK ^ -> Q ^ | DFFPOSX1 | 0.103 | 0.166 |   1.053 |    0.988 | 
     | U794               | A ^ -> Y v   | NAND2X1  | 0.061 | 0.062 |   1.115 |    1.051 | 
     | U797               | A v -> Y ^   | NAND3X1  | 0.052 | 0.090 |   1.204 |    1.140 | 
     | \acc_reg[54]       | D ^          | DFFSR    | 0.052 | 0.000 |   1.204 |    1.140 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    0.064 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.197 |    0.262 | 
     | clk__L2_I2   | A ^ -> Y ^ | CLKBUF1 | 0.092 | 0.201 |   0.398 |    0.462 | 
     | clk__L3_I7   | A ^ -> Y ^ | CLKBUF1 | 0.203 | 0.247 |   0.645 |    0.709 | 
     | clk__L4_I39  | A ^ -> Y ^ | CLKBUF1 | 0.138 | 0.244 |   0.889 |    0.953 | 
     | \acc_reg[54] | CLK ^      | DFFSR   | 0.138 | 0.004 |   0.893 |    0.957 | 
     +--------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin \acc_reg[33] /CLK 
Endpoint:   \acc_reg[33] /D       (^) checked with  leading edge of 'clk'
Beginpoint: pipe/clk_r_REG33_S2/Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.879
+ Hold                         -0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.126
  Arrival Time                  1.190
  Slack Time                    0.064
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |              |          |       |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+-------+---------+----------| 
     |                     | clk ^        |          | 0.000 |       |   0.000 |   -0.064 | 
     | clk__L1_I0          | A ^ -> Y ^   | CLKBUF1  | 0.134 | 0.198 |   0.198 |    0.133 | 
     | clk__L2_I1          | A ^ -> Y ^   | CLKBUF1  | 0.113 | 0.213 |   0.411 |    0.346 | 
     | clk__L3_I3          | A ^ -> Y ^   | CLKBUF1  | 0.186 | 0.235 |   0.646 |    0.582 | 
     | clk__L4_I20         | A ^ -> Y ^   | CLKBUF1  | 0.138 | 0.229 |   0.875 |    0.811 | 
     | pipe/clk_r_REG33_S2 | CLK ^ -> Q ^ | DFFPOSX1 | 0.097 | 0.169 |   1.044 |    0.980 | 
     | U878                | A ^ -> Y v   | NAND2X1  | 0.055 | 0.057 |   1.101 |    1.037 | 
     | U881                | A v -> Y ^   | NAND3X1  | 0.056 | 0.088 |   1.190 |    1.125 | 
     | \acc_reg[33]        | D ^          | DFFSR    | 0.056 | 0.000 |   1.190 |    1.126 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    0.064 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.198 |    0.262 | 
     | clk__L2_I1   | A ^ -> Y ^ | CLKBUF1 | 0.113 | 0.213 |   0.411 |    0.475 | 
     | clk__L3_I3   | A ^ -> Y ^ | CLKBUF1 | 0.186 | 0.235 |   0.646 |    0.710 | 
     | clk__L4_I20  | A ^ -> Y ^ | CLKBUF1 | 0.138 | 0.229 |   0.875 |    0.939 | 
     | \acc_reg[33] | CLK ^      | DFFSR   | 0.139 | 0.004 |   0.879 |    0.943 | 
     +--------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin \acc_reg[35] /CLK 
Endpoint:   \acc_reg[35] /D       (^) checked with  leading edge of 'clk'
Beginpoint: pipe/clk_r_REG30_S2/Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.887
+ Hold                         -0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.134
  Arrival Time                  1.201
  Slack Time                    0.067
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |              |          |       |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+-------+---------+----------| 
     |                     | clk ^        |          | 0.000 |       |   0.000 |   -0.067 | 
     | clk__L1_I0          | A ^ -> Y ^   | CLKBUF1  | 0.134 | 0.198 |   0.198 |    0.130 | 
     | clk__L2_I1          | A ^ -> Y ^   | CLKBUF1  | 0.113 | 0.213 |   0.411 |    0.343 | 
     | clk__L3_I3          | A ^ -> Y ^   | CLKBUF1  | 0.186 | 0.235 |   0.646 |    0.579 | 
     | clk__L4_I19         | A ^ -> Y ^   | CLKBUF1  | 0.136 | 0.239 |   0.885 |    0.817 | 
     | pipe/clk_r_REG30_S2 | CLK ^ -> Q ^ | DFFPOSX1 | 0.092 | 0.159 |   1.044 |    0.976 | 
     | U870                | A ^ -> Y v   | NAND2X1  | 0.063 | 0.064 |   1.107 |    1.040 | 
     | U873                | A v -> Y ^   | NAND3X1  | 0.057 | 0.093 |   1.201 |    1.133 | 
     | \acc_reg[35]        | D ^          | DFFSR    | 0.057 | 0.000 |   1.201 |    1.134 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    0.067 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.198 |    0.265 | 
     | clk__L2_I1   | A ^ -> Y ^ | CLKBUF1 | 0.113 | 0.213 |   0.411 |    0.478 | 
     | clk__L3_I3   | A ^ -> Y ^ | CLKBUF1 | 0.186 | 0.235 |   0.646 |    0.713 | 
     | clk__L4_I19  | A ^ -> Y ^ | CLKBUF1 | 0.136 | 0.239 |   0.885 |    0.952 | 
     | \acc_reg[35] | CLK ^      | DFFSR   | 0.136 | 0.002 |   0.887 |    0.954 | 
     +--------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin \acc_reg[31] /CLK 
Endpoint:   \acc_reg[31] /D       (^) checked with  leading edge of 'clk'
Beginpoint: pipe/clk_r_REG42_S2/Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.880
+ Hold                         -0.002
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.128
  Arrival Time                  1.197
  Slack Time                    0.069
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |              |          |       |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+-------+---------+----------| 
     |                     | clk ^        |          | 0.000 |       |   0.000 |   -0.069 | 
     | clk__L1_I0          | A ^ -> Y ^   | CLKBUF1  | 0.134 | 0.198 |   0.198 |    0.128 | 
     | clk__L2_I1          | A ^ -> Y ^   | CLKBUF1  | 0.113 | 0.213 |   0.411 |    0.342 | 
     | clk__L3_I3          | A ^ -> Y ^   | CLKBUF1  | 0.186 | 0.235 |   0.646 |    0.577 | 
     | clk__L4_I18         | A ^ -> Y ^   | CLKBUF1  | 0.140 | 0.235 |   0.881 |    0.812 | 
     | pipe/clk_r_REG42_S2 | CLK ^ -> Q ^ | DFFPOSX1 | 0.085 | 0.154 |   1.035 |    0.966 | 
     | U886                | A ^ -> Y v   | NAND2X1  | 0.071 | 0.070 |   1.105 |    1.036 | 
     | U889                | A v -> Y ^   | NAND3X1  | 0.052 | 0.092 |   1.197 |    1.128 | 
     | \acc_reg[31]        | D ^          | DFFSR    | 0.052 | 0.000 |   1.197 |    1.128 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    0.069 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.198 |    0.267 | 
     | clk__L2_I1   | A ^ -> Y ^ | CLKBUF1 | 0.113 | 0.213 |   0.411 |    0.480 | 
     | clk__L3_I3   | A ^ -> Y ^ | CLKBUF1 | 0.186 | 0.235 |   0.646 |    0.715 | 
     | clk__L4_I20  | A ^ -> Y ^ | CLKBUF1 | 0.138 | 0.229 |   0.875 |    0.944 | 
     | \acc_reg[31] | CLK ^      | DFFSR   | 0.139 | 0.005 |   0.880 |    0.949 | 
     +--------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin \acc_reg[59] /CLK 
Endpoint:   \acc_reg[59] /D       (^) checked with  leading edge of 'clk'
Beginpoint: pipe/clk_r_REG28_S2/Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.893
+ Hold                         -0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.141
  Arrival Time                  1.212
  Slack Time                    0.072
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |              |          |       |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+-------+---------+----------| 
     |                     | clk ^        |          | 0.000 |       |   0.000 |   -0.072 | 
     | clk__L1_I0          | A ^ -> Y ^   | CLKBUF1  | 0.134 | 0.198 |   0.198 |    0.126 | 
     | clk__L2_I2          | A ^ -> Y ^   | CLKBUF1  | 0.092 | 0.201 |   0.398 |    0.326 | 
     | clk__L3_I7          | A ^ -> Y ^   | CLKBUF1  | 0.203 | 0.247 |   0.645 |    0.573 | 
     | clk__L4_I36         | A ^ -> Y ^   | CLKBUF1  | 0.147 | 0.248 |   0.893 |    0.821 | 
     | pipe/clk_r_REG28_S2 | CLK ^ -> Q ^ | DFFPOSX1 | 0.103 | 0.165 |   1.058 |    0.986 | 
     | U774                | A ^ -> Y v   | NAND2X1  | 0.063 | 0.064 |   1.121 |    1.049 | 
     | U777                | A v -> Y ^   | NAND3X1  | 0.054 | 0.091 |   1.212 |    1.140 | 
     | \acc_reg[59]        | D ^          | DFFSR    | 0.054 | 0.000 |   1.212 |    1.141 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    0.072 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.197 |    0.269 | 
     | clk__L2_I2   | A ^ -> Y ^ | CLKBUF1 | 0.092 | 0.201 |   0.398 |    0.470 | 
     | clk__L3_I7   | A ^ -> Y ^ | CLKBUF1 | 0.203 | 0.247 |   0.645 |    0.717 | 
     | clk__L4_I39  | A ^ -> Y ^ | CLKBUF1 | 0.138 | 0.244 |   0.889 |    0.961 | 
     | \acc_reg[59] | CLK ^      | DFFSR   | 0.138 | 0.004 |   0.893 |    0.965 | 
     +--------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin \acc_reg[30] /CLK 
Endpoint:   \acc_reg[30] /D        (^) checked with  leading edge of 'clk'
Beginpoint: pipe/clk_r_REG127_S2/Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.885
+ Hold                         -0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.131
  Arrival Time                  1.204
  Slack Time                    0.074
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                      |              |          |       |       |  Time   |   Time   | 
     |----------------------+--------------+----------+-------+-------+---------+----------| 
     |                      | clk ^        |          | 0.000 |       |   0.000 |   -0.074 | 
     | clk__L1_I0           | A ^ -> Y ^   | CLKBUF1  | 0.134 | 0.198 |   0.198 |    0.124 | 
     | clk__L2_I1           | A ^ -> Y ^   | CLKBUF1  | 0.113 | 0.213 |   0.411 |    0.337 | 
     | clk__L3_I4           | A ^ -> Y ^   | CLKBUF1  | 0.162 | 0.234 |   0.645 |    0.571 | 
     | clk__L4_I25          | A ^ -> Y ^   | CLKBUF1  | 0.155 | 0.227 |   0.872 |    0.798 | 
     | pipe/clk_r_REG127_S2 | CLK ^ -> Q ^ | DFFPOSX1 | 0.104 | 0.180 |   1.051 |    0.978 | 
     | U890                 | A ^ -> Y v   | NAND2X1  | 0.056 | 0.058 |   1.109 |    1.036 | 
     | U893                 | A v -> Y ^   | NAND3X1  | 0.062 | 0.095 |   1.204 |    1.130 | 
     | \acc_reg[30]         | D ^          | DFFSR    | 0.062 | 0.000 |   1.204 |    1.131 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    0.074 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.198 |    0.271 | 
     | clk__L2_I1   | A ^ -> Y ^ | CLKBUF1 | 0.113 | 0.213 |   0.411 |    0.484 | 
     | clk__L3_I3   | A ^ -> Y ^ | CLKBUF1 | 0.186 | 0.235 |   0.646 |    0.720 | 
     | clk__L4_I18  | A ^ -> Y ^ | CLKBUF1 | 0.140 | 0.235 |   0.881 |    0.955 | 
     | \acc_reg[30] | CLK ^      | DFFSR   | 0.140 | 0.004 |   0.885 |    0.959 | 
     +--------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin \acc_reg[32] /CLK 
Endpoint:   \acc_reg[32] /D       (^) checked with  leading edge of 'clk'
Beginpoint: pipe/clk_r_REG36_S2/Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.882
+ Hold                         -0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.129
  Arrival Time                  1.205
  Slack Time                    0.076
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |              |          |       |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+-------+---------+----------| 
     |                     | clk ^        |          | 0.000 |       |   0.000 |   -0.076 | 
     | clk__L1_I0          | A ^ -> Y ^   | CLKBUF1  | 0.134 | 0.198 |   0.198 |    0.122 | 
     | clk__L2_I1          | A ^ -> Y ^   | CLKBUF1  | 0.113 | 0.213 |   0.411 |    0.335 | 
     | clk__L3_I3          | A ^ -> Y ^   | CLKBUF1  | 0.186 | 0.235 |   0.646 |    0.570 | 
     | clk__L4_I18         | A ^ -> Y ^   | CLKBUF1  | 0.140 | 0.235 |   0.881 |    0.805 | 
     | pipe/clk_r_REG36_S2 | CLK ^ -> Q ^ | DFFPOSX1 | 0.096 | 0.162 |   1.043 |    0.967 | 
     | U882                | A ^ -> Y v   | NAND2X1  | 0.069 | 0.069 |   1.112 |    1.036 | 
     | U885                | A v -> Y ^   | NAND3X1  | 0.053 | 0.093 |   1.205 |    1.129 | 
     | \acc_reg[32]        | D ^          | DFFSR    | 0.053 | 0.000 |   1.205 |    1.129 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    0.076 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.198 |    0.273 | 
     | clk__L2_I1   | A ^ -> Y ^ | CLKBUF1 | 0.113 | 0.213 |   0.411 |    0.486 | 
     | clk__L3_I3   | A ^ -> Y ^ | CLKBUF1 | 0.186 | 0.235 |   0.646 |    0.722 | 
     | clk__L4_I20  | A ^ -> Y ^ | CLKBUF1 | 0.138 | 0.229 |   0.875 |    0.951 | 
     | \acc_reg[32] | CLK ^      | DFFSR   | 0.139 | 0.007 |   0.882 |    0.957 | 
     +--------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin \h2_reg[0] /CLK 
Endpoint:   \h2_reg[0] /D (^) checked with  leading edge of 'clk'
Beginpoint: \h2_reg[0] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.879
+ Hold                         -0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.124
  Arrival Time                  1.201
  Slack Time                    0.077
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------+ 
     |  Instance  |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |            |              |          |       |       |  Time   |   Time   | 
     |------------+--------------+----------+-------+-------+---------+----------| 
     |            | clk ^        |          | 0.000 |       |   0.000 |   -0.077 | 
     | clk__L1_I0 | A ^ -> Y ^   | CLKBUF1  | 0.134 | 0.198 |   0.198 |    0.121 | 
     | clk__L2_I0 | A ^ -> Y ^   | CLKBUF1  | 0.118 | 0.208 |   0.405 |    0.328 | 
     | clk__L3_I1 | A ^ -> Y ^   | CLKBUF1  | 0.169 | 0.241 |   0.647 |    0.570 | 
     | clk__L4_I9 | A ^ -> Y ^   | CLKBUF1  | 0.136 | 0.228 |   0.875 |    0.798 | 
     | \h2_reg[0] | CLK ^ -> Q ^ | DFFPOSX1 | 0.127 | 0.187 |   1.062 |    0.985 | 
     | U378       | C ^ -> Y v   | AOI22X1  | 0.070 | 0.088 |   1.150 |    1.073 | 
     | U1021      | A v -> Y ^   | INVX2    | 0.045 | 0.051 |   1.201 |    1.124 | 
     | \h2_reg[0] | D ^          | DFFPOSX1 | 0.045 | 0.000 |   1.201 |    1.124 | 
     +---------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |            |            |          |       |       |  Time   |   Time   | 
     |------------+------------+----------+-------+-------+---------+----------| 
     |            | clk ^      |          | 0.000 |       |   0.000 |    0.077 | 
     | clk__L1_I0 | A ^ -> Y ^ | CLKBUF1  | 0.134 | 0.198 |   0.197 |    0.274 | 
     | clk__L2_I0 | A ^ -> Y ^ | CLKBUF1  | 0.118 | 0.208 |   0.405 |    0.482 | 
     | clk__L3_I1 | A ^ -> Y ^ | CLKBUF1  | 0.169 | 0.241 |   0.647 |    0.723 | 
     | clk__L4_I9 | A ^ -> Y ^ | CLKBUF1  | 0.136 | 0.228 |   0.875 |    0.952 | 
     | \h2_reg[0] | CLK ^      | DFFPOSX1 | 0.136 | 0.004 |   0.879 |    0.956 | 
     +-------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin \acc_reg[39] /CLK 
Endpoint:   \acc_reg[39] /D       (^) checked with  leading edge of 'clk'
Beginpoint: pipe/clk_r_REG21_S2/Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.887
+ Hold                         -0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.133
  Arrival Time                  1.212
  Slack Time                    0.079
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |              |          |       |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+-------+---------+----------| 
     |                     | clk ^        |          | 0.000 |       |   0.000 |   -0.079 | 
     | clk__L1_I0          | A ^ -> Y ^   | CLKBUF1  | 0.134 | 0.198 |   0.198 |    0.118 | 
     | clk__L2_I2          | A ^ -> Y ^   | CLKBUF1  | 0.092 | 0.201 |   0.398 |    0.319 | 
     | clk__L3_I7          | A ^ -> Y ^   | CLKBUF1  | 0.203 | 0.247 |   0.645 |    0.566 | 
     | clk__L4_I37         | A ^ -> Y ^   | CLKBUF1  | 0.133 | 0.239 |   0.884 |    0.805 | 
     | pipe/clk_r_REG21_S2 | CLK ^ -> Q ^ | DFFPOSX1 | 0.110 | 0.170 |   1.054 |    0.975 | 
     | U854                | A ^ -> Y v   | NAND2X1  | 0.063 | 0.063 |   1.117 |    1.038 | 
     | U857                | A v -> Y ^   | NAND3X1  | 0.058 | 0.095 |   1.212 |    1.133 | 
     | \acc_reg[39]        | D ^          | DFFSR    | 0.058 | 0.000 |   1.212 |    1.133 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    0.079 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.197 |    0.277 | 
     | clk__L2_I2   | A ^ -> Y ^ | CLKBUF1 | 0.092 | 0.201 |   0.398 |    0.477 | 
     | clk__L3_I7   | A ^ -> Y ^ | CLKBUF1 | 0.203 | 0.247 |   0.645 |    0.724 | 
     | clk__L4_I38  | A ^ -> Y ^ | CLKBUF1 | 0.137 | 0.239 |   0.884 |    0.963 | 
     | \acc_reg[39] | CLK ^      | DFFSR   | 0.137 | 0.003 |   0.887 |    0.966 | 
     +--------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin \acc_reg[50] /CLK 
Endpoint:   \acc_reg[50] /D       (^) checked with  leading edge of 'clk'
Beginpoint: pipe/clk_r_REG10_S2/Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.893
+ Hold                         -0.006
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.137
  Arrival Time                  1.221
  Slack Time                    0.083
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |              |          |       |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+-------+---------+----------| 
     |                     | clk ^        |          | 0.000 |       |   0.000 |   -0.083 | 
     | clk__L1_I0          | A ^ -> Y ^   | CLKBUF1  | 0.134 | 0.198 |   0.198 |    0.114 | 
     | clk__L2_I2          | A ^ -> Y ^   | CLKBUF1  | 0.092 | 0.201 |   0.398 |    0.315 | 
     | clk__L3_I7          | A ^ -> Y ^   | CLKBUF1  | 0.203 | 0.247 |   0.645 |    0.562 | 
     | clk__L4_I34         | A ^ -> Y ^   | CLKBUF1  | 0.136 | 0.239 |   0.884 |    0.800 | 
     | pipe/clk_r_REG10_S2 | CLK ^ -> Q ^ | DFFPOSX1 | 0.107 | 0.171 |   1.055 |    0.972 | 
     | U810                | A ^ -> Y v   | NAND2X1  | 0.061 | 0.063 |   1.118 |    1.035 | 
     | U813                | A v -> Y ^   | NAND3X1  | 0.069 | 0.102 |   1.220 |    1.137 | 
     | \acc_reg[50]        | D ^          | DFFSR    | 0.069 | 0.000 |   1.221 |    1.137 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    0.083 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.197 |    0.281 | 
     | clk__L2_I2   | A ^ -> Y ^ | CLKBUF1 | 0.092 | 0.201 |   0.398 |    0.482 | 
     | clk__L3_I7   | A ^ -> Y ^ | CLKBUF1 | 0.203 | 0.247 |   0.645 |    0.728 | 
     | clk__L4_I39  | A ^ -> Y ^ | CLKBUF1 | 0.138 | 0.244 |   0.889 |    0.973 | 
     | \acc_reg[50] | CLK ^      | DFFSR   | 0.138 | 0.004 |   0.893 |    0.977 | 
     +--------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin \acc_reg[60] /CLK 
Endpoint:   \acc_reg[60] /D       (^) checked with  leading edge of 'clk'
Beginpoint: pipe/clk_r_REG27_S2/Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.894
+ Hold                         -0.008
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.136
  Arrival Time                  1.226
  Slack Time                    0.090
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |              |          |       |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+-------+---------+----------| 
     |                     | clk ^        |          | 0.000 |       |   0.000 |   -0.090 | 
     | clk__L1_I0          | A ^ -> Y ^   | CLKBUF1  | 0.134 | 0.198 |   0.198 |    0.107 | 
     | clk__L2_I2          | A ^ -> Y ^   | CLKBUF1  | 0.092 | 0.201 |   0.398 |    0.308 | 
     | clk__L3_I7          | A ^ -> Y ^   | CLKBUF1  | 0.203 | 0.247 |   0.645 |    0.555 | 
     | clk__L4_I36         | A ^ -> Y ^   | CLKBUF1  | 0.147 | 0.248 |   0.893 |    0.802 | 
     | pipe/clk_r_REG27_S2 | CLK ^ -> Q ^ | DFFPOSX1 | 0.091 | 0.159 |   1.051 |    0.961 | 
     | U770                | A ^ -> Y v   | NAND2X1  | 0.064 | 0.064 |   1.115 |    1.025 | 
     | U773                | A v -> Y ^   | NAND3X1  | 0.078 | 0.111 |   1.226 |    1.136 | 
     | \acc_reg[60]        | D ^          | DFFSR    | 0.078 | 0.001 |   1.226 |    1.136 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    0.090 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.197 |    0.288 | 
     | clk__L2_I2   | A ^ -> Y ^ | CLKBUF1 | 0.092 | 0.201 |   0.398 |    0.489 | 
     | clk__L3_I7   | A ^ -> Y ^ | CLKBUF1 | 0.203 | 0.247 |   0.645 |    0.735 | 
     | clk__L4_I36  | A ^ -> Y ^ | CLKBUF1 | 0.147 | 0.248 |   0.893 |    0.983 | 
     | \acc_reg[60] | CLK ^      | DFFSR   | 0.147 | 0.002 |   0.894 |    0.985 | 
     +--------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin pipe/clk_r_REG236_S2/CLK 
Endpoint:   pipe/clk_r_REG236_S2/D         (^) checked with  leading edge of 
'clk'
Beginpoint: pipe/mult_97/clk_r_REG241_S1/Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.877
+ Hold                         -0.004
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.124
  Arrival Time                  1.214
  Slack Time                    0.090
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                              |              |          |       |       |  Time   |   Time   | 
     |------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                              | clk ^        |          | 0.000 |       |   0.000 |   -0.090 | 
     | clk__L1_I0                   | A ^ -> Y ^   | CLKBUF1  | 0.134 | 0.198 |   0.198 |    0.107 | 
     | clk__L2_I0                   | A ^ -> Y ^   | CLKBUF1  | 0.118 | 0.208 |   0.405 |    0.315 | 
     | clk__L3_I1                   | A ^ -> Y ^   | CLKBUF1  | 0.169 | 0.241 |   0.647 |    0.556 | 
     | clk__L4_I5                   | A ^ -> Y ^   | CLKBUF1  | 0.130 | 0.222 |   0.868 |    0.778 | 
     | pipe/mult_97/clk_r_REG241_S1 | CLK ^ -> Q ^ | DFFPOSX1 | 0.100 | 0.162 |   1.030 |    0.940 | 
     | pipe/mult_97/U683            | C ^ -> Y v   | OAI21X1  | 0.079 | 0.081 |   1.111 |    1.020 | 
     | pipe/mult_97/U673            | A v -> Y ^   | XNOR2X1  | 0.071 | 0.103 |   1.214 |    1.123 | 
     | pipe/clk_r_REG236_S2         | D ^          | DFFPOSX1 | 0.071 | 0.000 |   1.214 |    1.124 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                      |            |          |       |       |  Time   |   Time   | 
     |----------------------+------------+----------+-------+-------+---------+----------| 
     |                      | clk ^      |          | 0.000 |       |   0.000 |    0.090 | 
     | clk__L1_I0           | A ^ -> Y ^ | CLKBUF1  | 0.134 | 0.198 |   0.197 |    0.288 | 
     | clk__L2_I0           | A ^ -> Y ^ | CLKBUF1  | 0.118 | 0.208 |   0.405 |    0.495 | 
     | clk__L3_I1           | A ^ -> Y ^ | CLKBUF1  | 0.169 | 0.241 |   0.647 |    0.737 | 
     | clk__L4_I6           | A ^ -> Y ^ | CLKBUF1  | 0.140 | 0.225 |   0.872 |    0.962 | 
     | pipe/clk_r_REG236_S2 | CLK ^      | DFFPOSX1 | 0.140 | 0.005 |   0.877 |    0.968 | 
     +-----------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin \acc_reg[58] /CLK 
Endpoint:   \acc_reg[58] /D       (^) checked with  leading edge of 'clk'
Beginpoint: pipe/clk_r_REG24_S2/Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.889
+ Hold                         -0.006
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.134
  Arrival Time                  1.229
  Slack Time                    0.095
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |              |          |       |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+-------+---------+----------| 
     |                     | clk ^        |          | 0.000 |       |   0.000 |   -0.095 | 
     | clk__L1_I0          | A ^ -> Y ^   | CLKBUF1  | 0.134 | 0.198 |   0.198 |    0.102 | 
     | clk__L2_I2          | A ^ -> Y ^   | CLKBUF1  | 0.092 | 0.201 |   0.398 |    0.303 | 
     | clk__L3_I7          | A ^ -> Y ^   | CLKBUF1  | 0.203 | 0.247 |   0.645 |    0.550 | 
     | clk__L4_I35         | A ^ -> Y ^   | CLKBUF1  | 0.140 | 0.241 |   0.886 |    0.791 | 
     | pipe/clk_r_REG24_S2 | CLK ^ -> Q ^ | DFFPOSX1 | 0.107 | 0.174 |   1.060 |    0.965 | 
     | U778                | A ^ -> Y v   | NAND2X1  | 0.068 | 0.066 |   1.127 |    1.031 | 
     | U781                | A v -> Y ^   | NAND3X1  | 0.068 | 0.102 |   1.229 |    1.133 | 
     | \acc_reg[58]        | D ^          | DFFSR    | 0.068 | 0.000 |   1.229 |    1.134 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    0.095 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.197 |    0.293 | 
     | clk__L2_I2   | A ^ -> Y ^ | CLKBUF1 | 0.092 | 0.201 |   0.398 |    0.494 | 
     | clk__L3_I7   | A ^ -> Y ^ | CLKBUF1 | 0.203 | 0.247 |   0.645 |    0.740 | 
     | clk__L4_I38  | A ^ -> Y ^ | CLKBUF1 | 0.137 | 0.239 |   0.884 |    0.979 | 
     | \acc_reg[58] | CLK ^      | DFFSR   | 0.137 | 0.005 |   0.889 |    0.985 | 
     +--------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin \acc_reg[38] /CLK 
Endpoint:   \acc_reg[38] /D      (^) checked with  leading edge of 'clk'
Beginpoint: pipe/clk_r_REG3_S2/Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.886
+ Hold                         -0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.133
  Arrival Time                  1.229
  Slack Time                    0.096
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                    |              |          |       |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+-------+---------+----------| 
     |                    | clk ^        |          | 0.000 |       |   0.000 |   -0.096 | 
     | clk__L1_I0         | A ^ -> Y ^   | CLKBUF1  | 0.134 | 0.198 |   0.198 |    0.102 | 
     | clk__L2_I2         | A ^ -> Y ^   | CLKBUF1  | 0.092 | 0.201 |   0.398 |    0.303 | 
     | clk__L3_I7         | A ^ -> Y ^   | CLKBUF1  | 0.203 | 0.247 |   0.645 |    0.549 | 
     | clk__L4_I38        | A ^ -> Y ^   | CLKBUF1  | 0.137 | 0.239 |   0.884 |    0.788 | 
     | pipe/clk_r_REG3_S2 | CLK ^ -> Q ^ | DFFPOSX1 | 0.100 | 0.168 |   1.052 |    0.957 | 
     | U858               | A ^ -> Y v   | NAND2X1  | 0.079 | 0.078 |   1.130 |    1.034 | 
     | U861               | A v -> Y ^   | NAND3X1  | 0.056 | 0.099 |   1.229 |    1.133 | 
     | \acc_reg[38]       | D ^          | DFFSR    | 0.056 | 0.000 |   1.229 |    1.133 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    0.096 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.197 |    0.293 | 
     | clk__L2_I2   | A ^ -> Y ^ | CLKBUF1 | 0.092 | 0.201 |   0.398 |    0.494 | 
     | clk__L3_I7   | A ^ -> Y ^ | CLKBUF1 | 0.203 | 0.247 |   0.645 |    0.741 | 
     | clk__L4_I37  | A ^ -> Y ^ | CLKBUF1 | 0.133 | 0.239 |   0.884 |    0.980 | 
     | \acc_reg[38] | CLK ^      | DFFSR   | 0.133 | 0.002 |   0.886 |    0.982 | 
     +--------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin \acc_reg[51] /CLK 
Endpoint:   \acc_reg[51] /D       (^) checked with  leading edge of 'clk'
Beginpoint: pipe/clk_r_REG11_S2/Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.893
+ Hold                         -0.007
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.137
  Arrival Time                  1.233
  Slack Time                    0.096
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |              |          |       |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+-------+---------+----------| 
     |                     | clk ^        |          | 0.000 |       |   0.000 |   -0.096 | 
     | clk__L1_I0          | A ^ -> Y ^   | CLKBUF1  | 0.134 | 0.198 |   0.198 |    0.101 | 
     | clk__L2_I2          | A ^ -> Y ^   | CLKBUF1  | 0.092 | 0.201 |   0.398 |    0.302 | 
     | clk__L3_I7          | A ^ -> Y ^   | CLKBUF1  | 0.203 | 0.247 |   0.645 |    0.549 | 
     | clk__L4_I34         | A ^ -> Y ^   | CLKBUF1  | 0.136 | 0.239 |   0.884 |    0.788 | 
     | pipe/clk_r_REG11_S2 | CLK ^ -> Q ^ | DFFPOSX1 | 0.116 | 0.180 |   1.064 |    0.968 | 
     | U806                | A ^ -> Y v   | NAND2X1  | 0.061 | 0.063 |   1.127 |    1.031 | 
     | U809                | A v -> Y ^   | NAND3X1  | 0.072 | 0.105 |   1.232 |    1.136 | 
     | \acc_reg[51]        | D ^          | DFFSR    | 0.072 | 0.001 |   1.233 |    1.137 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    0.096 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.197 |    0.294 | 
     | clk__L2_I2   | A ^ -> Y ^ | CLKBUF1 | 0.092 | 0.201 |   0.398 |    0.494 | 
     | clk__L3_I7   | A ^ -> Y ^ | CLKBUF1 | 0.203 | 0.247 |   0.645 |    0.741 | 
     | clk__L4_I39  | A ^ -> Y ^ | CLKBUF1 | 0.138 | 0.244 |   0.889 |    0.985 | 
     | \acc_reg[51] | CLK ^      | DFFSR   | 0.138 | 0.004 |   0.893 |    0.989 | 
     +--------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin \acc_reg[55] /CLK 
Endpoint:   \acc_reg[55] /D      (^) checked with  leading edge of 'clk'
Beginpoint: pipe/clk_r_REG6_S2/Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.893
+ Hold                         -0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.141
  Arrival Time                  1.239
  Slack Time                    0.099
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                    |              |          |       |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+-------+---------+----------| 
     |                    | clk ^        |          | 0.000 |       |   0.000 |   -0.099 | 
     | clk__L1_I0         | A ^ -> Y ^   | CLKBUF1  | 0.134 | 0.198 |   0.198 |    0.099 | 
     | clk__L2_I2         | A ^ -> Y ^   | CLKBUF1  | 0.092 | 0.201 |   0.398 |    0.300 | 
     | clk__L3_I7         | A ^ -> Y ^   | CLKBUF1  | 0.203 | 0.247 |   0.645 |    0.546 | 
     | clk__L4_I35        | A ^ -> Y ^   | CLKBUF1  | 0.140 | 0.241 |   0.886 |    0.788 | 
     | pipe/clk_r_REG6_S2 | CLK ^ -> Q ^ | DFFPOSX1 | 0.130 | 0.194 |   1.080 |    0.981 | 
     | U790               | A ^ -> Y v   | NAND2X1  | 0.069 | 0.067 |   1.147 |    1.048 | 
     | U793               | A v -> Y ^   | NAND3X1  | 0.053 | 0.092 |   1.239 |    1.141 | 
     | \acc_reg[55]       | D ^          | DFFSR    | 0.053 | 0.000 |   1.239 |    1.141 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    0.099 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.197 |    0.296 | 
     | clk__L2_I2   | A ^ -> Y ^ | CLKBUF1 | 0.092 | 0.201 |   0.398 |    0.497 | 
     | clk__L3_I7   | A ^ -> Y ^ | CLKBUF1 | 0.203 | 0.247 |   0.645 |    0.744 | 
     | clk__L4_I39  | A ^ -> Y ^ | CLKBUF1 | 0.138 | 0.244 |   0.889 |    0.988 | 
     | \acc_reg[55] | CLK ^      | DFFSR   | 0.138 | 0.004 |   0.893 |    0.992 | 
     +--------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin \acc_reg[17] /CLK 
Endpoint:   \acc_reg[17] /D        (^) checked with  leading edge of 'clk'
Beginpoint: pipe/clk_r_REG218_S2/Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.880
+ Hold                         -0.002
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.127
  Arrival Time                  1.227
  Slack Time                    0.100
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                      |              |          |       |       |  Time   |   Time   | 
     |----------------------+--------------+----------+-------+-------+---------+----------| 
     |                      | clk ^        |          | 0.000 |       |   0.000 |   -0.100 | 
     | clk__L1_I0           | A ^ -> Y ^   | CLKBUF1  | 0.134 | 0.198 |   0.198 |    0.098 | 
     | clk__L2_I0           | A ^ -> Y ^   | CLKBUF1  | 0.118 | 0.208 |   0.405 |    0.305 | 
     | clk__L3_I0           | A ^ -> Y ^   | CLKBUF1  | 0.162 | 0.238 |   0.643 |    0.544 | 
     | clk__L4_I0           | A ^ -> Y ^   | CLKBUF1  | 0.140 | 0.227 |   0.870 |    0.770 | 
     | pipe/clk_r_REG218_S2 | CLK ^ -> Q ^ | DFFPOSX1 | 0.114 | 0.179 |   1.049 |    0.949 | 
     | U942                 | A ^ -> Y v   | NAND2X1  | 0.083 | 0.081 |   1.130 |    1.030 | 
     | U945                 | A v -> Y ^   | NAND3X1  | 0.051 | 0.097 |   1.227 |    1.127 | 
     | \acc_reg[17]         | D ^          | DFFSR    | 0.051 | 0.000 |   1.227 |    1.127 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    0.100 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.197 |    0.297 | 
     | clk__L2_I0   | A ^ -> Y ^ | CLKBUF1 | 0.118 | 0.208 |   0.405 |    0.505 | 
     | clk__L3_I1   | A ^ -> Y ^ | CLKBUF1 | 0.169 | 0.241 |   0.647 |    0.746 | 
     | clk__L4_I10  | A ^ -> Y ^ | CLKBUF1 | 0.139 | 0.226 |   0.873 |    0.973 | 
     | \acc_reg[17] | CLK ^      | DFFSR   | 0.139 | 0.007 |   0.880 |    0.979 | 
     +--------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin \acc_reg[57] /CLK 
Endpoint:   \acc_reg[57] /D       (^) checked with  leading edge of 'clk'
Beginpoint: pipe/clk_r_REG23_S2/Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.893
+ Hold                         -0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.138
  Arrival Time                  1.239
  Slack Time                    0.100
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |              |          |       |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+-------+---------+----------| 
     |                     | clk ^        |          | 0.000 |       |   0.000 |   -0.100 | 
     | clk__L1_I0          | A ^ -> Y ^   | CLKBUF1  | 0.134 | 0.198 |   0.198 |    0.097 | 
     | clk__L2_I2          | A ^ -> Y ^   | CLKBUF1  | 0.092 | 0.201 |   0.398 |    0.298 | 
     | clk__L3_I7          | A ^ -> Y ^   | CLKBUF1  | 0.203 | 0.247 |   0.645 |    0.545 | 
     | clk__L4_I35         | A ^ -> Y ^   | CLKBUF1  | 0.140 | 0.241 |   0.886 |    0.786 | 
     | pipe/clk_r_REG23_S2 | CLK ^ -> Q ^ | DFFPOSX1 | 0.109 | 0.175 |   1.061 |    0.961 | 
     | U782                | A ^ -> Y v   | NAND2X1  | 0.075 | 0.075 |   1.136 |    1.036 | 
     | U785                | A v -> Y ^   | NAND3X1  | 0.064 | 0.102 |   1.238 |    1.138 | 
     | \acc_reg[57]        | D ^          | DFFSR    | 0.064 | 0.000 |   1.239 |    1.138 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    0.100 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.197 |    0.298 | 
     | clk__L2_I2   | A ^ -> Y ^ | CLKBUF1 | 0.092 | 0.201 |   0.398 |    0.498 | 
     | clk__L3_I7   | A ^ -> Y ^ | CLKBUF1 | 0.203 | 0.247 |   0.645 |    0.745 | 
     | clk__L4_I39  | A ^ -> Y ^ | CLKBUF1 | 0.138 | 0.244 |   0.889 |    0.989 | 
     | \acc_reg[57] | CLK ^      | DFFSR   | 0.138 | 0.004 |   0.893 |    0.993 | 
     +--------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin \acc_reg[47] /CLK 
Endpoint:   \acc_reg[47] /D       (^) checked with  leading edge of 'clk'
Beginpoint: pipe/clk_r_REG15_S2/Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.891
+ Hold                         -0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.138
  Arrival Time                  1.241
  Slack Time                    0.103
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |              |          |       |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+-------+---------+----------| 
     |                     | clk ^        |          | 0.000 |       |   0.000 |   -0.103 | 
     | clk__L1_I0          | A ^ -> Y ^   | CLKBUF1  | 0.134 | 0.198 |   0.198 |    0.095 | 
     | clk__L2_I2          | A ^ -> Y ^   | CLKBUF1  | 0.092 | 0.201 |   0.398 |    0.296 | 
     | clk__L3_I7          | A ^ -> Y ^   | CLKBUF1  | 0.203 | 0.247 |   0.645 |    0.542 | 
     | clk__L4_I34         | A ^ -> Y ^   | CLKBUF1  | 0.136 | 0.239 |   0.884 |    0.781 | 
     | pipe/clk_r_REG15_S2 | CLK ^ -> Q ^ | DFFPOSX1 | 0.131 | 0.188 |   1.072 |    0.970 | 
     | U822                | A ^ -> Y v   | NAND2X1  | 0.073 | 0.073 |   1.145 |    1.043 | 
     | U825                | A v -> Y ^   | NAND3X1  | 0.055 | 0.095 |   1.241 |    1.138 | 
     | \acc_reg[47]        | D ^          | DFFSR    | 0.055 | 0.000 |   1.241 |    1.138 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    0.103 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.197 |    0.300 | 
     | clk__L2_I2   | A ^ -> Y ^ | CLKBUF1 | 0.092 | 0.201 |   0.398 |    0.501 | 
     | clk__L3_I7   | A ^ -> Y ^ | CLKBUF1 | 0.203 | 0.247 |   0.645 |    0.748 | 
     | clk__L4_I39  | A ^ -> Y ^ | CLKBUF1 | 0.138 | 0.244 |   0.889 |    0.992 | 
     | \acc_reg[47] | CLK ^      | DFFSR   | 0.138 | 0.002 |   0.891 |    0.994 | 
     +--------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin \acc_reg[48] /CLK 
Endpoint:   \acc_reg[48] /D       (^) checked with  leading edge of 'clk'
Beginpoint: pipe/clk_r_REG12_S2/Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.892
+ Hold                         -0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.139
  Arrival Time                  1.244
  Slack Time                    0.105
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |              |          |       |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+-------+---------+----------| 
     |                     | clk ^        |          | 0.000 |       |   0.000 |   -0.105 | 
     | clk__L1_I0          | A ^ -> Y ^   | CLKBUF1  | 0.134 | 0.198 |   0.198 |    0.093 | 
     | clk__L2_I2          | A ^ -> Y ^   | CLKBUF1  | 0.092 | 0.201 |   0.398 |    0.294 | 
     | clk__L3_I8          | A ^ -> Y ^   | CLKBUF1  | 0.201 | 0.251 |   0.649 |    0.545 | 
     | clk__L4_I41         | A ^ -> Y ^   | CLKBUF1  | 0.141 | 0.231 |   0.881 |    0.776 | 
     | pipe/clk_r_REG12_S2 | CLK ^ -> Q ^ | DFFPOSX1 | 0.140 | 0.198 |   1.078 |    0.974 | 
     | U818                | A ^ -> Y v   | NAND2X1  | 0.069 | 0.072 |   1.150 |    1.045 | 
     | U821                | A v -> Y ^   | NAND3X1  | 0.054 | 0.094 |   1.244 |    1.139 | 
     | \acc_reg[48]        | D ^          | DFFSR    | 0.054 | 0.000 |   1.244 |    1.139 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    0.105 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.197 |    0.302 | 
     | clk__L2_I2   | A ^ -> Y ^ | CLKBUF1 | 0.092 | 0.201 |   0.398 |    0.503 | 
     | clk__L3_I7   | A ^ -> Y ^ | CLKBUF1 | 0.203 | 0.247 |   0.645 |    0.750 | 
     | clk__L4_I39  | A ^ -> Y ^ | CLKBUF1 | 0.138 | 0.244 |   0.889 |    0.994 | 
     | \acc_reg[48] | CLK ^      | DFFSR   | 0.138 | 0.003 |   0.892 |    0.997 | 
     +--------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin pipe/clk_r_REG5_S2/CLK 
Endpoint:   pipe/clk_r_REG5_S2/D          (^) checked with  leading edge of 
'clk'
Beginpoint: pipe/mult_97/clk_r_REG81_S1/Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.887
+ Hold                         -0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.134
  Arrival Time                  1.240
  Slack Time                    0.105
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                             |              |          |       |       |  Time   |   Time   | 
     |-----------------------------+--------------+----------+-------+-------+---------+----------| 
     |                             | clk ^        |          | 0.000 |       |   0.000 |   -0.105 | 
     | clk__L1_I0                  | A ^ -> Y ^   | CLKBUF1  | 0.134 | 0.198 |   0.198 |    0.092 | 
     | clk__L2_I2                  | A ^ -> Y ^   | CLKBUF1  | 0.092 | 0.201 |   0.398 |    0.293 | 
     | clk__L3_I8                  | A ^ -> Y ^   | CLKBUF1  | 0.201 | 0.251 |   0.649 |    0.544 | 
     | clk__L4_I44                 | A ^ -> Y ^   | CLKBUF1  | 0.146 | 0.229 |   0.879 |    0.773 | 
     | pipe/mult_97/clk_r_REG81_S1 | CLK ^ -> Q ^ | DFFPOSX1 | 0.089 | 0.159 |   1.038 |    0.932 | 
     | pipe/mult_97/U263           | A ^ -> Y v   | NAND2X1  | 0.080 | 0.079 |   1.116 |    1.011 | 
     | pipe/mult_97/U257           | B v -> Y ^   | XOR2X1   | 0.081 | 0.123 |   1.239 |    1.134 | 
     | pipe/clk_r_REG5_S2          | D ^          | DFFPOSX1 | 0.081 | 0.000 |   1.240 |    1.134 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                    |            |          |       |       |  Time   |   Time   | 
     |--------------------+------------+----------+-------+-------+---------+----------| 
     |                    | clk ^      |          | 0.000 |       |   0.000 |    0.105 | 
     | clk__L1_I0         | A ^ -> Y ^ | CLKBUF1  | 0.134 | 0.198 |   0.197 |    0.303 | 
     | clk__L2_I2         | A ^ -> Y ^ | CLKBUF1  | 0.092 | 0.201 |   0.398 |    0.504 | 
     | clk__L3_I8         | A ^ -> Y ^ | CLKBUF1  | 0.201 | 0.251 |   0.649 |    0.755 | 
     | clk__L4_I44        | A ^ -> Y ^ | CLKBUF1  | 0.146 | 0.229 |   0.879 |    0.984 | 
     | pipe/clk_r_REG5_S2 | CLK ^      | DFFPOSX1 | 0.148 | 0.009 |   0.887 |    0.993 | 
     +---------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin \acc_reg[49] /CLK 
Endpoint:   \acc_reg[49] /D       (^) checked with  leading edge of 'clk'
Beginpoint: pipe/clk_r_REG13_S2/Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.892
+ Hold                         -0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.139
  Arrival Time                  1.246
  Slack Time                    0.107
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |              |          |       |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+-------+---------+----------| 
     |                     | clk ^        |          | 0.000 |       |   0.000 |   -0.107 | 
     | clk__L1_I0          | A ^ -> Y ^   | CLKBUF1  | 0.134 | 0.198 |   0.198 |    0.091 | 
     | clk__L2_I2          | A ^ -> Y ^   | CLKBUF1  | 0.092 | 0.201 |   0.398 |    0.292 | 
     | clk__L3_I8          | A ^ -> Y ^   | CLKBUF1  | 0.201 | 0.251 |   0.649 |    0.543 | 
     | clk__L4_I41         | A ^ -> Y ^   | CLKBUF1  | 0.141 | 0.231 |   0.881 |    0.774 | 
     | pipe/clk_r_REG13_S2 | CLK ^ -> Q ^ | DFFPOSX1 | 0.138 | 0.195 |   1.076 |    0.969 | 
     | U814                | A ^ -> Y v   | NAND2X1  | 0.073 | 0.074 |   1.150 |    1.044 | 
     | U817                | A v -> Y ^   | NAND3X1  | 0.054 | 0.095 |   1.246 |    1.139 | 
     | \acc_reg[49]        | D ^          | DFFSR    | 0.054 | 0.000 |   1.246 |    1.139 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    0.107 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.197 |    0.304 | 
     | clk__L2_I2   | A ^ -> Y ^ | CLKBUF1 | 0.092 | 0.201 |   0.398 |    0.505 | 
     | clk__L3_I7   | A ^ -> Y ^ | CLKBUF1 | 0.203 | 0.247 |   0.645 |    0.752 | 
     | clk__L4_I39  | A ^ -> Y ^ | CLKBUF1 | 0.138 | 0.244 |   0.889 |    0.996 | 
     | \acc_reg[49] | CLK ^      | DFFSR   | 0.138 | 0.003 |   0.892 |    0.999 | 
     +--------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin \acc_reg[46] /CLK 
Endpoint:   \acc_reg[46] /D       (^) checked with  leading edge of 'clk'
Beginpoint: pipe/clk_r_REG14_S2/Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.891
+ Hold                         -0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.138
  Arrival Time                  1.246
  Slack Time                    0.108
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |              |          |       |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+-------+---------+----------| 
     |                     | clk ^        |          | 0.000 |       |   0.000 |   -0.108 | 
     | clk__L1_I0          | A ^ -> Y ^   | CLKBUF1  | 0.134 | 0.198 |   0.198 |    0.089 | 
     | clk__L2_I2          | A ^ -> Y ^   | CLKBUF1  | 0.092 | 0.201 |   0.398 |    0.290 | 
     | clk__L3_I7          | A ^ -> Y ^   | CLKBUF1  | 0.203 | 0.247 |   0.645 |    0.537 | 
     | clk__L4_I34         | A ^ -> Y ^   | CLKBUF1  | 0.136 | 0.239 |   0.884 |    0.776 | 
     | pipe/clk_r_REG14_S2 | CLK ^ -> Q ^ | DFFPOSX1 | 0.143 | 0.194 |   1.078 |    0.970 | 
     | U826                | A ^ -> Y v   | NAND2X1  | 0.070 | 0.071 |   1.150 |    1.041 | 
     | U829                | A v -> Y ^   | NAND3X1  | 0.057 | 0.096 |   1.246 |    1.138 | 
     | \acc_reg[46]        | D ^          | DFFSR    | 0.057 | 0.000 |   1.246 |    1.138 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    0.108 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.197 |    0.306 | 
     | clk__L2_I2   | A ^ -> Y ^ | CLKBUF1 | 0.092 | 0.201 |   0.398 |    0.507 | 
     | clk__L3_I7   | A ^ -> Y ^ | CLKBUF1 | 0.203 | 0.247 |   0.645 |    0.753 | 
     | clk__L4_I39  | A ^ -> Y ^ | CLKBUF1 | 0.138 | 0.244 |   0.889 |    0.997 | 
     | \acc_reg[46] | CLK ^      | DFFSR   | 0.138 | 0.002 |   0.891 |    1.000 | 
     +--------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin pipe/clk_r_REG24_S2/CLK 
Endpoint:   pipe/clk_r_REG24_S2/D         (^) checked with  leading edge of 
'clk'
Beginpoint: pipe/mult_97/clk_r_REG77_S1/Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.892
+ Hold                         -0.002
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.141
  Arrival Time                  1.250
  Slack Time                    0.109
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                             |              |          |       |       |  Time   |   Time   | 
     |-----------------------------+--------------+----------+-------+-------+---------+----------| 
     |                             | clk ^        |          | 0.000 |       |   0.000 |   -0.109 | 
     | clk__L1_I0                  | A ^ -> Y ^   | CLKBUF1  | 0.134 | 0.198 |   0.198 |    0.088 | 
     | clk__L2_I2                  | A ^ -> Y ^   | CLKBUF1  | 0.092 | 0.201 |   0.398 |    0.289 | 
     | clk__L3_I7                  | A ^ -> Y ^   | CLKBUF1  | 0.203 | 0.247 |   0.645 |    0.536 | 
     | clk__L4_I35                 | A ^ -> Y ^   | CLKBUF1  | 0.140 | 0.241 |   0.886 |    0.777 | 
     | pipe/mult_97/clk_r_REG77_S1 | CLK ^ -> Q ^ | DFFPOSX1 | 0.075 | 0.148 |   1.034 |    0.925 | 
     | pipe/mult_97/U245           | A ^ -> Y v   | NAND2X1  | 0.073 | 0.076 |   1.110 |    1.001 | 
     | pipe/mult_97/U243           | B v -> Y ^   | XOR2X1   | 0.105 | 0.139 |   1.249 |    1.140 | 
     | pipe/clk_r_REG24_S2         | D ^          | DFFPOSX1 | 0.105 | 0.001 |   1.250 |    1.141 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |            |          |       |       |  Time   |   Time   | 
     |---------------------+------------+----------+-------+-------+---------+----------| 
     |                     | clk ^      |          | 0.000 |       |   0.000 |    0.109 | 
     | clk__L1_I0          | A ^ -> Y ^ | CLKBUF1  | 0.134 | 0.198 |   0.198 |    0.307 | 
     | clk__L2_I2          | A ^ -> Y ^ | CLKBUF1  | 0.092 | 0.201 |   0.398 |    0.508 | 
     | clk__L3_I7          | A ^ -> Y ^ | CLKBUF1  | 0.203 | 0.247 |   0.645 |    0.754 | 
     | clk__L4_I35         | A ^ -> Y ^ | CLKBUF1  | 0.140 | 0.241 |   0.886 |    0.996 | 
     | pipe/clk_r_REG24_S2 | CLK ^      | DFFPOSX1 | 0.140 | 0.006 |   0.892 |    1.002 | 
     +----------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin \acc_reg[56] /CLK 
Endpoint:   \acc_reg[56] /D      (^) checked with  leading edge of 'clk'
Beginpoint: pipe/clk_r_REG5_S2/Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.893
+ Hold                         -0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.138
  Arrival Time                  1.253
  Slack Time                    0.115
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                    |              |          |       |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+-------+---------+----------| 
     |                    | clk ^        |          | 0.000 |       |   0.000 |   -0.115 | 
     | clk__L1_I0         | A ^ -> Y ^   | CLKBUF1  | 0.134 | 0.198 |   0.198 |    0.083 | 
     | clk__L2_I2         | A ^ -> Y ^   | CLKBUF1  | 0.092 | 0.201 |   0.398 |    0.284 | 
     | clk__L3_I8         | A ^ -> Y ^   | CLKBUF1  | 0.201 | 0.251 |   0.649 |    0.535 | 
     | clk__L4_I44        | A ^ -> Y ^   | CLKBUF1  | 0.146 | 0.229 |   0.879 |    0.764 | 
     | pipe/clk_r_REG5_S2 | CLK ^ -> Q ^ | DFFPOSX1 | 0.127 | 0.191 |   1.070 |    0.955 | 
     | U786               | A ^ -> Y v   | NAND2X1  | 0.079 | 0.079 |   1.148 |    1.034 | 
     | U789               | A v -> Y ^   | NAND3X1  | 0.063 | 0.104 |   1.253 |    1.138 | 
     | \acc_reg[56]       | D ^          | DFFSR    | 0.063 | 0.000 |   1.253 |    1.138 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    0.115 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.197 |    0.312 | 
     | clk__L2_I2   | A ^ -> Y ^ | CLKBUF1 | 0.092 | 0.201 |   0.398 |    0.513 | 
     | clk__L3_I7   | A ^ -> Y ^ | CLKBUF1 | 0.203 | 0.247 |   0.645 |    0.760 | 
     | clk__L4_I39  | A ^ -> Y ^ | CLKBUF1 | 0.138 | 0.244 |   0.889 |    1.004 | 
     | \acc_reg[56] | CLK ^      | DFFSR   | 0.138 | 0.004 |   0.893 |    1.007 | 
     +--------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin \dout_reg[6] /CLK 
Endpoint:   \dout_reg[6] /D (v) checked with  leading edge of 'clk'
Beginpoint: \dout_reg[6] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.869
+ Hold                          0.027
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.146
  Arrival Time                  1.264
  Slack Time                    0.117
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |   Instance   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |              |         |       |       |  Time   |   Time   | 
     |--------------+--------------+---------+-------+-------+---------+----------| 
     |              | clk ^        |         | 0.000 |       |   0.000 |   -0.117 | 
     | clk__L1_I0   | A ^ -> Y ^   | CLKBUF1 | 0.134 | 0.198 |   0.198 |    0.080 | 
     | clk__L2_I0   | A ^ -> Y ^   | CLKBUF1 | 0.118 | 0.208 |   0.405 |    0.288 | 
     | clk__L3_I0   | A ^ -> Y ^   | CLKBUF1 | 0.162 | 0.238 |   0.643 |    0.526 | 
     | clk__L4_I4   | A ^ -> Y ^   | CLKBUF1 | 0.130 | 0.223 |   0.866 |    0.749 | 
     | \dout_reg[6] | CLK ^ -> Q v | DFFSR   | 0.045 | 0.276 |   1.142 |    1.025 | 
     | U92          | A v -> Y ^   | NAND2X1 | 0.068 | 0.072 |   1.214 |    1.097 | 
     | U91          | C ^ -> Y v   | OAI21X1 | 0.046 | 0.049 |   1.263 |    1.146 | 
     | \dout_reg[6] | D v          | DFFSR   | 0.046 | 0.000 |   1.264 |    1.146 | 
     +----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    0.117 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.197 |    0.315 | 
     | clk__L2_I0   | A ^ -> Y ^ | CLKBUF1 | 0.118 | 0.208 |   0.405 |    0.523 | 
     | clk__L3_I0   | A ^ -> Y ^ | CLKBUF1 | 0.162 | 0.238 |   0.643 |    0.761 | 
     | clk__L4_I4   | A ^ -> Y ^ | CLKBUF1 | 0.130 | 0.223 |   0.866 |    0.984 | 
     | \dout_reg[6] | CLK ^      | DFFSR   | 0.130 | 0.003 |   0.869 |    0.987 | 
     +--------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin \dout_reg[8] /CLK 
Endpoint:   \dout_reg[8] /D (v) checked with  leading edge of 'clk'
Beginpoint: \dout_reg[8] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.870
+ Hold                          0.027
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.147
  Arrival Time                  1.264
  Slack Time                    0.118
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |   Instance   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |              |         |       |       |  Time   |   Time   | 
     |--------------+--------------+---------+-------+-------+---------+----------| 
     |              | clk ^        |         | 0.000 |       |   0.000 |   -0.118 | 
     | clk__L1_I0   | A ^ -> Y ^   | CLKBUF1 | 0.134 | 0.198 |   0.198 |    0.080 | 
     | clk__L2_I0   | A ^ -> Y ^   | CLKBUF1 | 0.118 | 0.208 |   0.405 |    0.288 | 
     | clk__L3_I0   | A ^ -> Y ^   | CLKBUF1 | 0.162 | 0.238 |   0.643 |    0.526 | 
     | clk__L4_I4   | A ^ -> Y ^   | CLKBUF1 | 0.130 | 0.223 |   0.866 |    0.749 | 
     | \dout_reg[8] | CLK ^ -> Q v | DFFSR   | 0.050 | 0.280 |   1.147 |    1.029 | 
     | U86          | A v -> Y ^   | NAND2X1 | 0.061 | 0.068 |   1.215 |    1.097 | 
     | U85          | C ^ -> Y v   | OAI21X1 | 0.045 | 0.049 |   1.264 |    1.146 | 
     | \dout_reg[8] | D v          | DFFSR   | 0.045 | 0.000 |   1.264 |    1.147 | 
     +----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    0.118 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.197 |    0.315 | 
     | clk__L2_I0   | A ^ -> Y ^ | CLKBUF1 | 0.118 | 0.208 |   0.405 |    0.523 | 
     | clk__L3_I0   | A ^ -> Y ^ | CLKBUF1 | 0.162 | 0.238 |   0.643 |    0.761 | 
     | clk__L4_I4   | A ^ -> Y ^ | CLKBUF1 | 0.130 | 0.223 |   0.866 |    0.984 | 
     | \dout_reg[8] | CLK ^      | DFFSR   | 0.130 | 0.003 |   0.870 |    0.987 | 
     +--------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin \dout_reg[5] /CLK 
Endpoint:   \dout_reg[5] /D (v) checked with  leading edge of 'clk'
Beginpoint: \dout_reg[5] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.869
+ Hold                          0.026
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.145
  Arrival Time                  1.264
  Slack Time                    0.119
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |   Instance   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |              |         |       |       |  Time   |   Time   | 
     |--------------+--------------+---------+-------+-------+---------+----------| 
     |              | clk ^        |         | 0.000 |       |   0.000 |   -0.119 | 
     | clk__L1_I0   | A ^ -> Y ^   | CLKBUF1 | 0.134 | 0.198 |   0.198 |    0.079 | 
     | clk__L2_I0   | A ^ -> Y ^   | CLKBUF1 | 0.118 | 0.208 |   0.405 |    0.286 | 
     | clk__L3_I0   | A ^ -> Y ^   | CLKBUF1 | 0.162 | 0.238 |   0.643 |    0.525 | 
     | clk__L4_I4   | A ^ -> Y ^   | CLKBUF1 | 0.130 | 0.223 |   0.866 |    0.748 | 
     | \dout_reg[5] | CLK ^ -> Q v | DFFSR   | 0.044 | 0.275 |   1.142 |    1.023 | 
     | U95          | A v -> Y ^   | NAND2X1 | 0.064 | 0.069 |   1.211 |    1.092 | 
     | U94          | C ^ -> Y v   | OAI21X1 | 0.049 | 0.053 |   1.264 |    1.145 | 
     | \dout_reg[5] | D v          | DFFSR   | 0.049 | 0.000 |   1.264 |    1.145 | 
     +----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    0.119 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.197 |    0.316 | 
     | clk__L2_I0   | A ^ -> Y ^ | CLKBUF1 | 0.118 | 0.208 |   0.405 |    0.524 | 
     | clk__L3_I0   | A ^ -> Y ^ | CLKBUF1 | 0.162 | 0.238 |   0.643 |    0.762 | 
     | clk__L4_I4   | A ^ -> Y ^ | CLKBUF1 | 0.130 | 0.223 |   0.866 |    0.985 | 
     | \dout_reg[5] | CLK ^      | DFFSR   | 0.130 | 0.003 |   0.869 |    0.988 | 
     +--------------------------------------------------------------------------+ 

