// Seed: 2477493627
module module_0 ();
  generate
    logic [-1 : 1] id_1 = id_1;
    wire id_2;
  endgenerate
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input wand id_0,
    input wor id_1,
    input tri0 id_2,
    input tri0 id_3,
    input wire id_4,
    input wor id_5,
    output wor id_6,
    input supply0 id_7,
    output tri0 id_8,
    output tri0 id_9
);
  assign id_8 = -1;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_1 = 32'd95
) (
    _id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire _id_1;
  module_0 modCall_1 ();
  logic [id_1 : 1] id_5;
endmodule
