# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
vcom -reportprogress 300 -work work /home/ms22.21/dlxTest/dlx/Control_Unit/CU_HW.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 22:31:49 on Oct 19,2022
# vcom -reportprogress 300 -work work /home/ms22.21/dlxTest/dlx/Control_Unit/CU_HW.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package globals
# -- Loading package myTypes
# -- Compiling entity CU_HARDWIRED
# -- Compiling architecture BEHAVIORAL of CU_HARDWIRED
# ** Error: /home/ms22.21/dlxTest/dlx/Control_Unit/CU_HW.vhd(205): near "rd1_enable": (vcom-1576) expecting ';'.
# ** Error (suppressible): /home/ms22.21/dlxTest/dlx/Control_Unit/CU_HW.vhd(57): (vcom-1272) Length of expected is 23; length of actual is 21.
# ** Note: /home/ms22.21/dlxTest/dlx/Control_Unit/CU_HW.vhd(277): VHDL Compiler exiting
# End time: 22:31:49 on Oct 19,2022, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vcom -reportprogress 300 -work work /home/ms22.21/dlxTest/dlx/Control_Unit/CU_HW.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 22:32:12 on Oct 19,2022
# vcom -reportprogress 300 -work work /home/ms22.21/dlxTest/dlx/Control_Unit/CU_HW.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package globals
# -- Loading package myTypes
# -- Compiling entity CU_HARDWIRED
# -- Compiling architecture BEHAVIORAL of CU_HARDWIRED
# ** Error (suppressible): /home/ms22.21/dlxTest/dlx/Control_Unit/CU_HW.vhd(57): (vcom-1272) Length of expected is 23; length of actual is 21.
# ** Note: /home/ms22.21/dlxTest/dlx/Control_Unit/CU_HW.vhd(277): VHDL Compiler exiting
# End time: 22:32:12 on Oct 19,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/ms22.21/dlxTest/dlx/Control_Unit/CU_HW.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 22:32:33 on Oct 19,2022
# vcom -reportprogress 300 -work work /home/ms22.21/dlxTest/dlx/Control_Unit/CU_HW.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package globals
# -- Loading package myTypes
# -- Compiling entity CU_HARDWIRED
# -- Compiling architecture BEHAVIORAL of CU_HARDWIRED
# End time: 22:32:33 on Oct 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
