TimeQuest Timing Analyzer report for dual_ov5640_vga
Sun Jan 19 10:21:13 2020
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Setup: 'cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk'
 14. Slow 1200mV 85C Model Setup: 'cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk'
 15. Slow 1200mV 85C Model Setup: 'cam1_pclk'
 16. Slow 1200mV 85C Model Setup: 'cam0_pclk'
 17. Slow 1200mV 85C Model Setup: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[2]'
 18. Slow 1200mV 85C Model Setup: 'sys_rst_n'
 19. Slow 1200mV 85C Model Hold: 'cam1_pclk'
 20. Slow 1200mV 85C Model Hold: 'sys_rst_n'
 21. Slow 1200mV 85C Model Hold: 'cam0_pclk'
 22. Slow 1200mV 85C Model Hold: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[2]'
 23. Slow 1200mV 85C Model Hold: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'
 24. Slow 1200mV 85C Model Hold: 'cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk'
 25. Slow 1200mV 85C Model Hold: 'cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk'
 26. Slow 1200mV 85C Model Recovery: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[2]'
 27. Slow 1200mV 85C Model Recovery: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'
 28. Slow 1200mV 85C Model Recovery: 'cam0_pclk'
 29. Slow 1200mV 85C Model Recovery: 'cam1_pclk'
 30. Slow 1200mV 85C Model Recovery: 'cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk'
 31. Slow 1200mV 85C Model Recovery: 'cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk'
 32. Slow 1200mV 85C Model Removal: 'cam1_pclk'
 33. Slow 1200mV 85C Model Removal: 'cam0_pclk'
 34. Slow 1200mV 85C Model Removal: 'cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk'
 35. Slow 1200mV 85C Model Removal: 'cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk'
 36. Slow 1200mV 85C Model Removal: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'
 37. Slow 1200mV 85C Model Removal: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[2]'
 38. Slow 1200mV 85C Model Minimum Pulse Width: 'cam0_pclk'
 39. Slow 1200mV 85C Model Minimum Pulse Width: 'cam1_pclk'
 40. Slow 1200mV 85C Model Minimum Pulse Width: 'cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk'
 41. Slow 1200mV 85C Model Minimum Pulse Width: 'cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk'
 42. Slow 1200mV 85C Model Minimum Pulse Width: 'sys_rst_n'
 43. Slow 1200mV 85C Model Minimum Pulse Width: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'
 44. Slow 1200mV 85C Model Minimum Pulse Width: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[2]'
 45. Slow 1200mV 85C Model Minimum Pulse Width: 'sys_clk'
 46. Setup Times
 47. Hold Times
 48. Clock to Output Times
 49. Minimum Clock to Output Times
 50. Output Enable Times
 51. Minimum Output Enable Times
 52. Output Disable Times
 53. Minimum Output Disable Times
 54. Slow 1200mV 85C Model Metastability Report
 55. Slow 1200mV 0C Model Fmax Summary
 56. Slow 1200mV 0C Model Setup Summary
 57. Slow 1200mV 0C Model Hold Summary
 58. Slow 1200mV 0C Model Recovery Summary
 59. Slow 1200mV 0C Model Removal Summary
 60. Slow 1200mV 0C Model Minimum Pulse Width Summary
 61. Slow 1200mV 0C Model Setup: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'
 62. Slow 1200mV 0C Model Setup: 'cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk'
 63. Slow 1200mV 0C Model Setup: 'cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk'
 64. Slow 1200mV 0C Model Setup: 'cam1_pclk'
 65. Slow 1200mV 0C Model Setup: 'cam0_pclk'
 66. Slow 1200mV 0C Model Setup: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[2]'
 67. Slow 1200mV 0C Model Setup: 'sys_rst_n'
 68. Slow 1200mV 0C Model Hold: 'cam1_pclk'
 69. Slow 1200mV 0C Model Hold: 'sys_rst_n'
 70. Slow 1200mV 0C Model Hold: 'cam0_pclk'
 71. Slow 1200mV 0C Model Hold: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[2]'
 72. Slow 1200mV 0C Model Hold: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'
 73. Slow 1200mV 0C Model Hold: 'cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk'
 74. Slow 1200mV 0C Model Hold: 'cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk'
 75. Slow 1200mV 0C Model Recovery: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[2]'
 76. Slow 1200mV 0C Model Recovery: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'
 77. Slow 1200mV 0C Model Recovery: 'cam0_pclk'
 78. Slow 1200mV 0C Model Recovery: 'cam1_pclk'
 79. Slow 1200mV 0C Model Recovery: 'cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk'
 80. Slow 1200mV 0C Model Recovery: 'cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk'
 81. Slow 1200mV 0C Model Removal: 'cam1_pclk'
 82. Slow 1200mV 0C Model Removal: 'cam0_pclk'
 83. Slow 1200mV 0C Model Removal: 'cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk'
 84. Slow 1200mV 0C Model Removal: 'cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk'
 85. Slow 1200mV 0C Model Removal: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'
 86. Slow 1200mV 0C Model Removal: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[2]'
 87. Slow 1200mV 0C Model Minimum Pulse Width: 'cam1_pclk'
 88. Slow 1200mV 0C Model Minimum Pulse Width: 'cam0_pclk'
 89. Slow 1200mV 0C Model Minimum Pulse Width: 'cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk'
 90. Slow 1200mV 0C Model Minimum Pulse Width: 'cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk'
 91. Slow 1200mV 0C Model Minimum Pulse Width: 'sys_rst_n'
 92. Slow 1200mV 0C Model Minimum Pulse Width: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'
 93. Slow 1200mV 0C Model Minimum Pulse Width: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[2]'
 94. Slow 1200mV 0C Model Minimum Pulse Width: 'sys_clk'
 95. Setup Times
 96. Hold Times
 97. Clock to Output Times
 98. Minimum Clock to Output Times
 99. Output Enable Times
100. Minimum Output Enable Times
101. Output Disable Times
102. Minimum Output Disable Times
103. Slow 1200mV 0C Model Metastability Report
104. Fast 1200mV 0C Model Setup Summary
105. Fast 1200mV 0C Model Hold Summary
106. Fast 1200mV 0C Model Recovery Summary
107. Fast 1200mV 0C Model Removal Summary
108. Fast 1200mV 0C Model Minimum Pulse Width Summary
109. Fast 1200mV 0C Model Setup: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'
110. Fast 1200mV 0C Model Setup: 'cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk'
111. Fast 1200mV 0C Model Setup: 'cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk'
112. Fast 1200mV 0C Model Setup: 'cam1_pclk'
113. Fast 1200mV 0C Model Setup: 'cam0_pclk'
114. Fast 1200mV 0C Model Setup: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[2]'
115. Fast 1200mV 0C Model Setup: 'sys_rst_n'
116. Fast 1200mV 0C Model Hold: 'cam1_pclk'
117. Fast 1200mV 0C Model Hold: 'sys_rst_n'
118. Fast 1200mV 0C Model Hold: 'cam0_pclk'
119. Fast 1200mV 0C Model Hold: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[2]'
120. Fast 1200mV 0C Model Hold: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'
121. Fast 1200mV 0C Model Hold: 'cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk'
122. Fast 1200mV 0C Model Hold: 'cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk'
123. Fast 1200mV 0C Model Recovery: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[2]'
124. Fast 1200mV 0C Model Recovery: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'
125. Fast 1200mV 0C Model Recovery: 'cam0_pclk'
126. Fast 1200mV 0C Model Recovery: 'cam1_pclk'
127. Fast 1200mV 0C Model Recovery: 'cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk'
128. Fast 1200mV 0C Model Recovery: 'cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk'
129. Fast 1200mV 0C Model Removal: 'cam1_pclk'
130. Fast 1200mV 0C Model Removal: 'cam0_pclk'
131. Fast 1200mV 0C Model Removal: 'cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk'
132. Fast 1200mV 0C Model Removal: 'cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk'
133. Fast 1200mV 0C Model Removal: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'
134. Fast 1200mV 0C Model Removal: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[2]'
135. Fast 1200mV 0C Model Minimum Pulse Width: 'cam1_pclk'
136. Fast 1200mV 0C Model Minimum Pulse Width: 'cam0_pclk'
137. Fast 1200mV 0C Model Minimum Pulse Width: 'sys_rst_n'
138. Fast 1200mV 0C Model Minimum Pulse Width: 'cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk'
139. Fast 1200mV 0C Model Minimum Pulse Width: 'cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk'
140. Fast 1200mV 0C Model Minimum Pulse Width: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'
141. Fast 1200mV 0C Model Minimum Pulse Width: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[2]'
142. Fast 1200mV 0C Model Minimum Pulse Width: 'sys_clk'
143. Setup Times
144. Hold Times
145. Clock to Output Times
146. Minimum Clock to Output Times
147. Output Enable Times
148. Minimum Output Enable Times
149. Output Disable Times
150. Minimum Output Disable Times
151. Fast 1200mV 0C Model Metastability Report
152. Multicorner Timing Analysis Summary
153. Setup Times
154. Hold Times
155. Clock to Output Times
156. Minimum Clock to Output Times
157. Board Trace Model Assignments
158. Input Transition Times
159. Signal Integrity Metrics (Slow 1200mv 0c Model)
160. Signal Integrity Metrics (Slow 1200mv 85c Model)
161. Signal Integrity Metrics (Fast 1200mv 0c Model)
162. Setup Transfers
163. Hold Transfers
164. Recovery Transfers
165. Removal Transfers
166. Report TCCS
167. Report RSKM
168. Unconstrained Paths
169. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name      ; dual_ov5640_vga                                     ;
; Device Family      ; Cyclone IV E                                        ;
; Device Name        ; EP4CE10F17C8                                        ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Enabled                                             ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 6           ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-6         ; < 0.1%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------+-----------+--------+------------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+---------------------------------------------------------+-----------------------------------------------------------+
; Clock Name                                            ; Type      ; Period ; Frequency  ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master  ; Source                                                  ; Targets                                                   ;
+-------------------------------------------------------+-----------+--------+------------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+---------------------------------------------------------+-----------------------------------------------------------+
; cam0_pclk                                             ; Base      ; 1.000  ; 1000.0 MHz ; 0.000  ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                         ; { cam0_pclk }                                             ;
; cam1_pclk                                             ; Base      ; 1.000  ; 1000.0 MHz ; 0.000  ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                         ; { cam1_pclk }                                             ;
; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk  ; Base      ; 1.000  ; 1000.0 MHz ; 0.000  ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                         ; { cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk }  ;
; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk  ; Base      ; 1.000  ; 1000.0 MHz ; 0.000  ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                         ; { cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk }  ;
; sys_clk                                               ; Base      ; 20.000 ; 50.0 MHz   ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                         ; { sys_clk }                                               ;
; sys_rst_n                                             ; Base      ; 1.000  ; 1000.0 MHz ; 0.000  ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                         ; { sys_rst_n }                                             ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 10.000 ; 100.0 MHz  ; 0.000  ; 5.000  ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; sys_clk ; u_pll_clk|altpll_component|auto_generated|pll1|inclk[0] ; { u_pll_clk|altpll_component|auto_generated|pll1|clk[0] } ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 10.000 ; 100.0 MHz  ; -2.115 ; 2.885  ; 50.00      ; 1         ; 2           ; -76.2 ;        ;           ;            ; false    ; sys_clk ; u_pll_clk|altpll_component|auto_generated|pll1|inclk[0] ; { u_pll_clk|altpll_component|auto_generated|pll1|clk[1] } ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Generated ; 15.384 ; 65.0 MHz   ; 0.000  ; 7.692  ; 50.00      ; 10        ; 13          ;       ;        ;           ;            ; false    ; sys_clk ; u_pll_clk|altpll_component|auto_generated|pll1|inclk[0] ; { u_pll_clk|altpll_component|auto_generated|pll1|clk[2] } ;
+-------------------------------------------------------+-----------+--------+------------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+---------------------------------------------------------+-----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                    ;
+------------+-----------------+-------------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                            ; Note                                           ;
+------------+-----------------+-------------------------------------------------------+------------------------------------------------+
; 101.27 MHz ; 101.27 MHz      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;                                                ;
; 125.06 MHz ; 125.06 MHz      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;                                                ;
; 183.25 MHz ; 183.25 MHz      ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk  ;                                                ;
; 187.2 MHz  ; 187.2 MHz       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk  ;                                                ;
; 236.52 MHz ; 236.52 MHz      ; cam1_pclk                                             ;                                                ;
; 243.31 MHz ; 238.04 MHz      ; cam0_pclk                                             ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+-------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                            ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; -4.982 ; -199.233      ;
; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk  ; -4.457 ; -216.157      ;
; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk  ; -4.342 ; -191.517      ;
; cam1_pclk                                             ; -3.228 ; -128.794      ;
; cam0_pclk                                             ; -3.110 ; -136.737      ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; -2.472 ; -9.570        ;
; sys_rst_n                                             ; -0.336 ; -5.710        ;
+-------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                             ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; cam1_pclk                                             ; -1.629 ; -3.041        ;
; sys_rst_n                                             ; -1.064 ; -24.558       ;
; cam0_pclk                                             ; -0.816 ; -1.577        ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; -0.220 ; -0.440        ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.432  ; 0.000         ;
; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk  ; 0.434  ; 0.000         ;
; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk  ; 0.434  ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                         ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; -4.405 ; -581.847      ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; -3.908 ; -1761.528     ;
; cam0_pclk                                             ; -2.353 ; -103.463      ;
; cam1_pclk                                             ; -1.759 ; -73.409       ;
; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk  ; -1.117 ; -56.806       ;
; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk  ; -1.113 ; -52.797       ;
+-------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                          ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; cam1_pclk                                             ; -0.246 ; -4.364        ;
; cam0_pclk                                             ; -0.085 ; -1.555        ;
; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk  ; 0.656  ; 0.000         ;
; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk  ; 0.685  ; 0.000         ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 2.514  ; 0.000         ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 2.556  ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                              ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; cam0_pclk                                             ; -3.201 ; -152.937      ;
; cam1_pclk                                             ; -3.201 ; -152.937      ;
; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk  ; -3.201 ; -104.317      ;
; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk  ; -3.201 ; -104.317      ;
; sys_rst_n                                             ; -3.000 ; -3.000        ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 4.689  ; 0.000         ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 7.385  ; 0.000         ;
; sys_clk                                               ; 9.934  ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                       ; To Node                                                                                                                                                ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; -4.982 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[7]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdemp_eq_comp_msb_aeb      ; cam0_pclk                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.133     ; 2.790      ;
; -4.829 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[8]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdemp_eq_comp_msb_aeb      ; cam0_pclk                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.133     ; 2.637      ;
; -4.824 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdemp_eq_comp_msb_aeb      ; cam0_pclk                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.133     ; 2.632      ;
; -4.723 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdemp_eq_comp_msb_aeb      ; cam1_pclk                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.978     ; 2.686      ;
; -4.717 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[11] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdemp_eq_comp_msb_aeb      ; cam0_pclk                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.133     ; 2.525      ;
; -4.693 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[6]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdemp_eq_comp_msb_aeb      ; cam1_pclk                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.978     ; 2.656      ;
; -4.608 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdemp_eq_comp_msb_aeb      ; cam1_pclk                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.978     ; 2.571      ;
; -4.598 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdemp_eq_comp_msb_aeb      ; cam0_pclk                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.133     ; 2.406      ;
; -4.585 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[7]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdemp_eq_comp_msb_aeb      ; cam1_pclk                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.978     ; 2.548      ;
; -4.549 ; sys_rst_n                                                                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[3]                                                          ; sys_rst_n                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.461      ; 5.451      ;
; -4.499 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[3]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdemp_eq_comp_lsb_aeb      ; cam0_pclk                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.778     ; 2.662      ;
; -4.497 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[11] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdemp_eq_comp_msb_aeb      ; cam1_pclk                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.978     ; 2.460      ;
; -4.424 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12]~21                                                                    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[3]                                                          ; sys_rst_n                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.187     ; 2.178      ;
; -4.413 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[8]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdemp_eq_comp_msb_aeb      ; cam1_pclk                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.978     ; 2.376      ;
; -4.408 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[12]~21                                                                    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[3]                                                          ; sys_rst_n                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.185     ; 2.164      ;
; -4.392 ; sys_rst_n                                                                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[6]                                                          ; sys_rst_n                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.451      ; 5.284      ;
; -4.390 ; sys_rst_n                                                                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[7]                                                          ; sys_rst_n                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.451      ; 5.282      ;
; -4.378 ; sys_rst_n                                                                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[8]                                                          ; sys_rst_n                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.461      ; 5.280      ;
; -4.358 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[6]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdemp_eq_comp_msb_aeb      ; cam0_pclk                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.133     ; 2.166      ;
; -4.278 ; sys_rst_n                                                                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[5]                                                          ; sys_rst_n                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.496      ; 5.215      ;
; -4.277 ; sys_rst_n                                                                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[11]                                                         ; sys_rst_n                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.497      ; 5.215      ;
; -4.250 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[2]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdemp_eq_comp_lsb_aeb      ; cam1_pclk                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.671     ; 2.520      ;
; -4.246 ; sys_rst_n                                                                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[9]                                                          ; sys_rst_n                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.497      ; 5.184      ;
; -4.218 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[16]~37                                                                    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[7]                                                          ; sys_rst_n                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.211     ; 1.948      ;
; -4.217 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15]~33                                                                    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[6]                                                          ; sys_rst_n                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.207     ; 1.951      ;
; -4.193 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17]~41                                                                    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[8]                                                          ; sys_rst_n                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.184     ; 1.950      ;
; -4.191 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[15]~33                                                                    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[6]                                                          ; sys_rst_n                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.208     ; 1.924      ;
; -4.182 ; sys_rst_n                                                                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[0]                                                          ; sys_rst_n                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.496      ; 5.119      ;
; -4.146 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14]~29                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14]~_emulated                                                                    ; sys_rst_n                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.705     ; 1.382      ;
; -4.126 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[20]~53                                                                    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[11]                                                         ; sys_rst_n                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.178     ; 1.889      ;
; -4.122 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[20]~53                                                                    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[11]                                                         ; sys_rst_n                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.149     ; 1.914      ;
; -4.116 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[5]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdemp_eq_comp_lsb_aeb      ; cam1_pclk                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.671     ; 2.386      ;
; -4.112 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[0]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdemp_eq_comp_lsb_aeb      ; cam1_pclk                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.671     ; 2.382      ;
; -4.079 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[4]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdemp_eq_comp_lsb_aeb      ; cam0_pclk                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.778     ; 2.242      ;
; -4.074 ; sys_rst_n                                                                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[1]                                                          ; sys_rst_n                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.461      ; 4.976      ;
; -4.072 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[16]~37                                                                    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[7]                                                          ; sys_rst_n                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.211     ; 1.802      ;
; -4.065 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13]~25                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13]~_emulated                                                                    ; sys_rst_n                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.873     ; 1.133      ;
; -4.050 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18]~45                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18]~_emulated                                                                    ; sys_rst_n                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.861     ; 1.130      ;
; -4.045 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[17]~41                                                                    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[8]                                                          ; sys_rst_n                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.183     ; 1.803      ;
; -4.037 ; sys_rst_n                                                                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[12]                                                         ; sys_rst_n                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.497      ; 4.975      ;
; -4.004 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[1]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdemp_eq_comp_lsb_aeb      ; cam1_pclk                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.671     ; 2.274      ;
; -3.996 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[2]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdemp_eq_comp_lsb_aeb      ; cam0_pclk                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.778     ; 2.159      ;
; -3.996 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11]~17                                                                    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[2]                                                          ; sys_rst_n                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.401     ; 1.536      ;
; -3.995 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13]~25                                                                    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[4]                                                          ; sys_rst_n                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.397     ; 1.539      ;
; -3.989 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[5]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdemp_eq_comp_lsb_aeb      ; cam0_pclk                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.778     ; 2.152      ;
; -3.982 ; sys_rst_n                                                                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[10]                                                         ; sys_rst_n                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.497      ; 4.920      ;
; -3.971 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[4]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdemp_eq_comp_lsb_aeb      ; cam1_pclk                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.671     ; 2.241      ;
; -3.969 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11]~17                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11]~_emulated                                                                    ; sys_rst_n                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.877     ; 1.033      ;
; -3.963 ; sys_rst_n                                                                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[4]                                                          ; sys_rst_n                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.449      ; 4.853      ;
; -3.962 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]~9                                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]~_emulated                                                                     ; sys_rst_n                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.705     ; 1.198      ;
; -3.960 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]~9                                                                      ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[0]                                                          ; sys_rst_n                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.182     ; 1.719      ;
; -3.957 ; sys_rst_n                                                                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[2]                                                          ; sys_rst_n                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.449      ; 4.847      ;
; -3.950 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[10]~13                                                                    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[1]                                                          ; sys_rst_n                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.184     ; 1.707      ;
; -3.949 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[0]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdemp_eq_comp_lsb_aeb      ; cam0_pclk                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.778     ; 2.112      ;
; -3.946 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[21]~57                                                                    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[12]                                                         ; sys_rst_n                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.179     ; 1.708      ;
; -3.934 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18]~45                                                                    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[9]                                                          ; sys_rst_n                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.339     ; 1.536      ;
; -3.929 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22]~1                                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_ba[0]                                                            ; sys_rst_n                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.160     ; 1.710      ;
; -3.921 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19]~49                                                                    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[10]                                                         ; sys_rst_n                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.126     ; 1.736      ;
; -3.897 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17]~41                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17]~_emulated                                                                    ; sys_rst_n                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.670     ; 1.168      ;
; -3.890 ; sys_rst_n                                                                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_ba[1]                                                            ; sys_rst_n                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.497      ; 4.828      ;
; -3.888 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[20]~53                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[20]~_emulated                                                                    ; sys_rst_n                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.700     ; 1.129      ;
; -3.878 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[12]~21                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[12]~_emulated                                                                    ; sys_rst_n                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.672     ; 1.147      ;
; -3.860 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10]~13                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10]~_emulated                                                                    ; sys_rst_n                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.672     ; 1.129      ;
; -3.845 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10]~13                                                                    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[1]                                                          ; sys_rst_n                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.186     ; 1.600      ;
; -3.842 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12]~21                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12]~_emulated                                                                    ; sys_rst_n                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.673     ; 1.110      ;
; -3.839 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[1]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdemp_eq_comp_lsb_aeb      ; cam0_pclk                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.778     ; 2.002      ;
; -3.834 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[13]~25                                                                    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[4]                                                          ; sys_rst_n                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.400     ; 1.375      ;
; -3.834 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[19]~49                                                                    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[10]                                                         ; sys_rst_n                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.146     ; 1.629      ;
; -3.832 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[11]~17                                                                    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[2]                                                          ; sys_rst_n                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.399     ; 1.374      ;
; -3.821 ; sys_rst_n                                                                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[3]                                                          ; sys_rst_n                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.461      ; 5.223      ;
; -3.794 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[21]~57                                                                    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[12]                                                         ; sys_rst_n                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.151     ; 1.584      ;
; -3.783 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[9]~9                                                                      ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[0]                                                          ; sys_rst_n                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.341     ; 1.383      ;
; -3.781 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[3]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdemp_eq_comp_lsb_aeb      ; cam1_pclk                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.671     ; 2.051      ;
; -3.780 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14]~29                                                                    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[5]                                                          ; sys_rst_n                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.182     ; 1.539      ;
; -3.757 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[23]~5                                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_ba[1]                                                            ; sys_rst_n                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.159     ; 1.539      ;
; -3.751 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[23]~5                                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_ba[1]                                                            ; sys_rst_n                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.158     ; 1.534      ;
; -3.708 ; sys_rst_n                                                                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_ba[0]                                                            ; sys_rst_n                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.497      ; 4.646      ;
; -3.689 ; sys_rst_n                                                                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[6]                                                          ; sys_rst_n                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.451      ; 5.081      ;
; -3.688 ; sys_rst_n                                                                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[7]                                                          ; sys_rst_n                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.451      ; 5.080      ;
; -3.663 ; sys_rst_n                                                                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[8]                                                          ; sys_rst_n                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.461      ; 5.065      ;
; -3.628 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdptr_g[1]          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.184     ; 4.221      ;
; -3.628 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[18]~45                                                                    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[9]                                                          ; sys_rst_n                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.181     ; 1.388      ;
; -3.618 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[9]~9                                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[9]~_emulated                                                                     ; sys_rst_n                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.382     ; 1.177      ;
; -3.616 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[14]~29                                                                    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[5]                                                          ; sys_rst_n                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.181     ; 1.376      ;
; -3.606 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[22]~1                                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_ba[0]                                                            ; sys_rst_n                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.160     ; 1.387      ;
; -3.574 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15]~33                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15]~_emulated                                                                    ; sys_rst_n                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.207     ; 1.308      ;
; -3.558 ; sys_rst_n                                                                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[5]                                                          ; sys_rst_n                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.496      ; 4.995      ;
; -3.549 ; sys_rst_n                                                                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[11]                                                         ; sys_rst_n                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.497      ; 4.987      ;
; -3.511 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[16]~37                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[16]~_emulated                                                                    ; sys_rst_n                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.226     ; 1.226      ;
; -3.502 ; sys_rst_n                                                                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[9]                                                          ; sys_rst_n                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.497      ; 4.940      ;
; -3.484 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[23]~5                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[23]~_emulated                                                                    ; sys_rst_n                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.681     ; 0.744      ;
; -3.421 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[13]~25                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[13]~_emulated                                                                    ; sys_rst_n                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.443     ; 0.919      ;
; -3.417 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[11]~17                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[11]~_emulated                                                                    ; sys_rst_n                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.442     ; 0.916      ;
; -3.415 ; sys_rst_n                                                                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[0]                                                          ; sys_rst_n                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.496      ; 4.852      ;
; -3.405 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[22]~1                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[22]~_emulated                                                                    ; sys_rst_n                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.213     ; 1.133      ;
; -3.340 ; sys_rst_n                                                                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[1]                                                          ; sys_rst_n                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.461      ; 4.742      ;
; -3.324 ; sys_rst_n                                                                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                          ; sys_rst_n                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.009     ; 3.756      ;
; -3.303 ; sys_rst_n                                                                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[12]                                                         ; sys_rst_n                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.497      ; 4.741      ;
; -3.299 ; sys_rst_n                                                                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[4]                                                          ; sys_rst_n                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.449      ; 4.689      ;
; -3.292 ; sys_rst_n                                                                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[2]                                                          ; sys_rst_n                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.449      ; 4.682      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk'                                                                                                                                                                                                                                                                                                             ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                       ; To Node                                                                       ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -4.457 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[4]                                                                                             ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|sda_out                          ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.065     ; 5.393      ;
; -4.273 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|data_wr_t[5]                     ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.498     ; 4.776      ;
; -4.258 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[3]                                                                                             ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|sda_out                          ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.065     ; 5.194      ;
; -4.239 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[2]                        ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.504     ; 4.736      ;
; -4.233 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[6]                        ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.504     ; 4.730      ;
; -4.215 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[5]                        ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.504     ; 4.712      ;
; -4.205 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[7]                        ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.504     ; 4.702      ;
; -4.188 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[6]                                                                                             ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|sda_out                          ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.537     ; 4.652      ;
; -4.149 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|data_wr_t[6]                     ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.498     ; 4.652      ;
; -4.145 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|data_wr_t[1]                     ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.498     ; 4.648      ;
; -4.125 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|data_wr_t[3]                     ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.498     ; 4.628      ;
; -4.120 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|data_wr_t[2]                     ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.498     ; 4.623      ;
; -4.106 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|data_wr_t[7]                     ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.498     ; 4.609      ;
; -4.071 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[8]                        ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.498     ; 4.574      ;
; -4.070 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[12]                       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.498     ; 4.573      ;
; -4.054 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[7]                                                                                          ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|sda_out                          ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.081     ; 4.974      ;
; -3.970 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[5]                                                                                          ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|sda_out                          ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.081     ; 4.890      ;
; -3.968 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[0]                                                                                             ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|sda_out                          ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.537     ; 4.432      ;
; -3.907 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[14]                       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.048     ; 4.860      ;
; -3.864 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[5]                                                                                             ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|sda_out                          ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.537     ; 4.328      ;
; -3.855 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[2]                                                                                          ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|sda_out                          ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.081     ; 4.775      ;
; -3.814 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[4]                                                                                          ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|sda_out                          ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.557     ; 4.258      ;
; -3.789 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[11]                       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.498     ; 4.292      ;
; -3.786 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[15]                       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.498     ; 4.289      ;
; -3.786 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[13]                       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.498     ; 4.289      ;
; -3.775 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[1]                                                                                             ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|sda_out                          ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.537     ; 4.239      ;
; -3.770 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[0]                                                                                          ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|sda_out                          ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.557     ; 4.214      ;
; -3.767 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[2]                                                                                             ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|sda_out                          ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.537     ; 4.231      ;
; -3.761 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[3]                        ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.048     ; 4.714      ;
; -3.761 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|data_wr_t[4]                     ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.117     ; 4.645      ;
; -3.758 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[10]                       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.498     ; 4.261      ;
; -3.751 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[4]                        ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.048     ; 4.704      ;
; -3.748 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[9]                        ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.498     ; 4.251      ;
; -3.747 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[1]                        ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.048     ; 4.700      ;
; -3.742 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[0]                        ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.048     ; 4.695      ;
; -3.543 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[1]                                                                                          ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|sda_out                          ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.557     ; 3.987      ;
; -3.478 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[6]                                                                                          ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|sda_out                          ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.081     ; 4.398      ;
; -3.438 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[14]                                                                                         ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|sda_out                          ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.557     ; 3.882      ;
; -3.415 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[2]                                                                                             ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[3]                           ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.551     ; 3.865      ;
; -3.415 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[2]                                                                                             ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[4]                           ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.551     ; 3.865      ;
; -3.373 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[3]                                                                                          ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|sda_out                          ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.557     ; 3.817      ;
; -3.349 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[6]                                                                                             ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|st_done                          ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.551     ; 3.799      ;
; -3.335 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[1]                                                                                             ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|st_done                          ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.551     ; 3.785      ;
; -3.300 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[10]                                                                                         ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|sda_out                          ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.087     ; 4.214      ;
; -3.290 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|data_wr_t[0]                     ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.048     ; 4.243      ;
; -3.283 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[5]                                                                                             ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|scl                              ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.101     ; 4.183      ;
; -3.283 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[5]                                                                                             ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|sda_dir                          ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.101     ; 4.183      ;
; -3.260 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|sda_out                                                                                            ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|sda_out                          ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.080     ; 4.181      ;
; -3.248 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10] ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.099     ; 4.150      ;
; -3.248 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12] ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.099     ; 4.150      ;
; -3.248 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.099     ; 4.150      ;
; -3.248 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.099     ; 4.150      ;
; -3.248 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.099     ; 4.150      ;
; -3.248 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.099     ; 4.150      ;
; -3.248 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.099     ; 4.150      ;
; -3.248 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.099     ; 4.150      ;
; -3.248 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.099     ; 4.150      ;
; -3.248 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.099     ; 4.150      ;
; -3.248 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.099     ; 4.150      ;
; -3.248 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.099     ; 4.150      ;
; -3.248 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[13] ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.099     ; 4.150      ;
; -3.248 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[14] ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.099     ; 4.150      ;
; -3.241 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]                                                                    ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10] ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.099     ; 4.143      ;
; -3.241 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]                                                                    ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12] ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.099     ; 4.143      ;
; -3.241 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]                                                                    ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.099     ; 4.143      ;
; -3.241 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]                                                                    ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.099     ; 4.143      ;
; -3.241 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]                                                                    ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.099     ; 4.143      ;
; -3.241 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]                                                                    ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.099     ; 4.143      ;
; -3.241 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]                                                                    ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.099     ; 4.143      ;
; -3.241 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]                                                                    ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.099     ; 4.143      ;
; -3.241 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]                                                                    ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.099     ; 4.143      ;
; -3.241 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]                                                                    ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.099     ; 4.143      ;
; -3.241 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]                                                                    ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.099     ; 4.143      ;
; -3.241 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]                                                                    ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.099     ; 4.143      ;
; -3.241 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]                                                                    ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[13] ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.099     ; 4.143      ;
; -3.241 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]                                                                    ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[14] ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.099     ; 4.143      ;
; -3.207 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[0]                                                                                             ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|scl                              ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.101     ; 4.107      ;
; -3.197 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[5]                                                                                             ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[3]                           ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.551     ; 3.647      ;
; -3.197 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[5]                                                                                             ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[4]                           ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.551     ; 3.647      ;
; -3.169 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|i2c_done                                                                                           ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_exec           ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.072     ; 4.098      ;
; -3.149 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[6]                                                                                             ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|sda_dir                          ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.101     ; 4.049      ;
; -3.135 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|data_wr_t[7]                                                                                       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|sda_out                          ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.087     ; 4.049      ;
; -3.096 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[0]                                                                                             ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[3]                           ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.551     ; 3.546      ;
; -3.096 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[0]                                                                                             ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[4]                           ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.551     ; 3.546      ;
; -3.094 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|data_wr_t[6]                                                                                       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|sda_out                          ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.087     ; 4.008      ;
; -3.094 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cur_state.st_sladdr                                                                                ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[3]                           ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.094     ; 4.001      ;
; -3.094 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cur_state.st_sladdr                                                                                ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[4]                           ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.094     ; 4.001      ;
; -3.051 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|data_wr_t[3]                                                                                       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|sda_out                          ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.087     ; 3.965      ;
; -3.039 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]                                                                    ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10] ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.099     ; 3.941      ;
; -3.039 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]                                                                    ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12] ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.099     ; 3.941      ;
; -3.039 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]                                                                    ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.099     ; 3.941      ;
; -3.039 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]                                                                    ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.099     ; 3.941      ;
; -3.039 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]                                                                    ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.099     ; 3.941      ;
; -3.039 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]                                                                    ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.099     ; 3.941      ;
; -3.039 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]                                                                    ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.099     ; 3.941      ;
; -3.039 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]                                                                    ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.099     ; 3.941      ;
; -3.039 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]                                                                    ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.099     ; 3.941      ;
; -3.039 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]                                                                    ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.099     ; 3.941      ;
; -3.039 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]                                                                    ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.099     ; 3.941      ;
; -3.039 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]                                                                    ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.099     ; 3.941      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk'                                                                                                                                                                                                                                                                                                             ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                       ; To Node                                                                       ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -4.342 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[4]                        ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.490     ; 4.853      ;
; -4.220 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[6]                        ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.490     ; 4.731      ;
; -4.220 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[1]                        ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.490     ; 4.731      ;
; -4.204 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[7]                        ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.490     ; 4.715      ;
; -4.192 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[3]                        ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.490     ; 4.703      ;
; -4.187 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[0]                        ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.490     ; 4.698      ;
; -4.166 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[2]                        ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.490     ; 4.677      ;
; -4.154 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[5]                        ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.490     ; 4.665      ;
; -3.774 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|data_wr_t[5]                     ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.032     ; 4.743      ;
; -3.742 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[14]                       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.043     ; 4.700      ;
; -3.686 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[8]                        ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.032     ; 4.655      ;
; -3.682 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|data_wr_t[2]                     ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.032     ; 4.651      ;
; -3.681 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|data_wr_t[7]                     ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.032     ; 4.650      ;
; -3.668 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[5]                                                                                             ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|sda_out                          ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.150     ; 4.519      ;
; -3.648 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|data_wr_t[6]                     ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.032     ; 4.617      ;
; -3.645 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|data_wr_t[3]                     ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.032     ; 4.614      ;
; -3.616 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|data_wr_t[1]                     ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.032     ; 4.585      ;
; -3.611 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|data_wr_t[4]                     ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.032     ; 4.580      ;
; -3.610 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|data_wr_t[0]                     ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.032     ; 4.579      ;
; -3.604 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|data_wr_t[6]                                                                                       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|sda_out                          ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.160     ; 4.445      ;
; -3.573 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[15]                                                                                         ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|sda_out                          ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.160     ; 4.414      ;
; -3.521 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[3]                                                                                             ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|sda_out                          ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 0.324      ; 4.846      ;
; -3.504 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|data_wr_t[3]                                                                                       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|sda_out                          ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.160     ; 4.345      ;
; -3.494 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[4]                                                                                             ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|sda_out                          ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 0.324      ; 4.819      ;
; -3.436 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[12]                       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.032     ; 4.405      ;
; -3.410 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|data_wr_t[2]                                                                                       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|sda_out                          ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.160     ; 4.251      ;
; -3.339 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[6]                                                                                             ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|sda_out                          ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 0.324      ; 4.664      ;
; -3.321 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[13]                       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.032     ; 4.290      ;
; -3.319 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[15]                       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.032     ; 4.288      ;
; -3.318 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[11]                       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.032     ; 4.287      ;
; -3.311 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|data_wr_t[7]                                                                                       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|sda_out                          ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.160     ; 4.152      ;
; -3.308 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[2]                                                                                             ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|sda_out                          ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 0.324      ; 4.633      ;
; -3.287 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[10]                       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.032     ; 4.256      ;
; -3.286 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[9]                        ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.032     ; 4.255      ;
; -3.283 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[1]                                                                                             ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|sda_out                          ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.150     ; 4.134      ;
; -3.230 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|data_wr_t[4]                                                                                       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|sda_out                          ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.160     ; 4.071      ;
; -3.223 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[3]                                                                                             ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|scl                              ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.079     ; 4.145      ;
; -3.214 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[13]                                                                                         ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|sda_out                          ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.160     ; 4.055      ;
; -3.209 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[0]                                                                                             ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|scl                              ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.553     ; 3.657      ;
; -3.206 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cur_state.st_data_wr                                                                               ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[2]                           ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.080     ; 4.127      ;
; -3.206 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cur_state.st_data_wr                                                                               ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[3]                           ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.080     ; 4.127      ;
; -3.206 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cur_state.st_data_wr                                                                               ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[4]                           ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.080     ; 4.127      ;
; -3.206 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cur_state.st_data_wr                                                                               ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[6]                           ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.080     ; 4.127      ;
; -3.172 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[1]                                                                                             ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[2]                           ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.554     ; 3.619      ;
; -3.172 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[1]                                                                                             ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[3]                           ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.554     ; 3.619      ;
; -3.172 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[1]                                                                                             ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[4]                           ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.554     ; 3.619      ;
; -3.172 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[1]                                                                                             ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[6]                           ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.554     ; 3.619      ;
; -3.132 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]  ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.100     ; 4.033      ;
; -3.125 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]                                                                    ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]  ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.100     ; 4.026      ;
; -3.096 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[0]                                                                                             ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|sda_out                          ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.150     ; 3.947      ;
; -3.094 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[2]                                                                                             ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[2]                           ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.080     ; 4.015      ;
; -3.094 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[2]                                                                                             ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[3]                           ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.080     ; 4.015      ;
; -3.094 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[2]                                                                                             ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[4]                           ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.080     ; 4.015      ;
; -3.094 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[2]                                                                                             ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[6]                           ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.080     ; 4.015      ;
; -3.056 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cur_state.st_addr8                                                                                 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[2]                           ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.080     ; 3.977      ;
; -3.056 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cur_state.st_addr8                                                                                 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[3]                           ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.080     ; 3.977      ;
; -3.056 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cur_state.st_addr8                                                                                 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[4]                           ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.080     ; 3.977      ;
; -3.056 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cur_state.st_addr8                                                                                 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[6]                           ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.080     ; 3.977      ;
; -3.053 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[14]                                                                                         ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|sda_out                          ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.149     ; 3.905      ;
; -3.052 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[4]                                                                                             ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|scl                              ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.079     ; 3.974      ;
; -3.050 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[0]                                                                                             ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[2]                           ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.554     ; 3.497      ;
; -3.050 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[0]                                                                                             ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[3]                           ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.554     ; 3.497      ;
; -3.050 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[0]                                                                                             ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[4]                           ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.554     ; 3.497      ;
; -3.050 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[0]                                                                                             ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[6]                           ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.554     ; 3.497      ;
; -3.043 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[2]                                                                                             ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|scl                              ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.079     ; 3.965      ;
; -3.038 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cur_state.st_sladdr                                                                                ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[2]                           ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.081     ; 3.958      ;
; -3.038 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cur_state.st_sladdr                                                                                ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[3]                           ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.081     ; 3.958      ;
; -3.038 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cur_state.st_sladdr                                                                                ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[4]                           ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.081     ; 3.958      ;
; -3.038 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cur_state.st_sladdr                                                                                ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[6]                           ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.081     ; 3.958      ;
; -3.024 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[14] ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.100     ; 3.925      ;
; -3.024 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[13] ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.100     ; 3.925      ;
; -3.024 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12] ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.100     ; 3.925      ;
; -3.024 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.100     ; 3.925      ;
; -3.024 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10] ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.100     ; 3.925      ;
; -3.024 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.100     ; 3.925      ;
; -3.024 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]  ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.100     ; 3.925      ;
; -3.024 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.100     ; 3.925      ;
; -3.024 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.100     ; 3.925      ;
; -3.024 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.100     ; 3.925      ;
; -3.024 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]  ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.100     ; 3.925      ;
; -3.024 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.100     ; 3.925      ;
; -3.024 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.100     ; 3.925      ;
; -3.024 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]  ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.100     ; 3.925      ;
; -3.017 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]                                                                    ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[14] ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.100     ; 3.918      ;
; -3.017 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]                                                                    ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[13] ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.100     ; 3.918      ;
; -3.017 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]                                                                    ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12] ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.100     ; 3.918      ;
; -3.017 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]                                                                    ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.100     ; 3.918      ;
; -3.017 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]                                                                    ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10] ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.100     ; 3.918      ;
; -3.017 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]                                                                    ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.100     ; 3.918      ;
; -3.017 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]                                                                    ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]  ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.100     ; 3.918      ;
; -3.017 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]                                                                    ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.100     ; 3.918      ;
; -3.017 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]                                                                    ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.100     ; 3.918      ;
; -3.017 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]                                                                    ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.100     ; 3.918      ;
; -3.017 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]                                                                    ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]  ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.100     ; 3.918      ;
; -3.017 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]                                                                    ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.100     ; 3.918      ;
; -3.017 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]                                                                    ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.100     ; 3.918      ;
; -3.017 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]                                                                    ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]  ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.100     ; 3.918      ;
; -2.948 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[9]                                                                                          ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|sda_out                          ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.160     ; 3.789      ;
; -2.923 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]                                                                    ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]  ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.100     ; 3.824      ;
; -2.879 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cur_state.st_addr16                                                                                ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[2]                           ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.080     ; 3.800      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'cam1_pclk'                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                           ; To Node                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.228 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.053     ; 4.196      ;
; -3.225 ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.053     ; 4.193      ;
; -3.050 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.053     ; 4.018      ;
; -2.928 ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.053     ; 3.896      ;
; -2.918 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.053     ; 3.886      ;
; -2.849 ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.053     ; 3.817      ;
; -2.797 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.053     ; 3.765      ;
; -2.481 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.053     ; 3.449      ;
; -2.474 ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.053     ; 3.442      ;
; -2.473 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.053     ; 3.441      ;
; -2.452 ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                    ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.125     ; 3.348      ;
; -2.438 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                    ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.125     ; 3.334      ;
; -2.377 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.157     ; 3.241      ;
; -2.326 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[7]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.167     ; 3.180      ;
; -2.298 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                    ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.174     ; 3.145      ;
; -2.289 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.125     ; 3.185      ;
; -2.281 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                    ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.125     ; 3.177      ;
; -2.263 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                    ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.125     ; 3.159      ;
; -2.261 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_we_reg        ; cam1_pclk    ; cam1_pclk   ; 1.000        ; 0.142      ; 3.471      ;
; -2.261 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ; cam1_pclk    ; cam1_pclk   ; 1.000        ; 0.142      ; 3.471      ;
; -2.260 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_datain_reg0   ; cam1_pclk    ; cam1_pclk   ; 1.000        ; 0.149      ; 3.477      ;
; -2.258 ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_we_reg        ; cam1_pclk    ; cam1_pclk   ; 1.000        ; 0.142      ; 3.468      ;
; -2.258 ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ; cam1_pclk    ; cam1_pclk   ; 1.000        ; 0.142      ; 3.468      ;
; -2.257 ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_datain_reg0   ; cam1_pclk    ; cam1_pclk   ; 1.000        ; 0.149      ; 3.474      ;
; -2.222 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_we_reg        ; cam1_pclk    ; cam1_pclk   ; 1.000        ; 0.191      ; 3.481      ;
; -2.222 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam1_pclk    ; cam1_pclk   ; 1.000        ; 0.191      ; 3.481      ;
; -2.221 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_datain_reg0   ; cam1_pclk    ; cam1_pclk   ; 1.000        ; 0.198      ; 3.487      ;
; -2.219 ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_we_reg        ; cam1_pclk    ; cam1_pclk   ; 1.000        ; 0.191      ; 3.478      ;
; -2.219 ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam1_pclk    ; cam1_pclk   ; 1.000        ; 0.191      ; 3.478      ;
; -2.218 ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_datain_reg0   ; cam1_pclk    ; cam1_pclk   ; 1.000        ; 0.198      ; 3.484      ;
; -2.185 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[2]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.100     ; 3.106      ;
; -2.184 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[9]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.167     ; 3.038      ;
; -2.171 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                    ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.053     ; 3.139      ;
; -2.168 ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                    ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.053     ; 3.136      ;
; -2.164 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_we_reg        ; cam1_pclk    ; cam1_pclk   ; 1.000        ; 0.095      ; 3.327      ;
; -2.164 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; cam1_pclk    ; cam1_pclk   ; 1.000        ; 0.095      ; 3.327      ;
; -2.163 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_datain_reg0   ; cam1_pclk    ; cam1_pclk   ; 1.000        ; 0.102      ; 3.333      ;
; -2.161 ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_we_reg        ; cam1_pclk    ; cam1_pclk   ; 1.000        ; 0.095      ; 3.324      ;
; -2.161 ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; cam1_pclk    ; cam1_pclk   ; 1.000        ; 0.095      ; 3.324      ;
; -2.160 ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_datain_reg0   ; cam1_pclk    ; cam1_pclk   ; 1.000        ; 0.102      ; 3.330      ;
; -2.154 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[10]                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.167     ; 3.008      ;
; -2.142 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[5]                                                ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.085     ; 3.078      ;
; -2.142 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[7]                                                ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.085     ; 3.078      ;
; -2.142 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[10]                                               ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.085     ; 3.078      ;
; -2.142 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[11]                                               ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.085     ; 3.078      ;
; -2.142 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[8]                                                ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.085     ; 3.078      ;
; -2.142 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[9]                                                ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.085     ; 3.078      ;
; -2.141 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                    ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.174     ; 2.988      ;
; -2.139 ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[5]                                                ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.085     ; 3.075      ;
; -2.139 ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[7]                                                ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.085     ; 3.075      ;
; -2.139 ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[10]                                               ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.085     ; 3.075      ;
; -2.139 ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[11]                                               ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.085     ; 3.075      ;
; -2.139 ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[8]                                                ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.085     ; 3.075      ;
; -2.139 ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[9]                                                ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.085     ; 3.075      ;
; -2.128 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                    ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.125     ; 3.024      ;
; -2.095 ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5                    ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.094     ; 3.022      ;
; -2.090 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[6]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.208     ; 2.903      ;
; -2.064 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5                    ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.094     ; 2.991      ;
; -2.059 ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                    ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.125     ; 2.955      ;
; -2.059 ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                    ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.125     ; 2.955      ;
; -2.057 ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                    ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.125     ; 2.953      ;
; -2.040 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[4]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.100     ; 2.961      ;
; -2.037 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.125     ; 2.933      ;
; -2.026 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                    ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.125     ; 2.922      ;
; -2.024 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                    ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.125     ; 2.920      ;
; -2.022 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[11]                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.167     ; 2.876      ;
; -2.019 ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.053     ; 2.987      ;
; -2.017 ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                    ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.053     ; 2.985      ;
; -2.016 ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.053     ; 2.984      ;
; -2.000 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                    ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.123     ; 2.898      ;
; -1.986 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                    ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.123     ; 2.884      ;
; -1.983 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.157     ; 2.847      ;
; -1.974 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[3]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.100     ; 2.895      ;
; -1.951 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.053     ; 2.919      ;
; -1.951 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_we_reg        ; cam1_pclk    ; cam1_pclk   ; 1.000        ; 0.142      ; 3.161      ;
; -1.951 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ; cam1_pclk    ; cam1_pclk   ; 1.000        ; 0.142      ; 3.161      ;
; -1.950 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_datain_reg0   ; cam1_pclk    ; cam1_pclk   ; 1.000        ; 0.149      ; 3.167      ;
; -1.942 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[8]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.167     ; 2.796      ;
; -1.939 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[3]                                                ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.149     ; 2.811      ;
; -1.939 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[0]               ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.149     ; 2.811      ;
; -1.939 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[1]                                                ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.149     ; 2.811      ;
; -1.939 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[4]                                                ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.149     ; 2.811      ;
; -1.939 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[2]                                                ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.149     ; 2.811      ;
; -1.936 ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[3]                                                ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.149     ; 2.808      ;
; -1.936 ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[0]               ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.149     ; 2.808      ;
; -1.936 ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[1]                                                ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.149     ; 2.808      ;
; -1.936 ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[4]                                                ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.149     ; 2.808      ;
; -1.936 ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[2]                                                ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.149     ; 2.808      ;
; -1.922 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.125     ; 2.818      ;
; -1.918 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                    ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.125     ; 2.814      ;
; -1.915 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.053     ; 2.883      ;
; -1.915 ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_we_reg       ; cam1_pclk    ; cam1_pclk   ; 1.000        ; 0.099      ; 3.082      ;
; -1.915 ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam1_pclk    ; cam1_pclk   ; 1.000        ; 0.099      ; 3.082      ;
; -1.913 ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_datain_reg0  ; cam1_pclk    ; cam1_pclk   ; 1.000        ; 0.106      ; 3.087      ;
; -1.912 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_we_reg        ; cam1_pclk    ; cam1_pclk   ; 1.000        ; 0.191      ; 3.171      ;
; -1.912 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam1_pclk    ; cam1_pclk   ; 1.000        ; 0.191      ; 3.171      ;
; -1.911 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_datain_reg0   ; cam1_pclk    ; cam1_pclk   ; 1.000        ; 0.198      ; 3.177      ;
; -1.908 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.125     ; 2.804      ;
; -1.908 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[5]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.167     ; 2.762      ;
; -1.899 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.125     ; 2.795      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'cam0_pclk'                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                           ; To Node                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.110 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                    ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.182     ; 3.949      ;
; -3.092 ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                    ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.182     ; 3.931      ;
; -2.807 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.133     ; 3.695      ;
; -2.801 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                    ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.182     ; 3.640      ;
; -2.744 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5                    ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.130     ; 3.635      ;
; -2.731 ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                    ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.182     ; 3.570      ;
; -2.726 ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5                    ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.130     ; 3.617      ;
; -2.704 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.011     ; 3.714      ;
; -2.673 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.011     ; 3.683      ;
; -2.594 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.217     ; 3.398      ;
; -2.593 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.217     ; 3.397      ;
; -2.589 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                    ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.217     ; 3.393      ;
; -2.552 ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_datain_reg0   ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.074     ; 3.546      ;
; -2.552 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.054     ; 3.519      ;
; -2.540 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_we_reg        ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.081     ; 3.527      ;
; -2.540 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.081     ; 3.527      ;
; -2.539 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_datain_reg0   ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.074     ; 3.533      ;
; -2.534 ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.054     ; 3.501      ;
; -2.526 ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_we_reg        ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.081     ; 3.513      ;
; -2.526 ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.081     ; 3.513      ;
; -2.510 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[11]                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.035     ; 3.496      ;
; -2.499 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.193     ; 3.327      ;
; -2.495 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.011     ; 3.505      ;
; -2.484 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_we_reg       ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.013     ; 3.539      ;
; -2.484 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.013     ; 3.539      ;
; -2.483 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_datain_reg0  ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.006     ; 3.545      ;
; -2.480 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.182     ; 3.319      ;
; -2.479 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.182     ; 3.318      ;
; -2.475 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                    ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.182     ; 3.314      ;
; -2.466 ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_we_reg       ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.013     ; 3.521      ;
; -2.466 ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.013     ; 3.521      ;
; -2.465 ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_datain_reg0  ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.006     ; 3.527      ;
; -2.463 ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.182     ; 3.302      ;
; -2.463 ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.182     ; 3.302      ;
; -2.458 ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                    ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.182     ; 3.297      ;
; -2.457 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[7]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.035     ; 3.443      ;
; -2.435 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5                    ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.130     ; 3.326      ;
; -2.405 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.158     ; 3.268      ;
; -2.404 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.193     ; 3.232      ;
; -2.386 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.011     ; 3.396      ;
; -2.365 ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5                    ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.130     ; 3.256      ;
; -2.361 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.217     ; 3.165      ;
; -2.360 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.217     ; 3.164      ;
; -2.359 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[9]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.013     ; 3.367      ;
; -2.356 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                    ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.217     ; 3.160      ;
; -2.353 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.029     ; 3.345      ;
; -2.351 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[9]                                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.218     ; 3.154      ;
; -2.344 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.054     ; 3.311      ;
; -2.342 ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                     ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                       ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.049     ; 3.314      ;
; -2.340 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                    ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.183     ; 3.178      ;
; -2.333 ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[9]                                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.218     ; 3.136      ;
; -2.332 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4                    ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.041     ; 3.312      ;
; -2.326 ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.054     ; 3.293      ;
; -2.319 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.029     ; 3.311      ;
; -2.314 ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4                    ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.041     ; 3.294      ;
; -2.312 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[4]                                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.192     ; 3.141      ;
; -2.305 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.011     ; 3.315      ;
; -2.294 ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[4]                                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.192     ; 3.123      ;
; -2.272 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[6]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.035     ; 3.258      ;
; -2.243 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.054     ; 3.210      ;
; -2.231 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_we_reg        ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.081     ; 3.218      ;
; -2.231 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.081     ; 3.218      ;
; -2.230 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_datain_reg0   ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.074     ; 3.224      ;
; -2.211 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.011     ; 3.221      ;
; -2.211 ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_datain_reg0  ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.318     ; 2.961      ;
; -2.208 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                    ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.130     ; 3.099      ;
; -2.192 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[8]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.035     ; 3.178      ;
; -2.190 ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                    ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.130     ; 3.081      ;
; -2.185 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                    ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.277     ; 2.929      ;
; -2.175 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_we_reg       ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.013     ; 3.230      ;
; -2.175 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.013     ; 3.230      ;
; -2.174 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_datain_reg0  ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.006     ; 3.236      ;
; -2.173 ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.054     ; 3.140      ;
; -2.171 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.182     ; 3.010      ;
; -2.170 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.182     ; 3.009      ;
; -2.166 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                    ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.182     ; 3.005      ;
; -2.162 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                    ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.217     ; 2.966      ;
; -2.161 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                    ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.217     ; 2.965      ;
; -2.161 ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_we_reg        ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.081     ; 3.148      ;
; -2.161 ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.081     ; 3.148      ;
; -2.160 ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_datain_reg0   ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.074     ; 3.154      ;
; -2.142 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[4]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.001     ; 3.162      ;
; -2.138 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                    ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.217     ; 2.942      ;
; -2.138 ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                     ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                       ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.054     ; 3.105      ;
; -2.111 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                    ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.217     ; 2.915      ;
; -2.107 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                    ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.183     ; 2.945      ;
; -2.105 ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_we_reg       ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.013     ; 3.160      ;
; -2.105 ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.013     ; 3.160      ;
; -2.104 ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_datain_reg0  ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.006     ; 3.166      ;
; -2.101 ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.182     ; 2.940      ;
; -2.100 ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.182     ; 2.939      ;
; -2.096 ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                    ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.182     ; 2.935      ;
; -2.092 ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                     ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                       ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.054     ; 3.059      ;
; -2.079 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                    ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.049     ; 3.051      ;
; -2.078 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[3]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.035     ; 3.064      ;
; -2.058 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.277     ; 2.802      ;
; -2.057 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.277     ; 2.801      ;
; -2.053 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                    ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.277     ; 2.797      ;
; -2.048 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                    ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.182     ; 2.887      ;
; -2.047 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                    ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.182     ; 2.886      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                       ; To Node                                                                                                                                                             ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; -2.472 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|delayed_wrptr_g[5]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.768        ; -0.177     ; 3.064      ;
; -2.399 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|delayed_wrptr_g[1]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.768        ; -0.177     ; 2.991      ;
; -2.245 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|delayed_wrptr_g[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdemp_eq_comp_msb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.768        ; -0.630     ; 2.384      ;
; -2.062 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|delayed_wrptr_g[2]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.768        ; -0.177     ; 2.654      ;
; -2.028 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|delayed_wrptr_g[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdemp_eq_comp_msb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.768        ; -0.630     ; 2.167      ;
; -2.024 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|delayed_wrptr_g[0]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.768        ; -0.177     ; 2.616      ;
; -2.015 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|delayed_wrptr_g[8]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdemp_eq_comp_msb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.768        ; -0.630     ; 2.154      ;
; -2.011 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|delayed_wrptr_g[6]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdemp_eq_comp_msb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.768        ; -0.630     ; 2.150      ;
; -1.952 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|delayed_wrptr_g[7]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdemp_eq_comp_msb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.768        ; -0.630     ; 2.091      ;
; -1.947 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|delayed_wrptr_g[11] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdemp_eq_comp_msb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.768        ; -0.630     ; 2.086      ;
; -1.817 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|delayed_wrptr_g[8]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdemp_eq_comp_msb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.768        ; -0.149     ; 2.437      ;
; -1.768 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|delayed_wrptr_g[11] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdemp_eq_comp_msb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.768        ; -0.149     ; 2.388      ;
; -1.760 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|delayed_wrptr_g[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdemp_eq_comp_msb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.768        ; -0.149     ; 2.380      ;
; -1.726 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|delayed_wrptr_g[5]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.768        ; -0.175     ; 2.320      ;
; -1.724 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|delayed_wrptr_g[3]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.768        ; -0.175     ; 2.318      ;
; -1.694 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|delayed_wrptr_g[3]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.768        ; -0.177     ; 2.286      ;
; -1.684 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|delayed_wrptr_g[2]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.768        ; -0.175     ; 2.278      ;
; -1.605 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|delayed_wrptr_g[4]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.768        ; -0.177     ; 2.197      ;
; -1.554 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|delayed_wrptr_g[4]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.768        ; -0.175     ; 2.148      ;
; -1.544 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|delayed_wrptr_g[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdemp_eq_comp_msb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.768        ; -0.149     ; 2.164      ;
; -1.420 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|delayed_wrptr_g[0]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.768        ; -0.175     ; 2.014      ;
; -1.396 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|delayed_wrptr_g[7]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdemp_eq_comp_msb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.768        ; -0.149     ; 2.016      ;
; -1.283 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|delayed_wrptr_g[1]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.768        ; -0.175     ; 1.877      ;
; -1.258 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|delayed_wrptr_g[6]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdemp_eq_comp_msb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.768        ; -0.149     ; 1.878      ;
; -0.655 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk                                                                                            ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk                                                                                                                ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; -0.017     ; 0.858      ;
; -0.655 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk                                                                                            ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk                                                                                                                ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; -0.017     ; 0.858      ;
; -0.616 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk                                                                                            ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk                                                                                                                ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; -0.017     ; 0.815      ;
; -0.616 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk                                                                                            ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk                                                                                                                ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; -0.017     ; 0.815      ;
; 5.509  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[12]                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.586     ; 9.290      ;
; 5.539  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[9]                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.586     ; 9.260      ;
; 5.718  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[10]                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.586     ; 9.081      ;
; 5.812  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[11]                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.586     ; 8.987      ;
; 5.917  ; vga_driver:u_vga_driver|cnt_v[3]                                                                                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.588     ; 8.880      ;
; 5.975  ; vga_driver:u_vga_driver|cnt_v[4]                                                                                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.588     ; 8.822      ;
; 6.010  ; vga_driver:u_vga_driver|cnt_v[1]                                                                                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.588     ; 8.787      ;
; 6.105  ; vga_driver:u_vga_driver|cnt_h[2]                                                                                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.568     ; 8.712      ;
; 6.111  ; vga_driver:u_vga_driver|cnt_v[8]                                                                                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.588     ; 8.686      ;
; 6.182  ; vga_driver:u_vga_driver|cnt_v[9]                                                                                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.588     ; 8.615      ;
; 6.231  ; vga_driver:u_vga_driver|cnt_h[1]                                                                                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.568     ; 8.586      ;
; 6.281  ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.588     ; 8.516      ;
; 6.298  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[12]                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.093     ; 8.994      ;
; 6.301  ; vga_driver:u_vga_driver|cnt_v[0]                                                                                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.588     ; 8.496      ;
; 6.331  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[9]                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.093     ; 8.961      ;
; 6.376  ; vga_driver:u_vga_driver|cnt_h[0]                                                                                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.568     ; 8.441      ;
; 6.450  ; vga_driver:u_vga_driver|cnt_v[6]                                                                                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.588     ; 8.347      ;
; 6.540  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[10]                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.093     ; 8.752      ;
; 6.592  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[12]                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.097     ; 8.696      ;
; 6.617  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[12]                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.097     ; 8.671      ;
; 6.622  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[9]                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.097     ; 8.666      ;
; 6.630  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[11]                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.093     ; 8.662      ;
; 6.645  ; vga_driver:u_vga_driver|cnt_v[10]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.588     ; 8.152      ;
; 6.646  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[12]                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.097     ; 8.642      ;
; 6.647  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[9]                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.097     ; 8.641      ;
; 6.666  ; vga_driver:u_vga_driver|cnt_h[2]                                                                                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.075     ; 8.644      ;
; 6.676  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[9]                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.097     ; 8.612      ;
; 6.680  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[12]                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.086     ; 8.619      ;
; 6.683  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[12]                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.086     ; 8.616      ;
; 6.684  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[12]                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.086     ; 8.615      ;
; 6.692  ; vga_driver:u_vga_driver|cnt_h[6]                                                                                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.568     ; 8.125      ;
; 6.712  ; vga_driver:u_vga_driver|cnt_h[5]                                                                                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.568     ; 8.105      ;
; 6.713  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[9]                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.086     ; 8.586      ;
; 6.716  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[9]                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.086     ; 8.583      ;
; 6.717  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[9]                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.086     ; 8.582      ;
; 6.731  ; vga_driver:u_vga_driver|cnt_h[4]                                                                                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.568     ; 8.086      ;
; 6.792  ; vga_driver:u_vga_driver|cnt_h[1]                                                                                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.075     ; 8.518      ;
; 6.801  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[10]                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.097     ; 8.487      ;
; 6.826  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[10]                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.097     ; 8.462      ;
; 6.829  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[12]                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a7  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.563     ; 7.993      ;
; 6.833  ; vga_driver:u_vga_driver|cnt_v[2]                                                                                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.588     ; 7.964      ;
; 6.852  ; vga_driver:u_vga_driver|cnt_v[3]                                                                                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.099     ; 8.434      ;
; 6.855  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[10]                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.097     ; 8.433      ;
; 6.859  ; vga_driver:u_vga_driver|cnt_h[7]                                                                                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.568     ; 7.958      ;
; 6.862  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[9]                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a7  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.563     ; 7.960      ;
; 6.870  ; vga_driver:u_vga_driver|cnt_v[3]                                                                                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.099     ; 8.416      ;
; 6.877  ; vga_driver:u_vga_driver|cnt_v[4]                                                                                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.099     ; 8.409      ;
; 6.882  ; vga_driver:u_vga_driver|cnt_h[3]                                                                                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.568     ; 7.935      ;
; 6.884  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[12]                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a6  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.563     ; 7.938      ;
; 6.895  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[11]                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.097     ; 8.393      ;
; 6.895  ; vga_driver:u_vga_driver|cnt_v[4]                                                                                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.099     ; 8.391      ;
; 6.917  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[9]                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a6  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.563     ; 7.905      ;
; 6.920  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[11]                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.097     ; 8.368      ;
; 6.922  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[10]                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.086     ; 8.377      ;
; 6.922  ; vga_driver:u_vga_driver|cnt_v[3]                                                                                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.099     ; 8.364      ;
; 6.925  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[10]                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.086     ; 8.374      ;
; 6.926  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[10]                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.086     ; 8.373      ;
; 6.937  ; vga_driver:u_vga_driver|cnt_h[0]                                                                                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.075     ; 8.373      ;
; 6.939  ; vga_driver:u_vga_driver|cnt_v[1]                                                                                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.099     ; 8.347      ;
; 6.947  ; vga_driver:u_vga_driver|cnt_v[4]                                                                                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.099     ; 8.339      ;
; 6.949  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[11]                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.097     ; 8.339      ;
; 6.957  ; vga_driver:u_vga_driver|cnt_v[1]                                                                                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.099     ; 8.329      ;
; 6.959  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[12]                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a2  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.563     ; 7.863      ;
; 6.992  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[9]                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a2  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.563     ; 7.830      ;
; 6.998  ; vga_driver:u_vga_driver|cnt_h[8]                                                                                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.568     ; 7.819      ;
; 7.002  ; vga_driver:u_vga_driver|cnt_v[5]                                                                                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.588     ; 7.795      ;
; 7.003  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[12]                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[8]         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.252     ; 8.045      ;
; 7.003  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[12]                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[9]         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.252     ; 8.045      ;
; 7.003  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[12]                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[10]        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.252     ; 8.045      ;
; 7.003  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[12]                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[11]        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.252     ; 8.045      ;
; 7.009  ; vga_driver:u_vga_driver|cnt_v[1]                                                                                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.099     ; 8.277      ;
; 7.012  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[11]                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.086     ; 8.287      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'sys_rst_n'                                                                                                                                                                                                                                          ;
+--------+----------------------------------------------------------------------------+------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                  ; To Node                                                                      ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------+------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; -0.336 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[13] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13]~25 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 3.335      ; 3.423      ;
; -0.324 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[11] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11]~17 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 3.338      ; 3.415      ;
; -0.320 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[20] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[20]~53 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 3.129      ; 3.353      ;
; -0.312 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10]~13 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 3.131      ; 3.337      ;
; -0.308 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[17] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[17]~41 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 3.129      ; 3.338      ;
; -0.287 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[21] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[21]~57 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 3.160      ; 3.347      ;
; -0.285 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]~9   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 3.170      ; 3.356      ;
; -0.272 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[14] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[14]~29 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 3.161      ; 3.336      ;
; -0.258 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[19] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19]~49 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 3.109      ; 3.280      ;
; -0.254 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[21] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[21]~57 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 3.132      ; 3.300      ;
; -0.251 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[12] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12]~21 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 3.132      ; 3.285      ;
; -0.235 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[12] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[12]~21 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 3.130      ; 3.269      ;
; -0.232 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[17] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17]~41 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 3.130      ; 3.265      ;
; -0.220 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[22] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22]~1  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 3.155      ; 3.284      ;
; -0.214 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[16] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[16]~37 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 3.146      ; 3.264      ;
; -0.213 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[10]~13 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 3.129      ; 3.243      ;
; -0.211 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[22] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[22]~1  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 3.155      ; 3.259      ;
; -0.197 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[23] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[23]~5  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 3.148      ; 3.249      ;
; -0.194 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[14] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14]~29 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 3.175      ; 3.273      ;
; -0.182 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[18] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[18]~45 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 3.160      ; 3.246      ;
; -0.181 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[15] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15]~33 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 3.155      ; 3.237      ;
; -0.176 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[20] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[20]~53 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 3.158      ; 3.247      ;
; -0.126 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[19] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[19]~49 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 3.127      ; 3.166      ;
; -0.122 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[16] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[16]~37 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 3.146      ; 3.171      ;
; 0.001  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[9]~9   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 3.314      ; 3.408      ;
; 0.036  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[23] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[23]~5  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 3.140      ; 3.189      ;
; 0.036  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[11] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[11]~17 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 3.323      ; 3.388      ;
; 0.118  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[15] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[15]~33 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 3.143      ; 3.120      ;
; 0.133  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[18] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18]~45 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 3.327      ; 3.290      ;
; 0.197  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[13] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[13]~25 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 3.325      ; 3.232      ;
+--------+----------------------------------------------------------------------------+------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'cam1_pclk'                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                               ; To Node                                                                                                                                                                               ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; -1.629 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdptr_g[1]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 3.150      ; 1.813      ;
; -1.520 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdptr_g[5]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 3.150      ; 1.922      ;
; -1.412 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdptr_g[9]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 3.146      ; 2.026      ;
; -1.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdptr_g[3]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 3.150      ; 2.040      ;
; -1.236 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdptr_g[11]                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 3.146      ; 2.202      ;
; -1.197 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdptr_g[2]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 3.150      ; 2.245      ;
; -1.127 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdptr_g[7]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 3.146      ; 2.311      ;
; -0.520 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdptr_g[0]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 3.136      ; 2.908      ;
; -0.424 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdptr_g[4]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 3.150      ; 3.018      ;
; -0.327 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdptr_g[6]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 3.146      ; 3.111      ;
; -0.284 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdptr_g[8]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 3.146      ; 3.154      ;
; -0.129 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdptr_g[10]                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 3.146      ; 3.309      ;
; 0.475  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[7]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.395      ; 1.124      ;
; 0.483  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[1]               ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.116      ; 0.811      ;
; 0.485  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4                    ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2                    ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1                    ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                    ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5                    ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                    ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                    ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                    ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                    ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0                    ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                         ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                       ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                         ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                       ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                         ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                       ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                         ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                       ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                         ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                       ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.487  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[9]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.395      ; 1.136      ;
; 0.497  ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|byte_flag                                                                                              ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|byte_flag                                                                                                            ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.049      ; 0.758      ;
; 0.503  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[8]                                                ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.105      ; 0.820      ;
; 0.509  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[7]                                                ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.105      ; 0.826      ;
; 0.549  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[0]                                                ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.056      ; 0.817      ;
; 0.554  ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                         ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                       ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.053      ; 0.819      ;
; 0.554  ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                         ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                       ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.053      ; 0.819      ;
; 0.558  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[2]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.364      ; 1.176      ;
; 0.568  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[8]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.395      ; 1.217      ;
; 0.572  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[4]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.408      ; 1.234      ;
; 0.576  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[4]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.459      ; 1.289      ;
; 0.619  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[1]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.364      ; 1.237      ;
; 0.623  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[7]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[7]                                        ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.390      ; 1.225      ;
; 0.631  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[1]               ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.116      ; 0.959      ;
; 0.631  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[8]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[8]                                        ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.390      ; 1.233      ;
; 0.650  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7                       ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.056      ; 0.918      ;
; 0.662  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[10]                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[10]                                       ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.390      ; 1.264      ;
; 0.670  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[6]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.260      ; 1.184      ;
; 0.674  ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]                                                                                         ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                                                                      ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.107      ; 0.993      ;
; 0.674  ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]                                                                                         ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                                      ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.107      ; 0.993      ;
; 0.723  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                    ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.094      ; 1.029      ;
; 0.767  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7                       ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.056      ; 1.035      ;
; 0.768  ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]                                                                                         ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                                                                      ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.216      ; 1.196      ;
; 0.768  ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                           ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                                         ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.053      ; 1.033      ;
; 0.786  ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                           ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                       ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.053      ; 1.051      ;
; 0.806  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0                    ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.056      ; 1.074      ;
; 0.807  ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                         ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                       ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.053      ; 1.072      ;
; 0.810  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7                       ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.213      ; 1.235      ;
; 0.812  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[2]               ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.208      ; 1.232      ;
; 0.824  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[8]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.344      ; 1.422      ;
; 0.830  ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                           ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                       ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.053      ; 1.095      ;
; 0.854  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[2]               ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.208      ; 1.274      ;
; 0.862  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[3]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.459      ; 1.575      ;
; 0.876  ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]                                                                                         ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                                                                      ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.107      ; 1.195      ;
; 0.877  ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]                                                                                         ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                                                      ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.107      ; 1.196      ;
; 0.884  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[7]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.344      ; 1.482      ;
; 0.897  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[2]               ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.208      ; 1.317      ;
; 0.901  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[7]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.300      ; 1.455      ;
; 0.905  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[9]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.300      ; 1.459      ;
; 0.912  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[9]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.344      ; 1.510      ;
; 0.914  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[9]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.296      ; 1.464      ;
; 0.916  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[7]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.296      ; 1.466      ;
; 0.918  ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                         ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                       ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.176      ; 1.306      ;
; 0.928  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[8]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.296      ; 1.478      ;
; 0.931  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[5]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.344      ; 1.529      ;
; 0.953  ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                         ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                       ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.053      ; 1.218      ;
; 0.970  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[6]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.256      ; 1.480      ;
; 0.976  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[11]                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.395      ; 1.625      ;
; 0.985  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[0]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.256      ; 1.495      ;
; 0.988  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[1]                                                ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.100      ; 1.300      ;
; 0.999  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[3]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.408      ; 1.661      ;
; 1.013  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[10]                                               ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.167      ; 1.392      ;
; 1.014  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[6]                                                ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.174      ; 1.400      ;
; 1.021  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1                    ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.045      ; 1.278      ;
; 1.022  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4                    ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.016      ; 1.250      ;
; 1.023  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[5]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.300      ; 1.577      ;
; 1.033  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[5]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.296      ; 1.583      ;
; 1.037  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1                    ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.045      ; 1.294      ;
; 1.047  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[6]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[6]                                        ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.350      ; 1.609      ;
; 1.059  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[2]                                                ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.050      ; 1.321      ;
; 1.061  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[0]               ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.050      ; 1.323      ;
; 1.063  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[2]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.459      ; 1.776      ;
; 1.065  ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]                                                                                         ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                                                      ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.244      ; 1.521      ;
; 1.067  ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                         ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                       ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.053      ; 1.332      ;
; 1.080  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2                    ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.157      ; 1.449      ;
; 1.101  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[1]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.360      ; 1.715      ;
; 1.106  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[10]                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.395      ; 1.755      ;
; 1.110  ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                           ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                       ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.176      ; 1.498      ;
; 1.119  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[3]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.360      ; 1.733      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'sys_rst_n'                                                                                                                                                                                                                                           ;
+--------+----------------------------------------------------------------------------+------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                  ; To Node                                                                      ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------+------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; -1.064 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[18] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18]~45 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 3.874      ; 2.890      ;
; -1.054 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[13] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[13]~25 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 3.875      ; 2.901      ;
; -0.985 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[11] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[11]~17 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 3.874      ; 2.969      ;
; -0.963 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[9]~9   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 3.863      ; 2.980      ;
; -0.943 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[13] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13]~25 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 3.884      ; 3.021      ;
; -0.941 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[11] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11]~17 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 3.888      ; 3.027      ;
; -0.897 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[15] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[15]~33 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 3.685      ; 2.868      ;
; -0.864 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[23] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[23]~5  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 3.681      ; 2.897      ;
; -0.834 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[16] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[16]~37 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 3.688      ; 2.934      ;
; -0.829 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[18] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[18]~45 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 3.704      ; 2.955      ;
; -0.827 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[20] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[20]~53 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 3.701      ; 2.954      ;
; -0.814 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[14] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14]~29 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 3.716      ; 2.982      ;
; -0.805 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[23] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[23]~5  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 3.690      ; 2.965      ;
; -0.798 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[22] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[22]~1  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 3.695      ; 2.977      ;
; -0.796 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[17] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17]~41 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 3.671      ; 2.955      ;
; -0.790 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[19] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[19]~49 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 3.669      ; 2.959      ;
; -0.785 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[22] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22]~1  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 3.695      ; 2.990      ;
; -0.782 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[15] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15]~33 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 3.696      ; 2.994      ;
; -0.773 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[12] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12]~21 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 3.673      ; 2.980      ;
; -0.767 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[14] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[14]~29 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 3.703      ; 3.016      ;
; -0.752 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[21] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[21]~57 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 3.673      ; 3.001      ;
; -0.742 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[16] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[16]~37 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 3.688      ; 3.026      ;
; -0.740 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[10]~13 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 3.671      ; 3.011      ;
; -0.727 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[19] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19]~49 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 3.649      ; 3.002      ;
; -0.727 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10]~13 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 3.672      ; 3.025      ;
; -0.726 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[21] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[21]~57 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 3.702      ; 3.056      ;
; -0.723 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]~9   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 3.712      ; 3.069      ;
; -0.719 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[12] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[12]~21 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 3.672      ; 3.033      ;
; -0.718 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[17] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[17]~41 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 3.670      ; 3.032      ;
; -0.673 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[20] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[20]~53 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 3.672      ; 3.079      ;
+--------+----------------------------------------------------------------------------+------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'cam0_pclk'                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                               ; To Node                                                                                                                                                                              ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; -0.816 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdptr_g[5]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.955      ; 2.431      ;
; -0.804 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdptr_g[1]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.955      ; 2.443      ;
; -0.761 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdptr_g[7]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.967      ; 2.498      ;
; -0.748 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdptr_g[10]                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.967      ; 2.511      ;
; -0.645 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdptr_g[0]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.955      ; 2.602      ;
; -0.619 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdptr_g[2]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.955      ; 2.628      ;
; -0.552 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdptr_g[8]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.967      ; 2.707      ;
; -0.541 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdptr_g[3]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.955      ; 2.706      ;
; -0.502 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdptr_g[9]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.967      ; 2.757      ;
; -0.471 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdptr_g[6]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.967      ; 2.788      ;
; -0.423 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdptr_g[11]                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.967      ; 2.836      ;
; -0.285 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdptr_g[4]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.965      ; 2.972      ;
; 0.485  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0                   ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                   ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2                   ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5                   ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                   ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                   ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                   ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                  ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                  ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1                   ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4                   ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                         ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                      ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                         ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                      ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                         ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                      ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                         ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                      ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                         ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                      ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.497  ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|byte_flag                                                                                              ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|byte_flag                                                                                                           ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.049      ; 0.758      ;
; 0.537  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[6]                                               ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.085      ; 0.834      ;
; 0.555  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[3]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0 ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.376      ; 1.185      ;
; 0.567  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[7]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0 ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.376      ; 1.197      ;
; 0.568  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0                   ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.054      ; 0.834      ;
; 0.571  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[0]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0 ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.376      ; 1.201      ;
; 0.585  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[2]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0 ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.376      ; 1.215      ;
; 0.589  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[9]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0 ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.709      ; 1.552      ;
; 0.596  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[5]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0 ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.376      ; 1.226      ;
; 0.616  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[4]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0 ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.702      ; 1.572      ;
; 0.621  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[2]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0 ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.670      ; 1.545      ;
; 0.623  ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]                                                                                         ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                                                     ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.101      ; 0.936      ;
; 0.626  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[7]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0 ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.670      ; 1.550      ;
; 0.667  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[1]              ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.085      ; 0.964      ;
; 0.673  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[0]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0 ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.670      ; 1.597      ;
; 0.677  ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]                                                                                         ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                                                     ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.103      ; 0.992      ;
; 0.679  ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]                                                                                         ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                                                      ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.101      ; 0.992      ;
; 0.679  ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]                                                                                         ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                                                                     ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.103      ; 0.994      ;
; 0.681  ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]                                                                                         ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                                     ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.101      ; 0.994      ;
; 0.694  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[8]                                               ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.119      ; 1.025      ;
; 0.748  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[5]                                               ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.085      ; 1.045      ;
; 0.752  ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                           ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                                        ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.054      ; 1.018      ;
; 0.758  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4                   ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.048      ; 1.018      ;
; 0.778  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[1]              ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.085      ; 1.075      ;
; 0.795  ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                           ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                      ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.054      ; 1.061      ;
; 0.800  ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                         ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                      ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.054      ; 1.066      ;
; 0.802  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1                   ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.124      ; 1.138      ;
; 0.807  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                  ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.055      ; 1.074      ;
; 0.810  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                   ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.055      ; 1.077      ;
; 0.819  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                   ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.054      ; 1.085      ;
; 0.828  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                  ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.055      ; 1.095      ;
; 0.843  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                   ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.055      ; 1.110      ;
; 0.863  ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                         ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                      ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.054      ; 1.129      ;
; 0.874  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[9]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0 ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.415      ; 1.543      ;
; 0.891  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[4]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0 ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.408      ; 1.553      ;
; 0.894  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2                   ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.124      ; 1.230      ;
; 0.897  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[10]                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0 ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.376      ; 1.527      ;
; 0.911  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[5]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0 ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.670      ; 1.835      ;
; 0.920  ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]                                                                                         ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                                                                     ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.103      ; 1.235      ;
; 0.924  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[6]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0 ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.670      ; 1.848      ;
; 0.938  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[2]              ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.119      ; 1.269      ;
; 0.961  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[10]                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0 ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.670      ; 1.885      ;
; 0.968  ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_datain_reg0  ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.228      ; 1.450      ;
; 0.969  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[8]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0 ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.670      ; 1.893      ;
; 0.977  ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_datain_reg0  ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.228      ; 1.459      ;
; 0.989  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1                   ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.124      ; 1.325      ;
; 0.993  ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_datain_reg0  ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.228      ; 1.475      ;
; 0.998  ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_datain_reg0  ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.522      ; 1.774      ;
; 1.000  ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                         ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                      ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.054      ; 1.266      ;
; 1.003  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[9]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[9]                                       ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.364      ; 1.579      ;
; 1.019  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[8]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[8]                                       ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.344      ; 1.575      ;
; 1.021  ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                           ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                      ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.054      ; 1.287      ;
; 1.031  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[6]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[6]                                       ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.344      ; 1.587      ;
; 1.052  ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_datain_reg0  ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.522      ; 1.828      ;
; 1.069  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                   ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.061      ; 1.342      ;
; 1.086  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7                      ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.195      ; 1.493      ;
; 1.116  ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                         ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                      ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.041      ; 1.369      ;
; 1.130  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7                      ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.195      ; 1.537      ;
; 1.159  ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]                                                                                         ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                                                                      ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.195      ; 1.566      ;
; 1.162  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[1]              ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; -0.022     ; 1.352      ;
; 1.167  ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|byte_flag                                                                                              ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                                        ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.182      ; 1.561      ;
; 1.178  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[9]                                               ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.097      ; 1.487      ;
; 1.178  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[11]                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0 ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.376      ; 1.808      ;
; 1.200  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2                   ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.056      ; 1.468      ;
; 1.212  ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_we_reg       ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.314      ; 1.780      ;
; 1.212  ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_we_reg       ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.608      ; 2.074      ;
; 1.221  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[3]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0 ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.670      ; 2.145      ;
; 1.221  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2                   ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.124      ; 1.557      ;
; 1.222  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[8]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0 ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.376      ; 1.852      ;
; 1.225  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7                      ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.169      ; 1.606      ;
; 1.228  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                   ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.061      ; 1.501      ;
; 1.232  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[11]                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[11]                                      ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.344      ; 1.788      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                               ; To Node                                                                                                                                                                              ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; -0.220 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk                                                                                                                    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk                                                                                                                                 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; -0.004       ; 0.409      ; 0.758      ;
; -0.220 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk                                                                                                                    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk                                                                                                                                 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; -0.004       ; 0.409      ; 0.758      ;
; -0.197 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk                                                                                                                    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk                                                                                                                                 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.409      ; 0.785      ;
; -0.197 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk                                                                                                                    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk                                                                                                                                 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.409      ; 0.785      ;
; 0.433  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 0.746      ;
; 0.453  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a0                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a1                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a3                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a5                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a4                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a6                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a7                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a2                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a0                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a1                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a5                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a7                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a6                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a4                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a3                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a2                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.524  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|parity4         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a1                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.817      ;
; 0.526  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|parity4         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a1                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.819      ;
; 0.526  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|parity4         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a0                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.819      ;
; 0.527  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|parity4         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a0                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.820      ;
; 0.528  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a4                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.821      ;
; 0.530  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[0]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.823      ;
; 0.533  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[1]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.826      ;
; 0.534  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a3                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.827      ;
; 0.539  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a6                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.832      ;
; 0.554  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.395      ; 1.203      ;
; 0.562  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.395      ; 1.211      ;
; 0.576  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.395      ; 1.225      ;
; 0.584  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.578      ; 1.374      ;
; 0.585  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.395      ; 1.234      ;
; 0.585  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.578      ; 1.375      ;
; 0.588  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.578      ; 1.378      ;
; 0.597  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.395      ; 1.246      ;
; 0.622  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.395      ; 1.271      ;
; 0.623  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|parity4                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.916      ;
; 0.627  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|parity4                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.920      ;
; 0.652  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[1]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.945      ;
; 0.664  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[12]                                                                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[12]                                                                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 0.977      ;
; 0.665  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[0]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.958      ;
; 0.667  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[0]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.960      ;
; 0.718  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a2                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.011      ;
; 0.725  ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|clk_cnt[7]                                                                                                                 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|clk_cnt[7]                                                                                                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.100      ; 1.037      ;
; 0.725  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[3]                                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[3]                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 1.038      ;
; 0.725  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[1]                                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[1]                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 1.038      ;
; 0.726  ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|clk_cnt[9]                                                                                                                 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|clk_cnt[9]                                                                                                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.100      ; 1.038      ;
; 0.726  ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|clk_cnt[1]                                                                                                                 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|clk_cnt[1]                                                                                                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.100      ; 1.038      ;
; 0.726  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[7]                                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[7]                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 1.039      ;
; 0.726  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[5]                                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[5]                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 1.039      ;
; 0.726  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[0]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.019      ;
; 0.727  ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|clk_cnt[3]                                                                                                                 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|clk_cnt[3]                                                                                                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.100      ; 1.039      ;
; 0.727  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[4]                                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[4]                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 1.040      ;
; 0.728  ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|clk_cnt[8]                                                                                                                 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|clk_cnt[8]                                                                                                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.100      ; 1.040      ;
; 0.728  ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|clk_cnt[2]                                                                                                                 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|clk_cnt[2]                                                                                                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.100      ; 1.040      ;
; 0.728  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[8]                                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[8]                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 1.041      ;
; 0.728  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[2]                                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[2]                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 1.041      ;
; 0.729  ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|clk_cnt[4]                                                                                                                 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|clk_cnt[4]                                                                                                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.100      ; 1.041      ;
; 0.729  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[6]                                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[6]                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 1.042      ;
; 0.730  ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|clk_cnt[6]                                                                                                                 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|clk_cnt[6]                                                                                                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.100      ; 1.042      ;
; 0.731  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a6                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.024      ;
; 0.733  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a7                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.026      ;
; 0.735  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[1]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.028      ;
; 0.735  ; vga_driver:u_vga_driver|cnt_h[1]                                                                                                                                        ; vga_driver:u_vga_driver|cnt_h[1]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.100      ; 1.047      ;
; 0.736  ; vga_driver:u_vga_driver|cnt_h[2]                                                                                                                                        ; vga_driver:u_vga_driver|cnt_h[2]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.100      ; 1.048      ;
; 0.739  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|parity4                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.032      ;
; 0.741  ; vga_driver:u_vga_driver|cnt_v[1]                                                                                                                                        ; vga_driver:u_vga_driver|cnt_v[1]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 1.054      ;
; 0.742  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[11]                                                                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[11]                                                                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 1.055      ;
; 0.742  ; vga_driver:u_vga_driver|cnt_v[3]                                                                                                                                        ; vga_driver:u_vga_driver|cnt_v[3]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 1.055      ;
; 0.743  ; vga_driver:u_vga_driver|cnt_h[3]                                                                                                                                        ; vga_driver:u_vga_driver|cnt_h[3]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.100      ; 1.055      ;
; 0.744  ; vga_driver:u_vga_driver|cnt_v[6]                                                                                                                                        ; vga_driver:u_vga_driver|cnt_v[6]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 1.057      ;
; 0.744  ; vga_driver:u_vga_driver|cnt_v[8]                                                                                                                                        ; vga_driver:u_vga_driver|cnt_v[8]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 1.057      ;
; 0.744  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a7                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.037      ;
; 0.744  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|parity4                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.037      ;
; 0.745  ; vga_driver:u_vga_driver|cnt_v[2]                                                                                                                                        ; vga_driver:u_vga_driver|cnt_v[2]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 1.058      ;
; 0.745  ; vga_driver:u_vga_driver|cnt_v[10]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[10]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 1.058      ;
; 0.746  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[10]                                                                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[10]                                                                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 1.059      ;
; 0.749  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[9]                                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[9]                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 1.062      ;
; 0.750  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[0]                                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[0]                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 1.063      ;
; 0.752  ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|clk_cnt[0]                                                                                                                 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|clk_cnt[0]                                                                                                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.100      ; 1.064      ;
; 0.752  ; vga_driver:u_vga_driver|cnt_v[0]                                                                                                                                        ; vga_driver:u_vga_driver|cnt_v[0]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 1.065      ;
; 0.752  ; vga_driver:u_vga_driver|cnt_h[9]                                                                                                                                        ; vga_driver:u_vga_driver|cnt_h[9]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.100      ; 1.064      ;
; 0.752  ; vga_driver:u_vga_driver|cnt_h[7]                                                                                                                                        ; vga_driver:u_vga_driver|cnt_h[7]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.100      ; 1.064      ;
; 0.753  ; vga_driver:u_vga_driver|cnt_h[0]                                                                                                                                        ; vga_driver:u_vga_driver|cnt_h[0]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.100      ; 1.065      ;
; 0.754  ; vga_driver:u_vga_driver|cnt_h[10]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[10]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.100      ; 1.066      ;
; 0.754  ; vga_driver:u_vga_driver|cnt_h[8]                                                                                                                                        ; vga_driver:u_vga_driver|cnt_h[8]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.100      ; 1.066      ;
; 0.754  ; vga_driver:u_vga_driver|cnt_h[5]                                                                                                                                        ; vga_driver:u_vga_driver|cnt_h[5]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.100      ; 1.066      ;
; 0.755  ; vga_driver:u_vga_driver|cnt_h[4]                                                                                                                                        ; vga_driver:u_vga_driver|cnt_h[4]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.100      ; 1.067      ;
; 0.760  ; vga_driver:u_vga_driver|cnt_v[5]                                                                                                                                        ; vga_driver:u_vga_driver|cnt_v[5]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 1.073      ;
; 0.761  ; vga_driver:u_vga_driver|cnt_v[4]                                                                                                                                        ; vga_driver:u_vga_driver|cnt_v[4]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 1.074      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                ; To Node                                                                                                                                                                               ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.432 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_ref_req                                                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_ref_req                                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.746      ;
; 0.433 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[0]                                                                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[0]                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.746      ;
; 0.434 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a7                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a7                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.746      ;
; 0.435 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a7                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a7                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a6                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a6                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.746      ;
; 0.436 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.746      ;
; 0.436 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.746      ;
; 0.436 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.746      ;
; 0.436 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.746      ;
; 0.436 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.746      ;
; 0.436 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.746      ;
; 0.436 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.746      ;
; 0.436 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.746      ;
; 0.436 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.746      ;
; 0.447 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.758      ;
; 0.452 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                                                            ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a2                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a2                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a0                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a0                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a1                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a1                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a6                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a6                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a3                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a3                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a5                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a5                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a4                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a4                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a0                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a0                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a3                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a3                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a4                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a4                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a5                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a5                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a1                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a1                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a2                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a2                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0]                                                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0]                                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2]                                                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2]                                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr1[22]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr1[22]                                                                                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag1                                                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag1                                                                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sw_bank_en1                                                                                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sw_bank_en1                                                                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|state.sdram_done                                                                                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|state.sdram_done                                                                                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag0                                                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag0                                                                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sw_bank_en0                                                                                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sw_bank_en0                                                                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.479 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|wrptr_g[4]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.206      ;
; 0.484 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[0]                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|parity4                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.777      ;
; 0.487 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[0]                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.780      ;
; 0.490 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.801      ;
; 0.507 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|parity4                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a1                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.800      ;
; 0.510 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.803      ;
; 0.511 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|parity4                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a0                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.804      ;
; 0.511 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.804      ;
; 0.513 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.824      ;
; 0.515 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.826      ;
; 0.515 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|wrptr_g[5]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.472      ; 1.241      ;
; 0.525 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a1                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[0]               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.818      ;
; 0.534 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.827      ;
; 0.540 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[0]               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.833      ;
; 0.541 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|wrptr_g[0]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.503      ; 1.298      ;
; 0.544 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|wrptr_g[6]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.472      ; 1.270      ;
; 0.554 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a1                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~portb_address_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.396      ; 1.204      ;
; 0.569 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|wrptr_g[2]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.503      ; 1.326      ;
; 0.575 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.868      ;
; 0.615 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|alt_synch_pipe_2e8:rs_dgwp|dffpipe_te9:dffpipe10|dffe11a[1]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|dffpipe_qe9:rs_bwp|dffe10a[1]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.928      ;
; 0.616 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.909      ;
; 0.616 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|wrptr_g[7]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|dffpipe_qe9:ws_bwp|dffe10a[7]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.583      ; 1.411      ;
; 0.620 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe3|dffe4a[10]   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|dffpipe_qe9:ws_brp|dffe10a[10]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.933      ;
; 0.622 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|alt_synch_pipe_2e8:rs_dgwp|dffpipe_te9:dffpipe10|dffe11a[7]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|dffpipe_qe9:rs_bwp|dffe10a[7]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.934      ;
; 0.623 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe3|dffe4a[7]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|dffpipe_qe9:ws_brp|dffe10a[7]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.936      ;
; 0.624 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|alt_synch_pipe_2e8:rs_dgwp|dffpipe_te9:dffpipe10|dffe11a[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|dffpipe_qe9:rs_bwp|dffe10a[10]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.936      ;
; 0.624 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[1]                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|parity4                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.917      ;
; 0.624 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|alt_synch_pipe_2e8:rs_dgwp|dffpipe_te9:dffpipe10|dffe11a[4]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|dffpipe_qe9:rs_bwp|dffe10a[4]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.937      ;
; 0.625 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[2]                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|parity4                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.918      ;
; 0.631 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr1[22]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[22]~_emulated                                                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.572      ; 1.415      ;
; 0.638 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe3|dffe4a[11]   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|dffpipe_qe9:ws_brp|dffe10a[10]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.952      ;
; 0.648 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|wrptr_g[2]                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.591      ; 1.451      ;
; 0.649 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|wrptr_g[2]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|dffpipe_qe9:ws_bwp|dffe10a[2]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.942      ;
; 0.666 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[12]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12]~_emulated                                                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.959      ;
; 0.671 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a2                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[0]               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.964      ;
; 0.675 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[20]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[20]~_emulated                                                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.969      ;
; 0.677 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[0]               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.970      ;
; 0.680 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a2                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[0]               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.973      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk'                                                                                                                                                                                                                                                                                                             ;
+-------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                     ; To Node                                                                                                                                         ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.434 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]  ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]                                                                    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.100      ; 0.746      ;
; 0.435 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]    ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]                                                                      ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.099      ; 0.746      ;
; 0.454 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cur_state.st_idle                ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cur_state.st_idle                                                                                  ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cur_state.st_sladdr              ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cur_state.st_sladdr                                                                                ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.080      ; 0.746      ;
; 0.455 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done          ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                                                            ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.079      ; 0.746      ;
; 0.511 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_exec           ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]                                                                      ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.099      ; 0.822      ;
; 0.677 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[14] ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[14]                                                                   ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.100      ; 0.989      ;
; 0.686 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[4]                           ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[5]                                                                                             ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.554      ; 1.452      ;
; 0.726 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.100      ; 1.038      ;
; 0.727 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]  ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]                                                                    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.100      ; 1.039      ;
; 0.728 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]                                                                    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.100      ; 1.040      ;
; 0.729 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]    ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]                                                                      ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.142      ; 1.083      ;
; 0.730 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]                                                                    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.100      ; 1.042      ;
; 0.733 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cur_state.st_addr8               ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cur_state.st_data_wr                                                                               ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.080      ; 1.025      ;
; 0.743 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]  ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]                                                                    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.100      ; 1.055      ;
; 0.744 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]  ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]                                                                    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.100      ; 1.056      ;
; 0.744 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]                                                                    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.100      ; 1.056      ;
; 0.745 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11]                                                                   ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.100      ; 1.057      ;
; 0.745 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10] ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10]                                                                   ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.100      ; 1.057      ;
; 0.747 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]                                                                    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.100      ; 1.059      ;
; 0.751 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]    ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]                                                                      ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.100      ; 1.063      ;
; 0.753 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]    ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]                                                                      ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.100      ; 1.065      ;
; 0.753 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]    ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]                                                                      ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.100      ; 1.065      ;
; 0.753 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]    ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]                                                                      ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.100      ; 1.065      ;
; 0.753 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[13] ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[13]                                                                   ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.100      ; 1.065      ;
; 0.753 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12] ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12]                                                                   ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.100      ; 1.065      ;
; 0.756 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]    ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]                                                                      ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.100      ; 1.068      ;
; 0.756 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]    ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]                                                                      ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.100      ; 1.068      ;
; 0.763 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]                                                                    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.100      ; 1.075      ;
; 0.763 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[5]                           ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[5]                                                                                             ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.099      ; 1.074      ;
; 0.783 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[1]                           ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[1]                                                                                             ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.099      ; 1.094      ;
; 0.786 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[0]                           ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[0]                                                                                             ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.099      ; 1.097      ;
; 0.790 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[2]                           ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[2]                                                                                             ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.080      ; 1.082      ;
; 0.793 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[6]                           ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[6]                                                                                             ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.080      ; 1.085      ;
; 0.795 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cur_state.st_stop                ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|sda_dir                                                                                            ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.502      ; 1.509      ;
; 0.799 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[4]                           ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[4]                                                                                             ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.080      ; 1.091      ;
; 0.802 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cur_state.st_idle                ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cur_state.st_sladdr                                                                                ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.080      ; 1.094      ;
; 0.805 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[3]                           ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[3]                                                                                             ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.080      ; 1.097      ;
; 0.816 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[3]                           ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[5]                                                                                             ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.554      ; 1.582      ;
; 0.817 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[2]                           ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[5]                                                                                             ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.554      ; 1.583      ;
; 0.827 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[3]                           ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|st_done                                                                                            ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.080      ; 1.119      ;
; 0.904 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[3]                           ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|i2c_done                                                                                           ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.595      ; 1.711      ;
; 0.918 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]    ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.010      ; 1.182      ;
; 0.918 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]    ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.010      ; 1.182      ;
; 0.925 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]    ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.010      ; 1.189      ;
; 0.939 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cur_state.st_addr16              ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cur_state.st_addr8                                                                                 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.080      ; 1.231      ;
; 0.942 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]    ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.010      ; 1.206      ;
; 0.947 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]    ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.010      ; 1.211      ;
; 0.956 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]  ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]                                                                    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.100      ; 1.268      ;
; 0.966 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]    ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]                                                                      ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.100      ; 1.278      ;
; 0.971 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cur_state.st_data_wr             ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|sda_dir                                                                                            ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.502      ; 1.685      ;
; 1.022 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[3]                           ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[1]                                                                                             ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.554      ; 1.788      ;
; 1.022 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[3]                           ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[0]                                                                                             ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.554      ; 1.788      ;
; 1.039 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cur_state.st_stop                ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cur_state.st_idle                                                                                  ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.081      ; 1.332      ;
; 1.054 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|st_done                          ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cur_state.st_idle                                                                                  ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.081      ; 1.347      ;
; 1.072 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]    ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]                                                                      ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.142      ; 1.426      ;
; 1.081 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]                                                                    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.100      ; 1.393      ;
; 1.081 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]  ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]                                                                    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.100      ; 1.393      ;
; 1.081 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]    ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]                                                                      ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.142      ; 1.435      ;
; 1.083 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|st_done                          ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cur_state.st_sladdr                                                                                ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.081      ; 1.376      ;
; 1.089 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]    ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.052      ; 1.395      ;
; 1.089 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.100      ; 1.401      ;
; 1.091 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]    ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.010      ; 1.355      ;
; 1.091 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]                                                                    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.100      ; 1.403      ;
; 1.097 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|Ram0~0             ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[14]                                                                                         ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.058      ; 1.367      ;
; 1.097 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]  ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]                                                                    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.100      ; 1.409      ;
; 1.098 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]  ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]                                                                    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.100      ; 1.410      ;
; 1.098 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]                                                                    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.100      ; 1.410      ;
; 1.099 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10] ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11]                                                                   ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.100      ; 1.411      ;
; 1.100 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]                                                                    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.100      ; 1.412      ;
; 1.103 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[2]                           ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|st_done                                                                                            ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.080      ; 1.395      ;
; 1.105 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]                                                                    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.100      ; 1.417      ;
; 1.106 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]                                                                    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.100      ; 1.418      ;
; 1.106 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12]                                                                   ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.100      ; 1.418      ;
; 1.106 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]    ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]                                                                      ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.100      ; 1.418      ;
; 1.107 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12] ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[13]                                                                   ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.100      ; 1.419      ;
; 1.107 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]    ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]                                                                      ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.100      ; 1.419      ;
; 1.107 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]    ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]                                                                      ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.100      ; 1.419      ;
; 1.108 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10]                                                                   ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.100      ; 1.420      ;
; 1.114 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[13] ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[14]                                                                   ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.100      ; 1.426      ;
; 1.114 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]    ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]                                                                      ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.100      ; 1.426      ;
; 1.114 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]                                                                    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.100      ; 1.426      ;
; 1.115 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]                                                                    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.100      ; 1.427      ;
; 1.115 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[13]                                                                   ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.100      ; 1.427      ;
; 1.117 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]    ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]                                                                      ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.100      ; 1.429      ;
; 1.117 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11]                                                                   ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.100      ; 1.429      ;
; 1.123 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]    ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]                                                                      ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.100      ; 1.435      ;
; 1.124 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[0]                           ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[1]                                                                                             ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.099      ; 1.435      ;
; 1.126 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]    ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]                                                                      ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.100      ; 1.438      ;
; 1.129 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]    ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.010      ; 1.393      ;
; 1.142 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_exec           ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]                                                                      ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.142      ; 1.496      ;
; 1.142 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_exec           ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]                                                                      ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.142      ; 1.496      ;
; 1.142 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_exec           ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]                                                                      ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.142      ; 1.496      ;
; 1.142 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_exec           ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]                                                                      ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.142      ; 1.496      ;
; 1.142 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_exec           ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]                                                                      ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.142      ; 1.496      ;
; 1.142 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_exec           ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]                                                                      ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.142      ; 1.496      ;
; 1.142 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_exec           ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]                                                                      ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.142      ; 1.496      ;
; 1.151 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[2]                           ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[3]                                                                                             ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.080      ; 1.443      ;
; 1.159 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[3]                           ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[4]                                                                                             ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.080      ; 1.451      ;
; 1.160 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[2]                           ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[4]                                                                                             ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.080      ; 1.452      ;
+-------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk'                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                     ; To Node                                                                       ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.434 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]  ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.100      ; 0.746      ;
; 0.435 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]    ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.099      ; 0.746      ;
; 0.454 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done          ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done          ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cur_state.st_sladdr              ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cur_state.st_sladdr              ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cur_state.st_idle                ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cur_state.st_idle                ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.080      ; 0.746      ;
; 0.516 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cur_state.st_idle                ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cur_state.st_sladdr              ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.080      ; 0.808      ;
; 0.676 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[14] ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[14] ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.099      ; 0.987      ;
; 0.694 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[4]                           ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[5]                           ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.551      ; 1.457      ;
; 0.703 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[4]                           ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[6]                           ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.551      ; 1.466      ;
; 0.727 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cur_state.st_addr16              ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cur_state.st_addr8               ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.080      ; 1.019      ;
; 0.727 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.099      ; 1.038      ;
; 0.728 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]  ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.099      ; 1.039      ;
; 0.729 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.099      ; 1.040      ;
; 0.731 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.099      ; 1.042      ;
; 0.739 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cur_state.st_sladdr              ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cur_state.st_addr16              ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.080      ; 1.031      ;
; 0.744 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]  ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.099      ; 1.055      ;
; 0.745 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.099      ; 1.056      ;
; 0.745 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]  ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.099      ; 1.056      ;
; 0.746 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10] ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10] ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.099      ; 1.057      ;
; 0.746 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.099      ; 1.057      ;
; 0.748 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.099      ; 1.059      ;
; 0.753 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]    ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.100      ; 1.065      ;
; 0.754 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]    ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.100      ; 1.066      ;
; 0.754 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12] ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12] ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.099      ; 1.065      ;
; 0.754 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[13] ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[13] ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.099      ; 1.065      ;
; 0.756 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[6]                           ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[6]                           ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.099      ; 1.067      ;
; 0.761 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]    ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.100      ; 1.073      ;
; 0.762 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[1]                           ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[1]                           ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.099      ; 1.073      ;
; 0.764 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.099      ; 1.075      ;
; 0.773 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]    ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.100      ; 1.085      ;
; 0.788 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[2]                           ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[2]                           ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.099      ; 1.099      ;
; 0.800 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[5]                           ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[5]                           ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.099      ; 1.111      ;
; 0.805 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[4]                           ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[4]                           ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.079      ; 1.096      ;
; 0.806 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[3]                           ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[3]                           ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.079      ; 1.097      ;
; 0.819 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[0]                           ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[0]                           ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.099      ; 1.130      ;
; 0.819 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[3]                           ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[5]                           ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.551      ; 1.582      ;
; 0.828 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[3]                           ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[6]                           ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.551      ; 1.591      ;
; 0.913 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cur_state.st_addr16              ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|sda_dir                          ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.534      ; 1.659      ;
; 0.916 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[3]                           ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|st_done                          ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.079      ; 1.207      ;
; 0.940 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]    ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.100      ; 1.252      ;
; 0.965 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]  ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.100      ; 1.277      ;
; 0.997 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cur_state.st_data_wr             ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cur_state.st_stop                ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.080      ; 1.289      ;
; 1.032 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cur_state.st_addr8               ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|sda_dir                          ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.534      ; 1.778      ;
; 1.051 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12] ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.099      ; 1.362      ;
; 1.057 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cur_state.st_addr8               ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cur_state.st_data_wr             ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.064      ; 1.333      ;
; 1.082 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.099      ; 1.393      ;
; 1.082 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]  ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.099      ; 1.393      ;
; 1.090 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.099      ; 1.401      ;
; 1.092 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.099      ; 1.403      ;
; 1.098 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]  ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.099      ; 1.409      ;
; 1.099 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]  ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.099      ; 1.410      ;
; 1.099 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.099      ; 1.410      ;
; 1.100 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10] ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.099      ; 1.411      ;
; 1.101 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.099      ; 1.412      ;
; 1.106 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.099      ; 1.417      ;
; 1.107 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.099      ; 1.418      ;
; 1.107 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12] ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.099      ; 1.418      ;
; 1.108 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12] ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[13] ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.099      ; 1.419      ;
; 1.109 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10] ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.099      ; 1.420      ;
; 1.114 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]    ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.100      ; 1.426      ;
; 1.115 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]    ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.100      ; 1.427      ;
; 1.115 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[13] ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[14] ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.099      ; 1.426      ;
; 1.115 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.099      ; 1.426      ;
; 1.116 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]    ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.100      ; 1.428      ;
; 1.116 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[1]                           ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[2]                           ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.099      ; 1.427      ;
; 1.116 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.099      ; 1.427      ;
; 1.116 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[13] ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.099      ; 1.427      ;
; 1.118 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.099      ; 1.429      ;
; 1.123 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]    ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.100      ; 1.435      ;
; 1.124 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]    ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.100      ; 1.436      ;
; 1.125 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]    ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.100      ; 1.437      ;
; 1.140 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cur_state.st_stop                ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cur_state.st_idle                ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.096      ; 1.448      ;
; 1.151 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|i2c_done                         ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|i2c_done                         ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.098      ; 1.461      ;
; 1.154 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[5]                           ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[6]                           ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.099      ; 1.465      ;
; 1.157 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[0]                           ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[1]                           ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.099      ; 1.468      ;
; 1.160 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[3]                           ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[4]                           ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.079      ; 1.451      ;
; 1.166 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[0]                           ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[2]                           ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.099      ; 1.477      ;
; 1.177 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|Ram0~0             ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[9]                        ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; -0.336     ; 1.053      ;
; 1.177 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|Ram0~0             ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[11]                       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; -0.336     ; 1.053      ;
; 1.177 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|Ram0~0             ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[15]                       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; -0.336     ; 1.053      ;
; 1.177 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|Ram0~0             ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[13]                       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; -0.336     ; 1.053      ;
; 1.177 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|Ram0~0             ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[12]                       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; -0.336     ; 1.053      ;
; 1.177 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|Ram0~0             ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|data_wr_t[6]                     ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; -0.336     ; 1.053      ;
; 1.177 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|Ram0~0             ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|data_wr_t[2]                     ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; -0.336     ; 1.053      ;
; 1.177 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|Ram0~0             ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|data_wr_t[1]                     ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; -0.336     ; 1.053      ;
; 1.177 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|Ram0~0             ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|data_wr_t[3]                     ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; -0.336     ; 1.053      ;
; 1.178 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|Ram0~0             ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[8]                        ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; -0.336     ; 1.054      ;
; 1.178 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|Ram0~0             ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[10]                       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; -0.336     ; 1.054      ;
; 1.178 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|Ram0~0             ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|data_wr_t[7]                     ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; -0.336     ; 1.054      ;
; 1.180 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[3]                           ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[1]                           ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.551      ; 1.943      ;
; 1.180 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[3]                           ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[0]                           ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.551      ; 1.943      ;
; 1.180 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[3]                           ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[2]                           ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.551      ; 1.943      ;
; 1.186 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]    ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.100      ; 1.498      ;
; 1.191 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[13] ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.099      ; 1.502      ;
; 1.213 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.099      ; 1.524      ;
; 1.213 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]  ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10] ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.099      ; 1.524      ;
; 1.216 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]    ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.100      ; 1.528      ;
; 1.222 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.099      ; 1.533      ;
; 1.222 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]  ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.099      ; 1.533      ;
; 1.224 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|scl                              ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|scl                              ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.098      ; 1.534      ;
+-------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                    ;
+--------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                                                                                                                                               ; Launch Clock ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+
; -4.405 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[0]                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; 0.290      ; 4.555      ;
; -4.405 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[1]                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; 0.290      ; 4.555      ;
; -4.405 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[2]                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; 0.290      ; 4.555      ;
; -4.405 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[3]                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; 0.290      ; 4.555      ;
; -4.405 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[4]                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; 0.295      ; 4.560      ;
; -4.405 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[5]                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; 0.295      ; 4.560      ;
; -4.405 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[6]                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; 0.295      ; 4.560      ;
; -4.405 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[7]                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; 0.295      ; 4.560      ;
; -4.402 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[12]                          ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; 0.293      ; 4.555      ;
; -4.402 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[13]                          ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; 0.293      ; 4.555      ;
; -4.402 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[14]                          ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; 0.293      ; 4.555      ;
; -4.402 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[15]                          ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; 0.293      ; 4.555      ;
; -4.401 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[8]                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; 0.294      ; 4.555      ;
; -4.401 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[9]                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; 0.294      ; 4.555      ;
; -4.401 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[10]                          ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; 0.294      ; 4.555      ;
; -4.401 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[11]                          ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; 0.294      ; 4.555      ;
; -4.393 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[4]                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; 0.306      ; 4.559      ;
; -4.393 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[5]                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; 0.306      ; 4.559      ;
; -4.393 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[6]                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; 0.306      ; 4.559      ;
; -4.393 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[7]                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; 0.306      ; 4.559      ;
; -4.393 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[12]                          ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; 0.313      ; 4.566      ;
; -4.393 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[13]                          ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; 0.313      ; 4.566      ;
; -4.393 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[14]                          ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; 0.313      ; 4.566      ;
; -4.393 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[15]                          ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; 0.313      ; 4.566      ;
; -4.392 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[0]                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; 0.301      ; 4.553      ;
; -4.392 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[1]                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; 0.301      ; 4.553      ;
; -4.392 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[2]                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; 0.301      ; 4.553      ;
; -4.392 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[3]                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; 0.301      ; 4.553      ;
; -4.392 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[8]                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; 0.297      ; 4.549      ;
; -4.392 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[9]                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; 0.297      ; 4.549      ;
; -4.392 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[10]                          ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; 0.297      ; 4.549      ;
; -4.392 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[11]                          ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; 0.297      ; 4.549      ;
; -4.336 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[0]                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.290      ; 4.490      ;
; -4.336 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[1]                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.290      ; 4.490      ;
; -4.336 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[2]                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.290      ; 4.490      ;
; -4.336 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[3]                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.290      ; 4.490      ;
; -4.334 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[4]                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.295      ; 4.493      ;
; -4.334 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[5]                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.295      ; 4.493      ;
; -4.334 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[6]                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.295      ; 4.493      ;
; -4.334 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[7]                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.295      ; 4.493      ;
; -4.334 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[12]                          ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.293      ; 4.491      ;
; -4.334 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[13]                          ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.293      ; 4.491      ;
; -4.334 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[14]                          ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.293      ; 4.491      ;
; -4.334 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[15]                          ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.293      ; 4.491      ;
; -4.333 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[8]                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.294      ; 4.491      ;
; -4.333 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[9]                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.294      ; 4.491      ;
; -4.333 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[10]                          ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.294      ; 4.491      ;
; -4.333 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[11]                          ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.294      ; 4.491      ;
; -4.330 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~portb_address_reg0  ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; 0.297      ; 4.619      ;
; -4.330 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~portb_address_reg0  ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; 0.302      ; 4.624      ;
; -4.327 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~portb_address_reg0 ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; 0.300      ; 4.619      ;
; -4.326 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~portb_address_reg0  ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; 0.301      ; 4.619      ;
; -4.324 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[0]                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.301      ; 4.489      ;
; -4.324 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[1]                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.301      ; 4.489      ;
; -4.324 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[2]                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.301      ; 4.489      ;
; -4.324 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[3]                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.301      ; 4.489      ;
; -4.322 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[4]                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.306      ; 4.492      ;
; -4.322 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[5]                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.306      ; 4.492      ;
; -4.322 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[6]                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.306      ; 4.492      ;
; -4.322 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[7]                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.306      ; 4.492      ;
; -4.322 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[12]                          ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.313      ; 4.499      ;
; -4.322 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[13]                          ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.313      ; 4.499      ;
; -4.322 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[14]                          ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.313      ; 4.499      ;
; -4.322 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[15]                          ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.313      ; 4.499      ;
; -4.318 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[8]                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.297      ; 4.479      ;
; -4.318 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[9]                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.297      ; 4.479      ;
; -4.318 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[10]                          ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.297      ; 4.479      ;
; -4.318 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[11]                          ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.297      ; 4.479      ;
; -4.318 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~portb_address_reg0  ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; 0.313      ; 4.623      ;
; -4.318 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~portb_address_reg0 ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; 0.320      ; 4.630      ;
; -4.317 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~portb_address_reg0  ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; 0.308      ; 4.617      ;
; -4.317 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~portb_address_reg0  ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; 0.304      ; 4.613      ;
; -4.198 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~portb_address_reg0  ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.297      ; 4.491      ;
; -4.196 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~portb_address_reg0  ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.302      ; 4.494      ;
; -4.196 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~portb_address_reg0 ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.300      ; 4.492      ;
; -4.195 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~portb_address_reg0  ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.301      ; 4.492      ;
; -4.186 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~portb_address_reg0  ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.308      ; 4.490      ;
; -4.184 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~portb_address_reg0  ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.313      ; 4.493      ;
; -4.184 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~portb_address_reg0 ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.320      ; 4.500      ;
; -4.180 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~portb_address_reg0  ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.304      ; 4.480      ;
; -4.098 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a2                    ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; -0.040     ; 4.003      ;
; -4.098 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a3                    ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; -0.040     ; 4.003      ;
; -4.098 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8                    ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; -0.040     ; 4.003      ;
; -4.098 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; -0.040     ; 4.003      ;
; -4.098 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdptr_g[5]                                                ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; -0.039     ; 4.004      ;
; -4.098 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdptr_g[2]                                                ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; -0.039     ; 4.004      ;
; -4.098 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdptr_g[3]                                                ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; -0.039     ; 4.004      ;
; -4.098 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdptr_g[0]                                                ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; -0.039     ; 4.004      ;
; -4.098 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdptr_g[1]                                                ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; -0.039     ; 4.004      ;
; -4.098 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; -0.040     ; 4.003      ;
; -4.098 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[2]               ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; -0.017     ; 4.026      ;
; -4.097 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a0                    ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; -0.039     ; 4.003      ;
; -4.097 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a1                    ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; -0.039     ; 4.003      ;
; -4.097 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a4                    ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; -0.039     ; 4.003      ;
; -4.097 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a7                    ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; -0.039     ; 4.003      ;
; -4.097 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[1]               ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; -0.039     ; 4.003      ;
; -4.097 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[0]               ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; -0.039     ; 4.003      ;
; -4.097 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|parity4                       ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; -0.039     ; 4.003      ;
; -4.097 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a5                    ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; -0.039     ; 4.003      ;
; -4.097 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a6                    ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; -0.039     ; 4.003      ;
+--------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                    ;
+--------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                                                                                                                                               ; Launch Clock ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+
; -3.908 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[8]                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.271      ; 4.535      ;
; -3.908 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[9]                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.271      ; 4.535      ;
; -3.908 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[10]                          ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.271      ; 4.535      ;
; -3.908 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[11]                          ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.271      ; 4.535      ;
; -3.900 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[0]                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.266      ; 4.522      ;
; -3.900 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[1]                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.266      ; 4.522      ;
; -3.900 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[2]                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.266      ; 4.522      ;
; -3.900 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[3]                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.266      ; 4.522      ;
; -3.900 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[4]                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.279      ; 4.535      ;
; -3.900 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[5]                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.279      ; 4.535      ;
; -3.900 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[6]                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.279      ; 4.535      ;
; -3.900 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[7]                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.279      ; 4.535      ;
; -3.899 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[0]                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.267      ; 4.522      ;
; -3.899 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[1]                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.267      ; 4.522      ;
; -3.899 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[2]                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.267      ; 4.522      ;
; -3.899 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[3]                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.267      ; 4.522      ;
; -3.899 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[4]                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.282      ; 4.537      ;
; -3.899 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[5]                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.282      ; 4.537      ;
; -3.899 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[6]                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.282      ; 4.537      ;
; -3.899 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[7]                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.282      ; 4.537      ;
; -3.899 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[12]                          ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.268      ; 4.523      ;
; -3.899 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[13]                          ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.268      ; 4.523      ;
; -3.899 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[14]                          ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.268      ; 4.523      ;
; -3.899 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[15]                          ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.268      ; 4.523      ;
; -3.899 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[12]                          ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.265      ; 4.520      ;
; -3.899 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[13]                          ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.265      ; 4.520      ;
; -3.899 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[14]                          ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.265      ; 4.520      ;
; -3.899 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[15]                          ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.265      ; 4.520      ;
; -3.887 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[8]                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.304      ; 4.547      ;
; -3.887 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[9]                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.304      ; 4.547      ;
; -3.887 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[10]                          ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.304      ; 4.547      ;
; -3.887 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[11]                          ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.304      ; 4.547      ;
; -3.833 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~portb_address_reg0  ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.278      ; 4.599      ;
; -3.825 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~portb_address_reg0  ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.273      ; 4.586      ;
; -3.825 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~portb_address_reg0  ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.286      ; 4.599      ;
; -3.824 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~portb_address_reg0  ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.274      ; 4.586      ;
; -3.824 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~portb_address_reg0  ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.289      ; 4.601      ;
; -3.824 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~portb_address_reg0 ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.275      ; 4.587      ;
; -3.824 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~portb_address_reg0 ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.272      ; 4.584      ;
; -3.812 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~portb_address_reg0  ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.311      ; 4.611      ;
; -3.606 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|delayed_wrptr_g[4]                                        ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.043     ; 4.004      ;
; -3.606 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|delayed_wrptr_g[5]                                        ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.043     ; 4.004      ;
; -3.606 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|delayed_wrptr_g[3]                                        ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.043     ; 4.004      ;
; -3.606 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|delayed_wrptr_g[2]                                        ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.043     ; 4.004      ;
; -3.606 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|delayed_wrptr_g[0]                                        ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.043     ; 4.004      ;
; -3.606 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|delayed_wrptr_g[1]                                        ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.043     ; 4.004      ;
; -3.606 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.043     ; 4.004      ;
; -3.604 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|dffpipe_qe9:ws_bwp|dffe10a[0]                             ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.014     ; 4.031      ;
; -3.604 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|dffpipe_qe9:ws_bwp|dffe10a[2]                             ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.014     ; 4.031      ;
; -3.604 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|dffpipe_qe9:ws_bwp|dffe10a[3]                             ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.014     ; 4.031      ;
; -3.604 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|dffpipe_qe9:ws_brp|dffe10a[6]                             ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.014     ; 4.031      ;
; -3.604 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|dffpipe_qe9:ws_brp|dffe10a[9]                             ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.022     ; 4.023      ;
; -3.604 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[9]                                                                                                             ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.034     ; 4.011      ;
; -3.604 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[23]                                                                                                            ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.034     ; 4.011      ;
; -3.603 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[11]                                                                                                            ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.038     ; 4.006      ;
; -3.603 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[13]                                                                                                            ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.038     ; 4.006      ;
; -3.603 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[14]                                                                                                            ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.038     ; 4.006      ;
; -3.603 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[15]                                                                                                            ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.038     ; 4.006      ;
; -3.603 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[18]                                                                                                            ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.038     ; 4.006      ;
; -3.603 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sw_bank_en0                                                                                                                   ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.038     ; 4.006      ;
; -3.603 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag0                                                                                                                 ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.038     ; 4.006      ;
; -3.603 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[22]                                                                                                            ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.038     ; 4.006      ;
; -3.603 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[22]                                                                                                            ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.038     ; 4.006      ;
; -3.602 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[2]               ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.055     ; 3.988      ;
; -3.602 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[1]               ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.055     ; 3.988      ;
; -3.602 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|wrptr_g[4]                                                ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.055     ; 3.988      ;
; -3.601 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdptr_g[4]                                                ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.047     ; 3.995      ;
; -3.600 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdptr_g[6]                                                ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.041     ; 4.000      ;
; -3.600 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdptr_g[7]                                                ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.041     ; 4.000      ;
; -3.600 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdptr_g[10]                                               ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.041     ; 4.000      ;
; -3.600 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdptr_g[11]                                               ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.041     ; 4.000      ;
; -3.600 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdptr_g[8]                                                ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.041     ; 4.000      ;
; -3.600 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdptr_g[9]                                                ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.041     ; 4.000      ;
; -3.600 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|dffpipe_qe9:rs_bwp|dffe10a[6]                             ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.042     ; 3.999      ;
; -3.600 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|dffpipe_qe9:rs_bwp|dffe10a[9]                             ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.042     ; 3.999      ;
; -3.592 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2]                                                                                       ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.033     ; 4.000      ;
; -3.592 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1]                                                                                       ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.033     ; 4.000      ;
; -3.592 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0]                                                                                       ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.033     ; 4.000      ;
; -3.592 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a0                    ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.035     ; 3.998      ;
; -3.592 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a2                    ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.035     ; 3.998      ;
; -3.592 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a3                    ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.035     ; 3.998      ;
; -3.592 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[0]               ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.035     ; 3.998      ;
; -3.592 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a4                    ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.035     ; 3.998      ;
; -3.592 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a5                    ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.035     ; 3.998      ;
; -3.592 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a6                    ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.035     ; 3.998      ;
; -3.592 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[1]               ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.035     ; 3.998      ;
; -3.592 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|parity4                       ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.035     ; 3.998      ;
; -3.592 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a1                    ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.035     ; 3.998      ;
; -3.592 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a1                    ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.031     ; 4.002      ;
; -3.592 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a2                    ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.031     ; 4.002      ;
; -3.592 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a3                    ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.031     ; 4.002      ;
; -3.592 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a4                    ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.031     ; 4.002      ;
; -3.592 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a5                    ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.031     ; 4.002      ;
; -3.592 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[0]               ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.031     ; 4.002      ;
; -3.592 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a0                    ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.031     ; 4.002      ;
; -3.592 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdptr_g[0]                                                ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.031     ; 4.002      ;
; -3.592 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdptr_g[5]                                                ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.045     ; 3.988      ;
; -3.592 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdptr_g[2]                                                ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.045     ; 3.988      ;
; -3.592 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdptr_g[3]                                                ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.045     ; 3.988      ;
; -3.592 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1                    ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.019     ; 4.014      ;
+--------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'cam0_pclk'                                                                                                                                                                                                                                                                                                  ;
+--------+----------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                            ; To Node                                                                                                                                        ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; -2.353 ; sys_rst_n                                                            ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|byte_flag                                                                     ; sys_rst_n                                            ; cam0_pclk   ; 0.500        ; 2.717      ; 5.561      ;
; -2.347 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|byte_flag                                                                     ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cam0_pclk   ; 0.500        ; 0.283      ; 3.121      ;
; -2.240 ; sys_rst_n                                                            ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]                                                                ; sys_rst_n                                            ; cam0_pclk   ; 0.500        ; 3.064      ; 5.795      ;
; -2.240 ; sys_rst_n                                                            ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]                                                                ; sys_rst_n                                            ; cam0_pclk   ; 0.500        ; 3.064      ; 5.795      ;
; -2.240 ; sys_rst_n                                                            ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]                                                                ; sys_rst_n                                            ; cam0_pclk   ; 0.500        ; 3.064      ; 5.795      ;
; -2.240 ; sys_rst_n                                                            ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]                                                                ; sys_rst_n                                            ; cam0_pclk   ; 0.500        ; 3.064      ; 5.795      ;
; -2.234 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]                                                                ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cam0_pclk   ; 0.500        ; 0.630      ; 3.355      ;
; -2.234 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]                                                                ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cam0_pclk   ; 0.500        ; 0.630      ; 3.355      ;
; -2.234 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]                                                                ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cam0_pclk   ; 0.500        ; 0.630      ; 3.355      ;
; -2.234 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]                                                                ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cam0_pclk   ; 0.500        ; 0.630      ; 3.355      ;
; -2.204 ; sys_rst_n                                                            ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]                                                                ; sys_rst_n                                            ; cam0_pclk   ; 0.500        ; 3.100      ; 5.795      ;
; -2.204 ; sys_rst_n                                                            ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]                                                                ; sys_rst_n                                            ; cam0_pclk   ; 0.500        ; 3.100      ; 5.795      ;
; -2.204 ; sys_rst_n                                                            ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]                                                                ; sys_rst_n                                            ; cam0_pclk   ; 0.500        ; 3.100      ; 5.795      ;
; -2.204 ; sys_rst_n                                                            ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]                                                                ; sys_rst_n                                            ; cam0_pclk   ; 0.500        ; 3.100      ; 5.795      ;
; -2.204 ; sys_rst_n                                                            ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                               ; sys_rst_n                                            ; cam0_pclk   ; 0.500        ; 3.100      ; 5.795      ;
; -2.204 ; sys_rst_n                                                            ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                ; sys_rst_n                                            ; cam0_pclk   ; 0.500        ; 3.100      ; 5.795      ;
; -2.204 ; sys_rst_n                                                            ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                               ; sys_rst_n                                            ; cam0_pclk   ; 0.500        ; 3.100      ; 5.795      ;
; -2.203 ; sys_rst_n                                                            ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                  ; sys_rst_n                                            ; cam0_pclk   ; 0.500        ; 2.858      ; 5.552      ;
; -2.203 ; sys_rst_n                                                            ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                  ; sys_rst_n                                            ; cam0_pclk   ; 0.500        ; 2.858      ; 5.552      ;
; -2.203 ; sys_rst_n                                                            ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                ; sys_rst_n                                            ; cam0_pclk   ; 0.500        ; 2.858      ; 5.552      ;
; -2.203 ; sys_rst_n                                                            ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]                                                                ; sys_rst_n                                            ; cam0_pclk   ; 0.500        ; 2.858      ; 5.552      ;
; -2.203 ; sys_rst_n                                                            ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]                                                                ; sys_rst_n                                            ; cam0_pclk   ; 0.500        ; 2.858      ; 5.552      ;
; -2.203 ; sys_rst_n                                                            ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]                                                                ; sys_rst_n                                            ; cam0_pclk   ; 0.500        ; 2.858      ; 5.552      ;
; -2.198 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]                                                                ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cam0_pclk   ; 0.500        ; 0.666      ; 3.355      ;
; -2.198 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]                                                                ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cam0_pclk   ; 0.500        ; 0.666      ; 3.355      ;
; -2.198 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]                                                                ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cam0_pclk   ; 0.500        ; 0.666      ; 3.355      ;
; -2.198 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]                                                                ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cam0_pclk   ; 0.500        ; 0.666      ; 3.355      ;
; -2.198 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                               ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cam0_pclk   ; 0.500        ; 0.666      ; 3.355      ;
; -2.198 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cam0_pclk   ; 0.500        ; 0.666      ; 3.355      ;
; -2.198 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                               ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cam0_pclk   ; 0.500        ; 0.666      ; 3.355      ;
; -2.197 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                  ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cam0_pclk   ; 0.500        ; 0.424      ; 3.112      ;
; -2.197 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                  ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cam0_pclk   ; 0.500        ; 0.424      ; 3.112      ;
; -2.197 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cam0_pclk   ; 0.500        ; 0.424      ; 3.112      ;
; -2.197 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]                                                                ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cam0_pclk   ; 0.500        ; 0.424      ; 3.112      ;
; -2.197 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]                                                                ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cam0_pclk   ; 0.500        ; 0.424      ; 3.112      ;
; -2.197 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]                                                                ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cam0_pclk   ; 0.500        ; 0.424      ; 3.112      ;
; -2.196 ; sys_rst_n                                                            ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                  ; sys_rst_n                                            ; cam0_pclk   ; 0.500        ; 2.801      ; 5.488      ;
; -2.196 ; sys_rst_n                                                            ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                ; sys_rst_n                                            ; cam0_pclk   ; 0.500        ; 2.801      ; 5.488      ;
; -2.196 ; sys_rst_n                                                            ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                ; sys_rst_n                                            ; cam0_pclk   ; 0.500        ; 2.801      ; 5.488      ;
; -2.196 ; sys_rst_n                                                            ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                ; sys_rst_n                                            ; cam0_pclk   ; 0.500        ; 2.801      ; 5.488      ;
; -2.196 ; sys_rst_n                                                            ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                ; sys_rst_n                                            ; cam0_pclk   ; 0.500        ; 2.801      ; 5.488      ;
; -2.196 ; sys_rst_n                                                            ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]                                                                ; sys_rst_n                                            ; cam0_pclk   ; 0.500        ; 2.801      ; 5.488      ;
; -2.190 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                  ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cam0_pclk   ; 0.500        ; 0.367      ; 3.048      ;
; -2.190 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cam0_pclk   ; 0.500        ; 0.367      ; 3.048      ;
; -2.190 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cam0_pclk   ; 0.500        ; 0.367      ; 3.048      ;
; -2.190 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cam0_pclk   ; 0.500        ; 0.367      ; 3.048      ;
; -2.190 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cam0_pclk   ; 0.500        ; 0.367      ; 3.048      ;
; -2.190 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]                                                                ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cam0_pclk   ; 0.500        ; 0.367      ; 3.048      ;
; -2.167 ; sys_rst_n                                                            ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]                                                                ; sys_rst_n                                            ; cam0_pclk   ; 0.500        ; 2.894      ; 5.552      ;
; -2.167 ; sys_rst_n                                                            ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]                                                                ; sys_rst_n                                            ; cam0_pclk   ; 0.500        ; 2.894      ; 5.552      ;
; -2.167 ; sys_rst_n                                                            ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                                ; sys_rst_n                                            ; cam0_pclk   ; 0.500        ; 2.894      ; 5.552      ;
; -2.167 ; sys_rst_n                                                            ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]                                                                ; sys_rst_n                                            ; cam0_pclk   ; 0.500        ; 2.894      ; 5.552      ;
; -2.167 ; sys_rst_n                                                            ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                               ; sys_rst_n                                            ; cam0_pclk   ; 0.500        ; 2.894      ; 5.552      ;
; -2.167 ; sys_rst_n                                                            ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                                ; sys_rst_n                                            ; cam0_pclk   ; 0.500        ; 2.894      ; 5.552      ;
; -2.167 ; sys_rst_n                                                            ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                               ; sys_rst_n                                            ; cam0_pclk   ; 0.500        ; 2.894      ; 5.552      ;
; -2.167 ; sys_rst_n                                                            ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                               ; sys_rst_n                                            ; cam0_pclk   ; 0.500        ; 2.894      ; 5.552      ;
; -2.167 ; sys_rst_n                                                            ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                               ; sys_rst_n                                            ; cam0_pclk   ; 0.500        ; 2.894      ; 5.552      ;
; -2.161 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]                                                                ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cam0_pclk   ; 0.500        ; 0.460      ; 3.112      ;
; -2.161 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]                                                                ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cam0_pclk   ; 0.500        ; 0.460      ; 3.112      ;
; -2.161 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                                ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cam0_pclk   ; 0.500        ; 0.460      ; 3.112      ;
; -2.161 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]                                                                ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cam0_pclk   ; 0.500        ; 0.460      ; 3.112      ;
; -2.161 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                               ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cam0_pclk   ; 0.500        ; 0.460      ; 3.112      ;
; -2.161 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                                ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cam0_pclk   ; 0.500        ; 0.460      ; 3.112      ;
; -2.161 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                               ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cam0_pclk   ; 0.500        ; 0.460      ; 3.112      ;
; -2.161 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                               ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cam0_pclk   ; 0.500        ; 0.460      ; 3.112      ;
; -2.161 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                               ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cam0_pclk   ; 0.500        ; 0.460      ; 3.112      ;
; -1.560 ; sys_rst_n                                                            ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|byte_flag                                                                     ; sys_rst_n                                            ; cam0_pclk   ; 1.000        ; 2.717      ; 5.268      ;
; -1.407 ; sys_rst_n                                                            ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                  ; sys_rst_n                                            ; cam0_pclk   ; 1.000        ; 2.801      ; 5.199      ;
; -1.407 ; sys_rst_n                                                            ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                ; sys_rst_n                                            ; cam0_pclk   ; 1.000        ; 2.801      ; 5.199      ;
; -1.407 ; sys_rst_n                                                            ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                ; sys_rst_n                                            ; cam0_pclk   ; 1.000        ; 2.801      ; 5.199      ;
; -1.407 ; sys_rst_n                                                            ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                ; sys_rst_n                                            ; cam0_pclk   ; 1.000        ; 2.801      ; 5.199      ;
; -1.407 ; sys_rst_n                                                            ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                ; sys_rst_n                                            ; cam0_pclk   ; 1.000        ; 2.801      ; 5.199      ;
; -1.407 ; sys_rst_n                                                            ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]                                                                ; sys_rst_n                                            ; cam0_pclk   ; 1.000        ; 2.801      ; 5.199      ;
; -1.403 ; sys_rst_n                                                            ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                  ; sys_rst_n                                            ; cam0_pclk   ; 1.000        ; 2.858      ; 5.252      ;
; -1.403 ; sys_rst_n                                                            ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                  ; sys_rst_n                                            ; cam0_pclk   ; 1.000        ; 2.858      ; 5.252      ;
; -1.403 ; sys_rst_n                                                            ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                ; sys_rst_n                                            ; cam0_pclk   ; 1.000        ; 2.858      ; 5.252      ;
; -1.403 ; sys_rst_n                                                            ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]                                                                ; sys_rst_n                                            ; cam0_pclk   ; 1.000        ; 2.858      ; 5.252      ;
; -1.403 ; sys_rst_n                                                            ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]                                                                ; sys_rst_n                                            ; cam0_pclk   ; 1.000        ; 2.858      ; 5.252      ;
; -1.403 ; sys_rst_n                                                            ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]                                                                ; sys_rst_n                                            ; cam0_pclk   ; 1.000        ; 2.858      ; 5.252      ;
; -1.396 ; sys_rst_n                                                            ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]                                                                ; sys_rst_n                                            ; cam0_pclk   ; 1.000        ; 3.064      ; 5.451      ;
; -1.396 ; sys_rst_n                                                            ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]                                                                ; sys_rst_n                                            ; cam0_pclk   ; 1.000        ; 3.064      ; 5.451      ;
; -1.396 ; sys_rst_n                                                            ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]                                                                ; sys_rst_n                                            ; cam0_pclk   ; 1.000        ; 3.064      ; 5.451      ;
; -1.396 ; sys_rst_n                                                            ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]                                                                ; sys_rst_n                                            ; cam0_pclk   ; 1.000        ; 3.064      ; 5.451      ;
; -1.367 ; sys_rst_n                                                            ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]                                                                ; sys_rst_n                                            ; cam0_pclk   ; 1.000        ; 2.894      ; 5.252      ;
; -1.367 ; sys_rst_n                                                            ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]                                                                ; sys_rst_n                                            ; cam0_pclk   ; 1.000        ; 2.894      ; 5.252      ;
; -1.367 ; sys_rst_n                                                            ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                                ; sys_rst_n                                            ; cam0_pclk   ; 1.000        ; 2.894      ; 5.252      ;
; -1.367 ; sys_rst_n                                                            ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]                                                                ; sys_rst_n                                            ; cam0_pclk   ; 1.000        ; 2.894      ; 5.252      ;
; -1.367 ; sys_rst_n                                                            ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                               ; sys_rst_n                                            ; cam0_pclk   ; 1.000        ; 2.894      ; 5.252      ;
; -1.367 ; sys_rst_n                                                            ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                                ; sys_rst_n                                            ; cam0_pclk   ; 1.000        ; 2.894      ; 5.252      ;
; -1.367 ; sys_rst_n                                                            ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                               ; sys_rst_n                                            ; cam0_pclk   ; 1.000        ; 2.894      ; 5.252      ;
; -1.367 ; sys_rst_n                                                            ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                               ; sys_rst_n                                            ; cam0_pclk   ; 1.000        ; 2.894      ; 5.252      ;
; -1.367 ; sys_rst_n                                                            ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                               ; sys_rst_n                                            ; cam0_pclk   ; 1.000        ; 2.894      ; 5.252      ;
; -1.360 ; sys_rst_n                                                            ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]                                                                ; sys_rst_n                                            ; cam0_pclk   ; 1.000        ; 3.100      ; 5.451      ;
; -1.360 ; sys_rst_n                                                            ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]                                                                ; sys_rst_n                                            ; cam0_pclk   ; 1.000        ; 3.100      ; 5.451      ;
; -1.360 ; sys_rst_n                                                            ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]                                                                ; sys_rst_n                                            ; cam0_pclk   ; 1.000        ; 3.100      ; 5.451      ;
; -1.360 ; sys_rst_n                                                            ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]                                                                ; sys_rst_n                                            ; cam0_pclk   ; 1.000        ; 3.100      ; 5.451      ;
; -1.360 ; sys_rst_n                                                            ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                               ; sys_rst_n                                            ; cam0_pclk   ; 1.000        ; 3.100      ; 5.451      ;
; -1.360 ; sys_rst_n                                                            ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                ; sys_rst_n                                            ; cam0_pclk   ; 1.000        ; 3.100      ; 5.451      ;
; -1.360 ; sys_rst_n                                                            ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                               ; sys_rst_n                                            ; cam0_pclk   ; 1.000        ; 3.100      ; 5.451      ;
; -0.874 ; sys_rst_n                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[0] ; sys_rst_n                                            ; cam0_pclk   ; 0.500        ; 2.617      ; 3.982      ;
+--------+----------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'cam1_pclk'                                                                                                                                                                                                                                                                                                                           ;
+--------+----------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                            ; To Node                                                                                                                                                                 ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; -1.759 ; sys_rst_n                                                            ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                           ; sys_rst_n                                            ; cam1_pclk   ; 0.500        ; 2.929      ; 5.179      ;
; -1.759 ; sys_rst_n                                                            ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                           ; sys_rst_n                                            ; cam1_pclk   ; 0.500        ; 2.929      ; 5.179      ;
; -1.759 ; sys_rst_n                                                            ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                         ; sys_rst_n                                            ; cam1_pclk   ; 0.500        ; 2.929      ; 5.179      ;
; -1.759 ; sys_rst_n                                                            ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                         ; sys_rst_n                                            ; cam1_pclk   ; 0.500        ; 2.929      ; 5.179      ;
; -1.759 ; sys_rst_n                                                            ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                         ; sys_rst_n                                            ; cam1_pclk   ; 0.500        ; 2.929      ; 5.179      ;
; -1.759 ; sys_rst_n                                                            ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                         ; sys_rst_n                                            ; cam1_pclk   ; 0.500        ; 2.929      ; 5.179      ;
; -1.759 ; sys_rst_n                                                            ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]                                                                                         ; sys_rst_n                                            ; cam1_pclk   ; 0.500        ; 2.929      ; 5.179      ;
; -1.759 ; sys_rst_n                                                            ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]                                                                                         ; sys_rst_n                                            ; cam1_pclk   ; 0.500        ; 2.929      ; 5.179      ;
; -1.752 ; sys_rst_n                                                            ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]                                                                                         ; sys_rst_n                                            ; cam1_pclk   ; 0.500        ; 2.901      ; 5.144      ;
; -1.685 ; sys_rst_n                                                            ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                           ; sys_rst_n                                            ; cam1_pclk   ; 0.500        ; 2.980      ; 5.156      ;
; -1.685 ; sys_rst_n                                                            ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                         ; sys_rst_n                                            ; cam1_pclk   ; 0.500        ; 2.980      ; 5.156      ;
; -1.669 ; sys_rst_n                                                            ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]                                                                                         ; sys_rst_n                                            ; cam1_pclk   ; 0.500        ; 3.019      ; 5.179      ;
; -1.669 ; sys_rst_n                                                            ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]                                                                                         ; sys_rst_n                                            ; cam1_pclk   ; 0.500        ; 3.019      ; 5.179      ;
; -1.669 ; sys_rst_n                                                            ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]                                                                                         ; sys_rst_n                                            ; cam1_pclk   ; 0.500        ; 3.019      ; 5.179      ;
; -1.669 ; sys_rst_n                                                            ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                                         ; sys_rst_n                                            ; cam1_pclk   ; 0.500        ; 3.019      ; 5.179      ;
; -1.669 ; sys_rst_n                                                            ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                                        ; sys_rst_n                                            ; cam1_pclk   ; 0.500        ; 3.019      ; 5.179      ;
; -1.669 ; sys_rst_n                                                            ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                                                        ; sys_rst_n                                            ; cam1_pclk   ; 0.500        ; 3.019      ; 5.179      ;
; -1.581 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                           ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cam1_pclk   ; 0.500        ; 0.499      ; 2.571      ;
; -1.581 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                           ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cam1_pclk   ; 0.500        ; 0.499      ; 2.571      ;
; -1.581 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                         ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cam1_pclk   ; 0.500        ; 0.499      ; 2.571      ;
; -1.581 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                         ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cam1_pclk   ; 0.500        ; 0.499      ; 2.571      ;
; -1.581 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                         ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cam1_pclk   ; 0.500        ; 0.499      ; 2.571      ;
; -1.581 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                         ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cam1_pclk   ; 0.500        ; 0.499      ; 2.571      ;
; -1.581 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]                                                                                         ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cam1_pclk   ; 0.500        ; 0.499      ; 2.571      ;
; -1.581 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]                                                                                         ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cam1_pclk   ; 0.500        ; 0.499      ; 2.571      ;
; -1.574 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]                                                                                         ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cam1_pclk   ; 0.500        ; 0.471      ; 2.536      ;
; -1.568 ; sys_rst_n                                                            ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|byte_flag                                                                                              ; sys_rst_n                                            ; cam1_pclk   ; 0.500        ; 3.020      ; 5.079      ;
; -1.568 ; sys_rst_n                                                            ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]                                                                                         ; sys_rst_n                                            ; cam1_pclk   ; 0.500        ; 3.020      ; 5.079      ;
; -1.568 ; sys_rst_n                                                            ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]                                                                                         ; sys_rst_n                                            ; cam1_pclk   ; 0.500        ; 3.020      ; 5.079      ;
; -1.568 ; sys_rst_n                                                            ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]                                                                                         ; sys_rst_n                                            ; cam1_pclk   ; 0.500        ; 3.020      ; 5.079      ;
; -1.568 ; sys_rst_n                                                            ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]                                                                                         ; sys_rst_n                                            ; cam1_pclk   ; 0.500        ; 3.020      ; 5.079      ;
; -1.568 ; sys_rst_n                                                            ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]                                                                                         ; sys_rst_n                                            ; cam1_pclk   ; 0.500        ; 3.020      ; 5.079      ;
; -1.528 ; sys_rst_n                                                            ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]                                                                                         ; sys_rst_n                                            ; cam1_pclk   ; 0.500        ; 3.060      ; 5.079      ;
; -1.528 ; sys_rst_n                                                            ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]                                                                                         ; sys_rst_n                                            ; cam1_pclk   ; 0.500        ; 3.060      ; 5.079      ;
; -1.528 ; sys_rst_n                                                            ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]                                                                                         ; sys_rst_n                                            ; cam1_pclk   ; 0.500        ; 3.060      ; 5.079      ;
; -1.528 ; sys_rst_n                                                            ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                                                         ; sys_rst_n                                            ; cam1_pclk   ; 0.500        ; 3.060      ; 5.079      ;
; -1.528 ; sys_rst_n                                                            ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]                                                                                         ; sys_rst_n                                            ; cam1_pclk   ; 0.500        ; 3.060      ; 5.079      ;
; -1.528 ; sys_rst_n                                                            ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                                        ; sys_rst_n                                            ; cam1_pclk   ; 0.500        ; 3.060      ; 5.079      ;
; -1.528 ; sys_rst_n                                                            ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                        ; sys_rst_n                                            ; cam1_pclk   ; 0.500        ; 3.060      ; 5.079      ;
; -1.528 ; sys_rst_n                                                            ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                                                         ; sys_rst_n                                            ; cam1_pclk   ; 0.500        ; 3.060      ; 5.079      ;
; -1.528 ; sys_rst_n                                                            ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                                                        ; sys_rst_n                                            ; cam1_pclk   ; 0.500        ; 3.060      ; 5.079      ;
; -1.528 ; sys_rst_n                                                            ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                                                        ; sys_rst_n                                            ; cam1_pclk   ; 0.500        ; 3.060      ; 5.079      ;
; -1.507 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                           ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cam1_pclk   ; 0.500        ; 0.550      ; 2.548      ;
; -1.507 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                         ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cam1_pclk   ; 0.500        ; 0.550      ; 2.548      ;
; -1.491 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]                                                                                         ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cam1_pclk   ; 0.500        ; 0.589      ; 2.571      ;
; -1.491 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]                                                                                         ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cam1_pclk   ; 0.500        ; 0.589      ; 2.571      ;
; -1.491 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]                                                                                         ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cam1_pclk   ; 0.500        ; 0.589      ; 2.571      ;
; -1.491 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                                         ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cam1_pclk   ; 0.500        ; 0.589      ; 2.571      ;
; -1.491 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                                        ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cam1_pclk   ; 0.500        ; 0.589      ; 2.571      ;
; -1.491 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                                                        ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cam1_pclk   ; 0.500        ; 0.589      ; 2.571      ;
; -1.390 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|byte_flag                                                                                              ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cam1_pclk   ; 0.500        ; 0.590      ; 2.471      ;
; -1.390 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]                                                                                         ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cam1_pclk   ; 0.500        ; 0.590      ; 2.471      ;
; -1.390 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]                                                                                         ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cam1_pclk   ; 0.500        ; 0.590      ; 2.471      ;
; -1.390 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]                                                                                         ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cam1_pclk   ; 0.500        ; 0.590      ; 2.471      ;
; -1.390 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]                                                                                         ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cam1_pclk   ; 0.500        ; 0.590      ; 2.471      ;
; -1.390 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]                                                                                         ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cam1_pclk   ; 0.500        ; 0.590      ; 2.471      ;
; -1.350 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]                                                                                         ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cam1_pclk   ; 0.500        ; 0.630      ; 2.471      ;
; -1.350 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]                                                                                         ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cam1_pclk   ; 0.500        ; 0.630      ; 2.471      ;
; -1.350 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]                                                                                         ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cam1_pclk   ; 0.500        ; 0.630      ; 2.471      ;
; -1.350 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                                                         ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cam1_pclk   ; 0.500        ; 0.630      ; 2.471      ;
; -1.350 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]                                                                                         ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cam1_pclk   ; 0.500        ; 0.630      ; 2.471      ;
; -1.350 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                                        ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cam1_pclk   ; 0.500        ; 0.630      ; 2.471      ;
; -1.350 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                        ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cam1_pclk   ; 0.500        ; 0.630      ; 2.471      ;
; -1.350 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                                                         ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cam1_pclk   ; 0.500        ; 0.630      ; 2.471      ;
; -1.350 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                                                        ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cam1_pclk   ; 0.500        ; 0.630      ; 2.471      ;
; -1.350 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                                                        ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cam1_pclk   ; 0.500        ; 0.630      ; 2.471      ;
; -1.034 ; sys_rst_n                                                            ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                           ; sys_rst_n                                            ; cam1_pclk   ; 1.000        ; 2.929      ; 4.954      ;
; -1.034 ; sys_rst_n                                                            ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                           ; sys_rst_n                                            ; cam1_pclk   ; 1.000        ; 2.929      ; 4.954      ;
; -1.034 ; sys_rst_n                                                            ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                         ; sys_rst_n                                            ; cam1_pclk   ; 1.000        ; 2.929      ; 4.954      ;
; -1.034 ; sys_rst_n                                                            ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                         ; sys_rst_n                                            ; cam1_pclk   ; 1.000        ; 2.929      ; 4.954      ;
; -1.034 ; sys_rst_n                                                            ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                         ; sys_rst_n                                            ; cam1_pclk   ; 1.000        ; 2.929      ; 4.954      ;
; -1.034 ; sys_rst_n                                                            ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                         ; sys_rst_n                                            ; cam1_pclk   ; 1.000        ; 2.929      ; 4.954      ;
; -1.034 ; sys_rst_n                                                            ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]                                                                                         ; sys_rst_n                                            ; cam1_pclk   ; 1.000        ; 2.929      ; 4.954      ;
; -1.034 ; sys_rst_n                                                            ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]                                                                                         ; sys_rst_n                                            ; cam1_pclk   ; 1.000        ; 2.901      ; 4.926      ;
; -1.034 ; sys_rst_n                                                            ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]                                                                                         ; sys_rst_n                                            ; cam1_pclk   ; 1.000        ; 2.929      ; 4.954      ;
; -0.967 ; sys_rst_n                                                            ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                           ; sys_rst_n                                            ; cam1_pclk   ; 1.000        ; 2.980      ; 4.938      ;
; -0.967 ; sys_rst_n                                                            ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                         ; sys_rst_n                                            ; cam1_pclk   ; 1.000        ; 2.980      ; 4.938      ;
; -0.944 ; sys_rst_n                                                            ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]                                                                                         ; sys_rst_n                                            ; cam1_pclk   ; 1.000        ; 3.019      ; 4.954      ;
; -0.944 ; sys_rst_n                                                            ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]                                                                                         ; sys_rst_n                                            ; cam1_pclk   ; 1.000        ; 3.019      ; 4.954      ;
; -0.944 ; sys_rst_n                                                            ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]                                                                                         ; sys_rst_n                                            ; cam1_pclk   ; 1.000        ; 3.019      ; 4.954      ;
; -0.944 ; sys_rst_n                                                            ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                                         ; sys_rst_n                                            ; cam1_pclk   ; 1.000        ; 3.019      ; 4.954      ;
; -0.944 ; sys_rst_n                                                            ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                                        ; sys_rst_n                                            ; cam1_pclk   ; 1.000        ; 3.019      ; 4.954      ;
; -0.944 ; sys_rst_n                                                            ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                                                        ; sys_rst_n                                            ; cam1_pclk   ; 1.000        ; 3.019      ; 4.954      ;
; -0.827 ; sys_rst_n                                                            ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|byte_flag                                                                                              ; sys_rst_n                                            ; cam1_pclk   ; 1.000        ; 3.020      ; 4.838      ;
; -0.827 ; sys_rst_n                                                            ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]                                                                                         ; sys_rst_n                                            ; cam1_pclk   ; 1.000        ; 3.020      ; 4.838      ;
; -0.827 ; sys_rst_n                                                            ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]                                                                                         ; sys_rst_n                                            ; cam1_pclk   ; 1.000        ; 3.020      ; 4.838      ;
; -0.827 ; sys_rst_n                                                            ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]                                                                                         ; sys_rst_n                                            ; cam1_pclk   ; 1.000        ; 3.020      ; 4.838      ;
; -0.827 ; sys_rst_n                                                            ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]                                                                                         ; sys_rst_n                                            ; cam1_pclk   ; 1.000        ; 3.020      ; 4.838      ;
; -0.827 ; sys_rst_n                                                            ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]                                                                                         ; sys_rst_n                                            ; cam1_pclk   ; 1.000        ; 3.020      ; 4.838      ;
; -0.787 ; sys_rst_n                                                            ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]                                                                                         ; sys_rst_n                                            ; cam1_pclk   ; 1.000        ; 3.060      ; 4.838      ;
; -0.787 ; sys_rst_n                                                            ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]                                                                                         ; sys_rst_n                                            ; cam1_pclk   ; 1.000        ; 3.060      ; 4.838      ;
; -0.787 ; sys_rst_n                                                            ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]                                                                                         ; sys_rst_n                                            ; cam1_pclk   ; 1.000        ; 3.060      ; 4.838      ;
; -0.787 ; sys_rst_n                                                            ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                                                         ; sys_rst_n                                            ; cam1_pclk   ; 1.000        ; 3.060      ; 4.838      ;
; -0.787 ; sys_rst_n                                                            ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]                                                                                         ; sys_rst_n                                            ; cam1_pclk   ; 1.000        ; 3.060      ; 4.838      ;
; -0.787 ; sys_rst_n                                                            ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                                        ; sys_rst_n                                            ; cam1_pclk   ; 1.000        ; 3.060      ; 4.838      ;
; -0.787 ; sys_rst_n                                                            ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                        ; sys_rst_n                                            ; cam1_pclk   ; 1.000        ; 3.060      ; 4.838      ;
; -0.787 ; sys_rst_n                                                            ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                                                         ; sys_rst_n                                            ; cam1_pclk   ; 1.000        ; 3.060      ; 4.838      ;
; -0.787 ; sys_rst_n                                                            ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                                                        ; sys_rst_n                                            ; cam1_pclk   ; 1.000        ; 3.060      ; 4.838      ;
; -0.787 ; sys_rst_n                                                            ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                                                        ; sys_rst_n                                            ; cam1_pclk   ; 1.000        ; 3.060      ; 4.838      ;
; -0.540 ; sys_rst_n                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[0] ; sys_rst_n                                            ; cam1_pclk   ; 0.500        ; 2.956      ; 3.987      ;
+--------+----------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk'                                                                                                                            ;
+--------+-----------+-------------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                                       ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-------------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; -1.117 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done          ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.309      ; 3.917      ;
; -1.103 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[5]                        ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.335      ; 3.929      ;
; -1.103 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[7]                        ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.335      ; 3.929      ;
; -1.103 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[6]                        ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.335      ; 3.929      ;
; -1.103 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[2]                        ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.335      ; 3.929      ;
; -1.102 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[3]                           ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.320      ; 3.913      ;
; -1.102 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cur_state.st_addr8               ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.334      ; 3.927      ;
; -1.102 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cur_state.st_data_wr             ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.318      ; 3.911      ;
; -1.102 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cur_state.st_stop                ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.318      ; 3.911      ;
; -1.102 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[4]                           ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.320      ; 3.913      ;
; -1.102 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cur_state.st_idle                ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.334      ; 3.927      ;
; -1.102 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cur_state.st_sladdr              ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.334      ; 3.927      ;
; -1.102 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|st_done                          ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.320      ; 3.913      ;
; -1.102 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cur_state.st_addr16              ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.334      ; 3.927      ;
; -1.102 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|data_wr_t[3]                     ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.341      ; 3.934      ;
; -1.102 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|data_wr_t[7]                     ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.341      ; 3.934      ;
; -1.102 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|data_wr_t[5]                     ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.341      ; 3.934      ;
; -1.102 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|data_wr_t[1]                     ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.341      ; 3.934      ;
; -1.102 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|data_wr_t[2]                     ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.341      ; 3.934      ;
; -1.102 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|data_wr_t[6]                     ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.341      ; 3.934      ;
; -1.102 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[10]                       ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.341      ; 3.934      ;
; -1.102 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[8]                        ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.341      ; 3.934      ;
; -1.102 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[12]                       ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.341      ; 3.934      ;
; -1.102 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[13]                       ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.341      ; 3.934      ;
; -1.102 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[15]                       ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.341      ; 3.934      ;
; -1.102 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[11]                       ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.341      ; 3.934      ;
; -1.102 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[9]                        ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.341      ; 3.934      ;
; -1.102 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|sda_out                          ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.334      ; 3.927      ;
; -0.700 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done          ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 2.309      ; 4.000      ;
; -0.698 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|data_wr_t[4]                     ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.722      ; 3.911      ;
; -0.692 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[5]                        ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 2.335      ; 4.018      ;
; -0.692 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[7]                        ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 2.335      ; 4.018      ;
; -0.692 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[6]                        ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 2.335      ; 4.018      ;
; -0.692 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[2]                        ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 2.335      ; 4.018      ;
; -0.691 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|data_wr_t[3]                     ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 2.341      ; 4.023      ;
; -0.691 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|data_wr_t[7]                     ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 2.341      ; 4.023      ;
; -0.691 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|data_wr_t[5]                     ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 2.341      ; 4.023      ;
; -0.691 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|data_wr_t[1]                     ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 2.341      ; 4.023      ;
; -0.691 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|data_wr_t[2]                     ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 2.341      ; 4.023      ;
; -0.691 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|data_wr_t[6]                     ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 2.341      ; 4.023      ;
; -0.691 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[10]                       ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 2.341      ; 4.023      ;
; -0.691 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[8]                        ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 2.341      ; 4.023      ;
; -0.691 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[12]                       ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 2.341      ; 4.023      ;
; -0.691 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[13]                       ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 2.341      ; 4.023      ;
; -0.691 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[15]                       ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 2.341      ; 4.023      ;
; -0.691 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[11]                       ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 2.341      ; 4.023      ;
; -0.691 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[9]                        ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 2.341      ; 4.023      ;
; -0.690 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cur_state.st_addr8               ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 2.334      ; 4.015      ;
; -0.690 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cur_state.st_idle                ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 2.334      ; 4.015      ;
; -0.690 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cur_state.st_sladdr              ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 2.334      ; 4.015      ;
; -0.690 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cur_state.st_addr16              ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 2.334      ; 4.015      ;
; -0.690 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|sda_out                          ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 2.334      ; 4.015      ;
; -0.688 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cur_state.st_data_wr             ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 2.318      ; 3.997      ;
; -0.688 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cur_state.st_stop                ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 2.318      ; 3.997      ;
; -0.687 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[3]                           ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 2.320      ; 3.998      ;
; -0.687 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[4]                           ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 2.320      ; 3.998      ;
; -0.687 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|st_done                          ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 2.320      ; 3.998      ;
; -0.686 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|Ram0~0             ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.757      ; 3.934      ;
; -0.666 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|i2c_done                         ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.770      ; 3.927      ;
; -0.666 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|sda_dir                          ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.770      ; 3.927      ;
; -0.666 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|scl                              ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.770      ; 3.927      ;
; -0.650 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[0]                           ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.772      ; 3.913      ;
; -0.650 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[2]                           ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.772      ; 3.913      ;
; -0.650 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[5]                           ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.772      ; 3.913      ;
; -0.650 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[6]                           ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.772      ; 3.913      ;
; -0.650 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[1]                           ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.772      ; 3.913      ;
; -0.648 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]  ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.796      ; 3.935      ;
; -0.648 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.797      ; 3.936      ;
; -0.648 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]  ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.797      ; 3.936      ;
; -0.648 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.797      ; 3.936      ;
; -0.648 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]  ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.797      ; 3.936      ;
; -0.648 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.797      ; 3.936      ;
; -0.648 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.797      ; 3.936      ;
; -0.648 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.797      ; 3.936      ;
; -0.648 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]  ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.797      ; 3.936      ;
; -0.648 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.797      ; 3.936      ;
; -0.648 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.797      ; 3.936      ;
; -0.648 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12] ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.797      ; 3.936      ;
; -0.648 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[13] ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.797      ; 3.936      ;
; -0.648 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[14] ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.797      ; 3.936      ;
; -0.648 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10] ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.797      ; 3.936      ;
; -0.648 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_exec           ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.796      ; 3.935      ;
; -0.647 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|data_wr_t[0]                     ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.791      ; 3.929      ;
; -0.647 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[14]                       ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.791      ; 3.929      ;
; -0.647 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[3]                        ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.791      ; 3.929      ;
; -0.647 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[1]                        ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.791      ; 3.929      ;
; -0.647 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[0]                        ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.791      ; 3.929      ;
; -0.647 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[4]                        ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.791      ; 3.929      ;
; -0.646 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]    ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.783      ; 3.920      ;
; -0.629 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]    ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.797      ; 3.917      ;
; -0.629 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]    ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.797      ; 3.917      ;
; -0.629 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]    ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.797      ; 3.917      ;
; -0.629 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]    ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.797      ; 3.917      ;
; -0.629 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]    ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.797      ; 3.917      ;
; -0.629 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]    ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.797      ; 3.917      ;
; -0.629 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]    ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.797      ; 3.917      ;
; -0.284 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|data_wr_t[4]                     ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 2.722      ; 3.997      ;
; -0.275 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|Ram0~0             ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 2.757      ; 4.023      ;
; -0.252 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|i2c_done                         ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 2.770      ; 4.013      ;
; -0.252 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|sda_dir                          ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 2.770      ; 4.013      ;
+--------+-----------+-------------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk'                                                                                                                            ;
+--------+-----------+-------------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                                       ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-------------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; -1.113 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[2]                           ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.331      ; 3.935      ;
; -1.113 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[3]                           ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.331      ; 3.935      ;
; -1.113 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[4]                           ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.331      ; 3.935      ;
; -1.113 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[6]                           ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.331      ; 3.935      ;
; -1.113 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cur_state.st_idle                ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.332      ; 3.936      ;
; -1.113 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cur_state.st_sladdr              ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.332      ; 3.936      ;
; -1.113 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cur_state.st_addr16              ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.331      ; 3.935      ;
; -1.113 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cur_state.st_addr8               ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.331      ; 3.935      ;
; -1.113 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cur_state.st_data_wr             ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.331      ; 3.935      ;
; -1.113 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|st_done                          ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.331      ; 3.935      ;
; -1.113 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cur_state.st_stop                ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.331      ; 3.935      ;
; -1.113 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|scl                              ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.332      ; 3.936      ;
; -1.111 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done          ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.315      ; 3.917      ;
; -1.099 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[5]                        ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.337      ; 3.927      ;
; -1.099 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[7]                        ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.337      ; 3.927      ;
; -1.099 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[3]                        ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.337      ; 3.927      ;
; -1.099 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[1]                        ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.337      ; 3.927      ;
; -1.099 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[2]                        ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.337      ; 3.927      ;
; -1.099 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[6]                        ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.337      ; 3.927      ;
; -1.099 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[0]                        ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.337      ; 3.927      ;
; -1.099 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[4]                        ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.337      ; 3.927      ;
; -0.709 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|sda_out                          ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.735      ; 3.935      ;
; -0.709 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|sda_dir                          ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.735      ; 3.935      ;
; -0.701 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[2]                           ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 2.331      ; 4.023      ;
; -0.701 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[3]                           ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 2.331      ; 4.023      ;
; -0.701 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[4]                           ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 2.331      ; 4.023      ;
; -0.701 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[6]                           ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 2.331      ; 4.023      ;
; -0.701 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cur_state.st_idle                ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 2.332      ; 4.024      ;
; -0.701 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cur_state.st_sladdr              ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 2.332      ; 4.024      ;
; -0.701 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|st_done                          ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 2.331      ; 4.023      ;
; -0.701 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|scl                              ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 2.332      ; 4.024      ;
; -0.699 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cur_state.st_addr16              ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 2.331      ; 4.021      ;
; -0.699 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cur_state.st_addr8               ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 2.331      ; 4.021      ;
; -0.699 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cur_state.st_data_wr             ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 2.331      ; 4.021      ;
; -0.699 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cur_state.st_stop                ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 2.331      ; 4.021      ;
; -0.694 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done          ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 2.315      ; 4.000      ;
; -0.685 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[5]                        ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 2.337      ; 4.013      ;
; -0.685 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[7]                        ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 2.337      ; 4.013      ;
; -0.685 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[3]                        ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 2.337      ; 4.013      ;
; -0.685 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[1]                        ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 2.337      ; 4.013      ;
; -0.685 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[2]                        ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 2.337      ; 4.013      ;
; -0.685 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[6]                        ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 2.337      ; 4.013      ;
; -0.685 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[0]                        ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 2.337      ; 4.013      ;
; -0.685 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[4]                        ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 2.337      ; 4.013      ;
; -0.659 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[14]                       ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.784      ; 3.934      ;
; -0.658 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[0]                           ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.786      ; 3.935      ;
; -0.658 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[5]                           ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.786      ; 3.935      ;
; -0.658 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[1]                           ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.786      ; 3.935      ;
; -0.647 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[10]                       ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.795      ; 3.933      ;
; -0.647 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[12]                       ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.795      ; 3.933      ;
; -0.647 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[8]                        ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.795      ; 3.933      ;
; -0.647 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[11]                       ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.795      ; 3.933      ;
; -0.647 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[13]                       ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.795      ; 3.933      ;
; -0.647 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[15]                       ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.795      ; 3.933      ;
; -0.647 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[9]                        ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.795      ; 3.933      ;
; -0.647 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|data_wr_t[1]                     ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.795      ; 3.933      ;
; -0.647 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|data_wr_t[5]                     ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.795      ; 3.933      ;
; -0.647 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|data_wr_t[7]                     ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.795      ; 3.933      ;
; -0.647 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|data_wr_t[3]                     ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.795      ; 3.933      ;
; -0.647 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|data_wr_t[0]                     ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.795      ; 3.933      ;
; -0.647 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|data_wr_t[2]                     ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.795      ; 3.933      ;
; -0.647 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|data_wr_t[6]                     ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.795      ; 3.933      ;
; -0.647 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|data_wr_t[4]                     ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.795      ; 3.933      ;
; -0.639 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]    ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.775      ; 3.905      ;
; -0.639 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_exec           ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.775      ; 3.905      ;
; -0.610 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|i2c_done                         ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.826      ; 3.927      ;
; -0.610 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|Ram0~0             ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.826      ; 3.927      ;
; -0.607 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]  ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.814      ; 3.912      ;
; -0.607 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.814      ; 3.912      ;
; -0.607 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]  ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.814      ; 3.912      ;
; -0.607 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]  ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.814      ; 3.912      ;
; -0.607 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.814      ; 3.912      ;
; -0.607 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.814      ; 3.912      ;
; -0.607 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.814      ; 3.912      ;
; -0.607 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]  ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.814      ; 3.912      ;
; -0.607 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.814      ; 3.912      ;
; -0.607 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10] ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.814      ; 3.912      ;
; -0.607 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.814      ; 3.912      ;
; -0.607 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12] ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.814      ; 3.912      ;
; -0.607 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[13] ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.814      ; 3.912      ;
; -0.607 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[14] ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.814      ; 3.912      ;
; -0.607 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.814      ; 3.912      ;
; -0.597 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]    ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.817      ; 3.905      ;
; -0.597 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]    ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.817      ; 3.905      ;
; -0.597 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]    ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.817      ; 3.905      ;
; -0.597 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]    ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.817      ; 3.905      ;
; -0.597 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]    ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.817      ; 3.905      ;
; -0.597 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]    ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.817      ; 3.905      ;
; -0.597 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]    ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.817      ; 3.905      ;
; -0.295 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|sda_out                          ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 2.735      ; 4.021      ;
; -0.295 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|sda_dir                          ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 2.735      ; 4.021      ;
; -0.246 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[0]                           ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 2.786      ; 4.023      ;
; -0.246 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[5]                           ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 2.786      ; 4.023      ;
; -0.246 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[1]                           ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 2.786      ; 4.023      ;
; -0.246 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[14]                       ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 2.784      ; 4.021      ;
; -0.234 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[10]                       ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 2.795      ; 4.020      ;
; -0.234 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[12]                       ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 2.795      ; 4.020      ;
; -0.234 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[8]                        ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 2.795      ; 4.020      ;
; -0.234 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[11]                       ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 2.795      ; 4.020      ;
; -0.234 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[13]                       ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 2.795      ; 4.020      ;
+--------+-----------+-------------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'cam1_pclk'                                                                                                                                                                                                                                                                                                                                ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                       ; To Node                                                                                                                                         ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; -0.246 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 3.222      ; 3.268      ;
; -0.246 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 3.222      ; 3.268      ;
; -0.246 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 3.222      ; 3.268      ;
; -0.246 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 3.222      ; 3.268      ;
; -0.246 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 3.222      ; 3.268      ;
; -0.246 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 3.222      ; 3.268      ;
; -0.246 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 3.222      ; 3.268      ;
; -0.246 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 3.222      ; 3.268      ;
; -0.246 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 3.222      ; 3.268      ;
; -0.246 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 3.222      ; 3.268      ;
; -0.204 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|byte_flag                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 3.180      ; 3.268      ;
; -0.204 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 3.180      ; 3.268      ;
; -0.204 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 3.180      ; 3.268      ;
; -0.204 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 3.180      ; 3.268      ;
; -0.204 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 3.180      ; 3.268      ;
; -0.204 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 3.180      ; 3.268      ;
; -0.101 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 3.222      ; 3.413      ;
; -0.101 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 3.222      ; 3.413      ;
; -0.101 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 3.222      ; 3.413      ;
; -0.101 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 3.222      ; 3.413      ;
; -0.101 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 3.222      ; 3.413      ;
; -0.101 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 3.222      ; 3.413      ;
; -0.101 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 3.222      ; 3.413      ;
; -0.101 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 3.222      ; 3.413      ;
; -0.101 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 3.222      ; 3.413      ;
; -0.101 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 3.222      ; 3.413      ;
; -0.091 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 3.178      ; 3.379      ;
; -0.091 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 3.178      ; 3.379      ;
; -0.091 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 3.178      ; 3.379      ;
; -0.091 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 3.178      ; 3.379      ;
; -0.091 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 3.178      ; 3.379      ;
; -0.091 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 3.178      ; 3.379      ;
; -0.067 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 3.138      ; 3.363      ;
; -0.067 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 3.138      ; 3.363      ;
; -0.059 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|byte_flag                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 3.180      ; 3.413      ;
; -0.059 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 3.180      ; 3.413      ;
; -0.059 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 3.180      ; 3.413      ;
; -0.059 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 3.180      ; 3.413      ;
; -0.059 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 3.180      ; 3.413      ;
; -0.059 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 3.180      ; 3.413      ;
; -0.047 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 3.222      ; 3.467      ;
; -0.047 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 3.222      ; 3.467      ;
; -0.047 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 3.222      ; 3.467      ;
; -0.047 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 3.222      ; 3.467      ;
; -0.047 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 3.222      ; 3.467      ;
; -0.047 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 3.222      ; 3.467      ;
; -0.047 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 3.222      ; 3.467      ;
; -0.047 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 3.222      ; 3.467      ;
; -0.047 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 3.222      ; 3.467      ;
; -0.047 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 3.222      ; 3.467      ;
; -0.005 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|byte_flag                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 3.180      ; 3.467      ;
; -0.005 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 3.180      ; 3.467      ;
; -0.005 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 3.180      ; 3.467      ;
; -0.005 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 3.180      ; 3.467      ;
; -0.005 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 3.180      ; 3.467      ;
; -0.005 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 3.180      ; 3.467      ;
; 0.002  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 3.085      ; 3.379      ;
; 0.002  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 3.085      ; 3.379      ;
; 0.002  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 3.085      ; 3.379      ;
; 0.002  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 3.085      ; 3.379      ;
; 0.002  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 3.085      ; 3.379      ;
; 0.002  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 3.085      ; 3.379      ;
; 0.002  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 3.085      ; 3.379      ;
; 0.002  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 3.085      ; 3.379      ;
; 0.005  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 3.055      ; 3.352      ;
; 0.054  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 3.178      ; 3.524      ;
; 0.054  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 3.178      ; 3.524      ;
; 0.054  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 3.178      ; 3.524      ;
; 0.054  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 3.178      ; 3.524      ;
; 0.054  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 3.178      ; 3.524      ;
; 0.054  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 3.178      ; 3.524      ;
; 0.078  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 3.138      ; 3.508      ;
; 0.078  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 3.138      ; 3.508      ;
; 0.108  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 3.178      ; 3.578      ;
; 0.108  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 3.178      ; 3.578      ;
; 0.108  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 3.178      ; 3.578      ;
; 0.108  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 3.178      ; 3.578      ;
; 0.108  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 3.178      ; 3.578      ;
; 0.108  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 3.178      ; 3.578      ;
; 0.127  ; sys_rst_n                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[6]  ; sys_rst_n                                             ; cam1_pclk   ; 0.000        ; 3.410      ; 3.779      ;
; 0.127  ; sys_rst_n                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[7]  ; sys_rst_n                                             ; cam1_pclk   ; 0.000        ; 3.410      ; 3.779      ;
; 0.127  ; sys_rst_n                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[10] ; sys_rst_n                                             ; cam1_pclk   ; 0.000        ; 3.410      ; 3.779      ;
; 0.127  ; sys_rst_n                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[11] ; sys_rst_n                                             ; cam1_pclk   ; 0.000        ; 3.410      ; 3.779      ;
; 0.127  ; sys_rst_n                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[8]  ; sys_rst_n                                             ; cam1_pclk   ; 0.000        ; 3.410      ; 3.779      ;
; 0.127  ; sys_rst_n                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[9]  ; sys_rst_n                                             ; cam1_pclk   ; 0.000        ; 3.410      ; 3.779      ;
; 0.132  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 3.138      ; 3.562      ;
; 0.132  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 3.138      ; 3.562      ;
; 0.147  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 3.085      ; 3.524      ;
; 0.147  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 3.085      ; 3.524      ;
; 0.147  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 3.085      ; 3.524      ;
; 0.147  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 3.085      ; 3.524      ;
; 0.147  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 3.085      ; 3.524      ;
; 0.147  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 3.085      ; 3.524      ;
; 0.147  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 3.085      ; 3.524      ;
; 0.147  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 3.085      ; 3.524      ;
; 0.150  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 3.055      ; 3.497      ;
; 0.201  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 3.085      ; 3.578      ;
; 0.201  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 3.085      ; 3.578      ;
; 0.201  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 3.085      ; 3.578      ;
; 0.201  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 3.085      ; 3.578      ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'cam0_pclk'                                                                                                                                                                                                                                                                                                                               ;
+--------+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                       ; To Node                                                                                                                                        ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; -0.085 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 3.263      ; 3.470      ;
; -0.085 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 3.263      ; 3.470      ;
; -0.085 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 3.263      ; 3.470      ;
; -0.085 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 3.263      ; 3.470      ;
; -0.085 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 3.263      ; 3.470      ;
; -0.085 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 3.263      ; 3.470      ;
; -0.085 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 3.263      ; 3.470      ;
; -0.060 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 3.048      ; 3.280      ;
; -0.060 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 3.048      ; 3.280      ;
; -0.060 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 3.048      ; 3.280      ;
; -0.060 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 3.048      ; 3.280      ;
; -0.060 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 3.048      ; 3.280      ;
; -0.060 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 3.048      ; 3.280      ;
; -0.060 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 3.048      ; 3.280      ;
; -0.060 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 3.048      ; 3.280      ;
; -0.060 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 3.048      ; 3.280      ;
; -0.048 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 3.226      ; 3.470      ;
; -0.048 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 3.226      ; 3.470      ;
; -0.048 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 3.226      ; 3.470      ;
; -0.048 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 3.226      ; 3.470      ;
; -0.023 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 3.011      ; 3.280      ;
; -0.023 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 3.011      ; 3.280      ;
; -0.023 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 3.011      ; 3.280      ;
; -0.023 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 3.011      ; 3.280      ;
; -0.023 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 3.011      ; 3.280      ;
; -0.023 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 3.011      ; 3.280      ;
; -0.015 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.951      ; 3.228      ;
; -0.015 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.951      ; 3.228      ;
; -0.015 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.951      ; 3.228      ;
; -0.015 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.951      ; 3.228      ;
; -0.015 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.951      ; 3.228      ;
; -0.015 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.951      ; 3.228      ;
; 0.060  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 3.263      ; 3.615      ;
; 0.060  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 3.263      ; 3.615      ;
; 0.060  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 3.263      ; 3.615      ;
; 0.060  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 3.263      ; 3.615      ;
; 0.060  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 3.263      ; 3.615      ;
; 0.060  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 3.263      ; 3.615      ;
; 0.060  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 3.263      ; 3.615      ;
; 0.085  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 3.048      ; 3.425      ;
; 0.085  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 3.048      ; 3.425      ;
; 0.085  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 3.048      ; 3.425      ;
; 0.085  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 3.048      ; 3.425      ;
; 0.085  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 3.048      ; 3.425      ;
; 0.085  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 3.048      ; 3.425      ;
; 0.085  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 3.048      ; 3.425      ;
; 0.085  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 3.048      ; 3.425      ;
; 0.085  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 3.048      ; 3.425      ;
; 0.097  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 3.226      ; 3.615      ;
; 0.097  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 3.226      ; 3.615      ;
; 0.097  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 3.226      ; 3.615      ;
; 0.097  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 3.226      ; 3.615      ;
; 0.114  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 3.263      ; 3.669      ;
; 0.114  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 3.263      ; 3.669      ;
; 0.114  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 3.263      ; 3.669      ;
; 0.114  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 3.263      ; 3.669      ;
; 0.114  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 3.263      ; 3.669      ;
; 0.114  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 3.263      ; 3.669      ;
; 0.114  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 3.263      ; 3.669      ;
; 0.122  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 3.011      ; 3.425      ;
; 0.122  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 3.011      ; 3.425      ;
; 0.122  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 3.011      ; 3.425      ;
; 0.122  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 3.011      ; 3.425      ;
; 0.122  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 3.011      ; 3.425      ;
; 0.122  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 3.011      ; 3.425      ;
; 0.130  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.951      ; 3.373      ;
; 0.130  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.951      ; 3.373      ;
; 0.130  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.951      ; 3.373      ;
; 0.130  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.951      ; 3.373      ;
; 0.130  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.951      ; 3.373      ;
; 0.130  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.951      ; 3.373      ;
; 0.139  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|byte_flag                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.864      ; 3.295      ;
; 0.139  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 3.048      ; 3.479      ;
; 0.139  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 3.048      ; 3.479      ;
; 0.139  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 3.048      ; 3.479      ;
; 0.139  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 3.048      ; 3.479      ;
; 0.139  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 3.048      ; 3.479      ;
; 0.139  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 3.048      ; 3.479      ;
; 0.139  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 3.048      ; 3.479      ;
; 0.139  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 3.048      ; 3.479      ;
; 0.139  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 3.048      ; 3.479      ;
; 0.151  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 3.226      ; 3.669      ;
; 0.151  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 3.226      ; 3.669      ;
; 0.151  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 3.226      ; 3.669      ;
; 0.151  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 3.226      ; 3.669      ;
; 0.176  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 3.011      ; 3.479      ;
; 0.176  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 3.011      ; 3.479      ;
; 0.176  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 3.011      ; 3.479      ;
; 0.176  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 3.011      ; 3.479      ;
; 0.176  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 3.011      ; 3.479      ;
; 0.176  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 3.011      ; 3.479      ;
; 0.184  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.951      ; 3.427      ;
; 0.184  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.951      ; 3.427      ;
; 0.184  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.951      ; 3.427      ;
; 0.184  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.951      ; 3.427      ;
; 0.184  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.951      ; 3.427      ;
; 0.184  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.951      ; 3.427      ;
; 0.284  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|byte_flag                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.864      ; 3.440      ;
; 0.338  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|byte_flag                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.864      ; 3.494      ;
; 0.432  ; sys_rst_n                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[6] ; sys_rst_n                                             ; cam0_pclk   ; 0.000        ; 3.083      ; 3.757      ;
+--------+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk'                                                                                                                            ;
+-------+-----------+-------------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                                       ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-------------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; 0.656 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]    ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.957      ; 3.855      ;
; 0.656 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]    ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.957      ; 3.855      ;
; 0.656 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]    ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.957      ; 3.855      ;
; 0.656 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]    ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.957      ; 3.855      ;
; 0.656 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]    ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.957      ; 3.855      ;
; 0.656 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]    ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.957      ; 3.855      ;
; 0.656 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]    ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.957      ; 3.855      ;
; 0.665 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]  ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.954      ; 3.861      ;
; 0.666 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.954      ; 3.862      ;
; 0.666 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]  ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.954      ; 3.862      ;
; 0.666 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]  ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.954      ; 3.862      ;
; 0.666 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.954      ; 3.862      ;
; 0.666 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.954      ; 3.862      ;
; 0.666 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.954      ; 3.862      ;
; 0.666 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]  ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.954      ; 3.862      ;
; 0.666 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.954      ; 3.862      ;
; 0.666 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10] ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.954      ; 3.862      ;
; 0.666 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.954      ; 3.862      ;
; 0.666 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12] ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.954      ; 3.862      ;
; 0.666 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[13] ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.954      ; 3.862      ;
; 0.666 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[14] ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.954      ; 3.862      ;
; 0.666 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.954      ; 3.862      ;
; 0.669 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|i2c_done                         ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.966      ; 3.877      ;
; 0.669 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|Ram0~0             ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.966      ; 3.877      ;
; 0.699 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]    ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.914      ; 3.855      ;
; 0.699 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_exec           ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.914      ; 3.855      ;
; 0.707 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[10]                       ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.935      ; 3.884      ;
; 0.707 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[12]                       ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.935      ; 3.884      ;
; 0.707 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[8]                        ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.935      ; 3.884      ;
; 0.707 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[11]                       ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.935      ; 3.884      ;
; 0.707 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[13]                       ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.935      ; 3.884      ;
; 0.707 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[15]                       ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.935      ; 3.884      ;
; 0.707 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[9]                        ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.935      ; 3.884      ;
; 0.707 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|data_wr_t[1]                     ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.935      ; 3.884      ;
; 0.707 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|data_wr_t[5]                     ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.935      ; 3.884      ;
; 0.707 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|data_wr_t[7]                     ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.935      ; 3.884      ;
; 0.707 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|data_wr_t[3]                     ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.935      ; 3.884      ;
; 0.707 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|data_wr_t[0]                     ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.935      ; 3.884      ;
; 0.707 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|data_wr_t[2]                     ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.935      ; 3.884      ;
; 0.707 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|data_wr_t[6]                     ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.935      ; 3.884      ;
; 0.707 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|data_wr_t[4]                     ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.935      ; 3.884      ;
; 0.719 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[14]                       ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.924      ; 3.885      ;
; 0.721 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[0]                           ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.925      ; 3.888      ;
; 0.721 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[5]                           ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.925      ; 3.888      ;
; 0.721 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[1]                           ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.925      ; 3.888      ;
; 0.771 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|sda_out                          ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.873      ; 3.886      ;
; 0.771 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|sda_dir                          ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.873      ; 3.886      ;
; 1.069 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]    ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 2.957      ; 3.768      ;
; 1.069 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]    ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 2.957      ; 3.768      ;
; 1.069 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]    ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 2.957      ; 3.768      ;
; 1.069 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]    ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 2.957      ; 3.768      ;
; 1.069 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]    ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 2.957      ; 3.768      ;
; 1.069 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]    ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 2.957      ; 3.768      ;
; 1.069 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]    ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 2.957      ; 3.768      ;
; 1.078 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]  ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 2.954      ; 3.774      ;
; 1.079 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 2.954      ; 3.775      ;
; 1.079 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]  ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 2.954      ; 3.775      ;
; 1.079 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]  ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 2.954      ; 3.775      ;
; 1.079 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 2.954      ; 3.775      ;
; 1.079 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 2.954      ; 3.775      ;
; 1.079 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 2.954      ; 3.775      ;
; 1.079 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]  ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 2.954      ; 3.775      ;
; 1.079 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 2.954      ; 3.775      ;
; 1.079 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10] ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 2.954      ; 3.775      ;
; 1.079 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 2.954      ; 3.775      ;
; 1.079 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12] ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 2.954      ; 3.775      ;
; 1.079 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[13] ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 2.954      ; 3.775      ;
; 1.079 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[14] ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 2.954      ; 3.775      ;
; 1.079 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 2.954      ; 3.775      ;
; 1.080 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|i2c_done                         ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 2.966      ; 3.788      ;
; 1.080 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|Ram0~0             ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 2.966      ; 3.788      ;
; 1.112 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]    ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 2.914      ; 3.768      ;
; 1.112 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_exec           ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 2.914      ; 3.768      ;
; 1.118 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[10]                       ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 2.935      ; 3.795      ;
; 1.118 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[12]                       ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 2.935      ; 3.795      ;
; 1.118 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[8]                        ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 2.935      ; 3.795      ;
; 1.118 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[11]                       ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 2.935      ; 3.795      ;
; 1.118 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[13]                       ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 2.935      ; 3.795      ;
; 1.118 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[15]                       ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 2.935      ; 3.795      ;
; 1.118 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[9]                        ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 2.935      ; 3.795      ;
; 1.118 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|data_wr_t[1]                     ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 2.935      ; 3.795      ;
; 1.118 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|data_wr_t[5]                     ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 2.935      ; 3.795      ;
; 1.118 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|data_wr_t[7]                     ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 2.935      ; 3.795      ;
; 1.118 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|data_wr_t[3]                     ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 2.935      ; 3.795      ;
; 1.118 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|data_wr_t[0]                     ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 2.935      ; 3.795      ;
; 1.118 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|data_wr_t[2]                     ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 2.935      ; 3.795      ;
; 1.118 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|data_wr_t[6]                     ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 2.935      ; 3.795      ;
; 1.118 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|data_wr_t[4]                     ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 2.935      ; 3.795      ;
; 1.130 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[0]                           ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 2.925      ; 3.797      ;
; 1.130 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[5]                           ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 2.925      ; 3.797      ;
; 1.130 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[1]                           ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 2.925      ; 3.797      ;
; 1.130 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[14]                       ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 2.924      ; 3.796      ;
; 1.177 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[5]                        ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.458      ; 3.877      ;
; 1.177 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[7]                        ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.458      ; 3.877      ;
; 1.177 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[3]                        ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.458      ; 3.877      ;
; 1.177 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[1]                        ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.458      ; 3.877      ;
; 1.177 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[2]                        ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.458      ; 3.877      ;
; 1.177 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[6]                        ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.458      ; 3.877      ;
; 1.177 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[0]                        ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.458      ; 3.877      ;
; 1.177 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[4]                        ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.458      ; 3.877      ;
+-------+-----------+-------------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk'                                                                                                                            ;
+-------+-----------+-------------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                                       ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-------------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; 0.685 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]    ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.938      ; 3.865      ;
; 0.685 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]    ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.938      ; 3.865      ;
; 0.685 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]    ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.938      ; 3.865      ;
; 0.685 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]    ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.938      ; 3.865      ;
; 0.685 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]    ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.938      ; 3.865      ;
; 0.685 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]    ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.938      ; 3.865      ;
; 0.685 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]    ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.938      ; 3.865      ;
; 0.707 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]    ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.923      ; 3.872      ;
; 0.708 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|data_wr_t[0]                     ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.932      ; 3.882      ;
; 0.708 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[14]                       ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.932      ; 3.882      ;
; 0.708 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[3]                        ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.932      ; 3.882      ;
; 0.708 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[1]                        ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.932      ; 3.882      ;
; 0.708 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[0]                        ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.932      ; 3.882      ;
; 0.708 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[4]                        ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.932      ; 3.882      ;
; 0.709 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[0]                           ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.912      ; 3.863      ;
; 0.709 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[2]                           ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.912      ; 3.863      ;
; 0.709 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[5]                           ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.912      ; 3.863      ;
; 0.709 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[6]                           ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.912      ; 3.863      ;
; 0.709 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]  ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.937      ; 3.888      ;
; 0.709 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_exec           ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.937      ; 3.888      ;
; 0.709 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[1]                           ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.912      ; 3.863      ;
; 0.710 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.937      ; 3.889      ;
; 0.710 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]  ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.937      ; 3.889      ;
; 0.710 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.937      ; 3.889      ;
; 0.710 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]  ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.937      ; 3.889      ;
; 0.710 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.937      ; 3.889      ;
; 0.710 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.937      ; 3.889      ;
; 0.710 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.937      ; 3.889      ;
; 0.710 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]  ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.937      ; 3.889      ;
; 0.710 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.937      ; 3.889      ;
; 0.710 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.937      ; 3.889      ;
; 0.710 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12] ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.937      ; 3.889      ;
; 0.710 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[13] ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.937      ; 3.889      ;
; 0.710 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[14] ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.937      ; 3.889      ;
; 0.710 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10] ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.937      ; 3.889      ;
; 0.727 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|i2c_done                         ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.909      ; 3.878      ;
; 0.727 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|sda_dir                          ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.909      ; 3.878      ;
; 0.727 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|scl                              ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.909      ; 3.878      ;
; 0.750 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|Ram0~0             ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.896      ; 3.888      ;
; 0.761 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|data_wr_t[4]                     ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.859      ; 3.862      ;
; 1.099 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]    ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 2.938      ; 3.779      ;
; 1.099 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]    ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 2.938      ; 3.779      ;
; 1.099 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]    ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 2.938      ; 3.779      ;
; 1.099 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]    ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 2.938      ; 3.779      ;
; 1.099 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]    ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 2.938      ; 3.779      ;
; 1.099 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]    ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 2.938      ; 3.779      ;
; 1.099 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]    ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 2.938      ; 3.779      ;
; 1.116 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|data_wr_t[0]                     ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 2.932      ; 3.790      ;
; 1.116 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[14]                       ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 2.932      ; 3.790      ;
; 1.116 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[3]                        ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 2.932      ; 3.790      ;
; 1.116 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[1]                        ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 2.932      ; 3.790      ;
; 1.116 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[0]                        ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 2.932      ; 3.790      ;
; 1.116 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[4]                        ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 2.932      ; 3.790      ;
; 1.117 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]    ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 2.923      ; 3.782      ;
; 1.117 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]  ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 2.937      ; 3.796      ;
; 1.117 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_exec           ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 2.937      ; 3.796      ;
; 1.118 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 2.937      ; 3.797      ;
; 1.118 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]  ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 2.937      ; 3.797      ;
; 1.118 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 2.937      ; 3.797      ;
; 1.118 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]  ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 2.937      ; 3.797      ;
; 1.118 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 2.937      ; 3.797      ;
; 1.118 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 2.937      ; 3.797      ;
; 1.118 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 2.937      ; 3.797      ;
; 1.118 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]  ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 2.937      ; 3.797      ;
; 1.118 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 2.937      ; 3.797      ;
; 1.118 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 2.937      ; 3.797      ;
; 1.118 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12] ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 2.937      ; 3.797      ;
; 1.118 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[13] ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 2.937      ; 3.797      ;
; 1.118 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[14] ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 2.937      ; 3.797      ;
; 1.118 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10] ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 2.937      ; 3.797      ;
; 1.121 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[0]                           ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 2.912      ; 3.775      ;
; 1.121 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[2]                           ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 2.912      ; 3.775      ;
; 1.121 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[5]                           ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 2.912      ; 3.775      ;
; 1.121 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[6]                           ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 2.912      ; 3.775      ;
; 1.121 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[1]                           ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 2.912      ; 3.775      ;
; 1.138 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|i2c_done                         ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 2.909      ; 3.789      ;
; 1.138 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|sda_dir                          ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 2.909      ; 3.789      ;
; 1.138 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|scl                              ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 2.909      ; 3.789      ;
; 1.158 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|Ram0~0             ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 2.896      ; 3.796      ;
; 1.172 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|data_wr_t[4]                     ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 2.859      ; 3.773      ;
; 1.181 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[3]                           ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.440      ; 3.863      ;
; 1.181 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cur_state.st_data_wr             ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.439      ; 3.862      ;
; 1.181 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cur_state.st_stop                ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.439      ; 3.862      ;
; 1.181 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[4]                           ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.440      ; 3.863      ;
; 1.181 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|st_done                          ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.440      ; 3.863      ;
; 1.183 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cur_state.st_addr8               ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.455      ; 3.880      ;
; 1.183 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cur_state.st_idle                ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.455      ; 3.880      ;
; 1.183 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cur_state.st_sladdr              ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.455      ; 3.880      ;
; 1.183 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cur_state.st_addr16              ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.455      ; 3.880      ;
; 1.183 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|sda_out                          ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.455      ; 3.880      ;
; 1.184 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|data_wr_t[3]                     ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.462      ; 3.888      ;
; 1.184 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|data_wr_t[7]                     ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.462      ; 3.888      ;
; 1.184 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|data_wr_t[5]                     ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.462      ; 3.888      ;
; 1.184 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|data_wr_t[1]                     ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.462      ; 3.888      ;
; 1.184 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|data_wr_t[2]                     ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.462      ; 3.888      ;
; 1.184 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|data_wr_t[6]                     ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.462      ; 3.888      ;
; 1.184 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[10]                       ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.462      ; 3.888      ;
; 1.184 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[8]                        ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.462      ; 3.888      ;
; 1.184 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[12]                       ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.462      ; 3.888      ;
; 1.184 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[13]                       ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.462      ; 3.888      ;
+-------+-----------+-------------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                      ;
+-------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                                                                                                                                                 ; Launch Clock ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+
; 2.514 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|dffpipe_qe9:rs_bwp|dffe10a[2]                               ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.950      ; 3.786      ;
; 2.514 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|dffpipe_qe9:rs_brp|dffe10a[2]                               ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.950      ; 3.786      ;
; 2.514 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|dffpipe_qe9:rs_brp|dffe10a[4]                               ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.950      ; 3.786      ;
; 2.514 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|dffpipe_qe9:rs_brp|dffe10a[5]                               ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.950      ; 3.786      ;
; 2.514 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|dffpipe_qe9:rs_bwp|dffe10a[5]                               ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.950      ; 3.786      ;
; 2.514 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|dffpipe_qe9:rs_brp|dffe10a[6]                               ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.950      ; 3.786      ;
; 2.514 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|dffpipe_qe9:rs_brp|dffe10a[7]                               ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.950      ; 3.786      ;
; 2.514 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|dffpipe_qe9:rs_brp|dffe10a[8]                               ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.950      ; 3.786      ;
; 2.514 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|dffpipe_qe9:rs_bwp|dffe10a[8]                               ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.950      ; 3.786      ;
; 2.517 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[0]                                                                                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.944      ; 3.783      ;
; 2.517 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[5]                                                                                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.944      ; 3.783      ;
; 2.518 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_ba[0]                                                                                             ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.945      ; 3.785      ;
; 2.518 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_ba[1]                                                                                             ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.945      ; 3.785      ;
; 2.518 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[9]                                                                                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.945      ; 3.785      ;
; 2.518 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[10]                                                                                          ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.945      ; 3.785      ;
; 2.518 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[11]                                                                                          ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.945      ; 3.785      ;
; 2.518 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[12]                                                                                          ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.945      ; 3.785      ;
; 2.529 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[1]                                                                                          ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.929      ; 3.780      ;
; 2.529 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[2]                                                                                          ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.929      ; 3.780      ;
; 2.529 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[3]                                                                                          ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.929      ; 3.780      ;
; 2.529 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[4]                                                                                          ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.929      ; 3.780      ;
; 2.529 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[5]                                                                                          ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.929      ; 3.780      ;
; 2.529 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[6]                                                                                          ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.929      ; 3.780      ;
; 2.529 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[7]                                                                                          ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.929      ; 3.780      ;
; 2.529 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[8]                                                                                          ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.929      ; 3.780      ;
; 2.529 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[9]                                                                                          ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.929      ; 3.780      ;
; 2.529 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[11]                                                                                         ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.929      ; 3.780      ;
; 2.529 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[12]                                                                                         ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.929      ; 3.780      ;
; 2.529 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[13]                                                                                         ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.929      ; 3.780      ;
; 2.529 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[14]                                                                                         ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.929      ; 3.780      ;
; 2.529 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[10]                                                                                         ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.929      ; 3.780      ;
; 2.551 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.900      ; 3.773      ;
; 2.551 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe3|dffe4a[0]   ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.902      ; 3.775      ;
; 2.551 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|dffpipe_qe9:ws_brp|dffe10a[1]                               ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.902      ; 3.775      ;
; 2.551 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|dffpipe_qe9:ws_brp|dffe10a[2]                               ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.902      ; 3.775      ;
; 2.551 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|dffpipe_qe9:ws_brp|dffe10a[4]                               ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.902      ; 3.775      ;
; 2.551 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|dffpipe_qe9:ws_brp|dffe10a[5]                               ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.902      ; 3.775      ;
; 2.551 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|dffpipe_qe9:ws_brp|dffe10a[6]                               ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.902      ; 3.775      ;
; 2.551 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|dffpipe_qe9:ws_bwp|dffe10a[6]                               ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.900      ; 3.773      ;
; 2.551 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|dffpipe_qe9:ws_brp|dffe10a[7]                               ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.902      ; 3.775      ;
; 2.551 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|dffpipe_qe9:ws_bwp|dffe10a[7]                               ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.900      ; 3.773      ;
; 2.551 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|dffpipe_qe9:ws_bwp|dffe10a[8]                               ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.902      ; 3.775      ;
; 2.551 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|dffpipe_qe9:ws_brp|dffe10a[8]                               ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.902      ; 3.775      ;
; 2.551 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|dffpipe_qe9:ws_bwp|dffe10a[9]                               ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.900      ; 3.773      ;
; 2.551 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|dffpipe_qe9:ws_bwp|dffe10a[10]                              ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.902      ; 3.775      ;
; 2.552 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_ref_req                                                                                         ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.912      ; 3.786      ;
; 2.552 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                                                         ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.912      ; 3.786      ;
; 2.552 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|dffpipe_qe9:rs_brp|dffe10a[9]                               ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.908      ; 3.782      ;
; 2.552 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|dffpipe_qe9:rs_brp|dffe10a[10]                              ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.908      ; 3.782      ;
; 2.553 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|alt_synch_pipe_2e8:rs_dgwp|dffpipe_te9:dffpipe10|dffe11a[3] ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.911      ; 3.786      ;
; 2.553 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|alt_synch_pipe_2e8:rs_dgwp|dffpipe_te9:dffpipe10|dffe11a[2] ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.911      ; 3.786      ;
; 2.553 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|alt_synch_pipe_2e8:rs_dgwp|dffpipe_te9:dffpipe10|dffe11a[4] ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.911      ; 3.786      ;
; 2.553 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|alt_synch_pipe_2e8:rs_dgwp|dffpipe_te9:dffpipe10|dffe11a[1] ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.911      ; 3.786      ;
; 2.553 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|alt_synch_pipe_2e8:rs_dgwp|dffpipe_te9:dffpipe10|dffe11a[0] ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.911      ; 3.786      ;
; 2.553 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|dffpipe_qe9:rs_bwp|dffe10a[1]                               ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.911      ; 3.786      ;
; 2.553 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|dffpipe_qe9:rs_bwp|dffe10a[4]                               ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.911      ; 3.786      ;
; 2.553 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[0]                                                                                          ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.912      ; 3.787      ;
; 2.554 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe3|dffe4a[1]   ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.902      ; 3.778      ;
; 2.554 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe3|dffe4a[4]   ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.903      ; 3.779      ;
; 2.554 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe3|dffe4a[2]   ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.902      ; 3.778      ;
; 2.554 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe3|dffe4a[6]   ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.902      ; 3.778      ;
; 2.554 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe3|dffe4a[5]   ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.902      ; 3.778      ;
; 2.554 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe3|dffe4a[7]   ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.902      ; 3.778      ;
; 2.554 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe3|dffe4a[8]   ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.902      ; 3.778      ;
; 2.554 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe3|dffe4a[10]  ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.902      ; 3.778      ;
; 2.554 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe3|dffe4a[11]  ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.902      ; 3.778      ;
; 2.554 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe3|dffe4a[3]   ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.903      ; 3.779      ;
; 2.554 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|dffpipe_qe9:ws_brp|dffe10a[10]                              ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.902      ; 3.778      ;
; 2.555 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[0]                                                                                          ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.904      ; 3.781      ;
; 2.555 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[1]                                                                                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.908      ; 3.785      ;
; 2.555 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[3]                                                                                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.908      ; 3.785      ;
; 2.555 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[8]                                                                                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.908      ; 3.785      ;
; 2.557 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[0]                                                                                        ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.900      ; 3.779      ;
; 2.557 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[1]                                                                                        ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.900      ; 3.779      ;
; 2.557 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[3]                                                                                        ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.900      ; 3.779      ;
; 2.557 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[4]                                                                                        ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.900      ; 3.779      ;
; 2.557 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[6]                                                                                        ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.900      ; 3.779      ;
; 2.557 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[7]                                                                                        ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.900      ; 3.779      ;
; 2.557 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[8]                                                                                        ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.900      ; 3.779      ;
; 2.557 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[9]                                                                                        ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.900      ; 3.779      ;
; 2.557 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[11]                                                                                       ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.900      ; 3.779      ;
; 2.557 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[12]                                                                                       ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.900      ; 3.779      ;
; 2.558 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.897      ; 3.777      ;
; 2.558 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe3|dffe4a[9]   ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.891      ; 3.771      ;
; 2.559 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[9]~_emulated                                                                                                      ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.902      ; 3.783      ;
; 2.559 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[14]~_emulated                                                                                                     ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.902      ; 3.783      ;
; 2.560 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22]~_emulated                                                                                                     ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.903      ; 3.785      ;
; 2.560 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[23]~_emulated                                                                                                     ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.903      ; 3.785      ;
; 2.560 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[18]~_emulated                                                                                                     ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.903      ; 3.785      ;
; 2.560 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[21]~_emulated                                                                                                     ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.903      ; 3.785      ;
; 2.561 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|wrptr_g[2]                                                  ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.917      ; 3.800      ;
; 2.561 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[2]                                                                                        ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.878      ; 3.761      ;
; 2.561 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[10]                                                                                       ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.878      ; 3.761      ;
; 2.562 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[7]                                                                                       ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.882      ; 3.766      ;
; 2.562 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[11]                                                                                      ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.882      ; 3.766      ;
; 2.562 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[10]                                                                                      ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.882      ; 3.766      ;
; 2.562 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[9]                                                                                       ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.882      ; 3.766      ;
; 2.562 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[8]                                                                                       ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.882      ; 3.766      ;
; 2.562 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[14]                                                                                      ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.882      ; 3.766      ;
; 2.562 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[13]                                                                                      ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.882      ; 3.766      ;
+-------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                      ;
+-------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                                                                                                                                 ; Launch Clock ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+
; 2.556 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdemp_eq_comp_msb_aeb                       ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.925      ; 3.803      ;
; 2.557 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdptr_g[10]                                 ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.910      ; 3.789      ;
; 2.557 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdptr_g[11]                                 ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.910      ; 3.789      ;
; 2.560 ; sys_rst_n ; vga_driver:u_vga_driver|cnt_v[0]                                                                                                                                        ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.893      ; 3.775      ;
; 2.560 ; sys_rst_n ; vga_driver:u_vga_driver|cnt_v[1]                                                                                                                                        ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.893      ; 3.775      ;
; 2.560 ; sys_rst_n ; vga_driver:u_vga_driver|cnt_v[2]                                                                                                                                        ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.893      ; 3.775      ;
; 2.560 ; sys_rst_n ; vga_driver:u_vga_driver|cnt_v[4]                                                                                                                                        ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.893      ; 3.775      ;
; 2.560 ; sys_rst_n ; vga_driver:u_vga_driver|cnt_v[5]                                                                                                                                        ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.893      ; 3.775      ;
; 2.560 ; sys_rst_n ; vga_driver:u_vga_driver|cnt_v[6]                                                                                                                                        ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.893      ; 3.775      ;
; 2.560 ; sys_rst_n ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                                                        ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.893      ; 3.775      ;
; 2.560 ; sys_rst_n ; vga_driver:u_vga_driver|cnt_v[8]                                                                                                                                        ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.893      ; 3.775      ;
; 2.560 ; sys_rst_n ; vga_driver:u_vga_driver|cnt_v[9]                                                                                                                                        ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.893      ; 3.775      ;
; 2.560 ; sys_rst_n ; vga_driver:u_vga_driver|cnt_v[10]                                                                                                                                       ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.893      ; 3.775      ;
; 2.560 ; sys_rst_n ; vga_driver:u_vga_driver|cnt_v[3]                                                                                                                                        ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.893      ; 3.775      ;
; 2.563 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[0]                                                                                                       ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.891      ; 3.776      ;
; 2.563 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[1]                                                                                                       ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.891      ; 3.776      ;
; 2.563 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[2]                                                                                                       ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.891      ; 3.776      ;
; 2.563 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[3]                                                                                                       ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.891      ; 3.776      ;
; 2.563 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[4]                                                                                                       ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.891      ; 3.776      ;
; 2.563 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[5]                                                                                                       ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.891      ; 3.776      ;
; 2.563 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[6]                                                                                                       ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.891      ; 3.776      ;
; 2.563 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[7]                                                                                                       ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.891      ; 3.776      ;
; 2.563 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[8]                                                                                                       ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.891      ; 3.776      ;
; 2.563 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[9]                                                                                                       ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.891      ; 3.776      ;
; 2.563 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[10]                                                                                                      ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.891      ; 3.776      ;
; 2.563 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[11]                                                                                                      ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.891      ; 3.776      ;
; 2.563 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[12]                                                                                                      ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.891      ; 3.776      ;
; 2.563 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9      ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.895      ; 3.780      ;
; 2.563 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11     ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.895      ; 3.780      ;
; 2.563 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10     ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.895      ; 3.780      ;
; 2.570 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8      ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.899      ; 3.791      ;
; 2.570 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.899      ; 3.791      ;
; 2.572 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9      ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.906      ; 3.800      ;
; 2.572 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11     ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.906      ; 3.800      ;
; 2.572 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10     ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.906      ; 3.800      ;
; 2.578 ; sys_rst_n ; vga_driver:u_vga_driver|cnt_h[0]                                                                                                                                        ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.873      ; 3.773      ;
; 2.578 ; sys_rst_n ; vga_driver:u_vga_driver|cnt_h[1]                                                                                                                                        ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.873      ; 3.773      ;
; 2.578 ; sys_rst_n ; vga_driver:u_vga_driver|cnt_h[2]                                                                                                                                        ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.873      ; 3.773      ;
; 2.578 ; sys_rst_n ; vga_driver:u_vga_driver|cnt_h[3]                                                                                                                                        ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.873      ; 3.773      ;
; 2.578 ; sys_rst_n ; vga_driver:u_vga_driver|cnt_h[4]                                                                                                                                        ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.873      ; 3.773      ;
; 2.578 ; sys_rst_n ; vga_driver:u_vga_driver|cnt_h[5]                                                                                                                                        ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.873      ; 3.773      ;
; 2.578 ; sys_rst_n ; vga_driver:u_vga_driver|cnt_h[6]                                                                                                                                        ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.873      ; 3.773      ;
; 2.578 ; sys_rst_n ; vga_driver:u_vga_driver|cnt_h[8]                                                                                                                                        ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.873      ; 3.773      ;
; 2.578 ; sys_rst_n ; vga_driver:u_vga_driver|cnt_h[9]                                                                                                                                        ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.873      ; 3.773      ;
; 2.578 ; sys_rst_n ; vga_driver:u_vga_driver|cnt_h[10]                                                                                                                                       ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.873      ; 3.773      ;
; 2.578 ; sys_rst_n ; vga_driver:u_vga_driver|cnt_h[7]                                                                                                                                        ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.873      ; 3.773      ;
; 2.590 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdptr_g[0]                                  ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.865      ; 3.777      ;
; 2.590 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdptr_g[1]                                  ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.865      ; 3.777      ;
; 2.590 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdptr_g[5]                                  ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.865      ; 3.777      ;
; 2.590 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdptr_g[4]                                  ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.865      ; 3.777      ;
; 2.590 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdptr_g[2]                                  ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.865      ; 3.777      ;
; 2.590 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdptr_g[3]                                  ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.865      ; 3.777      ;
; 2.596 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[2] ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.855      ; 3.773      ;
; 2.596 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdptr_g[6]                                  ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.855      ; 3.773      ;
; 2.596 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdptr_g[7]                                  ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.855      ; 3.773      ;
; 2.596 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdptr_g[8]                                  ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.855      ; 3.773      ;
; 2.596 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdptr_g[9]                                  ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.855      ; 3.773      ;
; 2.604 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|clk_cnt[0]                                                                                                                 ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.861      ; 3.787      ;
; 2.604 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|clk_cnt[1]                                                                                                                 ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.861      ; 3.787      ;
; 2.604 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|clk_cnt[2]                                                                                                                 ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.861      ; 3.787      ;
; 2.604 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|clk_cnt[3]                                                                                                                 ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.861      ; 3.787      ;
; 2.604 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|clk_cnt[4]                                                                                                                 ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.861      ; 3.787      ;
; 2.604 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|clk_cnt[5]                                                                                                                 ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.861      ; 3.787      ;
; 2.604 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|clk_cnt[6]                                                                                                                 ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.861      ; 3.787      ;
; 2.604 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|clk_cnt[7]                                                                                                                 ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.861      ; 3.787      ;
; 2.604 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|clk_cnt[8]                                                                                                                 ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.861      ; 3.787      ;
; 2.604 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|clk_cnt[9]                                                                                                                 ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.861      ; 3.787      ;
; 2.651 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdemp_eq_comp_msb_aeb                       ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; -0.004       ; 0.925      ; 3.894      ;
; 2.652 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdptr_g[10]                                 ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; -0.004       ; 0.910      ; 3.880      ;
; 2.652 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdptr_g[11]                                 ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; -0.004       ; 0.910      ; 3.880      ;
; 2.653 ; sys_rst_n ; vga_driver:u_vga_driver|cnt_v[0]                                                                                                                                        ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; -0.004       ; 0.893      ; 3.864      ;
; 2.653 ; sys_rst_n ; vga_driver:u_vga_driver|cnt_v[1]                                                                                                                                        ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; -0.004       ; 0.893      ; 3.864      ;
; 2.653 ; sys_rst_n ; vga_driver:u_vga_driver|cnt_v[2]                                                                                                                                        ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; -0.004       ; 0.893      ; 3.864      ;
; 2.653 ; sys_rst_n ; vga_driver:u_vga_driver|cnt_v[4]                                                                                                                                        ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; -0.004       ; 0.893      ; 3.864      ;
; 2.653 ; sys_rst_n ; vga_driver:u_vga_driver|cnt_v[5]                                                                                                                                        ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; -0.004       ; 0.893      ; 3.864      ;
; 2.653 ; sys_rst_n ; vga_driver:u_vga_driver|cnt_v[6]                                                                                                                                        ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; -0.004       ; 0.893      ; 3.864      ;
; 2.653 ; sys_rst_n ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                                                        ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; -0.004       ; 0.893      ; 3.864      ;
; 2.653 ; sys_rst_n ; vga_driver:u_vga_driver|cnt_v[8]                                                                                                                                        ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; -0.004       ; 0.893      ; 3.864      ;
; 2.653 ; sys_rst_n ; vga_driver:u_vga_driver|cnt_v[9]                                                                                                                                        ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; -0.004       ; 0.893      ; 3.864      ;
; 2.653 ; sys_rst_n ; vga_driver:u_vga_driver|cnt_v[10]                                                                                                                                       ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; -0.004       ; 0.893      ; 3.864      ;
; 2.653 ; sys_rst_n ; vga_driver:u_vga_driver|cnt_v[3]                                                                                                                                        ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; -0.004       ; 0.893      ; 3.864      ;
; 2.655 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[0]                                                                                                       ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; -0.004       ; 0.891      ; 3.864      ;
; 2.655 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[1]                                                                                                       ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; -0.004       ; 0.891      ; 3.864      ;
; 2.655 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[2]                                                                                                       ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; -0.004       ; 0.891      ; 3.864      ;
; 2.655 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[3]                                                                                                       ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; -0.004       ; 0.891      ; 3.864      ;
; 2.655 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[4]                                                                                                       ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; -0.004       ; 0.891      ; 3.864      ;
; 2.655 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[5]                                                                                                       ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; -0.004       ; 0.891      ; 3.864      ;
; 2.655 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[6]                                                                                                       ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; -0.004       ; 0.891      ; 3.864      ;
; 2.655 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[7]                                                                                                       ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; -0.004       ; 0.891      ; 3.864      ;
; 2.655 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[8]                                                                                                       ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; -0.004       ; 0.891      ; 3.864      ;
; 2.655 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[9]                                                                                                       ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; -0.004       ; 0.891      ; 3.864      ;
; 2.655 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[10]                                                                                                      ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; -0.004       ; 0.891      ; 3.864      ;
; 2.655 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[11]                                                                                                      ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; -0.004       ; 0.891      ; 3.864      ;
; 2.655 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[12]                                                                                                      ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; -0.004       ; 0.891      ; 3.864      ;
; 2.655 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9      ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; -0.004       ; 0.895      ; 3.868      ;
; 2.655 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11     ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; -0.004       ; 0.895      ; 3.868      ;
; 2.655 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10     ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; -0.004       ; 0.895      ; 3.868      ;
; 2.666 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8      ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; -0.004       ; 0.899      ; 3.883      ;
; 2.666 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9      ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; -0.004       ; 0.906      ; 3.890      ;
; 2.666 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11     ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; -0.004       ; 0.906      ; 3.890      ;
+-------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'cam0_pclk'                                                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+-----------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+-----------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_we_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_we_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_we_reg        ;
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; cam0_pclk ; Rise       ; cam0_pclk                                                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|byte_flag                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[0]               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[1]               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[2]               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[0]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[10]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[11]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[1]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[2]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[3]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[4]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[5]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[6]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[7]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[8]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[9]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[0]                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[10]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[11]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[1]                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[2]                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[3]                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[4]                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[5]                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[6]                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[7]                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[8]                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[9]                                                ;
; 0.127  ; 0.347        ; 0.220          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[10]                                       ;
; 0.127  ; 0.347        ; 0.220          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[11]                                       ;
; 0.127  ; 0.347        ; 0.220          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[6]                                        ;
; 0.127  ; 0.347        ; 0.220          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[7]                                        ;
; 0.127  ; 0.347        ; 0.220          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[8]                                        ;
; 0.127  ; 0.347        ; 0.220          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[9]                                        ;
; 0.179  ; 0.399        ; 0.220          ; High Pulse Width ; cam0_pclk ; Rise       ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]                                                                                                       ;
; 0.179  ; 0.399        ; 0.220          ; High Pulse Width ; cam0_pclk ; Rise       ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]                                                                                                       ;
; 0.179  ; 0.399        ; 0.220          ; High Pulse Width ; cam0_pclk ; Rise       ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]                                                                                                       ;
; 0.179  ; 0.399        ; 0.220          ; High Pulse Width ; cam0_pclk ; Rise       ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]                                                                                                       ;
; 0.182  ; 0.402        ; 0.220          ; High Pulse Width ; cam0_pclk ; Rise       ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]                                                                                                       ;
; 0.182  ; 0.402        ; 0.220          ; High Pulse Width ; cam0_pclk ; Rise       ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                                      ;
+--------+--------------+----------------+------------------+-----------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'cam1_pclk'                                                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+-----------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+-----------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_we_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_we_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_we_reg        ;
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; cam1_pclk ; Rise       ; cam1_pclk                                                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|byte_flag                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[0]               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[1]               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[2]               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[0]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[10]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[11]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[1]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[2]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[3]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[4]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[5]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[6]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[7]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[8]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[9]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[0]                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[10]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[11]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[1]                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[2]                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[3]                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[4]                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[5]                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[6]                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[7]                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[8]                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[9]                                                ;
; 0.127  ; 0.347        ; 0.220          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[10]                                       ;
; 0.127  ; 0.347        ; 0.220          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[11]                                       ;
; 0.127  ; 0.347        ; 0.220          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[6]                                        ;
; 0.127  ; 0.347        ; 0.220          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[7]                                        ;
; 0.127  ; 0.347        ; 0.220          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[8]                                        ;
; 0.127  ; 0.347        ; 0.220          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[9]                                        ;
; 0.176  ; 0.396        ; 0.220          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[0]               ;
; 0.176  ; 0.396        ; 0.220          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[1]                                                ;
; 0.176  ; 0.396        ; 0.220          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[2]                                                ;
; 0.176  ; 0.396        ; 0.220          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[3]                                                ;
; 0.176  ; 0.396        ; 0.220          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[4]                                                ;
; 0.177  ; 0.397        ; 0.220          ; High Pulse Width ; cam1_pclk ; Rise       ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]                                                                                                       ;
+--------+--------------+----------------+------------------+-----------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk'                                                                                                                                                                               ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                                                                                          ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[0]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[10]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[11]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[12]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[13]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[14]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[15]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[1]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[2]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[3]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[4]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[5]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[6]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[7]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[8]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[9]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[0]                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[1]                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[2]                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[3]                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[4]                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[5]                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[6]                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cur_state.st_addr16                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cur_state.st_addr8                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cur_state.st_data_wr                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cur_state.st_idle                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cur_state.st_sladdr                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cur_state.st_stop                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|data_wr_t[0]                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|data_wr_t[1]                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|data_wr_t[2]                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|data_wr_t[3]                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|data_wr_t[4]                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|data_wr_t[5]                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|data_wr_t[6]                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|data_wr_t[7]                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|i2c_done                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|scl                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|sda_dir                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|sda_out                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|st_done                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|Ram0~0                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_exec                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10]                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11]                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12]                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[13]                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[14]                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]                                                                    ;
; 0.201  ; 0.436        ; 0.235          ; High Pulse Width ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.249  ; 0.469        ; 0.220          ; High Pulse Width ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[0]                                                                                          ;
; 0.249  ; 0.469        ; 0.220          ; High Pulse Width ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[1]                                                                                          ;
; 0.249  ; 0.469        ; 0.220          ; High Pulse Width ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[2]                                                                                          ;
; 0.249  ; 0.469        ; 0.220          ; High Pulse Width ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[3]                                                                                          ;
; 0.249  ; 0.469        ; 0.220          ; High Pulse Width ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[4]                                                                                          ;
; 0.249  ; 0.469        ; 0.220          ; High Pulse Width ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[5]                                                                                          ;
; 0.249  ; 0.469        ; 0.220          ; High Pulse Width ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[6]                                                                                          ;
; 0.249  ; 0.469        ; 0.220          ; High Pulse Width ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[7]                                                                                          ;
; 0.252  ; 0.472        ; 0.220          ; High Pulse Width ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                                                            ;
; 0.254  ; 0.474        ; 0.220          ; High Pulse Width ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[2]                                                                                             ;
; 0.254  ; 0.474        ; 0.220          ; High Pulse Width ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[3]                                                                                             ;
; 0.254  ; 0.474        ; 0.220          ; High Pulse Width ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[4]                                                                                             ;
; 0.254  ; 0.474        ; 0.220          ; High Pulse Width ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[6]                                                                                             ;
; 0.254  ; 0.474        ; 0.220          ; High Pulse Width ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cur_state.st_addr16                                                                                ;
; 0.254  ; 0.474        ; 0.220          ; High Pulse Width ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cur_state.st_addr8                                                                                 ;
; 0.254  ; 0.474        ; 0.220          ; High Pulse Width ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cur_state.st_data_wr                                                                               ;
; 0.254  ; 0.474        ; 0.220          ; High Pulse Width ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cur_state.st_idle                                                                                  ;
; 0.254  ; 0.474        ; 0.220          ; High Pulse Width ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cur_state.st_sladdr                                                                                ;
; 0.254  ; 0.474        ; 0.220          ; High Pulse Width ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cur_state.st_stop                                                                                  ;
; 0.254  ; 0.474        ; 0.220          ; High Pulse Width ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|scl                                                                                                ;
; 0.254  ; 0.474        ; 0.220          ; High Pulse Width ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|st_done                                                                                            ;
; 0.267  ; 0.487        ; 0.220          ; High Pulse Width ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[10]                                                                                         ;
; 0.267  ; 0.487        ; 0.220          ; High Pulse Width ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[11]                                                                                         ;
; 0.267  ; 0.487        ; 0.220          ; High Pulse Width ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[12]                                                                                         ;
; 0.267  ; 0.487        ; 0.220          ; High Pulse Width ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[13]                                                                                         ;
; 0.267  ; 0.487        ; 0.220          ; High Pulse Width ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[15]                                                                                         ;
; 0.267  ; 0.487        ; 0.220          ; High Pulse Width ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[8]                                                                                          ;
; 0.267  ; 0.487        ; 0.220          ; High Pulse Width ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[9]                                                                                          ;
; 0.267  ; 0.487        ; 0.220          ; High Pulse Width ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|data_wr_t[0]                                                                                       ;
; 0.267  ; 0.487        ; 0.220          ; High Pulse Width ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|data_wr_t[1]                                                                                       ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk'                                                                                                                                                                               ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                                                                                          ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[0]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[10]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[11]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[12]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[13]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[14]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[15]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[1]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[2]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[3]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[4]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[5]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[6]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[7]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[8]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[9]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[0]                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[1]                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[2]                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[3]                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[4]                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[5]                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[6]                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cur_state.st_addr16                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cur_state.st_addr8                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cur_state.st_data_wr                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cur_state.st_idle                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cur_state.st_sladdr                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cur_state.st_stop                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|data_wr_t[0]                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|data_wr_t[1]                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|data_wr_t[2]                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|data_wr_t[3]                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|data_wr_t[4]                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|data_wr_t[5]                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|data_wr_t[6]                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|data_wr_t[7]                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|i2c_done                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|scl                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|sda_dir                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|sda_out                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|st_done                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|Ram0~0                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_exec                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10]                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11]                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12]                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[13]                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[14]                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]                                                                    ;
; 0.194  ; 0.429        ; 0.235          ; High Pulse Width ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.243  ; 0.463        ; 0.220          ; High Pulse Width ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[3]                                                                                             ;
; 0.243  ; 0.463        ; 0.220          ; High Pulse Width ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[4]                                                                                             ;
; 0.243  ; 0.463        ; 0.220          ; High Pulse Width ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cur_state.st_data_wr                                                                               ;
; 0.243  ; 0.463        ; 0.220          ; High Pulse Width ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cur_state.st_stop                                                                                  ;
; 0.243  ; 0.463        ; 0.220          ; High Pulse Width ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|st_done                                                                                            ;
; 0.246  ; 0.466        ; 0.220          ; High Pulse Width ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cur_state.st_addr16                                                                                ;
; 0.246  ; 0.466        ; 0.220          ; High Pulse Width ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cur_state.st_addr8                                                                                 ;
; 0.246  ; 0.466        ; 0.220          ; High Pulse Width ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cur_state.st_idle                                                                                  ;
; 0.246  ; 0.466        ; 0.220          ; High Pulse Width ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cur_state.st_sladdr                                                                                ;
; 0.246  ; 0.466        ; 0.220          ; High Pulse Width ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|sda_out                                                                                            ;
; 0.247  ; 0.467        ; 0.220          ; High Pulse Width ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[10]                                                                                         ;
; 0.247  ; 0.467        ; 0.220          ; High Pulse Width ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[11]                                                                                         ;
; 0.247  ; 0.467        ; 0.220          ; High Pulse Width ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[12]                                                                                         ;
; 0.247  ; 0.467        ; 0.220          ; High Pulse Width ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[13]                                                                                         ;
; 0.247  ; 0.467        ; 0.220          ; High Pulse Width ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[15]                                                                                         ;
; 0.247  ; 0.467        ; 0.220          ; High Pulse Width ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[8]                                                                                          ;
; 0.247  ; 0.467        ; 0.220          ; High Pulse Width ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[9]                                                                                          ;
; 0.247  ; 0.467        ; 0.220          ; High Pulse Width ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|data_wr_t[1]                                                                                       ;
; 0.247  ; 0.467        ; 0.220          ; High Pulse Width ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|data_wr_t[2]                                                                                       ;
; 0.247  ; 0.467        ; 0.220          ; High Pulse Width ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|data_wr_t[3]                                                                                       ;
; 0.247  ; 0.467        ; 0.220          ; High Pulse Width ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|data_wr_t[5]                                                                                       ;
; 0.247  ; 0.467        ; 0.220          ; High Pulse Width ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|data_wr_t[6]                                                                                       ;
; 0.247  ; 0.467        ; 0.220          ; High Pulse Width ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|data_wr_t[7]                                                                                       ;
; 0.247  ; 0.467        ; 0.220          ; High Pulse Width ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                                                            ;
; 0.248  ; 0.468        ; 0.220          ; High Pulse Width ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[2]                                                                                          ;
; 0.248  ; 0.468        ; 0.220          ; High Pulse Width ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[5]                                                                                          ;
; 0.248  ; 0.468        ; 0.220          ; High Pulse Width ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[6]                                                                                          ;
; 0.248  ; 0.468        ; 0.220          ; High Pulse Width ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[7]                                                                                          ;
; 0.262  ; 0.482        ; 0.220          ; High Pulse Width ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]                                                                      ;
; 0.263  ; 0.483        ; 0.220          ; High Pulse Width ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[0]                                                                                          ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'sys_rst_n'                                                                                                            ;
+--------+--------------+----------------+------------------+-----------+------------+------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                                       ;
+--------+--------------+----------------+------------------+-----------+------------+------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; sys_rst_n ; Rise       ; sys_rst_n                                                                    ;
; 0.344  ; 0.344        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19]~49 ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17]~41 ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[10]~13 ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[12]~21 ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[17]~41 ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[19]~49 ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[20]~53 ;
; 0.348  ; 0.348        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10]~13 ;
; 0.348  ; 0.348        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12]~21 ;
; 0.348  ; 0.348        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[21]~57 ;
; 0.348  ; 0.348        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[23]~5  ;
; 0.349  ; 0.349        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22]~1  ;
; 0.349  ; 0.349        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[23]~5  ;
; 0.349  ; 0.349        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[22]~1  ;
; 0.350  ; 0.350        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[20]~53 ;
; 0.350  ; 0.350        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[18]~45 ;
; 0.350  ; 0.350        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[21]~57 ;
; 0.351  ; 0.351        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14]~29 ;
; 0.351  ; 0.351        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]~9   ;
; 0.351  ; 0.351        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[14]~29 ;
; 0.353  ; 0.353        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15]~33 ;
; 0.353  ; 0.353        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[16]~37 ;
; 0.353  ; 0.353        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[15]~33 ;
; 0.353  ; 0.353        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[16]~37 ;
; 0.373  ; 0.373        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; rst_n~0clkctrl|inclk[0]                                                      ;
; 0.373  ; 0.373        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; rst_n~0clkctrl|outclk                                                        ;
; 0.380  ; 0.380        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18]~45 ;
; 0.381  ; 0.381        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[9]~9   ;
; 0.382  ; 0.382        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; rst_n~0|combout                                                              ;
; 0.382  ; 0.382        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[19]~49|datad                     ;
; 0.385  ; 0.385        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[17]~41|datad                     ;
; 0.385  ; 0.385        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[10]~13|datad                     ;
; 0.385  ; 0.385        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[12]~21|datad                     ;
; 0.385  ; 0.385        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[17]~41|datad                     ;
; 0.385  ; 0.385        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[19]~49|datad                     ;
; 0.385  ; 0.385        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[20]~53|datad                     ;
; 0.386  ; 0.386        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[10]~13|datad                     ;
; 0.386  ; 0.386        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[12]~21|datad                     ;
; 0.386  ; 0.386        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[21]~57|datad                     ;
; 0.386  ; 0.386        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[23]~5|datad                      ;
; 0.387  ; 0.387        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[22]~1|datad                      ;
; 0.387  ; 0.387        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[23]~5|datad                      ;
; 0.387  ; 0.387        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[22]~1|datad                      ;
; 0.388  ; 0.388        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[20]~53|datad                     ;
; 0.388  ; 0.388        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[18]~45|datad                     ;
; 0.388  ; 0.388        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[21]~57|datad                     ;
; 0.389  ; 0.389        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[14]~29|datad                     ;
; 0.389  ; 0.389        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[9]~9|datad                       ;
; 0.389  ; 0.389        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[14]~29|datad                     ;
; 0.391  ; 0.391        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[15]~33|datad                     ;
; 0.391  ; 0.391        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[16]~37|datad                     ;
; 0.391  ; 0.391        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[15]~33|datad                     ;
; 0.391  ; 0.391        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[16]~37|datad                     ;
; 0.392  ; 0.392        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[11]~17 ;
; 0.392  ; 0.392        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[18]~45|datac                     ;
; 0.393  ; 0.393        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13]~25 ;
; 0.393  ; 0.393        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[13]~25 ;
; 0.393  ; 0.393        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[9]~9|datac                       ;
; 0.394  ; 0.394        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11]~17 ;
; 0.395  ; 0.395        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; rst_n~0|datad                                                                ;
; 0.404  ; 0.404        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[13]~25|datac                     ;
; 0.404  ; 0.404        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[11]~17|datac                     ;
; 0.405  ; 0.405        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[11]~17|datac                     ;
; 0.405  ; 0.405        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[13]~25|datac                     ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sys_rst_n~input|o                                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; sys_rst_n ; Rise       ; sys_rst_n~input|i                                                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sys_rst_n~input|i                                                            ;
; 0.546  ; 0.546        ; 0.000          ; High Pulse Width ; sys_rst_n ; Rise       ; sys_rst_n~input|o                                                            ;
; 0.595  ; 0.595        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[11]~17|datac                     ;
; 0.595  ; 0.595        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[13]~25|datac                     ;
; 0.595  ; 0.595        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[13]~25|datac                     ;
; 0.596  ; 0.596        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[11]~17|datac                     ;
; 0.603  ; 0.603        ; 0.000          ; High Pulse Width ; sys_rst_n ; Rise       ; rst_n~0|datad                                                                ;
; 0.604  ; 0.604        ; 0.000          ; High Pulse Width ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11]~17 ;
; 0.604  ; 0.604        ; 0.000          ; High Pulse Width ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13]~25 ;
; 0.606  ; 0.606        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[18]~45|datac                     ;
; 0.606  ; 0.606        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[9]~9|datac                       ;
; 0.607  ; 0.607        ; 0.000          ; High Pulse Width ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[13]~25 ;
; 0.608  ; 0.608        ; 0.000          ; High Pulse Width ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[11]~17 ;
; 0.608  ; 0.608        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[15]~33|datad                     ;
; 0.608  ; 0.608        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[16]~37|datad                     ;
; 0.608  ; 0.608        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[15]~33|datad                     ;
; 0.608  ; 0.608        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[16]~37|datad                     ;
; 0.609  ; 0.609        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[14]~29|datad                     ;
; 0.609  ; 0.609        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[9]~9|datad                       ;
; 0.610  ; 0.610        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[14]~29|datad                     ;
; 0.611  ; 0.611        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[20]~53|datad                     ;
; 0.611  ; 0.611        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[18]~45|datad                     ;
; 0.611  ; 0.611        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[21]~57|datad                     ;
; 0.611  ; 0.611        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[22]~1|datad                      ;
; 0.612  ; 0.612        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[10]~13|datad                     ;
; 0.612  ; 0.612        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[12]~21|datad                     ;
; 0.612  ; 0.612        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[22]~1|datad                      ;
; 0.612  ; 0.612        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[23]~5|datad                      ;
; 0.612  ; 0.612        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[23]~5|datad                      ;
; 0.613  ; 0.613        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[17]~41|datad                     ;
; 0.613  ; 0.613        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[21]~57|datad                     ;
; 0.613  ; 0.613        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[10]~13|datad                     ;
; 0.613  ; 0.613        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[17]~41|datad                     ;
+--------+--------------+----------------+------------------+-----------+------------+------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                     ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                 ; Clock Edge ; Target                                                                                                                                                                                 ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.689 ; 4.909        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                    ;
; 4.689 ; 4.909        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                    ;
; 4.689 ; 4.909        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                     ;
; 4.689 ; 4.909        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4                     ;
; 4.689 ; 4.909        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5                     ;
; 4.689 ; 4.909        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                     ;
; 4.689 ; 4.909        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                     ;
; 4.689 ; 4.909        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                     ;
; 4.689 ; 4.909        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                     ;
; 4.689 ; 4.909        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|delayed_wrptr_g[10]                                        ;
; 4.689 ; 4.909        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|delayed_wrptr_g[11]                                        ;
; 4.689 ; 4.909        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|delayed_wrptr_g[6]                                         ;
; 4.689 ; 4.909        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|delayed_wrptr_g[7]                                         ;
; 4.689 ; 4.909        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|delayed_wrptr_g[8]                                         ;
; 4.689 ; 4.909        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|delayed_wrptr_g[9]                                         ;
; 4.690 ; 4.910        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                    ;
; 4.690 ; 4.910        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                    ;
; 4.690 ; 4.910        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5                     ;
; 4.690 ; 4.910        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                     ;
; 4.690 ; 4.910        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                     ;
; 4.690 ; 4.910        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                     ;
; 4.690 ; 4.910        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                     ;
; 4.690 ; 4.910        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe3|dffe4a[10] ;
; 4.690 ; 4.910        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe3|dffe4a[8]  ;
; 4.690 ; 4.910        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe3|dffe4a[9]  ;
; 4.690 ; 4.910        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|delayed_wrptr_g[10]                                        ;
; 4.690 ; 4.910        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|delayed_wrptr_g[11]                                        ;
; 4.690 ; 4.910        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|delayed_wrptr_g[6]                                         ;
; 4.690 ; 4.910        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|delayed_wrptr_g[7]                                         ;
; 4.690 ; 4.910        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|delayed_wrptr_g[8]                                         ;
; 4.690 ; 4.910        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|delayed_wrptr_g[9]                                         ;
; 4.690 ; 4.910        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|dffpipe_qe9:ws_bwp|dffe10a[10]                             ;
; 4.690 ; 4.910        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|dffpipe_qe9:ws_bwp|dffe10a[6]                              ;
; 4.690 ; 4.910        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|dffpipe_qe9:ws_bwp|dffe10a[9]                              ;
; 4.690 ; 4.910        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr1[10]                                                                                                             ;
; 4.690 ; 4.910        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr1[11]                                                                                                             ;
; 4.690 ; 4.910        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr1[12]                                                                                                             ;
; 4.690 ; 4.910        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr1[13]                                                                                                             ;
; 4.690 ; 4.910        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr1[14]                                                                                                             ;
; 4.690 ; 4.910        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr1[15]                                                                                                             ;
; 4.690 ; 4.910        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr1[16]                                                                                                             ;
; 4.690 ; 4.910        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr1[17]                                                                                                             ;
; 4.690 ; 4.910        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr1[18]                                                                                                             ;
; 4.690 ; 4.910        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr1[19]                                                                                                             ;
; 4.690 ; 4.910        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr1[20]                                                                                                             ;
; 4.690 ; 4.910        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr1[21]                                                                                                             ;
; 4.690 ; 4.910        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr1[22]                                                                                                             ;
; 4.690 ; 4.910        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr1[23]                                                                                                             ;
; 4.690 ; 4.910        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr1[9]                                                                                                              ;
; 4.690 ; 4.910        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10                    ;
; 4.690 ; 4.910        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11                    ;
; 4.690 ; 4.910        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a6                     ;
; 4.690 ; 4.910        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a7                     ;
; 4.690 ; 4.910        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8                     ;
; 4.690 ; 4.910        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9                     ;
; 4.693 ; 4.913        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe3|dffe4a[1]  ;
; 4.693 ; 4.913        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|dffpipe_qe9:ws_brp|dffe10a[0]                              ;
; 4.693 ; 4.913        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|dffpipe_qe9:ws_brp|dffe10a[2]                              ;
; 4.693 ; 4.913        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|dffpipe_qe9:ws_brp|dffe10a[3]                              ;
; 4.693 ; 4.913        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|dffpipe_qe9:ws_brp|dffe10a[5]                              ;
; 4.693 ; 4.913        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|dffpipe_qe9:ws_brp|dffe10a[8]                              ;
; 4.693 ; 4.913        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|dffpipe_qe9:ws_bwp|dffe10a[1]                              ;
; 4.693 ; 4.913        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|dffpipe_qe9:ws_bwp|dffe10a[4]                              ;
; 4.693 ; 4.913        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|dffpipe_qe9:ws_bwp|dffe10a[5]                              ;
; 4.693 ; 4.913        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|dffpipe_qe9:ws_bwp|dffe10a[8]                              ;
; 4.694 ; 4.914        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[11]~_emulated                                                                                                    ;
; 4.694 ; 4.914        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[13]~_emulated                                                                                                    ;
; 4.695 ; 4.915        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe3|dffe4a[11] ;
; 4.695 ; 4.915        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|dffpipe_qe9:ws_brp|dffe10a[10]                             ;
; 4.696 ; 4.916        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe3|dffe4a[0]  ;
; 4.696 ; 4.916        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe3|dffe4a[2]  ;
; 4.696 ; 4.916        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe3|dffe4a[3]  ;
; 4.696 ; 4.916        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe3|dffe4a[4]  ;
; 4.696 ; 4.916        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe3|dffe4a[5]  ;
; 4.696 ; 4.916        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe3|dffe4a[6]  ;
; 4.696 ; 4.916        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe3|dffe4a[7]  ;
; 4.696 ; 4.916        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|delayed_wrptr_g[0]                                         ;
; 4.696 ; 4.916        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|delayed_wrptr_g[1]                                         ;
; 4.696 ; 4.916        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|delayed_wrptr_g[2]                                         ;
; 4.696 ; 4.916        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|delayed_wrptr_g[3]                                         ;
; 4.696 ; 4.916        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|delayed_wrptr_g[4]                                         ;
; 4.696 ; 4.916        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|delayed_wrptr_g[5]                                         ;
; 4.696 ; 4.916        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|dffpipe_qe9:ws_brp|dffe10a[1]                              ;
; 4.696 ; 4.916        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|dffpipe_qe9:ws_brp|dffe10a[4]                              ;
; 4.696 ; 4.916        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|dffpipe_qe9:ws_brp|dffe10a[7]                              ;
; 4.696 ; 4.916        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|dffpipe_qe9:ws_bwp|dffe10a[7]                              ;
; 4.697 ; 4.917        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15]~_emulated                                                                                                    ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en                                                                                         ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[0]                ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|wrptr_g[10]                                                ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|wrptr_g[11]                                                ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|wrptr_g[3]                                                 ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|wrptr_g[5]                                                 ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|wrptr_g[6]                                                 ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|wrptr_g[7]                                                 ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|wrptr_g[8]                                                 ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|wrptr_g[9]                                                 ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[5]                                                                                       ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr1[10]                                                                                                             ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                      ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                 ; Clock Edge ; Target                                                                                                                                                                  ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.385 ; 7.605        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|clk_cnt[0]                                                                                                                 ;
; 7.385 ; 7.605        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|clk_cnt[1]                                                                                                                 ;
; 7.385 ; 7.605        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|clk_cnt[2]                                                                                                                 ;
; 7.385 ; 7.605        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|clk_cnt[3]                                                                                                                 ;
; 7.385 ; 7.605        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|clk_cnt[4]                                                                                                                 ;
; 7.385 ; 7.605        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|clk_cnt[5]                                                                                                                 ;
; 7.385 ; 7.605        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|clk_cnt[6]                                                                                                                 ;
; 7.385 ; 7.605        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|clk_cnt[7]                                                                                                                 ;
; 7.385 ; 7.605        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|clk_cnt[8]                                                                                                                 ;
; 7.385 ; 7.605        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|clk_cnt[9]                                                                                                                 ;
; 7.385 ; 7.605        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdptr_g[0]                                  ;
; 7.385 ; 7.605        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdptr_g[1]                                  ;
; 7.385 ; 7.605        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdptr_g[2]                                  ;
; 7.385 ; 7.605        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdptr_g[3]                                  ;
; 7.385 ; 7.605        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdptr_g[4]                                  ;
; 7.385 ; 7.605        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdptr_g[5]                                  ;
; 7.388 ; 7.608        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8      ;
; 7.388 ; 7.608        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdemp_eq_comp_lsb_aeb                       ;
; 7.390 ; 7.610        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10     ;
; 7.390 ; 7.610        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11     ;
; 7.390 ; 7.610        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9      ;
; 7.390 ; 7.610        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[2] ;
; 7.390 ; 7.610        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdptr_g[6]                                  ;
; 7.390 ; 7.610        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdptr_g[7]                                  ;
; 7.390 ; 7.610        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdptr_g[8]                                  ;
; 7.390 ; 7.610        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdptr_g[9]                                  ;
; 7.392 ; 7.612        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdemp_eq_comp_msb_aeb                       ;
; 7.396 ; 7.616        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_h[0]                                                                                                                                        ;
; 7.396 ; 7.616        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_h[10]                                                                                                                                       ;
; 7.396 ; 7.616        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_h[1]                                                                                                                                        ;
; 7.396 ; 7.616        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_h[2]                                                                                                                                        ;
; 7.396 ; 7.616        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_h[3]                                                                                                                                        ;
; 7.396 ; 7.616        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_h[4]                                                                                                                                        ;
; 7.396 ; 7.616        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_h[5]                                                                                                                                        ;
; 7.396 ; 7.616        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_h[6]                                                                                                                                        ;
; 7.396 ; 7.616        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_h[7]                                                                                                                                        ;
; 7.396 ; 7.616        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_h[8]                                                                                                                                        ;
; 7.396 ; 7.616        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_h[9]                                                                                                                                        ;
; 7.397 ; 7.617        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_v[0]                                                                                                                                        ;
; 7.397 ; 7.617        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_v[10]                                                                                                                                       ;
; 7.397 ; 7.617        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_v[1]                                                                                                                                        ;
; 7.397 ; 7.617        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_v[2]                                                                                                                                        ;
; 7.397 ; 7.617        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_v[3]                                                                                                                                        ;
; 7.397 ; 7.617        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_v[4]                                                                                                                                        ;
; 7.397 ; 7.617        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_v[5]                                                                                                                                        ;
; 7.397 ; 7.617        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_v[6]                                                                                                                                        ;
; 7.397 ; 7.617        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                                                        ;
; 7.397 ; 7.617        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_v[8]                                                                                                                                        ;
; 7.397 ; 7.617        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_v[9]                                                                                                                                        ;
; 7.400 ; 7.620        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[0]                                                                                                       ;
; 7.400 ; 7.620        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[10]                                                                                                      ;
; 7.400 ; 7.620        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[11]                                                                                                      ;
; 7.400 ; 7.620        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[12]                                                                                                      ;
; 7.400 ; 7.620        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[1]                                                                                                       ;
; 7.400 ; 7.620        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[2]                                                                                                       ;
; 7.400 ; 7.620        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[3]                                                                                                       ;
; 7.400 ; 7.620        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[4]                                                                                                       ;
; 7.400 ; 7.620        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[5]                                                                                                       ;
; 7.400 ; 7.620        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[6]                                                                                                       ;
; 7.400 ; 7.620        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[7]                                                                                                       ;
; 7.400 ; 7.620        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[8]                                                                                                       ;
; 7.400 ; 7.620        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[9]                                                                                                       ;
; 7.400 ; 7.620        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10     ;
; 7.400 ; 7.620        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11     ;
; 7.400 ; 7.620        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9      ;
; 7.405 ; 7.625        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdptr_g[10]                                 ;
; 7.405 ; 7.625        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdptr_g[11]                                 ;
; 7.409 ; 7.629        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[2] ;
; 7.410 ; 7.630        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a0      ;
; 7.410 ; 7.630        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a1      ;
; 7.410 ; 7.630        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a2      ;
; 7.410 ; 7.630        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a3      ;
; 7.410 ; 7.630        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a4      ;
; 7.410 ; 7.630        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a5      ;
; 7.410 ; 7.630        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a6      ;
; 7.410 ; 7.630        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a7      ;
; 7.410 ; 7.630        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|parity4         ;
; 7.410 ; 7.630        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[0] ;
; 7.410 ; 7.630        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[1] ;
; 7.411 ; 7.631        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdptr_g[10]                                 ;
; 7.411 ; 7.631        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdptr_g[11]                                 ;
; 7.411 ; 7.631        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdptr_g[6]                                  ;
; 7.411 ; 7.631        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdptr_g[7]                                  ;
; 7.411 ; 7.631        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdptr_g[8]                                  ;
; 7.411 ; 7.631        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdptr_g[9]                                  ;
; 7.412 ; 7.632        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a0      ;
; 7.412 ; 7.632        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a1      ;
; 7.412 ; 7.632        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a2      ;
; 7.412 ; 7.632        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a3      ;
; 7.412 ; 7.632        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a4      ;
; 7.412 ; 7.632        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a5      ;
; 7.412 ; 7.632        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a6      ;
; 7.412 ; 7.632        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a7      ;
; 7.412 ; 7.632        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8      ;
; 7.412 ; 7.632        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|parity4         ;
; 7.412 ; 7.632        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[0] ;
; 7.412 ; 7.632        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[1] ;
; 7.412 ; 7.632        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdemp_eq_comp_lsb_aeb                       ;
; 7.412 ; 7.632        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdemp_eq_comp_msb_aeb                       ;
; 7.412 ; 7.632        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdptr_g[0]                                  ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'sys_clk'                                                                                               ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                          ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------+
; 9.934  ; 9.934        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.934  ; 9.934        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.934  ; 9.934        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2]           ;
; 9.934  ; 9.934        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.954  ; 9.954        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|o                                                 ;
; 9.977  ; 9.977        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|i                                                 ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|i                                                 ;
; 10.022 ; 10.022       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.046 ; 10.046       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|o                                                 ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2]           ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; sys_clk ; Rise       ; sys_clk                                                         ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                       ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+
; cam0_data[*]    ; cam0_pclk  ; 3.819 ; 4.085 ; Rise       ; cam0_pclk                                             ;
;  cam0_data[0]   ; cam0_pclk  ; 3.819 ; 4.085 ; Rise       ; cam0_pclk                                             ;
;  cam0_data[1]   ; cam0_pclk  ; 2.267 ; 2.555 ; Rise       ; cam0_pclk                                             ;
;  cam0_data[2]   ; cam0_pclk  ; 2.721 ; 2.987 ; Rise       ; cam0_pclk                                             ;
;  cam0_data[3]   ; cam0_pclk  ; 2.690 ; 2.897 ; Rise       ; cam0_pclk                                             ;
;  cam0_data[4]   ; cam0_pclk  ; 2.316 ; 2.601 ; Rise       ; cam0_pclk                                             ;
;  cam0_data[5]   ; cam0_pclk  ; 2.017 ; 2.266 ; Rise       ; cam0_pclk                                             ;
;  cam0_data[6]   ; cam0_pclk  ; 2.289 ; 2.553 ; Rise       ; cam0_pclk                                             ;
;  cam0_data[7]   ; cam0_pclk  ; 2.053 ; 2.338 ; Rise       ; cam0_pclk                                             ;
; cam0_href       ; cam0_pclk  ; 4.059 ; 4.218 ; Rise       ; cam0_pclk                                             ;
; cam0_vsync      ; cam0_pclk  ; 2.342 ; 2.678 ; Rise       ; cam0_pclk                                             ;
; cam1_data[*]    ; cam1_pclk  ; 3.651 ; 3.777 ; Rise       ; cam1_pclk                                             ;
;  cam1_data[0]   ; cam1_pclk  ; 2.649 ; 2.915 ; Rise       ; cam1_pclk                                             ;
;  cam1_data[1]   ; cam1_pclk  ; 3.258 ; 3.559 ; Rise       ; cam1_pclk                                             ;
;  cam1_data[2]   ; cam1_pclk  ; 3.329 ; 3.608 ; Rise       ; cam1_pclk                                             ;
;  cam1_data[3]   ; cam1_pclk  ; 3.118 ; 3.256 ; Rise       ; cam1_pclk                                             ;
;  cam1_data[4]   ; cam1_pclk  ; 3.148 ; 3.396 ; Rise       ; cam1_pclk                                             ;
;  cam1_data[5]   ; cam1_pclk  ; 3.651 ; 3.777 ; Rise       ; cam1_pclk                                             ;
;  cam1_data[6]   ; cam1_pclk  ; 3.510 ; 3.701 ; Rise       ; cam1_pclk                                             ;
;  cam1_data[7]   ; cam1_pclk  ; 3.412 ; 3.585 ; Rise       ; cam1_pclk                                             ;
; cam1_href       ; cam1_pclk  ; 4.092 ; 4.299 ; Rise       ; cam1_pclk                                             ;
; cam1_vsync      ; cam1_pclk  ; 1.931 ; 2.209 ; Rise       ; cam1_pclk                                             ;
; sdram_data[*]   ; sys_clk    ; 5.281 ; 5.498 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 5.006 ; 5.328 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 5.281 ; 5.498 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 4.946 ; 5.220 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 5.188 ; 5.498 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 4.911 ; 5.163 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 4.947 ; 5.171 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 4.989 ; 5.323 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 4.987 ; 5.249 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 4.859 ; 5.103 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 4.610 ; 4.853 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 4.972 ; 5.223 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 4.648 ; 4.899 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 4.807 ; 5.005 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 4.815 ; 5.006 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 4.524 ; 4.762 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 5.005 ; 5.217 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sys_rst_n       ; sys_clk    ; 4.741 ; 4.969 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                          ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------------+
; cam0_data[*]    ; cam0_pclk  ; -1.452 ; -1.661 ; Rise       ; cam0_pclk                                             ;
;  cam0_data[0]   ; cam0_pclk  ; -1.763 ; -2.070 ; Rise       ; cam0_pclk                                             ;
;  cam0_data[1]   ; cam0_pclk  ; -1.592 ; -1.848 ; Rise       ; cam0_pclk                                             ;
;  cam0_data[2]   ; cam0_pclk  ; -2.026 ; -2.279 ; Rise       ; cam0_pclk                                             ;
;  cam0_data[3]   ; cam0_pclk  ; -2.155 ; -2.348 ; Rise       ; cam0_pclk                                             ;
;  cam0_data[4]   ; cam0_pclk  ; -1.795 ; -2.064 ; Rise       ; cam0_pclk                                             ;
;  cam0_data[5]   ; cam0_pclk  ; -1.461 ; -1.689 ; Rise       ; cam0_pclk                                             ;
;  cam0_data[6]   ; cam0_pclk  ; -1.452 ; -1.661 ; Rise       ; cam0_pclk                                             ;
;  cam0_data[7]   ; cam0_pclk  ; -1.545 ; -1.811 ; Rise       ; cam0_pclk                                             ;
; cam0_href       ; cam0_pclk  ; -1.637 ; -1.947 ; Rise       ; cam0_pclk                                             ;
; cam0_vsync      ; cam0_pclk  ; -1.826 ; -2.138 ; Rise       ; cam0_pclk                                             ;
; cam1_data[*]    ; cam1_pclk  ; -1.579 ; -1.834 ; Rise       ; cam1_pclk                                             ;
;  cam1_data[0]   ; cam1_pclk  ; -2.077 ; -2.316 ; Rise       ; cam1_pclk                                             ;
;  cam1_data[1]   ; cam1_pclk  ; -2.371 ; -2.733 ; Rise       ; cam1_pclk                                             ;
;  cam1_data[2]   ; cam1_pclk  ; -1.850 ; -2.163 ; Rise       ; cam1_pclk                                             ;
;  cam1_data[3]   ; cam1_pclk  ; -1.724 ; -1.891 ; Rise       ; cam1_pclk                                             ;
;  cam1_data[4]   ; cam1_pclk  ; -1.692 ; -1.959 ; Rise       ; cam1_pclk                                             ;
;  cam1_data[5]   ; cam1_pclk  ; -1.909 ; -2.107 ; Rise       ; cam1_pclk                                             ;
;  cam1_data[6]   ; cam1_pclk  ; -1.579 ; -1.834 ; Rise       ; cam1_pclk                                             ;
;  cam1_data[7]   ; cam1_pclk  ; -1.944 ; -2.155 ; Rise       ; cam1_pclk                                             ;
; cam1_href       ; cam1_pclk  ; -1.640 ; -1.949 ; Rise       ; cam1_pclk                                             ;
; cam1_vsync      ; cam1_pclk  ; -1.443 ; -1.710 ; Rise       ; cam1_pclk                                             ;
; sdram_data[*]   ; sys_clk    ; -3.714 ; -3.939 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; -4.169 ; -4.479 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; -4.438 ; -4.643 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; -4.115 ; -4.375 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; -4.348 ; -4.642 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; -4.082 ; -4.321 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; -4.117 ; -4.328 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; -4.153 ; -4.473 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; -4.158 ; -4.407 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; -4.035 ; -4.266 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; -3.796 ; -4.026 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; -4.144 ; -4.381 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; -3.833 ; -4.070 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; -3.986 ; -4.172 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; -3.993 ; -4.173 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; -3.714 ; -3.939 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; -4.173 ; -4.373 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sys_rst_n       ; sys_clk    ; -2.754 ; -2.959 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                         ;
+-----------------+------------------------------------------------------+--------+--------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port                                           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+-----------------+------------------------------------------------------+--------+--------+------------+-------------------------------------------------------+
; cam0_scl        ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 7.208  ; 7.349  ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk  ;
; cam0_sda        ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 7.917  ; 8.086  ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk  ;
; cam1_scl        ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 8.445  ; 8.681  ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk  ;
; cam1_sda        ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 8.418  ; 8.613  ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk  ;
; sdram_addr[*]   ; sys_clk                                              ; 7.172  ; 7.198  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[0]  ; sys_clk                                              ; 5.916  ; 5.982  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[1]  ; sys_clk                                              ; 5.918  ; 6.117  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[2]  ; sys_clk                                              ; 5.585  ; 5.731  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[3]  ; sys_clk                                              ; 5.322  ; 5.417  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[4]  ; sys_clk                                              ; 5.649  ; 5.809  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[5]  ; sys_clk                                              ; 6.059  ; 6.210  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[6]  ; sys_clk                                              ; 5.276  ; 5.387  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[7]  ; sys_clk                                              ; 5.676  ; 5.794  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[8]  ; sys_clk                                              ; 5.579  ; 5.688  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[9]  ; sys_clk                                              ; 5.524  ; 5.597  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[10] ; sys_clk                                              ; 7.172  ; 7.198  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[11] ; sys_clk                                              ; 5.545  ; 5.611  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[12] ; sys_clk                                              ; 5.159  ; 5.219  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba[*]     ; sys_clk                                              ; 5.619  ; 5.745  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[0]    ; sys_clk                                              ; 5.619  ; 5.745  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[1]    ; sys_clk                                              ; 5.318  ; 5.423  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n     ; sys_clk                                              ; 4.832  ; 4.916  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cke       ; sys_clk                                              ; 5.040  ; 4.968  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cs_n      ; sys_clk                                              ; 4.857  ; 4.954  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]   ; sys_clk                                              ; 6.824  ; 6.813  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk                                              ; 5.765  ; 5.618  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk                                              ; 5.768  ; 5.631  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk                                              ; 5.672  ; 5.485  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk                                              ; 5.640  ; 5.514  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk                                              ; 5.293  ; 5.173  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk                                              ; 6.824  ; 6.813  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk                                              ; 5.480  ; 5.373  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk                                              ; 5.690  ; 5.558  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk                                              ; 5.789  ; 5.678  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk                                              ; 4.959  ; 4.875  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk                                              ; 5.637  ; 5.516  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk                                              ; 5.439  ; 5.349  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk                                              ; 5.040  ; 4.980  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk                                              ; 5.443  ; 5.313  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk                                              ; 5.423  ; 5.302  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk                                              ; 5.355  ; 5.271  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n     ; sys_clk                                              ; 4.922  ; 5.037  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n      ; sys_clk                                              ; 5.186  ; 5.284  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk       ; sys_clk                                              ; 1.191  ;        ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_clk       ; sys_clk                                              ;        ; 1.083  ; Fall       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; vga_hs          ; sys_clk                                              ; 8.003  ; 7.755  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
; vga_rgb[*]      ; sys_clk                                              ; 12.815 ; 12.525 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[0]     ; sys_clk                                              ; 11.624 ; 11.335 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[1]     ; sys_clk                                              ; 11.653 ; 11.369 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[2]     ; sys_clk                                              ; 11.656 ; 11.389 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[3]     ; sys_clk                                              ; 11.508 ; 11.229 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[4]     ; sys_clk                                              ; 11.552 ; 11.252 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[5]     ; sys_clk                                              ; 11.748 ; 11.597 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[6]     ; sys_clk                                              ; 12.815 ; 12.525 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[7]     ; sys_clk                                              ; 11.697 ; 11.431 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[8]     ; sys_clk                                              ; 11.741 ; 11.582 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[9]     ; sys_clk                                              ; 12.167 ; 11.980 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[10]    ; sys_clk                                              ; 12.074 ; 11.838 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[11]    ; sys_clk                                              ; 12.693 ; 12.430 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[12]    ; sys_clk                                              ; 11.381 ; 11.257 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[13]    ; sys_clk                                              ; 11.368 ; 11.240 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[14]    ; sys_clk                                              ; 11.414 ; 11.266 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[15]    ; sys_clk                                              ; 11.379 ; 11.218 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
; vga_vs          ; sys_clk                                              ; 7.304  ; 7.151  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+------------------------------------------------------+--------+--------+------------+-------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                               ;
+-----------------+------------------------------------------------------+-------+-------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port                                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+-----------------+------------------------------------------------------+-------+-------+------------+-------------------------------------------------------+
; cam0_scl        ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 6.928 ; 7.065 ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk  ;
; cam0_sda        ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 7.607 ; 7.772 ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk  ;
; cam1_scl        ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 8.115 ; 8.343 ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk  ;
; cam1_sda        ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 8.088 ; 8.278 ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk  ;
; sdram_addr[*]   ; sys_clk                                              ; 4.572 ; 4.630 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[0]  ; sys_clk                                              ; 5.300 ; 5.366 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[1]  ; sys_clk                                              ; 5.300 ; 5.493 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[2]  ; sys_clk                                              ; 4.981 ; 5.124 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[3]  ; sys_clk                                              ; 4.728 ; 4.821 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[4]  ; sys_clk                                              ; 5.043 ; 5.199 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[5]  ; sys_clk                                              ; 5.437 ; 5.585 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[6]  ; sys_clk                                              ; 4.681 ; 4.789 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[7]  ; sys_clk                                              ; 5.068 ; 5.182 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[8]  ; sys_clk                                              ; 4.975 ; 5.081 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[9]  ; sys_clk                                              ; 4.922 ; 4.993 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[10] ; sys_clk                                              ; 6.561 ; 6.583 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[11] ; sys_clk                                              ; 4.943 ; 5.007 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[12] ; sys_clk                                              ; 4.572 ; 4.630 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba[*]     ; sys_clk                                              ; 4.720 ; 4.822 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[0]    ; sys_clk                                              ; 5.009 ; 5.132 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[1]    ; sys_clk                                              ; 4.720 ; 4.822 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n     ; sys_clk                                              ; 4.257 ; 4.339 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cke       ; sys_clk                                              ; 4.458 ; 4.388 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cs_n      ; sys_clk                                              ; 4.283 ; 4.378 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]   ; sys_clk                                              ; 4.377 ; 4.295 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk                                              ; 5.156 ; 5.014 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk                                              ; 5.154 ; 5.020 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk                                              ; 5.061 ; 4.880 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk                                              ; 5.030 ; 4.908 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk                                              ; 4.698 ; 4.580 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk                                              ; 6.225 ; 6.217 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk                                              ; 4.882 ; 4.778 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk                                              ; 5.079 ; 4.951 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk                                              ; 5.177 ; 5.070 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk                                              ; 4.377 ; 4.295 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk                                              ; 5.032 ; 4.915 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk                                              ; 4.841 ; 4.754 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk                                              ; 4.458 ; 4.400 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk                                              ; 4.844 ; 4.718 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk                                              ; 4.825 ; 4.708 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk                                              ; 4.760 ; 4.678 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n     ; sys_clk                                              ; 4.340 ; 4.451 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n      ; sys_clk                                              ; 4.593 ; 4.689 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk       ; sys_clk                                              ; 0.693 ;       ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_clk       ; sys_clk                                              ;       ; 0.588 ; Fall       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; vga_hs          ; sys_clk                                              ; 6.004 ; 5.766 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
; vga_rgb[*]      ; sys_clk                                              ; 6.369 ; 6.157 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[0]     ; sys_clk                                              ; 7.011 ; 6.707 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[1]     ; sys_clk                                              ; 7.046 ; 6.763 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[2]     ; sys_clk                                              ; 7.046 ; 6.754 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[3]     ; sys_clk                                              ; 6.862 ; 6.578 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[4]     ; sys_clk                                              ; 7.304 ; 7.001 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[5]     ; sys_clk                                              ; 7.104 ; 6.831 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[6]     ; sys_clk                                              ; 7.288 ; 6.953 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[7]     ; sys_clk                                              ; 7.064 ; 6.787 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[8]     ; sys_clk                                              ; 6.936 ; 6.752 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[9]     ; sys_clk                                              ; 7.583 ; 7.277 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[10]    ; sys_clk                                              ; 7.456 ; 7.209 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[11]    ; sys_clk                                              ; 7.038 ; 6.754 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[12]    ; sys_clk                                              ; 6.369 ; 6.157 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[13]    ; sys_clk                                              ; 6.733 ; 6.491 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[14]    ; sys_clk                                              ; 6.813 ; 6.650 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[15]    ; sys_clk                                              ; 6.789 ; 6.617 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
; vga_vs          ; sys_clk                                              ; 5.690 ; 5.581 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+------------------------------------------------------+-------+-------+------------+-------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                                                         ;
+-----------------+------------------------------------------------------+-------+-------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port                                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+-----------------+------------------------------------------------------+-------+-------+------------+-------------------------------------------------------+
; cam0_sda        ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 7.846 ; 7.732 ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk  ;
; cam1_sda        ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 9.229 ; 9.115 ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk  ;
; sdram_data[*]   ; sys_clk                                              ; 5.345 ; 5.247 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk                                              ; 5.851 ; 5.737 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk                                              ; 5.810 ; 5.712 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk                                              ; 5.744 ; 5.646 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk                                              ; 5.762 ; 5.664 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk                                              ; 5.345 ; 5.247 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk                                              ; 6.821 ; 6.823 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk                                              ; 5.851 ; 5.737 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk                                              ; 5.762 ; 5.664 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk                                              ; 5.804 ; 5.727 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk                                              ; 5.760 ; 5.662 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk                                              ; 5.849 ; 5.772 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk                                              ; 5.856 ; 5.779 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk                                              ; 5.849 ; 5.772 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk                                              ; 5.849 ; 5.772 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk                                              ; 5.434 ; 5.357 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk                                              ; 5.434 ; 5.357 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------------------------------------------------+-------+-------+------------+-------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                                                 ;
+-----------------+------------------------------------------------------+-------+-------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port                                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+-----------------+------------------------------------------------------+-------+-------+------------+-------------------------------------------------------+
; cam0_sda        ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 7.515 ; 7.401 ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk  ;
; cam1_sda        ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 8.843 ; 8.729 ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk  ;
; sdram_data[*]   ; sys_clk                                              ; 4.761 ; 4.663 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk                                              ; 5.213 ; 5.099 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk                                              ; 5.208 ; 5.110 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk                                              ; 5.144 ; 5.046 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk                                              ; 5.162 ; 5.064 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk                                              ; 4.761 ; 4.663 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk                                              ; 6.237 ; 6.239 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk                                              ; 5.213 ; 5.099 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk                                              ; 5.162 ; 5.064 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk                                              ; 5.205 ; 5.128 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk                                              ; 5.160 ; 5.062 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk                                              ; 5.249 ; 5.172 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk                                              ; 5.256 ; 5.179 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk                                              ; 5.249 ; 5.172 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk                                              ; 5.249 ; 5.172 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk                                              ; 4.850 ; 4.773 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk                                              ; 4.850 ; 4.773 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------------------------------------------------+-------+-------+------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                                                ;
+-----------------+------------------------------------------------------+-----------+-----------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port                                           ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                       ;
+-----------------+------------------------------------------------------+-----------+-----------+------------+-------------------------------------------------------+
; cam0_sda        ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 7.649     ; 7.763     ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk  ;
; cam1_sda        ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 9.003     ; 9.117     ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk  ;
; sdram_data[*]   ; sys_clk                                              ; 5.195     ; 5.293     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk                                              ; 5.657     ; 5.771     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk                                              ; 5.640     ; 5.738     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk                                              ; 5.570     ; 5.668     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk                                              ; 5.578     ; 5.676     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk                                              ; 5.195     ; 5.293     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk                                              ; 6.763     ; 6.761     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk                                              ; 5.657     ; 5.771     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk                                              ; 5.578     ; 5.676     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk                                              ; 5.649     ; 5.726     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk                                              ; 5.575     ; 5.673     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk                                              ; 5.685     ; 5.762     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk                                              ; 5.693     ; 5.770     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk                                              ; 5.685     ; 5.762     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk                                              ; 5.685     ; 5.762     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk                                              ; 5.305     ; 5.382     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk                                              ; 5.305     ; 5.382     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------------------------------------------------+-----------+-----------+------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                                                        ;
+-----------------+------------------------------------------------------+-----------+-----------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port                                           ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                       ;
+-----------------+------------------------------------------------------+-----------+-----------+------------+-------------------------------------------------------+
; cam0_sda        ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 7.321     ; 7.435     ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk  ;
; cam1_sda        ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 8.621     ; 8.735     ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk  ;
; sdram_data[*]   ; sys_clk                                              ; 4.614     ; 4.712     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk                                              ; 5.021     ; 5.135     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk                                              ; 5.041     ; 5.139     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk                                              ; 4.974     ; 5.072     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk                                              ; 4.982     ; 5.080     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk                                              ; 4.614     ; 4.712     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk                                              ; 6.181     ; 6.179     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk                                              ; 5.021     ; 5.135     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk                                              ; 4.982     ; 5.080     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk                                              ; 5.054     ; 5.131     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk                                              ; 4.979     ; 5.077     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk                                              ; 5.089     ; 5.166     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk                                              ; 5.096     ; 5.173     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk                                              ; 5.089     ; 5.166     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk                                              ; 5.089     ; 5.166     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk                                              ; 4.724     ; 4.801     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk                                              ; 4.724     ; 4.801     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------------------------------------------------+-----------+-----------+------------+-------------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                     ;
+------------+-----------------+-------------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                            ; Note                                           ;
+------------+-----------------+-------------------------------------------------------+------------------------------------------------+
; 107.0 MHz  ; 107.0 MHz       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;                                                ;
; 134.44 MHz ; 134.44 MHz      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;                                                ;
; 193.61 MHz ; 193.61 MHz      ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk  ;                                                ;
; 203.21 MHz ; 203.21 MHz      ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk  ;                                                ;
; 247.65 MHz ; 238.04 MHz      ; cam1_pclk                                             ; limit due to minimum period restriction (tmin) ;
; 257.33 MHz ; 238.04 MHz      ; cam0_pclk                                             ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+-------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                             ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; -4.583 ; -175.863      ;
; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk  ; -4.165 ; -196.349      ;
; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk  ; -3.921 ; -173.055      ;
; cam1_pclk                                             ; -3.038 ; -116.427      ;
; cam0_pclk                                             ; -2.886 ; -124.137      ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; -2.300 ; -8.428        ;
; sys_rst_n                                             ; -0.508 ; -10.815       ;
+-------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                              ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; cam1_pclk                                             ; -1.537 ; -2.879        ;
; sys_rst_n                                             ; -0.885 ; -19.690       ;
; cam0_pclk                                             ; -0.779 ; -1.513        ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; -0.334 ; -0.668        ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.382  ; 0.000         ;
; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk  ; 0.386  ; 0.000         ;
; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk  ; 0.386  ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                          ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; -3.952 ; -519.836      ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; -3.458 ; -1543.111     ;
; cam0_pclk                                             ; -2.247 ; -93.135       ;
; cam1_pclk                                             ; -1.648 ; -63.265       ;
; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk  ; -1.005 ; -51.422       ;
; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk  ; -1.003 ; -48.072       ;
+-------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                           ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; cam1_pclk                                             ; -0.210 ; -3.712        ;
; cam0_pclk                                             ; -0.074 ; -1.028        ;
; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk  ; 0.696  ; 0.000         ;
; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk  ; 0.721  ; 0.000         ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 2.151  ; 0.000         ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 2.193  ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                               ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; cam1_pclk                                             ; -3.201 ; -153.051      ;
; cam0_pclk                                             ; -3.201 ; -152.991      ;
; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk  ; -3.201 ; -104.317      ;
; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk  ; -3.201 ; -104.317      ;
; sys_rst_n                                             ; -3.000 ; -3.000        ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 4.666  ; 0.000         ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 7.359  ; 0.000         ;
; sys_clk                                               ; 9.943  ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                       ; To Node                                                                                                                                                ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; -4.583 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[7]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdemp_eq_comp_msb_aeb      ; cam0_pclk                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.866     ; 2.659      ;
; -4.408 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdemp_eq_comp_msb_aeb      ; cam0_pclk                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.866     ; 2.484      ;
; -4.370 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[8]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdemp_eq_comp_msb_aeb      ; cam0_pclk                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.866     ; 2.446      ;
; -4.324 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdemp_eq_comp_msb_aeb      ; cam1_pclk                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.720     ; 2.546      ;
; -4.308 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[11] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdemp_eq_comp_msb_aeb      ; cam0_pclk                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.866     ; 2.384      ;
; -4.281 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[6]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdemp_eq_comp_msb_aeb      ; cam1_pclk                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.720     ; 2.503      ;
; -4.212 ; sys_rst_n                                                                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[3]                                                          ; sys_rst_n                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.567      ; 5.221      ;
; -4.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdemp_eq_comp_msb_aeb      ; cam0_pclk                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.866     ; 2.263      ;
; -4.181 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[7]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdemp_eq_comp_msb_aeb      ; cam1_pclk                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.720     ; 2.403      ;
; -4.161 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdemp_eq_comp_msb_aeb      ; cam1_pclk                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.720     ; 2.383      ;
; -4.082 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[3]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdemp_eq_comp_lsb_aeb      ; cam0_pclk                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.512     ; 2.512      ;
; -4.056 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[11] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdemp_eq_comp_msb_aeb      ; cam1_pclk                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.720     ; 2.278      ;
; -4.049 ; sys_rst_n                                                                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[6]                                                          ; sys_rst_n                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.560      ; 5.051      ;
; -4.048 ; sys_rst_n                                                                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[7]                                                          ; sys_rst_n                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.560      ; 5.050      ;
; -4.027 ; sys_rst_n                                                                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[8]                                                          ; sys_rst_n                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.567      ; 5.036      ;
; -4.020 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[8]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdemp_eq_comp_msb_aeb      ; cam1_pclk                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.720     ; 2.242      ;
; -3.975 ; sys_rst_n                                                                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[11]                                                         ; sys_rst_n                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.601      ; 5.018      ;
; -3.951 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[6]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdemp_eq_comp_msb_aeb      ; cam0_pclk                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.866     ; 2.027      ;
; -3.926 ; sys_rst_n                                                                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[5]                                                          ; sys_rst_n                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.599      ; 4.967      ;
; -3.920 ; sys_rst_n                                                                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[9]                                                          ; sys_rst_n                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.601      ; 4.963      ;
; -3.879 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12]~21                                                                    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[3]                                                          ; sys_rst_n                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.752     ; 2.069      ;
; -3.862 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[2]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdemp_eq_comp_lsb_aeb      ; cam1_pclk                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.428     ; 2.376      ;
; -3.854 ; sys_rst_n                                                                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[0]                                                          ; sys_rst_n                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.599      ; 4.895      ;
; -3.845 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[12]~21                                                                    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[3]                                                          ; sys_rst_n                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.751     ; 2.036      ;
; -3.770 ; sys_rst_n                                                                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[1]                                                          ; sys_rst_n                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.567      ; 4.779      ;
; -3.742 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[5]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdemp_eq_comp_lsb_aeb      ; cam1_pclk                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.428     ; 2.256      ;
; -3.732 ; sys_rst_n                                                                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[12]                                                         ; sys_rst_n                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.601      ; 4.775      ;
; -3.706 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[0]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdemp_eq_comp_lsb_aeb      ; cam1_pclk                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.428     ; 2.220      ;
; -3.682 ; sys_rst_n                                                                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[10]                                                         ; sys_rst_n                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.601      ; 4.725      ;
; -3.679 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[4]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdemp_eq_comp_lsb_aeb      ; cam0_pclk                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.512     ; 2.109      ;
; -3.646 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[16]~37                                                                    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[7]                                                          ; sys_rst_n                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.768     ; 1.820      ;
; -3.643 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15]~33                                                                    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[6]                                                          ; sys_rst_n                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.764     ; 1.821      ;
; -3.632 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[15]~33                                                                    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[6]                                                          ; sys_rst_n                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.765     ; 1.809      ;
; -3.626 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17]~41                                                                    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[8]                                                          ; sys_rst_n                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.749     ; 1.819      ;
; -3.625 ; sys_rst_n                                                                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[4]                                                          ; sys_rst_n                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.558      ; 4.625      ;
; -3.620 ; sys_rst_n                                                                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[2]                                                          ; sys_rst_n                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.558      ; 4.620      ;
; -3.610 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14]~29                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14]~_emulated                                                                    ; sys_rst_n                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.237     ; 1.315      ;
; -3.606 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[1]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdemp_eq_comp_lsb_aeb      ; cam1_pclk                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.428     ; 2.120      ;
; -3.593 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[20]~53                                                                    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[11]                                                         ; sys_rst_n                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.716     ; 1.819      ;
; -3.575 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[20]~53                                                                    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[11]                                                         ; sys_rst_n                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.740     ; 1.777      ;
; -3.561 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[2]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdemp_eq_comp_lsb_aeb      ; cam0_pclk                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.512     ; 1.991      ;
; -3.544 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[5]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdemp_eq_comp_lsb_aeb      ; cam0_pclk                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.512     ; 1.974      ;
; -3.543 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[4]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdemp_eq_comp_lsb_aeb      ; cam1_pclk                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.428     ; 2.057      ;
; -3.539 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[0]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdemp_eq_comp_lsb_aeb      ; cam0_pclk                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.512     ; 1.969      ;
; -3.538 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13]~25                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13]~_emulated                                                                    ; sys_rst_n                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.392     ; 1.088      ;
; -3.529 ; sys_rst_n                                                                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_ba[1]                                                            ; sys_rst_n                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.601      ; 4.572      ;
; -3.511 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[16]~37                                                                    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[7]                                                          ; sys_rst_n                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.768     ; 1.685      ;
; -3.504 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18]~45                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18]~_emulated                                                                    ; sys_rst_n                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.383     ; 1.063      ;
; -3.492 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[17]~41                                                                    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[8]                                                          ; sys_rst_n                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.749     ; 1.685      ;
; -3.460 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11]~17                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11]~_emulated                                                                    ; sys_rst_n                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.396     ; 1.006      ;
; -3.455 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdptr_g[1]          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.163     ; 4.070      ;
; -3.445 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]~9                                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]~_emulated                                                                     ; sys_rst_n                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.237     ; 1.150      ;
; -3.437 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[1]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdemp_eq_comp_lsb_aeb      ; cam0_pclk                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.512     ; 1.867      ;
; -3.428 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11]~17                                                                    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[2]                                                          ; sys_rst_n                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.944     ; 1.426      ;
; -3.425 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13]~25                                                                    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[4]                                                          ; sys_rst_n                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.940     ; 1.427      ;
; -3.405 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[3]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdemp_eq_comp_lsb_aeb      ; cam1_pclk                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.428     ; 1.919      ;
; -3.381 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19]~49                                                                    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[10]                                                         ; sys_rst_n                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.697     ; 1.626      ;
; -3.376 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18]~45                                                                    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[9]                                                          ; sys_rst_n                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.891     ; 1.427      ;
; -3.370 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17]~41                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17]~_emulated                                                                    ; sys_rst_n                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.207     ; 1.105      ;
; -3.365 ; sys_rst_n                                                                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_ba[0]                                                            ; sys_rst_n                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.601      ; 4.408      ;
; -3.364 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]~9                                                                      ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[0]                                                          ; sys_rst_n                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.744     ; 1.562      ;
; -3.364 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[12]~21                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[12]~_emulated                                                                    ; sys_rst_n                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.210     ; 1.096      ;
; -3.356 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[10]~13                                                                    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[1]                                                          ; sys_rst_n                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.749     ; 1.549      ;
; -3.350 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[20]~53                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[20]~_emulated                                                                    ; sys_rst_n                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.232     ; 1.060      ;
; -3.349 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[21]~57                                                                    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[12]                                                         ; sys_rst_n                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.741     ; 1.550      ;
; -3.336 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22]~1                                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_ba[0]                                                            ; sys_rst_n                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.727     ; 1.551      ;
; -3.330 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10]~13                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10]~_emulated                                                                    ; sys_rst_n                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.209     ; 1.063      ;
; -3.319 ; sys_rst_n                                                                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[3]                                                          ; sys_rst_n                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.567      ; 4.828      ;
; -3.316 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10]~13                                                                    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[1]                                                          ; sys_rst_n                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.751     ; 1.507      ;
; -3.314 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12]~21                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12]~_emulated                                                                    ; sys_rst_n                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.210     ; 1.046      ;
; -3.310 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[19]~49                                                                    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[10]                                                         ; sys_rst_n                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.714     ; 1.538      ;
; -3.277 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[13]~25                                                                    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[4]                                                          ; sys_rst_n                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.942     ; 1.277      ;
; -3.275 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[11]~17                                                                    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[2]                                                          ; sys_rst_n                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.941     ; 1.276      ;
; -3.263 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[21]~57                                                                    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[12]                                                         ; sys_rst_n                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.718     ; 1.487      ;
; -3.238 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[9]~9                                                                      ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[0]                                                          ; sys_rst_n                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.892     ; 1.288      ;
; -3.230 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14]~29                                                                    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[5]                                                          ; sys_rst_n                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.744     ; 1.428      ;
; -3.212 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[23]~5                                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_ba[1]                                                            ; sys_rst_n                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.725     ; 1.429      ;
; -3.209 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[23]~5                                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_ba[1]                                                            ; sys_rst_n                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.725     ; 1.426      ;
; -3.154 ; sys_rst_n                                                                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[6]                                                          ; sys_rst_n                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.560      ; 4.656      ;
; -3.153 ; sys_rst_n                                                                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[7]                                                          ; sys_rst_n                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.560      ; 4.655      ;
; -3.127 ; sys_rst_n                                                                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[8]                                                          ; sys_rst_n                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.567      ; 4.636      ;
; -3.111 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[9]~9                                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[9]~_emulated                                                                     ; sys_rst_n                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.934     ; 1.119      ;
; -3.090 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[18]~45                                                                    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[9]                                                          ; sys_rst_n                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.742     ; 1.290      ;
; -3.084 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15]~33                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15]~_emulated                                                                    ; sys_rst_n                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.770     ; 1.256      ;
; -3.082 ; sys_rst_n                                                                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[11]                                                         ; sys_rst_n                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.601      ; 4.625      ;
; -3.079 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[14]~29                                                                    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[5]                                                          ; sys_rst_n                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.743     ; 1.278      ;
; -3.076 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[22]~1                                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_ba[0]                                                            ; sys_rst_n                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.727     ; 1.291      ;
; -3.049 ; sys_rst_n                                                                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                          ; sys_rst_n                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.121      ; 3.612      ;
; -3.017 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[16]~37                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[16]~_emulated                                                                    ; sys_rst_n                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.784     ; 1.175      ;
; -3.011 ; sys_rst_n                                                                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[5]                                                          ; sys_rst_n                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.599      ; 4.552      ;
; -2.989 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[23]~5                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[23]~_emulated                                                                    ; sys_rst_n                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.218     ; 0.713      ;
; -2.956 ; sys_rst_n                                                                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[9]                                                          ; sys_rst_n                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.601      ; 4.499      ;
; -2.924 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[22]~1                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[22]~_emulated                                                                    ; sys_rst_n                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.780     ; 1.086      ;
; -2.906 ; sys_rst_n                                                                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[0]                                                          ; sys_rst_n                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.599      ; 4.447      ;
; -2.887 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[13]~25                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[13]~_emulated                                                                    ; sys_rst_n                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.989     ; 0.840      ;
; -2.882 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[11]~17                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[11]~_emulated                                                                    ; sys_rst_n                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.988     ; 0.836      ;
; -2.871 ; sys_rst_n                                                                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[1]                                                          ; sys_rst_n                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.567      ; 4.380      ;
; -2.833 ; sys_rst_n                                                                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[12]                                                         ; sys_rst_n                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.601      ; 4.376      ;
; -2.790 ; sys_rst_n                                                                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[10]                                                         ; sys_rst_n                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.601      ; 4.333      ;
; -2.779 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[19]~49                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[19]~_emulated                                                                    ; sys_rst_n                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.207     ; 0.514      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk'                                                                                                                                                                                                                                                                                                              ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                       ; To Node                                                                       ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -4.165 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[4]                                                                                             ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|sda_out                          ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.058     ; 5.109      ;
; -3.971 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[3]                                                                                             ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|sda_out                          ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.058     ; 4.915      ;
; -3.864 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|data_wr_t[5]                     ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.454     ; 4.412      ;
; -3.828 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[2]                        ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.461     ; 4.369      ;
; -3.820 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[6]                        ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.461     ; 4.361      ;
; -3.801 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[5]                        ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.461     ; 4.342      ;
; -3.791 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[7]                        ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.461     ; 4.332      ;
; -3.786 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[6]                                                                                             ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|sda_out                          ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.473     ; 4.315      ;
; -3.748 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|data_wr_t[6]                     ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.454     ; 4.296      ;
; -3.744 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|data_wr_t[1]                     ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.454     ; 4.292      ;
; -3.724 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|data_wr_t[3]                     ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.454     ; 4.272      ;
; -3.716 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|data_wr_t[2]                     ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.454     ; 4.264      ;
; -3.708 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|data_wr_t[7]                     ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.454     ; 4.256      ;
; -3.686 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[7]                                                                                          ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|sda_out                          ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.072     ; 4.616      ;
; -3.672 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[8]                        ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.454     ; 4.220      ;
; -3.654 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[12]                       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.454     ; 4.202      ;
; -3.623 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[5]                                                                                          ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|sda_out                          ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.072     ; 4.553      ;
; -3.604 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[0]                                                                                             ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|sda_out                          ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.473     ; 4.133      ;
; -3.565 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[5]                                                                                             ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|sda_out                          ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.473     ; 4.094      ;
; -3.537 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[14]                       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.059     ; 4.480      ;
; -3.522 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[2]                                                                                          ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|sda_out                          ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.072     ; 4.452      ;
; -3.499 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[4]                                                                                          ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|sda_out                          ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.491     ; 4.010      ;
; -3.458 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[0]                                                                                          ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|sda_out                          ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.491     ; 3.969      ;
; -3.443 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[2]                                                                                             ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|sda_out                          ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.473     ; 3.972      ;
; -3.426 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[1]                                                                                             ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|sda_out                          ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.473     ; 3.955      ;
; -3.400 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[3]                        ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.059     ; 4.343      ;
; -3.396 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|data_wr_t[4]                     ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.121     ; 4.277      ;
; -3.395 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[11]                       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.454     ; 3.943      ;
; -3.392 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[15]                       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.454     ; 3.940      ;
; -3.392 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[13]                       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.454     ; 3.940      ;
; -3.391 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[4]                        ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.059     ; 4.334      ;
; -3.387 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[1]                        ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.059     ; 4.330      ;
; -3.382 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[0]                        ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.059     ; 4.325      ;
; -3.362 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[10]                       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.454     ; 3.910      ;
; -3.353 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[9]                        ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.454     ; 3.901      ;
; -3.224 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[1]                                                                                          ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|sda_out                          ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.491     ; 3.735      ;
; -3.179 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[6]                                                                                          ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|sda_out                          ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.072     ; 4.109      ;
; -3.168 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[14]                                                                                         ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|sda_out                          ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.491     ; 3.679      ;
; -3.091 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[10]                                                                                         ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|sda_out                          ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.079     ; 4.014      ;
; -3.086 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[3]                                                                                          ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|sda_out                          ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.491     ; 3.597      ;
; -3.080 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[2]                                                                                             ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[3]                           ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.486     ; 3.596      ;
; -3.080 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[2]                                                                                             ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[4]                           ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.486     ; 3.596      ;
; -3.067 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[1]                                                                                             ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|st_done                          ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.486     ; 3.583      ;
; -2.995 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|i2c_done                                                                                           ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_exec           ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.065     ; 3.932      ;
; -2.995 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[6]                                                                                             ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|st_done                          ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.486     ; 3.511      ;
; -2.973 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10] ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.088     ; 3.887      ;
; -2.973 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12] ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.088     ; 3.887      ;
; -2.973 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.088     ; 3.887      ;
; -2.973 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.088     ; 3.887      ;
; -2.973 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.088     ; 3.887      ;
; -2.973 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.088     ; 3.887      ;
; -2.973 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.088     ; 3.887      ;
; -2.973 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.088     ; 3.887      ;
; -2.973 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.088     ; 3.887      ;
; -2.973 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.088     ; 3.887      ;
; -2.973 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.088     ; 3.887      ;
; -2.973 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.088     ; 3.887      ;
; -2.973 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[13] ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.088     ; 3.887      ;
; -2.973 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[14] ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.088     ; 3.887      ;
; -2.967 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]                                                                    ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10] ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.088     ; 3.881      ;
; -2.967 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]                                                                    ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12] ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.088     ; 3.881      ;
; -2.967 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]                                                                    ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.088     ; 3.881      ;
; -2.967 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]                                                                    ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.088     ; 3.881      ;
; -2.967 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]                                                                    ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.088     ; 3.881      ;
; -2.967 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]                                                                    ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.088     ; 3.881      ;
; -2.967 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]                                                                    ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.088     ; 3.881      ;
; -2.967 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]                                                                    ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.088     ; 3.881      ;
; -2.967 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]                                                                    ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.088     ; 3.881      ;
; -2.967 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]                                                                    ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.088     ; 3.881      ;
; -2.967 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]                                                                    ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.088     ; 3.881      ;
; -2.967 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]                                                                    ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.088     ; 3.881      ;
; -2.967 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]                                                                    ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[13] ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.088     ; 3.881      ;
; -2.967 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]                                                                    ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[14] ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.088     ; 3.881      ;
; -2.955 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[5]                                                                                             ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|scl                              ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.084     ; 3.873      ;
; -2.954 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[5]                                                                                             ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|sda_dir                          ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.084     ; 3.872      ;
; -2.954 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|data_wr_t[0]                     ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.059     ; 3.897      ;
; -2.946 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[0]                                                                                             ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|scl                              ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.084     ; 3.864      ;
; -2.940 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|sda_out                                                                                            ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|sda_out                          ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.071     ; 3.871      ;
; -2.876 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|data_wr_t[7]                                                                                       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|sda_out                          ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.079     ; 3.799      ;
; -2.856 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cur_state.st_sladdr                                                                                ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[3]                           ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.084     ; 3.774      ;
; -2.856 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cur_state.st_sladdr                                                                                ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[4]                           ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.084     ; 3.774      ;
; -2.853 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|data_wr_t[6]                                                                                       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|sda_out                          ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.079     ; 3.776      ;
; -2.848 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[6]                                                                                             ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|sda_dir                          ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.084     ; 3.766      ;
; -2.841 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[5]                                                                                             ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[3]                           ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.486     ; 3.357      ;
; -2.841 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[5]                                                                                             ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[4]                           ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.486     ; 3.357      ;
; -2.816 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|data_wr_t[3]                                                                                       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|sda_out                          ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.079     ; 3.739      ;
; -2.796 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]                                                                    ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10] ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.088     ; 3.710      ;
; -2.796 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]                                                                    ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12] ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.088     ; 3.710      ;
; -2.796 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]                                                                    ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.088     ; 3.710      ;
; -2.796 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]                                                                    ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.088     ; 3.710      ;
; -2.796 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]                                                                    ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.088     ; 3.710      ;
; -2.796 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]                                                                    ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.088     ; 3.710      ;
; -2.796 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]                                                                    ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.088     ; 3.710      ;
; -2.796 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]                                                                    ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.088     ; 3.710      ;
; -2.796 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]                                                                    ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.088     ; 3.710      ;
; -2.796 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]                                                                    ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.088     ; 3.710      ;
; -2.796 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]                                                                    ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.088     ; 3.710      ;
; -2.796 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]                                                                    ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.088     ; 3.710      ;
; -2.796 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]                                                                    ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[13] ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.088     ; 3.710      ;
; -2.796 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]                                                                    ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[14] ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.088     ; 3.710      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk'                                                                                                                                                                                                                                                                                                              ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                       ; To Node                                                                       ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -3.921 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[4]                        ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.448     ; 4.475      ;
; -3.812 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[6]                        ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.448     ; 4.366      ;
; -3.806 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[1]                        ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.448     ; 4.360      ;
; -3.791 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[7]                        ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.448     ; 4.345      ;
; -3.780 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[3]                        ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.448     ; 4.334      ;
; -3.774 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[0]                        ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.448     ; 4.328      ;
; -3.753 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[2]                        ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.448     ; 4.307      ;
; -3.741 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[5]                        ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.448     ; 4.295      ;
; -3.414 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|data_wr_t[5]                     ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.042     ; 4.374      ;
; -3.390 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[14]                       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.050     ; 4.342      ;
; -3.367 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[5]                                                                                             ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|sda_out                          ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.132     ; 4.237      ;
; -3.341 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|data_wr_t[6]                                                                                       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|sda_out                          ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.138     ; 4.205      ;
; -3.338 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[8]                        ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.042     ; 4.298      ;
; -3.334 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|data_wr_t[2]                     ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.042     ; 4.294      ;
; -3.333 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|data_wr_t[7]                     ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.042     ; 4.293      ;
; -3.303 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|data_wr_t[6]                     ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.042     ; 4.263      ;
; -3.300 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|data_wr_t[3]                     ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.042     ; 4.260      ;
; -3.299 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[15]                                                                                         ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|sda_out                          ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.138     ; 4.163      ;
; -3.270 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|data_wr_t[1]                     ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.042     ; 4.230      ;
; -3.266 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|data_wr_t[4]                     ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.042     ; 4.226      ;
; -3.264 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|data_wr_t[0]                     ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.042     ; 4.224      ;
; -3.244 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[4]                                                                                             ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|sda_out                          ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 0.287      ; 4.533      ;
; -3.239 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[3]                                                                                             ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|sda_out                          ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 0.287      ; 4.528      ;
; -3.196 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|data_wr_t[3]                                                                                       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|sda_out                          ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.138     ; 4.060      ;
; -3.155 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|data_wr_t[2]                                                                                       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|sda_out                          ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.138     ; 4.019      ;
; -3.082 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[12]                       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.042     ; 4.042      ;
; -3.041 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[1]                                                                                             ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|sda_out                          ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.132     ; 3.911      ;
; -3.039 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[2]                                                                                             ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|sda_out                          ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 0.287      ; 4.328      ;
; -3.037 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|data_wr_t[7]                                                                                       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|sda_out                          ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.138     ; 3.901      ;
; -3.012 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[6]                                                                                             ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|sda_out                          ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 0.287      ; 4.301      ;
; -2.997 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|data_wr_t[4]                                                                                       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|sda_out                          ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.138     ; 3.861      ;
; -2.981 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[13]                       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.042     ; 3.941      ;
; -2.979 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[15]                       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.042     ; 3.939      ;
; -2.978 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[11]                       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.042     ; 3.938      ;
; -2.972 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[13]                                                                                         ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|sda_out                          ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.138     ; 3.836      ;
; -2.962 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cur_state.st_data_wr                                                                               ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[2]                           ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 3.894      ;
; -2.962 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cur_state.st_data_wr                                                                               ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[3]                           ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 3.894      ;
; -2.962 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cur_state.st_data_wr                                                                               ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[4]                           ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 3.894      ;
; -2.962 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cur_state.st_data_wr                                                                               ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[6]                           ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 3.894      ;
; -2.945 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[10]                       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.042     ; 3.905      ;
; -2.944 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[9]                        ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.042     ; 3.904      ;
; -2.900 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[3]                                                                                             ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|scl                              ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 3.832      ;
; -2.882 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]  ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.088     ; 3.796      ;
; -2.877 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]                                                                    ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]  ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.088     ; 3.791      ;
; -2.855 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[1]                                                                                             ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[2]                           ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.490     ; 3.367      ;
; -2.855 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[1]                                                                                             ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[3]                           ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.490     ; 3.367      ;
; -2.855 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[1]                                                                                             ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[4]                           ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.490     ; 3.367      ;
; -2.855 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[1]                                                                                             ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[6]                           ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.490     ; 3.367      ;
; -2.842 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[0]                                                                                             ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|scl                              ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.489     ; 3.355      ;
; -2.805 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cur_state.st_addr8                                                                                 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[2]                           ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 3.737      ;
; -2.805 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cur_state.st_addr8                                                                                 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[3]                           ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 3.737      ;
; -2.805 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cur_state.st_addr8                                                                                 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[4]                           ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 3.737      ;
; -2.805 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cur_state.st_addr8                                                                                 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[6]                           ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 3.737      ;
; -2.802 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[2]                                                                                             ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[2]                           ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.071     ; 3.733      ;
; -2.802 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[2]                                                                                             ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[3]                           ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.071     ; 3.733      ;
; -2.802 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[2]                                                                                             ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[4]                           ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.071     ; 3.733      ;
; -2.802 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[2]                                                                                             ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[6]                           ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.071     ; 3.733      ;
; -2.798 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[0]                                                                                             ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|sda_out                          ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.132     ; 3.668      ;
; -2.763 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[14]                                                                                         ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|sda_out                          ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.130     ; 3.635      ;
; -2.762 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[14] ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.088     ; 3.676      ;
; -2.762 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[13] ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.088     ; 3.676      ;
; -2.762 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12] ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.088     ; 3.676      ;
; -2.762 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.088     ; 3.676      ;
; -2.762 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10] ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.088     ; 3.676      ;
; -2.762 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.088     ; 3.676      ;
; -2.762 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]  ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.088     ; 3.676      ;
; -2.762 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.088     ; 3.676      ;
; -2.762 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.088     ; 3.676      ;
; -2.762 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.088     ; 3.676      ;
; -2.762 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]  ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.088     ; 3.676      ;
; -2.762 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.088     ; 3.676      ;
; -2.762 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.088     ; 3.676      ;
; -2.762 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]  ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.088     ; 3.676      ;
; -2.757 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]                                                                    ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[14] ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.088     ; 3.671      ;
; -2.757 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]                                                                    ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[13] ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.088     ; 3.671      ;
; -2.757 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]                                                                    ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12] ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.088     ; 3.671      ;
; -2.757 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]                                                                    ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.088     ; 3.671      ;
; -2.757 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]                                                                    ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10] ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.088     ; 3.671      ;
; -2.757 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]                                                                    ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.088     ; 3.671      ;
; -2.757 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]                                                                    ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]  ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.088     ; 3.671      ;
; -2.757 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]                                                                    ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.088     ; 3.671      ;
; -2.757 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]                                                                    ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.088     ; 3.671      ;
; -2.757 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]                                                                    ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.088     ; 3.671      ;
; -2.757 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]                                                                    ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]  ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.088     ; 3.671      ;
; -2.757 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]                                                                    ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.088     ; 3.671      ;
; -2.757 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]                                                                    ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.088     ; 3.671      ;
; -2.757 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]                                                                    ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]  ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.088     ; 3.671      ;
; -2.753 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cur_state.st_sladdr                                                                                ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[2]                           ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.072     ; 3.683      ;
; -2.753 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cur_state.st_sladdr                                                                                ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[3]                           ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.072     ; 3.683      ;
; -2.753 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cur_state.st_sladdr                                                                                ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[4]                           ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.072     ; 3.683      ;
; -2.753 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cur_state.st_sladdr                                                                                ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[6]                           ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.072     ; 3.683      ;
; -2.745 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[2]                                                                                             ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|scl                              ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 3.677      ;
; -2.737 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[4]                                                                                             ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|scl                              ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 3.669      ;
; -2.709 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[0]                                                                                             ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[2]                           ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.490     ; 3.221      ;
; -2.709 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[0]                                                                                             ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[3]                           ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.490     ; 3.221      ;
; -2.709 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[0]                                                                                             ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[4]                           ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.490     ; 3.221      ;
; -2.709 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[0]                                                                                             ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[6]                           ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.490     ; 3.221      ;
; -2.706 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]                                                                    ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]  ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.088     ; 3.620      ;
; -2.677 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[9]                                                                                          ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|sda_out                          ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.138     ; 3.541      ;
; -2.659 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[10]                                                                                         ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|sda_out                          ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.138     ; 3.523      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'cam1_pclk'                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                           ; To Node                                                                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.038 ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.049     ; 4.011      ;
; -3.009 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.049     ; 3.982      ;
; -2.880 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.049     ; 3.853      ;
; -2.736 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.049     ; 3.709      ;
; -2.669 ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.049     ; 3.642      ;
; -2.668 ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.049     ; 3.641      ;
; -2.574 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.049     ; 3.547      ;
; -2.299 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.049     ; 3.272      ;
; -2.285 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.049     ; 3.258      ;
; -2.253 ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                   ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.126     ; 3.149      ;
; -2.252 ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.049     ; 3.225      ;
; -2.224 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                   ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.126     ; 3.120      ;
; -2.160 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.142     ; 3.040      ;
; -2.147 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[7]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.149     ; 3.020      ;
; -2.138 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                   ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.173     ; 2.987      ;
; -2.098 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.106     ; 3.014      ;
; -2.078 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                   ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.126     ; 2.974      ;
; -2.070 ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_datain_reg0  ; cam1_pclk    ; cam1_pclk   ; 1.000        ; 0.102      ; 3.231      ;
; -2.069 ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_we_reg       ; cam1_pclk    ; cam1_pclk   ; 1.000        ; 0.097      ; 3.225      ;
; -2.069 ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0 ; cam1_pclk    ; cam1_pclk   ; 1.000        ; 0.097      ; 3.225      ;
; -2.064 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[2]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.090     ; 2.996      ;
; -2.060 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                   ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.126     ; 2.956      ;
; -2.041 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_datain_reg0  ; cam1_pclk    ; cam1_pclk   ; 1.000        ; 0.102      ; 3.202      ;
; -2.040 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_we_reg       ; cam1_pclk    ; cam1_pclk   ; 1.000        ; 0.097      ; 3.196      ;
; -2.040 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0 ; cam1_pclk    ; cam1_pclk   ; 1.000        ; 0.097      ; 3.196      ;
; -2.030 ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_datain_reg0  ; cam1_pclk    ; cam1_pclk   ; 1.000        ; 0.152      ; 3.241      ;
; -2.029 ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_we_reg       ; cam1_pclk    ; cam1_pclk   ; 1.000        ; 0.147      ; 3.235      ;
; -2.029 ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0 ; cam1_pclk    ; cam1_pclk   ; 1.000        ; 0.147      ; 3.235      ;
; -2.001 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_datain_reg0  ; cam1_pclk    ; cam1_pclk   ; 1.000        ; 0.152      ; 3.212      ;
; -2.000 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_we_reg       ; cam1_pclk    ; cam1_pclk   ; 1.000        ; 0.147      ; 3.206      ;
; -2.000 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0 ; cam1_pclk    ; cam1_pclk   ; 1.000        ; 0.147      ; 3.206      ;
; -1.992 ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_datain_reg0  ; cam1_pclk    ; cam1_pclk   ; 1.000        ; 0.054      ; 3.105      ;
; -1.991 ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_we_reg       ; cam1_pclk    ; cam1_pclk   ; 1.000        ; 0.049      ; 3.099      ;
; -1.991 ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0 ; cam1_pclk    ; cam1_pclk   ; 1.000        ; 0.049      ; 3.099      ;
; -1.990 ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                   ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.049     ; 2.963      ;
; -1.990 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[10]                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.149     ; 2.863      ;
; -1.975 ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[5]                                               ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.085     ; 2.912      ;
; -1.975 ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[7]                                               ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.085     ; 2.912      ;
; -1.975 ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[10]                                              ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.085     ; 2.912      ;
; -1.975 ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[11]                                              ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.085     ; 2.912      ;
; -1.975 ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[8]                                               ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.085     ; 2.912      ;
; -1.975 ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[9]                                               ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.085     ; 2.912      ;
; -1.963 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_datain_reg0  ; cam1_pclk    ; cam1_pclk   ; 1.000        ; 0.054      ; 3.076      ;
; -1.962 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_we_reg       ; cam1_pclk    ; cam1_pclk   ; 1.000        ; 0.049      ; 3.070      ;
; -1.962 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0 ; cam1_pclk    ; cam1_pclk   ; 1.000        ; 0.049      ; 3.070      ;
; -1.961 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                   ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.049     ; 2.934      ;
; -1.952 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                   ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.173     ; 2.801      ;
; -1.951 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                   ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.126     ; 2.847      ;
; -1.950 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[9]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.149     ; 2.823      ;
; -1.946 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[5]                                               ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.085     ; 2.883      ;
; -1.946 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[7]                                               ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.085     ; 2.883      ;
; -1.946 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[10]                                              ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.085     ; 2.883      ;
; -1.946 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[11]                                              ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.085     ; 2.883      ;
; -1.946 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[8]                                               ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.085     ; 2.883      ;
; -1.946 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[9]                                               ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.085     ; 2.883      ;
; -1.935 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[6]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.194     ; 2.763      ;
; -1.886 ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5                   ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.092     ; 2.816      ;
; -1.884 ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                   ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.126     ; 2.780      ;
; -1.875 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[4]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.090     ; 2.807      ;
; -1.867 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[3]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.090     ; 2.799      ;
; -1.861 ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                   ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.126     ; 2.757      ;
; -1.859 ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                   ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.126     ; 2.755      ;
; -1.858 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.106     ; 2.774      ;
; -1.857 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5                   ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.092     ; 2.787      ;
; -1.854 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[11]                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.149     ; 2.727      ;
; -1.832 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                   ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.126     ; 2.728      ;
; -1.830 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                   ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.126     ; 2.726      ;
; -1.817 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.049     ; 2.790      ;
; -1.817 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.142     ; 2.697      ;
; -1.790 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.049     ; 2.763      ;
; -1.788 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                   ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.121     ; 2.689      ;
; -1.782 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                   ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.106     ; 2.698      ;
; -1.778 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[8]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.149     ; 2.651      ;
; -1.776 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                   ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.121     ; 2.677      ;
; -1.772 ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[3]                                               ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.142     ; 2.652      ;
; -1.772 ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[0]              ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.142     ; 2.652      ;
; -1.772 ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[1]                                               ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.142     ; 2.652      ;
; -1.772 ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[4]                                               ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.142     ; 2.652      ;
; -1.772 ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[2]                                               ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.142     ; 2.652      ;
; -1.769 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                  ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.106     ; 2.685      ;
; -1.768 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_datain_reg0  ; cam1_pclk    ; cam1_pclk   ; 1.000        ; 0.102      ; 2.929      ;
; -1.767 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_we_reg       ; cam1_pclk    ; cam1_pclk   ; 1.000        ; 0.097      ; 2.923      ;
; -1.767 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0 ; cam1_pclk    ; cam1_pclk   ; 1.000        ; 0.097      ; 2.923      ;
; -1.766 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                  ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.106     ; 2.682      ;
; -1.761 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[5]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.149     ; 2.634      ;
; -1.755 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.106     ; 2.671      ;
; -1.746 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                   ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.173     ; 2.595      ;
; -1.744 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                   ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.173     ; 2.593      ;
; -1.743 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[3]                                               ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.142     ; 2.623      ;
; -1.743 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[0]              ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.142     ; 2.623      ;
; -1.743 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[1]                                               ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.142     ; 2.623      ;
; -1.743 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[4]                                               ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.142     ; 2.623      ;
; -1.743 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[2]                                               ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.142     ; 2.623      ;
; -1.732 ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                  ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.049     ; 2.705      ;
; -1.731 ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                   ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.049     ; 2.704      ;
; -1.730 ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                  ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.049     ; 2.703      ;
; -1.728 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_datain_reg0  ; cam1_pclk    ; cam1_pclk   ; 1.000        ; 0.152      ; 2.939      ;
; -1.727 ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_datain_reg0 ; cam1_pclk    ; cam1_pclk   ; 1.000        ; 0.057      ; 2.843      ;
; -1.727 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_we_reg       ; cam1_pclk    ; cam1_pclk   ; 1.000        ; 0.147      ; 2.933      ;
; -1.727 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0 ; cam1_pclk    ; cam1_pclk   ; 1.000        ; 0.147      ; 2.933      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'cam0_pclk'                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                           ; To Node                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.886 ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                    ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.179     ; 3.729      ;
; -2.872 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                    ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.179     ; 3.715      ;
; -2.616 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.117     ; 3.521      ;
; -2.599 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                    ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.179     ; 3.442      ;
; -2.532 ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                    ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.179     ; 3.375      ;
; -2.525 ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5                    ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.125     ; 3.422      ;
; -2.511 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5                    ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.125     ; 3.408      ;
; -2.500 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.002     ; 3.520      ;
; -2.472 ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_datain_reg0   ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.103     ; 3.428      ;
; -2.448 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.002     ; 3.468      ;
; -2.411 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.204     ; 3.229      ;
; -2.411 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.204     ; 3.229      ;
; -2.407 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                    ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.204     ; 3.225      ;
; -2.371 ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_datain_reg0  ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.049     ; 3.381      ;
; -2.364 ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.050     ; 3.336      ;
; -2.359 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[11]                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.031     ; 3.350      ;
; -2.350 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.050     ; 3.322      ;
; -2.323 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.176     ; 3.169      ;
; -2.307 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.002     ; 3.327      ;
; -2.301 ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_we_reg        ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.108     ; 3.252      ;
; -2.301 ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.108     ; 3.252      ;
; -2.288 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_datain_reg0   ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.103     ; 3.244      ;
; -2.287 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_we_reg        ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.108     ; 3.238      ;
; -2.287 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.108     ; 3.238      ;
; -2.275 ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.179     ; 3.118      ;
; -2.275 ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.179     ; 3.118      ;
; -2.271 ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                    ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.179     ; 3.114      ;
; -2.261 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.179     ; 3.104      ;
; -2.261 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.179     ; 3.104      ;
; -2.257 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                    ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.179     ; 3.100      ;
; -2.256 ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_we_reg       ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.054     ; 3.261      ;
; -2.256 ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.054     ; 3.261      ;
; -2.249 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.176     ; 3.095      ;
; -2.243 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_datain_reg0  ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.049     ; 3.253      ;
; -2.242 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_we_reg       ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.054     ; 3.247      ;
; -2.242 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.054     ; 3.247      ;
; -2.239 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.139     ; 3.122      ;
; -2.238 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5                    ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.125     ; 3.135      ;
; -2.225 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.002     ; 3.245      ;
; -2.209 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[7]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.031     ; 3.200      ;
; -2.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.023     ; 3.186      ;
; -2.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                    ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.167     ; 3.041      ;
; -2.180 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[9]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.012     ; 3.190      ;
; -2.171 ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5                    ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.125     ; 3.068      ;
; -2.166 ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.050     ; 3.138      ;
; -2.152 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.050     ; 3.124      ;
; -2.147 ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[9]                                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.202     ; 2.967      ;
; -2.140 ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4                    ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.047     ; 3.115      ;
; -2.136 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.002     ; 3.156      ;
; -2.136 ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_datain_reg0  ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.339     ; 2.856      ;
; -2.133 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[9]                                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.202     ; 2.953      ;
; -2.131 ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                     ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                       ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.044     ; 3.109      ;
; -2.126 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.023     ; 3.125      ;
; -2.126 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4                    ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.047     ; 3.101      ;
; -2.122 ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[4]                                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.189     ; 2.955      ;
; -2.117 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.204     ; 2.935      ;
; -2.117 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.204     ; 2.935      ;
; -2.116 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[6]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.031     ; 3.107      ;
; -2.112 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                    ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.204     ; 2.930      ;
; -2.108 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[4]                                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.189     ; 2.941      ;
; -2.077 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.050     ; 3.049      ;
; -2.047 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.002     ; 3.067      ;
; -2.033 ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                    ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.125     ; 2.930      ;
; -2.031 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[8]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.031     ; 3.022      ;
; -2.019 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                    ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.125     ; 2.916      ;
; -2.015 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_datain_reg0   ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.103     ; 2.971      ;
; -2.014 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_we_reg        ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.108     ; 2.965      ;
; -2.014 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.108     ; 2.965      ;
; -2.010 ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.050     ; 2.982      ;
; -2.003 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                    ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.204     ; 2.821      ;
; -2.002 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                    ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.204     ; 2.820      ;
; -1.988 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.179     ; 2.831      ;
; -1.988 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.179     ; 2.831      ;
; -1.984 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                    ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.179     ; 2.827      ;
; -1.980 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                    ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.263     ; 2.739      ;
; -1.979 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                    ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.204     ; 2.797      ;
; -1.970 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_datain_reg0  ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.049     ; 2.980      ;
; -1.969 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_we_reg       ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.054     ; 2.974      ;
; -1.969 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.054     ; 2.974      ;
; -1.957 ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                     ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                       ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.050     ; 2.929      ;
; -1.948 ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_datain_reg0   ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.103     ; 2.904      ;
; -1.947 ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_we_reg        ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.108     ; 2.898      ;
; -1.947 ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.108     ; 2.898      ;
; -1.944 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[3]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.031     ; 2.935      ;
; -1.921 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                    ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.044     ; 2.899      ;
; -1.921 ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.179     ; 2.764      ;
; -1.921 ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.179     ; 2.764      ;
; -1.917 ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                    ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.179     ; 2.760      ;
; -1.911 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                    ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.204     ; 2.729      ;
; -1.903 ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_datain_reg0  ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.049     ; 2.913      ;
; -1.902 ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_we_reg       ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.054     ; 2.907      ;
; -1.902 ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.054     ; 2.907      ;
; -1.889 ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                     ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                       ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.050     ; 2.861      ;
; -1.883 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[4]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; 0.009      ; 2.914      ;
; -1.879 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.050     ; 2.851      ;
; -1.867 ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                    ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.179     ; 2.710      ;
; -1.866 ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                    ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.179     ; 2.709      ;
; -1.860 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[9]                                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.202     ; 2.680      ;
; -1.858 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                    ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.167     ; 2.713      ;
; -1.853 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                    ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.179     ; 2.696      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                       ; To Node                                                                                                                                                             ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; -2.300 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|delayed_wrptr_g[5]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.768        ; -0.157     ; 2.913      ;
; -2.185 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|delayed_wrptr_g[1]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.768        ; -0.157     ; 2.798      ;
; -2.055 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|delayed_wrptr_g[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdemp_eq_comp_msb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.768        ; -0.576     ; 2.249      ;
; -1.856 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|delayed_wrptr_g[0]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.768        ; -0.157     ; 2.469      ;
; -1.848 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|delayed_wrptr_g[2]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.768        ; -0.157     ; 2.461      ;
; -1.815 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|delayed_wrptr_g[8]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdemp_eq_comp_msb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.768        ; -0.576     ; 2.009      ;
; -1.796 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|delayed_wrptr_g[6]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdemp_eq_comp_msb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.768        ; -0.576     ; 1.990      ;
; -1.778 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|delayed_wrptr_g[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdemp_eq_comp_msb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.768        ; -0.576     ; 1.972      ;
; -1.754 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|delayed_wrptr_g[11] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdemp_eq_comp_msb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.768        ; -0.576     ; 1.948      ;
; -1.718 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|delayed_wrptr_g[7]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdemp_eq_comp_msb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.768        ; -0.576     ; 1.912      ;
; -1.642 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|delayed_wrptr_g[8]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdemp_eq_comp_msb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.768        ; -0.126     ; 2.286      ;
; -1.548 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|delayed_wrptr_g[3]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.768        ; -0.157     ; 2.161      ;
; -1.515 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|delayed_wrptr_g[3]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.768        ; -0.150     ; 2.135      ;
; -1.514 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|delayed_wrptr_g[11] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdemp_eq_comp_msb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.768        ; -0.126     ; 2.158      ;
; -1.512 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|delayed_wrptr_g[2]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.768        ; -0.150     ; 2.132      ;
; -1.507 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|delayed_wrptr_g[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdemp_eq_comp_msb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.768        ; -0.126     ; 2.151      ;
; -1.493 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|delayed_wrptr_g[5]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.768        ; -0.150     ; 2.113      ;
; -1.440 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|delayed_wrptr_g[4]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.768        ; -0.157     ; 2.053      ;
; -1.370 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|delayed_wrptr_g[4]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.768        ; -0.150     ; 1.990      ;
; -1.350 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|delayed_wrptr_g[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdemp_eq_comp_msb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.768        ; -0.126     ; 1.994      ;
; -1.242 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|delayed_wrptr_g[0]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.768        ; -0.150     ; 1.862      ;
; -1.221 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|delayed_wrptr_g[7]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdemp_eq_comp_msb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.768        ; -0.126     ; 1.865      ;
; -1.115 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|delayed_wrptr_g[1]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.768        ; -0.150     ; 1.735      ;
; -1.095 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|delayed_wrptr_g[6]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdemp_eq_comp_msb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.768        ; -0.126     ; 1.739      ;
; -0.458 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk                                                                                            ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk                                                                                                                ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.112      ; 0.770      ;
; -0.458 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk                                                                                            ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk                                                                                                                ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.112      ; 0.770      ;
; -0.428 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk                                                                                            ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk                                                                                                                ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; 0.112      ; 0.736      ;
; -0.428 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk                                                                                            ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk                                                                                                                ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; 0.112      ; 0.736      ;
; 6.038  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[12]                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.543     ; 8.805      ;
; 6.063  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[9]                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.543     ; 8.780      ;
; 6.210  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[10]                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.543     ; 8.633      ;
; 6.301  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[11]                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.543     ; 8.542      ;
; 6.539  ; vga_driver:u_vga_driver|cnt_h[2]                                                                                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.536     ; 8.311      ;
; 6.582  ; vga_driver:u_vga_driver|cnt_v[3]                                                                                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.551     ; 8.253      ;
; 6.594  ; vga_driver:u_vga_driver|cnt_v[4]                                                                                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.551     ; 8.241      ;
; 6.658  ; vga_driver:u_vga_driver|cnt_v[1]                                                                                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.551     ; 8.177      ;
; 6.662  ; vga_driver:u_vga_driver|cnt_h[1]                                                                                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.536     ; 8.188      ;
; 6.779  ; vga_driver:u_vga_driver|cnt_v[9]                                                                                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.551     ; 8.056      ;
; 6.788  ; vga_driver:u_vga_driver|cnt_v[8]                                                                                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.551     ; 8.047      ;
; 6.795  ; vga_driver:u_vga_driver|cnt_h[0]                                                                                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.536     ; 8.055      ;
; 6.803  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[12]                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.082     ; 8.501      ;
; 6.847  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[9]                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.082     ; 8.457      ;
; 6.931  ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.551     ; 7.904      ;
; 6.942  ; vga_driver:u_vga_driver|cnt_v[0]                                                                                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.551     ; 7.893      ;
; 7.037  ; vga_driver:u_vga_driver|cnt_v[6]                                                                                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.551     ; 7.798      ;
; 7.041  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[10]                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.082     ; 8.263      ;
; 7.064  ; vga_driver:u_vga_driver|cnt_h[2]                                                                                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.075     ; 8.247      ;
; 7.098  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[12]                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.087     ; 8.201      ;
; 7.117  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[12]                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.087     ; 8.182      ;
; 7.120  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[11]                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.082     ; 8.184      ;
; 7.123  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[9]                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.087     ; 8.176      ;
; 7.142  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[9]                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.087     ; 8.157      ;
; 7.152  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[12]                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.087     ; 8.147      ;
; 7.154  ; vga_driver:u_vga_driver|cnt_h[6]                                                                                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.536     ; 7.696      ;
; 7.162  ; vga_driver:u_vga_driver|cnt_h[4]                                                                                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.536     ; 7.688      ;
; 7.172  ; vga_driver:u_vga_driver|cnt_h[5]                                                                                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.536     ; 7.678      ;
; 7.175  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[12]                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.075     ; 8.136      ;
; 7.177  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[12]                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.075     ; 8.134      ;
; 7.177  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[9]                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.087     ; 8.122      ;
; 7.178  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[12]                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.075     ; 8.133      ;
; 7.187  ; vga_driver:u_vga_driver|cnt_h[1]                                                                                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.075     ; 8.124      ;
; 7.219  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[9]                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.075     ; 8.092      ;
; 7.221  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[9]                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.075     ; 8.090      ;
; 7.222  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[9]                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.075     ; 8.089      ;
; 7.270  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[10]                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.087     ; 8.029      ;
; 7.274  ; vga_driver:u_vga_driver|cnt_v[10]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.551     ; 7.561      ;
; 7.289  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[10]                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.087     ; 8.010      ;
; 7.292  ; vga_driver:u_vga_driver|cnt_h[7]                                                                                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.536     ; 7.558      ;
; 7.307  ; vga_driver:u_vga_driver|cnt_h[3]                                                                                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.536     ; 7.543      ;
; 7.320  ; vga_driver:u_vga_driver|cnt_h[0]                                                                                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.075     ; 7.991      ;
; 7.324  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[10]                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.087     ; 7.975      ;
; 7.336  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[12]                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a7  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.524     ; 7.526      ;
; 7.361  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[11]                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.087     ; 7.938      ;
; 7.380  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[11]                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.087     ; 7.919      ;
; 7.380  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[9]                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a7  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.524     ; 7.482      ;
; 7.390  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[12]                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a6  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.524     ; 7.472      ;
; 7.413  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[10]                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.075     ; 7.898      ;
; 7.415  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[11]                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.087     ; 7.884      ;
; 7.415  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[10]                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.075     ; 7.896      ;
; 7.416  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[10]                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.075     ; 7.895      ;
; 7.417  ; vga_driver:u_vga_driver|cnt_h[8]                                                                                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.536     ; 7.433      ;
; 7.434  ; vga_driver:u_vga_driver|cnt_v[2]                                                                                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.551     ; 7.401      ;
; 7.434  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[9]                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a6  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.524     ; 7.428      ;
; 7.436  ; vga_driver:u_vga_driver|cnt_h[2]                                                                                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.068     ; 7.882      ;
; 7.438  ; vga_driver:u_vga_driver|cnt_h[2]                                                                                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.068     ; 7.880      ;
; 7.439  ; vga_driver:u_vga_driver|cnt_h[2]                                                                                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.068     ; 7.879      ;
; 7.449  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[12]                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a2  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.524     ; 7.413      ;
; 7.479  ; vga_driver:u_vga_driver|cnt_v[3]                                                                                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.095     ; 7.812      ;
; 7.491  ; vga_driver:u_vga_driver|cnt_v[4]                                                                                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.095     ; 7.800      ;
; 7.492  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[11]                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.075     ; 7.819      ;
; 7.493  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[12]                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[8]         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.250     ; 7.565      ;
; 7.493  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[12]                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[9]         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.250     ; 7.565      ;
; 7.493  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[12]                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[10]        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.250     ; 7.565      ;
; 7.493  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[12]                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[11]        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.250     ; 7.565      ;
; 7.493  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[9]                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a2  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.524     ; 7.369      ;
; 7.494  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[11]                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.075     ; 7.817      ;
; 7.495  ; vga_driver:u_vga_driver|cnt_v[3]                                                                                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.095     ; 7.796      ;
; 7.495  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[11]                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.075     ; 7.816      ;
; 7.507  ; vga_driver:u_vga_driver|cnt_v[4]                                                                                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.095     ; 7.784      ;
; 7.518  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[9]                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[8]         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.250     ; 7.540      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'sys_rst_n'                                                                                                                                                                                                                                           ;
+--------+----------------------------------------------------------------------------+------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                  ; To Node                                                                      ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------+------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; -0.508 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[13] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13]~25 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 2.917      ; 3.267      ;
; -0.498 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[20] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[20]~53 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 2.732      ; 3.214      ;
; -0.493 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10]~13 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 2.732      ; 3.200      ;
; -0.492 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[11] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11]~17 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 2.921      ; 3.256      ;
; -0.489 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[17] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[17]~41 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 2.733      ; 3.201      ;
; -0.470 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[21] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[21]~57 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 2.759      ; 3.210      ;
; -0.466 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]~9   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 2.767      ; 3.212      ;
; -0.451 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[14] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[14]~29 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 2.759      ; 3.194      ;
; -0.440 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[12] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12]~21 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 2.732      ; 3.152      ;
; -0.439 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[21] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[21]~57 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 2.733      ; 3.163      ;
; -0.426 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[12] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[12]~21 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 2.735      ; 3.142      ;
; -0.419 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[19] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19]~49 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 2.713      ; 3.123      ;
; -0.411 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[17] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17]~41 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 2.731      ; 3.123      ;
; -0.404 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[22] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22]~1  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 2.755      ; 3.146      ;
; -0.398 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[16] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[16]~37 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 2.745      ; 3.124      ;
; -0.388 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[22] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[22]~1  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 2.755      ; 3.117      ;
; -0.382 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[20] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[20]~53 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 2.755      ; 3.126      ;
; -0.378 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[23] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[23]~5  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 2.751      ; 3.111      ;
; -0.374 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[10]~13 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 2.734      ; 3.091      ;
; -0.374 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[14] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14]~29 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 2.769      ; 3.124      ;
; -0.372 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[18] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[18]~45 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 2.760      ; 3.114      ;
; -0.369 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[15] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15]~33 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 2.751      ; 3.099      ;
; -0.334 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[19] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[19]~49 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 2.730      ; 3.021      ;
; -0.302 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[16] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[16]~37 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 2.742      ; 3.025      ;
; -0.211 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[9]~9   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 2.902      ; 3.266      ;
; -0.178 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[11] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[11]~17 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 2.909      ; 3.245      ;
; -0.167 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[23] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[23]~5  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 2.743      ; 3.054      ;
; -0.085 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[15] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[15]~33 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 2.742      ; 2.979      ;
; -0.078 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[18] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18]~45 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 2.913      ; 3.144      ;
; -0.019 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[13] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[13]~25 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 2.911      ; 3.092      ;
+--------+----------------------------------------------------------------------------+------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'cam1_pclk'                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                               ; To Node                                                                                                                                                                               ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; -1.537 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdptr_g[1]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.879      ; 1.617      ;
; -1.435 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdptr_g[5]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.879      ; 1.719      ;
; -1.344 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdptr_g[3]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.879      ; 1.810      ;
; -1.342 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdptr_g[9]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.878      ; 1.811      ;
; -1.178 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdptr_g[11]                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.878      ; 1.975      ;
; -1.150 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdptr_g[2]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.879      ; 2.004      ;
; -1.087 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdptr_g[7]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.878      ; 2.066      ;
; -0.548 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdptr_g[0]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.867      ; 2.594      ;
; -0.465 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdptr_g[4]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.879      ; 2.689      ;
; -0.371 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdptr_g[6]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.878      ; 2.782      ;
; -0.341 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdptr_g[8]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.878      ; 2.812      ;
; -0.191 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdptr_g[10]                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.878      ; 2.962      ;
; 0.430  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                    ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5                    ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                    ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                    ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                    ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                    ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1                    ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4                    ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2                    ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0                    ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                         ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                       ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                         ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                       ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                         ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                       ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                         ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                       ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                         ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                       ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.437  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[1]               ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.113      ; 0.745      ;
; 0.445  ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|byte_flag                                                                                              ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|byte_flag                                                                                                            ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.044      ; 0.684      ;
; 0.447  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[7]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.341      ; 1.018      ;
; 0.460  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[9]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.341      ; 1.031      ;
; 0.464  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[8]                                                ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.101      ; 0.760      ;
; 0.471  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[7]                                                ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.101      ; 0.767      ;
; 0.505  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[0]                                                ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.050      ; 0.750      ;
; 0.509  ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                         ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                       ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.047      ; 0.751      ;
; 0.509  ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                         ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                       ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.047      ; 0.751      ;
; 0.540  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[8]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.341      ; 1.111      ;
; 0.547  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[2]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.299      ; 1.076      ;
; 0.547  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[4]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.398      ; 1.175      ;
; 0.547  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[4]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.346      ; 1.123      ;
; 0.567  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[7]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[7]                                        ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.373      ; 1.135      ;
; 0.576  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[1]               ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.113      ; 0.884      ;
; 0.581  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[8]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[8]                                        ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.373      ; 1.149      ;
; 0.592  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[10]                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[10]                                       ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.373      ; 1.160      ;
; 0.599  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[1]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.299      ; 1.128      ;
; 0.601  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7                       ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.050      ; 0.846      ;
; 0.618  ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]                                                                                         ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                                                                      ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.102      ; 0.915      ;
; 0.618  ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]                                                                                         ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                                      ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.102      ; 0.915      ;
; 0.640  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                    ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.092      ; 0.927      ;
; 0.652  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[6]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.198      ; 1.080      ;
; 0.705  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7                       ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.203      ; 1.103      ;
; 0.708  ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]                                                                                         ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                                                                      ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.208      ; 1.111      ;
; 0.709  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[2]               ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.194      ; 1.098      ;
; 0.709  ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                           ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                                         ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.047      ; 0.951      ;
; 0.713  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7                       ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.050      ; 0.958      ;
; 0.733  ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                           ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                       ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.047      ; 0.975      ;
; 0.749  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0                    ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.050      ; 0.994      ;
; 0.751  ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                         ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                       ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.047      ; 0.993      ;
; 0.766  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[8]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.289      ; 1.285      ;
; 0.774  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[2]               ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.194      ; 1.163      ;
; 0.774  ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                           ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                       ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.047      ; 1.016      ;
; 0.790  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[2]               ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.194      ; 1.179      ;
; 0.801  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[3]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.398      ; 1.429      ;
; 0.806  ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]                                                                                         ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                                                      ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.102      ; 1.103      ;
; 0.810  ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]                                                                                         ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                                                                      ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.102      ; 1.107      ;
; 0.818  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[7]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.289      ; 1.337      ;
; 0.838  ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                         ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                       ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.168      ; 1.201      ;
; 0.842  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[7]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.242      ; 1.314      ;
; 0.847  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[9]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.289      ; 1.366      ;
; 0.850  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[9]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.242      ; 1.322      ;
; 0.857  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[7]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.238      ; 1.325      ;
; 0.860  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[9]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.238      ; 1.328      ;
; 0.866  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[5]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.289      ; 1.385      ;
; 0.870  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[8]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.238      ; 1.338      ;
; 0.874  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[1]                                                ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.090      ; 1.159      ;
; 0.885  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[6]                                                ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.173      ; 1.253      ;
; 0.889  ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                         ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                       ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.047      ; 1.131      ;
; 0.902  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[10]                                               ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.149      ; 1.246      ;
; 0.906  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1                    ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.041      ; 1.142      ;
; 0.912  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[11]                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.341      ; 1.483      ;
; 0.917  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[6]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.194      ; 1.341      ;
; 0.919  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1                    ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.041      ; 1.155      ;
; 0.922  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[3]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.346      ; 1.498      ;
; 0.931  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[2]                                                ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.049      ; 1.175      ;
; 0.932  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[0]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.194      ; 1.356      ;
; 0.933  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[0]               ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.049      ; 1.177      ;
; 0.934  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[6]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[6]                                        ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.329      ; 1.458      ;
; 0.953  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4                    ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.010      ; 1.158      ;
; 0.953  ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]                                                                                         ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                                                      ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.233      ; 1.381      ;
; 0.958  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[5]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.242      ; 1.430      ;
; 0.964  ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                         ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                       ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.047      ; 1.206      ;
; 0.965  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2                    ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.142      ; 1.302      ;
; 0.967  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[5]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.238      ; 1.435      ;
; 0.982  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[2]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.398      ; 1.610      ;
; 1.002  ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                           ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                       ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.168      ; 1.365      ;
; 1.024  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[1]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.295      ; 1.549      ;
; 1.037  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[11]                                               ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.149      ; 1.381      ;
; 1.041  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[10]                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.341      ; 1.612      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'sys_rst_n'                                                                                                                                                                                                                                            ;
+--------+----------------------------------------------------------------------------+------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                  ; To Node                                                                      ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------+------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; -0.885 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[18] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18]~45 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 3.396      ; 2.591      ;
; -0.872 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[13] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[13]~25 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 3.395      ; 2.603      ;
; -0.814 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[11] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[11]~17 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 3.394      ; 2.660      ;
; -0.796 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[9]~9   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 3.386      ; 2.670      ;
; -0.773 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[11] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11]~17 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 3.406      ; 2.713      ;
; -0.770 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[13] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13]~25 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 3.402      ; 2.712      ;
; -0.721 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[15] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[15]~33 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 3.220      ; 2.579      ;
; -0.702 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[23] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[23]~5  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 3.221      ; 2.599      ;
; -0.668 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[18] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[18]~45 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 3.238      ; 2.650      ;
; -0.664 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[16] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[16]~37 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 3.220      ; 2.636      ;
; -0.660 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[20] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[20]~53 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 3.233      ; 2.653      ;
; -0.646 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[23] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[23]~5  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 3.229      ; 2.663      ;
; -0.646 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[14] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14]~29 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 3.247      ; 2.681      ;
; -0.640 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[22] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[22]~1  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 3.232      ; 2.672      ;
; -0.635 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[19] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[19]~49 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 3.207      ; 2.652      ;
; -0.630 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[15] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15]~33 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 3.228      ; 2.678      ;
; -0.626 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[17] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17]~41 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 3.208      ; 2.662      ;
; -0.615 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[22] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22]~1  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 3.232      ; 2.697      ;
; -0.610 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[12] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12]~21 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 3.210      ; 2.680      ;
; -0.602 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[14] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[14]~29 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 3.237      ; 2.715      ;
; -0.598 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[21] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[21]~57 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 3.210      ; 2.692      ;
; -0.596 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[10]~13 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 3.211      ; 2.695      ;
; -0.593 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[16] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[16]~37 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 3.223      ; 2.710      ;
; -0.574 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[12] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[12]~21 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 3.213      ; 2.719      ;
; -0.572 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10]~13 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 3.209      ; 2.717      ;
; -0.569 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[21] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[21]~57 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 3.237      ; 2.748      ;
; -0.568 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[19] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19]~49 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 3.190      ; 2.702      ;
; -0.565 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]~9   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 3.246      ; 2.761      ;
; -0.564 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[17] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[17]~41 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 3.211      ; 2.727      ;
; -0.516 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[20] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[20]~53 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 3.209      ; 2.773      ;
+--------+----------------------------------------------------------------------------+------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'cam0_pclk'                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                               ; To Node                                                                                                                                                                              ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; -0.779 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdptr_g[5]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.684      ; 2.180      ;
; -0.769 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdptr_g[1]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.684      ; 2.190      ;
; -0.734 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdptr_g[7]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.696      ; 2.237      ;
; -0.722 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdptr_g[10]                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.696      ; 2.249      ;
; -0.638 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdptr_g[0]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.684      ; 2.321      ;
; -0.633 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdptr_g[2]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.684      ; 2.326      ;
; -0.563 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdptr_g[8]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.696      ; 2.408      ;
; -0.560 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdptr_g[3]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.684      ; 2.399      ;
; -0.495 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdptr_g[9]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.696      ; 2.476      ;
; -0.473 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdptr_g[6]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.696      ; 2.498      ;
; -0.404 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdptr_g[11]                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.696      ; 2.567      ;
; -0.305 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdptr_g[4]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.695      ; 2.665      ;
; 0.430  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5                   ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2                   ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                   ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                   ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                   ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                  ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4                   ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                  ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1                   ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                         ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                      ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                         ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                      ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                         ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                      ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                   ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                         ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                      ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                         ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                      ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0                   ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.445  ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|byte_flag                                                                                              ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|byte_flag                                                                                                           ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.044      ; 0.684      ;
; 0.498  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[6]                                               ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.081      ; 0.774      ;
; 0.522  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0                   ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.050      ; 0.767      ;
; 0.539  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[3]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0 ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.313      ; 1.082      ;
; 0.549  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[7]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0 ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.313      ; 1.092      ;
; 0.552  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[0]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0 ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.313      ; 1.095      ;
; 0.559  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[9]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0 ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.625      ; 1.414      ;
; 0.567  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[2]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0 ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.313      ; 1.110      ;
; 0.571  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[4]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0 ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.629      ; 1.430      ;
; 0.575  ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]                                                                                         ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                                                     ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.097      ; 0.867      ;
; 0.575  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[5]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0 ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.313      ; 1.118      ;
; 0.579  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[2]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0 ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.591      ; 1.400      ;
; 0.583  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[7]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0 ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.591      ; 1.404      ;
; 0.603  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[8]                                               ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.118      ; 0.916      ;
; 0.615  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[1]              ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.081      ; 0.891      ;
; 0.619  ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]                                                                                         ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                                                     ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.099      ; 0.913      ;
; 0.621  ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]                                                                                         ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                                                      ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.097      ; 0.913      ;
; 0.622  ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]                                                                                         ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                                                                     ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.099      ; 0.916      ;
; 0.623  ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]                                                                                         ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                                     ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.097      ; 0.915      ;
; 0.624  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[0]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0 ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.591      ; 1.445      ;
; 0.684  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4                   ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.040      ; 0.919      ;
; 0.689  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[5]                                               ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.081      ; 0.965      ;
; 0.692  ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                           ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                                        ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.048      ; 0.935      ;
; 0.715  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[1]              ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.081      ; 0.991      ;
; 0.735  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1                   ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.119      ; 1.049      ;
; 0.739  ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                           ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                      ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.048      ; 0.982      ;
; 0.740  ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                         ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                      ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.050      ; 0.985      ;
; 0.750  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                  ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.049      ; 0.994      ;
; 0.753  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                   ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.049      ; 0.997      ;
; 0.760  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                   ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.049      ; 1.004      ;
; 0.776  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                  ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.049      ; 1.020      ;
; 0.788  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                   ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.049      ; 1.032      ;
; 0.796  ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                         ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                      ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.050      ; 1.041      ;
; 0.827  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[9]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0 ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.347      ; 1.404      ;
; 0.830  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2                   ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.119      ; 1.144      ;
; 0.830  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[4]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0 ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.351      ; 1.411      ;
; 0.833  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[2]              ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.118      ; 1.146      ;
; 0.837  ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]                                                                                         ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                                                                     ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.099      ; 1.131      ;
; 0.839  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[5]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0 ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.591      ; 1.660      ;
; 0.851  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[6]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0 ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.591      ; 1.672      ;
; 0.858  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[10]                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0 ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.313      ; 1.401      ;
; 0.865  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1                   ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.119      ; 1.179      ;
; 0.886  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[9]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[9]                                       ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.354      ; 1.435      ;
; 0.894  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[8]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0 ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.591      ; 1.715      ;
; 0.901  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[8]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[8]                                       ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.337      ; 1.433      ;
; 0.902  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[10]                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0 ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.591      ; 1.723      ;
; 0.903  ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                           ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                      ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.048      ; 1.146      ;
; 0.907  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[6]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[6]                                       ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.337      ; 1.439      ;
; 0.909  ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_datain_reg0  ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.178      ; 1.317      ;
; 0.916  ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_datain_reg0  ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.178      ; 1.324      ;
; 0.917  ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_datain_reg0  ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.456      ; 1.603      ;
; 0.931  ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                         ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                      ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.050      ; 1.176      ;
; 0.932  ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_datain_reg0  ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.178      ; 1.340      ;
; 0.966  ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_datain_reg0  ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.456      ; 1.652      ;
; 0.976  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7                      ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.176      ; 1.347      ;
; 0.985  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                   ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.052      ; 1.232      ;
; 0.997  ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                         ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                      ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.047      ; 1.239      ;
; 1.008  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7                      ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.176      ; 1.379      ;
; 1.032  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[1]              ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; -0.014     ; 1.213      ;
; 1.040  ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|byte_flag                                                                                              ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                                        ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.179      ; 1.414      ;
; 1.047  ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]                                                                                         ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                                                                      ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.178      ; 1.420      ;
; 1.052  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[9]                                               ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.099      ; 1.346      ;
; 1.082  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[11]                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[11]                                      ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.337      ; 1.614      ;
; 1.089  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7                      ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.154      ; 1.438      ;
; 1.091  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                   ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.052      ; 1.338      ;
; 1.106  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[1]              ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.118      ; 1.419      ;
; 1.111  ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_we_reg       ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.532      ; 1.873      ;
; 1.115  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2                   ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.052      ; 1.362      ;
; 1.118  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2                   ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.119      ; 1.432      ;
; 1.121  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[3]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0 ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.591      ; 1.942      ;
; 1.125  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[11]                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0 ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.313      ; 1.668      ;
; 1.127  ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_we_reg       ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.254      ; 1.611      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                               ; To Node                                                                                                                                                                              ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; -0.334 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk                                                                                                                    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk                                                                                                                                 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; -0.004       ; 0.487      ; 0.684      ;
; -0.334 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk                                                                                                                    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk                                                                                                                                 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; -0.004       ; 0.487      ; 0.684      ;
; -0.317 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk                                                                                                                    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk                                                                                                                                 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.487      ; 0.705      ;
; -0.317 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk                                                                                                                    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk                                                                                                                                 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.487      ; 0.705      ;
; 0.382  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.669      ;
; 0.383  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.669      ;
; 0.401  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a0                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a1                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a3                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a5                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a4                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a6                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a7                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a2                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a0                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a1                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a5                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a7                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a6                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a4                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a3                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a2                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.482  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|parity4         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a1                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.749      ;
; 0.485  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|parity4         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a0                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.753      ;
; 0.485  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|parity4         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a1                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.753      ;
; 0.485  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a4                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.753      ;
; 0.485  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|parity4         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a0                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.752      ;
; 0.487  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[0]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.755      ;
; 0.492  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[1]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.759      ;
; 0.493  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a3                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.761      ;
; 0.500  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a6                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.767      ;
; 0.508  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.541      ; 1.244      ;
; 0.509  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.541      ; 1.245      ;
; 0.512  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.541      ; 1.248      ;
; 0.518  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.348      ; 1.096      ;
; 0.524  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.348      ; 1.102      ;
; 0.538  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.348      ; 1.116      ;
; 0.545  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.348      ; 1.123      ;
; 0.556  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.348      ; 1.134      ;
; 0.578  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|parity4                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.845      ;
; 0.580  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|parity4                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.848      ;
; 0.580  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.348      ; 1.158      ;
; 0.600  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[12]                                                                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[12]                                                                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.886      ;
; 0.603  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[1]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.870      ;
; 0.615  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[0]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.882      ;
; 0.617  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[0]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.885      ;
; 0.646  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a2                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.914      ;
; 0.651  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[0]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.918      ;
; 0.670  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a6                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.938      ;
; 0.672  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a7                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.940      ;
; 0.673  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[1]                                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[1]                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.959      ;
; 0.674  ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|clk_cnt[1]                                                                                                                 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|clk_cnt[1]                                                                                                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 0.959      ;
; 0.675  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[1]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.943      ;
; 0.675  ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|clk_cnt[9]                                                                                                                 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|clk_cnt[9]                                                                                                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 0.960      ;
; 0.675  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[3]                                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[3]                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.961      ;
; 0.676  ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|clk_cnt[7]                                                                                                                 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|clk_cnt[7]                                                                                                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 0.961      ;
; 0.676  ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|clk_cnt[2]                                                                                                                 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|clk_cnt[2]                                                                                                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 0.961      ;
; 0.677  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[7]                                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[7]                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.963      ;
; 0.677  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[5]                                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[5]                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.963      ;
; 0.677  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[4]                                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[4]                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.963      ;
; 0.677  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a7                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.944      ;
; 0.678  ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|clk_cnt[3]                                                                                                                 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|clk_cnt[3]                                                                                                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 0.963      ;
; 0.679  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[6]                                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[6]                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.965      ;
; 0.680  ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|clk_cnt[8]                                                                                                                 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|clk_cnt[8]                                                                                                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 0.965      ;
; 0.680  ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|clk_cnt[6]                                                                                                                 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|clk_cnt[6]                                                                                                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 0.965      ;
; 0.680  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[8]                                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[8]                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.966      ;
; 0.680  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[2]                                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[2]                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.966      ;
; 0.681  ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|clk_cnt[4]                                                                                                                 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|clk_cnt[4]                                                                                                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 0.966      ;
; 0.686  ; vga_driver:u_vga_driver|cnt_h[1]                                                                                                                                        ; vga_driver:u_vga_driver|cnt_h[1]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 0.971      ;
; 0.686  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|parity4                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.954      ;
; 0.687  ; vga_driver:u_vga_driver|cnt_h[2]                                                                                                                                        ; vga_driver:u_vga_driver|cnt_h[2]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 0.972      ;
; 0.688  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[11]                                                                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[11]                                                                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.974      ;
; 0.688  ; vga_driver:u_vga_driver|cnt_v[8]                                                                                                                                        ; vga_driver:u_vga_driver|cnt_v[8]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.975      ;
; 0.689  ; vga_driver:u_vga_driver|cnt_v[6]                                                                                                                                        ; vga_driver:u_vga_driver|cnt_v[6]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.976      ;
; 0.689  ; vga_driver:u_vga_driver|cnt_h[3]                                                                                                                                        ; vga_driver:u_vga_driver|cnt_h[3]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 0.974      ;
; 0.690  ; vga_driver:u_vga_driver|cnt_v[1]                                                                                                                                        ; vga_driver:u_vga_driver|cnt_v[1]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.977      ;
; 0.690  ; vga_driver:u_vga_driver|cnt_v[10]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[10]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.977      ;
; 0.692  ; vga_driver:u_vga_driver|cnt_v[3]                                                                                                                                        ; vga_driver:u_vga_driver|cnt_v[3]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.979      ;
; 0.693  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[10]                                                                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[10]                                                                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.979      ;
; 0.693  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|parity4                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.960      ;
; 0.695  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[9]                                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[9]                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.981      ;
; 0.696  ; vga_driver:u_vga_driver|cnt_v[2]                                                                                                                                        ; vga_driver:u_vga_driver|cnt_v[2]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.983      ;
; 0.698  ; vga_driver:u_vga_driver|cnt_h[9]                                                                                                                                        ; vga_driver:u_vga_driver|cnt_h[9]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 0.983      ;
; 0.699  ; vga_driver:u_vga_driver|cnt_h[10]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[10]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 0.984      ;
; 0.699  ; vga_driver:u_vga_driver|cnt_h[8]                                                                                                                                        ; vga_driver:u_vga_driver|cnt_h[8]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 0.984      ;
; 0.699  ; vga_driver:u_vga_driver|cnt_h[7]                                                                                                                                        ; vga_driver:u_vga_driver|cnt_h[7]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 0.984      ;
; 0.699  ; vga_driver:u_vga_driver|cnt_h[5]                                                                                                                                        ; vga_driver:u_vga_driver|cnt_h[5]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 0.984      ;
; 0.703  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[0]                                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[0]                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.989      ;
; 0.703  ; vga_driver:u_vga_driver|cnt_v[5]                                                                                                                                        ; vga_driver:u_vga_driver|cnt_v[5]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.990      ;
; 0.703  ; vga_driver:u_vga_driver|cnt_h[4]                                                                                                                                        ; vga_driver:u_vga_driver|cnt_h[4]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 0.988      ;
; 0.704  ; vga_driver:u_vga_driver|cnt_v[0]                                                                                                                                        ; vga_driver:u_vga_driver|cnt_v[0]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.991      ;
; 0.704  ; vga_driver:u_vga_driver|cnt_h[0]                                                                                                                                        ; vga_driver:u_vga_driver|cnt_h[0]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 0.989      ;
; 0.705  ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|clk_cnt[0]                                                                                                                 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|clk_cnt[0]                                                                                                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 0.990      ;
; 0.709  ; vga_driver:u_vga_driver|cnt_v[4]                                                                                                                                        ; vga_driver:u_vga_driver|cnt_v[4]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.996      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                ; To Node                                                                                                                                                                               ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.382 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_ref_req                                                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_ref_req                                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[0]                                                                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[0]                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.383 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a7                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a7                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.384 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.385 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a7                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a7                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a6                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a6                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.669      ;
; 0.386 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.669      ;
; 0.386 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.669      ;
; 0.386 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.669      ;
; 0.386 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.669      ;
; 0.386 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.669      ;
; 0.386 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.669      ;
; 0.386 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.669      ;
; 0.386 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.669      ;
; 0.386 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.669      ;
; 0.399 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.684      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a2                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a2                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a0                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a0                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a1                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a1                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a6                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a6                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a3                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a3                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a5                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a5                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a4                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a4                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0]                                                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0]                                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2]                                                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2]                                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr1[22]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr1[22]                                                                                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag1                                                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag1                                                                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sw_bank_en1                                                                                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sw_bank_en1                                                                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                                                            ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|state.sdram_done                                                                                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|state.sdram_done                                                                                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a0                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a0                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a3                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a3                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a4                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a4                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a5                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a5                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a1                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a1                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a2                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a2                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag0                                                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag0                                                                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sw_bank_en0                                                                                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sw_bank_en0                                                                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.447 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[0]                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|parity4                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.715      ;
; 0.450 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[0]                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.718      ;
; 0.451 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|wrptr_g[4]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.099      ;
; 0.456 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.741      ;
; 0.470 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|parity4                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a1                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.472 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.757      ;
; 0.473 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|parity4                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a0                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.741      ;
; 0.474 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.741      ;
; 0.474 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.742      ;
; 0.479 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.763      ;
; 0.482 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a1                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[0]               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.750      ;
; 0.484 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|wrptr_g[5]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.417      ; 1.131      ;
; 0.491 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.759      ;
; 0.497 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[0]               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.765      ;
; 0.514 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|wrptr_g[6]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.417      ; 1.161      ;
; 0.523 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|wrptr_g[7]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|dffpipe_qe9:ws_bwp|dffe10a[7]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.542      ; 1.260      ;
; 0.525 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a1                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~portb_address_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.346      ; 1.101      ;
; 0.527 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|wrptr_g[0]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.445      ; 1.202      ;
; 0.531 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.800      ;
; 0.546 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr1[22]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[22]~_emulated                                                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.533      ; 1.274      ;
; 0.551 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|wrptr_g[2]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.445      ; 1.226      ;
; 0.569 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|alt_synch_pipe_2e8:rs_dgwp|dffpipe_te9:dffpipe10|dffe11a[1]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|dffpipe_qe9:rs_bwp|dffe10a[1]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.856      ;
; 0.570 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|wrptr_g[2]                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.549      ; 1.314      ;
; 0.576 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe3|dffe4a[10]   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|dffpipe_qe9:ws_brp|dffe10a[10]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.863      ;
; 0.577 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[1]                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|parity4                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.845      ;
; 0.578 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|alt_synch_pipe_2e8:rs_dgwp|dffpipe_te9:dffpipe10|dffe11a[7]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|dffpipe_qe9:rs_bwp|dffe10a[7]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.863      ;
; 0.579 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[2]                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|parity4                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.846      ;
; 0.579 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe3|dffe4a[7]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|dffpipe_qe9:ws_brp|dffe10a[7]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.866      ;
; 0.579 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|alt_synch_pipe_2e8:rs_dgwp|dffpipe_te9:dffpipe10|dffe11a[4]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|dffpipe_qe9:rs_bwp|dffe10a[4]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.866      ;
; 0.580 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|alt_synch_pipe_2e8:rs_dgwp|dffpipe_te9:dffpipe10|dffe11a[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|dffpipe_qe9:rs_bwp|dffe10a[10]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.865      ;
; 0.583 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.852      ;
; 0.589 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe3|dffe4a[11]   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|dffpipe_qe9:ws_brp|dffe10a[10]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.876      ;
; 0.600 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|wrptr_g[2]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|dffpipe_qe9:ws_bwp|dffe10a[2]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.867      ;
; 0.617 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[12]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12]~_emulated                                                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.885      ;
; 0.624 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a2                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[0]               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.891      ;
; 0.624 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdptr_g[5]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|dffpipe_qe9:rs_brp|dffe10a[5]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.616      ; 1.435      ;
; 0.624 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[20]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[20]~_emulated                                                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.892      ;
; 0.630 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[0]               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.898      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk'                                                                                                                                                                                                                                                                                                              ;
+-------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                     ; To Node                                                                                                                                         ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.386 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]  ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]                                                                    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.088      ; 0.669      ;
; 0.387 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]    ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]                                                                      ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.087      ; 0.669      ;
; 0.403 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cur_state.st_idle                ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cur_state.st_idle                                                                                  ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cur_state.st_sladdr              ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cur_state.st_sladdr                                                                                ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.071      ; 0.669      ;
; 0.404 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done          ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                                                            ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 0.669      ;
; 0.474 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_exec           ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]                                                                      ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.087      ; 0.756      ;
; 0.613 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[14] ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[14]                                                                   ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.088      ; 0.896      ;
; 0.644 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[4]                           ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[5]                                                                                             ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.490      ; 1.329      ;
; 0.677 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cur_state.st_addr8               ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cur_state.st_data_wr                                                                               ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.071      ; 0.943      ;
; 0.678 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.088      ; 0.961      ;
; 0.678 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]                                                                    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.088      ; 0.961      ;
; 0.680 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]  ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]                                                                    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.088      ; 0.963      ;
; 0.683 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]                                                                    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.088      ; 0.966      ;
; 0.686 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]    ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]                                                                      ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.124      ; 1.005      ;
; 0.692 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]                                                                    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.088      ; 0.975      ;
; 0.692 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]  ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]                                                                    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.088      ; 0.975      ;
; 0.693 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11]                                                                   ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.088      ; 0.976      ;
; 0.693 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]  ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]                                                                    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.088      ; 0.976      ;
; 0.694 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10] ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10]                                                                   ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.088      ; 0.977      ;
; 0.697 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]                                                                    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.088      ; 0.980      ;
; 0.699 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]    ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]                                                                      ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.088      ; 0.982      ;
; 0.701 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[13] ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[13]                                                                   ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.088      ; 0.984      ;
; 0.702 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]    ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]                                                                      ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.088      ; 0.985      ;
; 0.702 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]    ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]                                                                      ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.088      ; 0.985      ;
; 0.702 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]    ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]                                                                      ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.088      ; 0.985      ;
; 0.702 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12] ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12]                                                                   ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.088      ; 0.985      ;
; 0.704 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]    ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]                                                                      ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.088      ; 0.987      ;
; 0.706 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]    ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]                                                                      ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.088      ; 0.989      ;
; 0.708 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[5]                           ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[5]                                                                                             ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.088      ; 0.991      ;
; 0.714 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]                                                                    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.088      ; 0.997      ;
; 0.730 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[1]                           ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[1]                                                                                             ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.088      ; 1.013      ;
; 0.735 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[0]                           ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[0]                                                                                             ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.088      ; 1.018      ;
; 0.735 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[2]                           ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[2]                                                                                             ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.071      ; 1.001      ;
; 0.738 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[6]                           ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[6]                                                                                             ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.071      ; 1.004      ;
; 0.744 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[4]                           ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[4]                                                                                             ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.071      ; 1.010      ;
; 0.749 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[3]                           ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[3]                                                                                             ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.071      ; 1.015      ;
; 0.749 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cur_state.st_idle                ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cur_state.st_sladdr                                                                                ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.071      ; 1.015      ;
; 0.755 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[3]                           ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[5]                                                                                             ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.490      ; 1.440      ;
; 0.757 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[2]                           ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[5]                                                                                             ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.490      ; 1.442      ;
; 0.762 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cur_state.st_stop                ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|sda_dir                                                                                            ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.444      ; 1.401      ;
; 0.773 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[3]                           ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|st_done                                                                                            ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.071      ; 1.039      ;
; 0.817 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[3]                           ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|i2c_done                                                                                           ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.524      ; 1.536      ;
; 0.821 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]    ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.026      ; 1.077      ;
; 0.822 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]    ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.026      ; 1.078      ;
; 0.824 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]    ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.026      ; 1.080      ;
; 0.844 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]    ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.026      ; 1.100      ;
; 0.847 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]    ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.026      ; 1.103      ;
; 0.851 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]  ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]                                                                    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.088      ; 1.134      ;
; 0.862 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]    ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]                                                                      ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.088      ; 1.145      ;
; 0.864 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cur_state.st_data_wr             ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|sda_dir                                                                                            ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.444      ; 1.503      ;
; 0.876 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cur_state.st_addr16              ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cur_state.st_addr8                                                                                 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.071      ; 1.142      ;
; 0.923 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cur_state.st_stop                ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cur_state.st_idle                                                                                  ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.073      ; 1.191      ;
; 0.943 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|st_done                          ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cur_state.st_idle                                                                                  ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.072      ; 1.210      ;
; 0.971 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|st_done                          ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cur_state.st_sladdr                                                                                ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.072      ; 1.238      ;
; 0.975 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]    ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.062      ; 1.267      ;
; 0.977 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|Ram0~0             ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[14]                                                                                         ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.053      ; 1.225      ;
; 0.977 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[3]                           ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[1]                                                                                             ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.490      ; 1.662      ;
; 0.977 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[3]                           ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[0]                                                                                             ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.490      ; 1.662      ;
; 0.986 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]    ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]                                                                      ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.124      ; 1.305      ;
; 0.997 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.088      ; 1.280      ;
; 1.000 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]    ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.026      ; 1.256      ;
; 1.000 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]                                                                    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.088      ; 1.283      ;
; 1.001 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]    ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]                                                                      ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.124      ; 1.320      ;
; 1.002 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]                                                                    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.088      ; 1.285      ;
; 1.004 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]  ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]                                                                    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.088      ; 1.287      ;
; 1.009 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]    ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.026      ; 1.265      ;
; 1.011 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]                                                                    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.088      ; 1.294      ;
; 1.012 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]                                                                    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.088      ; 1.295      ;
; 1.012 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12]                                                                   ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.088      ; 1.295      ;
; 1.012 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]                                                                    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.088      ; 1.295      ;
; 1.015 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10]                                                                   ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.088      ; 1.298      ;
; 1.016 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]  ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]                                                                    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.088      ; 1.299      ;
; 1.017 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]  ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]                                                                    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.088      ; 1.300      ;
; 1.017 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]                                                                    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.088      ; 1.300      ;
; 1.018 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10] ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11]                                                                   ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.088      ; 1.301      ;
; 1.020 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[13] ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[14]                                                                   ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.088      ; 1.303      ;
; 1.021 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]    ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]                                                                      ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.088      ; 1.304      ;
; 1.021 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]    ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]                                                                      ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.088      ; 1.304      ;
; 1.023 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]    ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]                                                                      ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.088      ; 1.306      ;
; 1.026 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12] ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[13]                                                                   ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.088      ; 1.309      ;
; 1.026 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]    ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]                                                                      ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.088      ; 1.309      ;
; 1.026 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]    ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]                                                                      ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.088      ; 1.309      ;
; 1.026 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]                                                                    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.088      ; 1.309      ;
; 1.027 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[13]                                                                   ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.088      ; 1.310      ;
; 1.029 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]                                                                    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.088      ; 1.312      ;
; 1.030 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[0]                           ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[1]                                                                                             ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.088      ; 1.313      ;
; 1.031 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11]                                                                   ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.088      ; 1.314      ;
; 1.036 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]    ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]                                                                      ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.088      ; 1.319      ;
; 1.038 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]    ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]                                                                      ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.088      ; 1.321      ;
; 1.040 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[2]                           ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|st_done                                                                                            ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.071      ; 1.306      ;
; 1.054 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[2]                           ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[3]                                                                                             ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.071      ; 1.320      ;
; 1.063 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_exec           ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]                                                                      ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.124      ; 1.382      ;
; 1.063 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_exec           ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]                                                                      ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.124      ; 1.382      ;
; 1.063 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_exec           ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]                                                                      ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.124      ; 1.382      ;
; 1.063 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_exec           ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]                                                                      ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.124      ; 1.382      ;
; 1.063 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_exec           ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]                                                                      ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.124      ; 1.382      ;
; 1.063 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_exec           ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]                                                                      ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.124      ; 1.382      ;
; 1.063 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_exec           ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]                                                                      ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.124      ; 1.382      ;
; 1.064 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cur_state.st_sladdr              ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|sda_dir                                                                                            ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.442      ; 1.701      ;
; 1.069 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[2]                           ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[4]                                                                                             ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.071      ; 1.335      ;
+-------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk'                                                                                                                                                                                                                                            ;
+-------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                     ; To Node                                                                       ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.386 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]    ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.088      ; 0.669      ;
; 0.386 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]  ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.088      ; 0.669      ;
; 0.403 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cur_state.st_sladdr              ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cur_state.st_sladdr              ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cur_state.st_idle                ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cur_state.st_idle                ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.071      ; 0.669      ;
; 0.404 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done          ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done          ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 0.669      ;
; 0.478 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cur_state.st_idle                ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cur_state.st_sladdr              ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.071      ; 0.744      ;
; 0.613 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[14] ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[14] ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.088      ; 0.896      ;
; 0.652 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[4]                           ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[5]                           ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.486      ; 1.333      ;
; 0.667 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[4]                           ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[6]                           ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.486      ; 1.348      ;
; 0.670 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cur_state.st_addr16              ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cur_state.st_addr8               ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.071      ; 0.936      ;
; 0.678 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.088      ; 0.961      ;
; 0.678 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.088      ; 0.961      ;
; 0.680 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]  ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.088      ; 0.963      ;
; 0.683 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cur_state.st_sladdr              ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cur_state.st_addr16              ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.071      ; 0.949      ;
; 0.683 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.088      ; 0.966      ;
; 0.692 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]  ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.088      ; 0.975      ;
; 0.692 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.088      ; 0.975      ;
; 0.693 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]  ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.088      ; 0.976      ;
; 0.693 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.088      ; 0.976      ;
; 0.694 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10] ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10] ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.088      ; 0.977      ;
; 0.697 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.088      ; 0.980      ;
; 0.701 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]    ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.088      ; 0.984      ;
; 0.701 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12] ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12] ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.088      ; 0.984      ;
; 0.701 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[13] ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[13] ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.088      ; 0.984      ;
; 0.704 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[6]                           ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[6]                           ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.087      ; 0.986      ;
; 0.705 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]    ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.088      ; 0.988      ;
; 0.709 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]    ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.088      ; 0.992      ;
; 0.710 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[1]                           ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[1]                           ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.087      ; 0.992      ;
; 0.714 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.088      ; 0.997      ;
; 0.724 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]    ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.088      ; 1.007      ;
; 0.735 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[2]                           ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[2]                           ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.087      ; 1.017      ;
; 0.746 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[5]                           ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[5]                           ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.087      ; 1.028      ;
; 0.748 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[3]                           ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[3]                           ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.071      ; 1.014      ;
; 0.748 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[4]                           ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[4]                           ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.071      ; 1.014      ;
; 0.757 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[3]                           ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[5]                           ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.486      ; 1.438      ;
; 0.768 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[0]                           ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[0]                           ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.087      ; 1.050      ;
; 0.779 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[3]                           ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[6]                           ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.486      ; 1.460      ;
; 0.813 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cur_state.st_addr16              ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|sda_dir                          ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.476      ; 1.484      ;
; 0.837 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[3]                           ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|st_done                          ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.071      ; 1.103      ;
; 0.861 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]  ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.089      ; 1.145      ;
; 0.862 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]    ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.088      ; 1.145      ;
; 0.923 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cur_state.st_addr8               ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|sda_dir                          ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.476      ; 1.594      ;
; 0.938 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cur_state.st_data_wr             ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cur_state.st_stop                ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 1.203      ;
; 0.952 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12] ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.087      ; 1.234      ;
; 0.994 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cur_state.st_addr8               ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cur_state.st_data_wr             ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.056      ; 1.245      ;
; 0.997 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.088      ; 1.280      ;
; 1.000 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.088      ; 1.283      ;
; 1.002 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.088      ; 1.285      ;
; 1.004 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]  ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.088      ; 1.287      ;
; 1.011 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.088      ; 1.294      ;
; 1.012 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.088      ; 1.295      ;
; 1.012 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12] ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.088      ; 1.295      ;
; 1.012 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.088      ; 1.295      ;
; 1.015 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10] ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.088      ; 1.298      ;
; 1.016 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]  ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.088      ; 1.299      ;
; 1.017 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]  ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.088      ; 1.300      ;
; 1.017 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.088      ; 1.300      ;
; 1.018 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10] ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.088      ; 1.301      ;
; 1.020 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]    ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.088      ; 1.303      ;
; 1.020 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[13] ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[14] ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.088      ; 1.303      ;
; 1.024 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]    ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.088      ; 1.307      ;
; 1.024 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]    ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.088      ; 1.307      ;
; 1.025 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12] ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[13] ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.088      ; 1.308      ;
; 1.026 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.088      ; 1.309      ;
; 1.027 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[13] ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.088      ; 1.310      ;
; 1.029 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.088      ; 1.312      ;
; 1.031 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.088      ; 1.314      ;
; 1.034 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[1]                           ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[2]                           ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.087      ; 1.316      ;
; 1.035 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]    ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.088      ; 1.318      ;
; 1.039 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]    ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.088      ; 1.322      ;
; 1.039 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]    ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.088      ; 1.322      ;
; 1.041 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cur_state.st_stop                ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cur_state.st_idle                ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.085      ; 1.321      ;
; 1.050 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]    ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.088      ; 1.333      ;
; 1.063 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[0]                           ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[1]                           ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.087      ; 1.345      ;
; 1.070 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[5]                           ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[6]                           ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.087      ; 1.352      ;
; 1.072 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[3]                           ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[4]                           ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.071      ; 1.338      ;
; 1.078 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]    ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.088      ; 1.361      ;
; 1.078 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|i2c_done                         ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|i2c_done                         ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.087      ; 1.360      ;
; 1.078 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[0]                           ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[2]                           ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.087      ; 1.360      ;
; 1.082 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[13] ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.087      ; 1.364      ;
; 1.083 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|Ram0~0             ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[9]                        ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; -0.295     ; 0.983      ;
; 1.083 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|Ram0~0             ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[11]                       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; -0.295     ; 0.983      ;
; 1.083 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|Ram0~0             ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[15]                       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; -0.295     ; 0.983      ;
; 1.083 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|Ram0~0             ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[13]                       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; -0.295     ; 0.983      ;
; 1.083 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|Ram0~0             ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[12]                       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; -0.295     ; 0.983      ;
; 1.083 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|Ram0~0             ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|data_wr_t[6]                     ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; -0.295     ; 0.983      ;
; 1.083 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|Ram0~0             ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|data_wr_t[2]                     ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; -0.295     ; 0.983      ;
; 1.084 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|Ram0~0             ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[8]                        ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; -0.295     ; 0.984      ;
; 1.084 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|Ram0~0             ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[10]                       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; -0.295     ; 0.984      ;
; 1.084 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|Ram0~0             ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|data_wr_t[1]                     ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; -0.295     ; 0.984      ;
; 1.084 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|Ram0~0             ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|data_wr_t[7]                     ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; -0.295     ; 0.984      ;
; 1.084 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|Ram0~0             ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|data_wr_t[3]                     ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; -0.295     ; 0.984      ;
; 1.097 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.088      ; 1.380      ;
; 1.102 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]  ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10] ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.088      ; 1.385      ;
; 1.111 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]  ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.088      ; 1.394      ;
; 1.112 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]  ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.088      ; 1.395      ;
; 1.113 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10] ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12] ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.088      ; 1.396      ;
; 1.117 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|scl                              ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|scl                              ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.087      ; 1.399      ;
; 1.119 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.088      ; 1.402      ;
; 1.120 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[3]                           ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[1]                           ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.486      ; 1.801      ;
+-------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                     ;
+--------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                                                                                                                                               ; Launch Clock ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+
; -3.952 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[0]                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; 0.384      ; 4.204      ;
; -3.952 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[1]                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; 0.384      ; 4.204      ;
; -3.952 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[2]                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; 0.384      ; 4.204      ;
; -3.952 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[3]                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; 0.384      ; 4.204      ;
; -3.952 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[4]                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; 0.388      ; 4.208      ;
; -3.952 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[5]                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; 0.388      ; 4.208      ;
; -3.952 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[6]                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; 0.388      ; 4.208      ;
; -3.952 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[7]                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; 0.388      ; 4.208      ;
; -3.952 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[8]                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; 0.385      ; 4.205      ;
; -3.952 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[9]                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; 0.385      ; 4.205      ;
; -3.952 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[10]                          ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; 0.385      ; 4.205      ;
; -3.952 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[11]                          ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; 0.385      ; 4.205      ;
; -3.952 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[12]                          ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; 0.384      ; 4.204      ;
; -3.952 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[13]                          ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; 0.384      ; 4.204      ;
; -3.952 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[14]                          ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; 0.384      ; 4.204      ;
; -3.952 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[15]                          ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; 0.384      ; 4.204      ;
; -3.941 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[0]                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; 0.394      ; 4.203      ;
; -3.941 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[1]                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; 0.394      ; 4.203      ;
; -3.941 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[2]                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; 0.394      ; 4.203      ;
; -3.941 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[3]                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; 0.394      ; 4.203      ;
; -3.941 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[12]                          ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; 0.404      ; 4.213      ;
; -3.941 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[13]                          ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; 0.404      ; 4.213      ;
; -3.941 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[14]                          ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; 0.404      ; 4.213      ;
; -3.941 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[15]                          ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; 0.404      ; 4.213      ;
; -3.940 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[4]                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; 0.397      ; 4.205      ;
; -3.940 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[5]                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; 0.397      ; 4.205      ;
; -3.940 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[6]                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; 0.397      ; 4.205      ;
; -3.940 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[7]                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; 0.397      ; 4.205      ;
; -3.940 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[8]                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; 0.391      ; 4.199      ;
; -3.940 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[9]                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; 0.391      ; 4.199      ;
; -3.940 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[10]                          ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; 0.391      ; 4.199      ;
; -3.940 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[11]                          ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; 0.391      ; 4.199      ;
; -3.892 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~portb_address_reg0  ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; 0.390      ; 4.265      ;
; -3.892 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~portb_address_reg0  ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; 0.394      ; 4.269      ;
; -3.892 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~portb_address_reg0  ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; 0.391      ; 4.266      ;
; -3.892 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~portb_address_reg0 ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; 0.390      ; 4.265      ;
; -3.881 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~portb_address_reg0  ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; 0.400      ; 4.264      ;
; -3.881 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~portb_address_reg0 ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; 0.410      ; 4.274      ;
; -3.880 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~portb_address_reg0  ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; 0.403      ; 4.266      ;
; -3.880 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~portb_address_reg0  ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; 0.397      ; 4.260      ;
; -3.831 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[0]                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.384      ; 4.087      ;
; -3.831 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[1]                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.384      ; 4.087      ;
; -3.831 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[2]                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.384      ; 4.087      ;
; -3.831 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[3]                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.384      ; 4.087      ;
; -3.831 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[12]                          ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.384      ; 4.087      ;
; -3.831 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[13]                          ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.384      ; 4.087      ;
; -3.831 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[14]                          ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.384      ; 4.087      ;
; -3.831 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[15]                          ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.384      ; 4.087      ;
; -3.830 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[4]                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.388      ; 4.090      ;
; -3.830 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[5]                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.388      ; 4.090      ;
; -3.830 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[6]                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.388      ; 4.090      ;
; -3.830 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[7]                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.388      ; 4.090      ;
; -3.830 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[8]                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.385      ; 4.087      ;
; -3.830 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[9]                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.385      ; 4.087      ;
; -3.830 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[10]                          ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.385      ; 4.087      ;
; -3.830 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[11]                          ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.385      ; 4.087      ;
; -3.820 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[0]                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.394      ; 4.086      ;
; -3.820 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[1]                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.394      ; 4.086      ;
; -3.820 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[2]                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.394      ; 4.086      ;
; -3.820 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[3]                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.394      ; 4.086      ;
; -3.819 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[4]                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.397      ; 4.088      ;
; -3.819 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[5]                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.397      ; 4.088      ;
; -3.819 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[6]                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.397      ; 4.088      ;
; -3.819 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[7]                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.397      ; 4.088      ;
; -3.818 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[12]                          ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.404      ; 4.094      ;
; -3.818 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[13]                          ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.404      ; 4.094      ;
; -3.818 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[14]                          ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.404      ; 4.094      ;
; -3.818 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[15]                          ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.404      ; 4.094      ;
; -3.815 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[8]                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.391      ; 4.078      ;
; -3.815 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[9]                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.391      ; 4.078      ;
; -3.815 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[10]                          ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.391      ; 4.078      ;
; -3.815 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[11]                          ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.391      ; 4.078      ;
; -3.714 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~portb_address_reg0  ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.390      ; 4.091      ;
; -3.714 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~portb_address_reg0 ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.390      ; 4.091      ;
; -3.713 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~portb_address_reg0  ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.394      ; 4.094      ;
; -3.713 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~portb_address_reg0  ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.391      ; 4.091      ;
; -3.703 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~portb_address_reg0  ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.400      ; 4.090      ;
; -3.702 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~portb_address_reg0  ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.403      ; 4.092      ;
; -3.701 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~portb_address_reg0 ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.410      ; 4.098      ;
; -3.698 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~portb_address_reg0  ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.397      ; 4.082      ;
; -3.667 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdptr_g[5]                                                ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; 0.092      ; 3.705      ;
; -3.667 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdptr_g[2]                                                ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; 0.092      ; 3.705      ;
; -3.667 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdptr_g[3]                                                ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; 0.092      ; 3.705      ;
; -3.667 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdptr_g[0]                                                ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; 0.092      ; 3.705      ;
; -3.667 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdptr_g[1]                                                ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; 0.092      ; 3.705      ;
; -3.667 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a1                    ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; 0.111      ; 3.724      ;
; -3.667 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a2                    ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; 0.111      ; 3.724      ;
; -3.667 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a3                    ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; 0.111      ; 3.724      ;
; -3.667 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a4                    ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; 0.111      ; 3.724      ;
; -3.667 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a5                    ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; 0.111      ; 3.724      ;
; -3.667 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a6                    ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; 0.111      ; 3.724      ;
; -3.667 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a7                    ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; 0.111      ; 3.724      ;
; -3.667 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[1]               ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; 0.111      ; 3.724      ;
; -3.667 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[2]               ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; 0.112      ; 3.725      ;
; -3.667 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[0]               ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; 0.111      ; 3.724      ;
; -3.667 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|parity4                       ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; 0.111      ; 3.724      ;
; -3.667 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a0                    ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; 0.111      ; 3.724      ;
; -3.666 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a0                    ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; 0.093      ; 3.705      ;
; -3.666 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a1                    ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; 0.093      ; 3.705      ;
; -3.666 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a2                    ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; 0.092      ; 3.704      ;
+--------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                     ;
+--------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                                                                                                                                               ; Launch Clock ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+
; -3.458 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[8]                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.366      ; 4.188      ;
; -3.458 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[9]                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.366      ; 4.188      ;
; -3.458 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[10]                          ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.366      ; 4.188      ;
; -3.458 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[11]                          ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.366      ; 4.188      ;
; -3.447 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[0]                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.364      ; 4.175      ;
; -3.447 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[1]                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.364      ; 4.175      ;
; -3.447 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[2]                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.364      ; 4.175      ;
; -3.447 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[3]                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.364      ; 4.175      ;
; -3.447 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[4]                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.377      ; 4.188      ;
; -3.447 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[5]                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.377      ; 4.188      ;
; -3.447 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[6]                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.377      ; 4.188      ;
; -3.447 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[7]                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.377      ; 4.188      ;
; -3.447 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[4]                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.377      ; 4.188      ;
; -3.447 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[5]                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.377      ; 4.188      ;
; -3.447 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[6]                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.377      ; 4.188      ;
; -3.447 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[7]                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.377      ; 4.188      ;
; -3.446 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[0]                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.364      ; 4.174      ;
; -3.446 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[1]                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.364      ; 4.174      ;
; -3.446 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[2]                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.364      ; 4.174      ;
; -3.446 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[3]                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.364      ; 4.174      ;
; -3.446 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[12]                          ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.365      ; 4.175      ;
; -3.446 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[13]                          ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.365      ; 4.175      ;
; -3.446 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[14]                          ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.365      ; 4.175      ;
; -3.446 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[15]                          ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.365      ; 4.175      ;
; -3.446 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[12]                          ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.363      ; 4.173      ;
; -3.446 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[13]                          ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.363      ; 4.173      ;
; -3.446 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[14]                          ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.363      ; 4.173      ;
; -3.446 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[15]                          ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.363      ; 4.173      ;
; -3.435 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[8]                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.397      ; 4.196      ;
; -3.435 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[9]                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.397      ; 4.196      ;
; -3.435 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[10]                          ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.397      ; 4.196      ;
; -3.435 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[11]                          ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.397      ; 4.196      ;
; -3.398 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~portb_address_reg0  ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.372      ; 4.249      ;
; -3.387 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~portb_address_reg0  ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.370      ; 4.236      ;
; -3.387 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~portb_address_reg0  ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.383      ; 4.249      ;
; -3.387 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~portb_address_reg0  ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.383      ; 4.249      ;
; -3.386 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~portb_address_reg0  ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.370      ; 4.235      ;
; -3.386 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~portb_address_reg0 ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.371      ; 4.236      ;
; -3.386 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~portb_address_reg0 ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.369      ; 4.234      ;
; -3.375 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~portb_address_reg0  ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.403      ; 4.257      ;
; -3.174 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|delayed_wrptr_g[4]                                        ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.089      ; 3.705      ;
; -3.174 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|delayed_wrptr_g[5]                                        ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.089      ; 3.705      ;
; -3.174 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|delayed_wrptr_g[3]                                        ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.089      ; 3.705      ;
; -3.174 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|delayed_wrptr_g[2]                                        ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.089      ; 3.705      ;
; -3.174 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|delayed_wrptr_g[0]                                        ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.089      ; 3.705      ;
; -3.174 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|delayed_wrptr_g[1]                                        ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.089      ; 3.705      ;
; -3.174 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|dffpipe_qe9:rs_bwp|dffe10a[6]                             ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.089      ; 3.705      ;
; -3.174 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|dffpipe_qe9:rs_bwp|dffe10a[9]                             ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.089      ; 3.705      ;
; -3.174 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|dffpipe_qe9:ws_bwp|dffe10a[0]                             ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.114      ; 3.730      ;
; -3.174 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|dffpipe_qe9:ws_bwp|dffe10a[2]                             ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.114      ; 3.730      ;
; -3.174 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|dffpipe_qe9:ws_bwp|dffe10a[3]                             ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.114      ; 3.730      ;
; -3.174 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|dffpipe_qe9:ws_brp|dffe10a[6]                             ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.115      ; 3.731      ;
; -3.174 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|dffpipe_qe9:ws_brp|dffe10a[9]                             ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.107      ; 3.723      ;
; -3.174 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.089      ; 3.705      ;
; -3.174 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[9]                                                                                                             ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.097      ; 3.713      ;
; -3.174 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[23]                                                                                                            ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.097      ; 3.713      ;
; -3.173 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdptr_g[4]                                                ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.084      ; 3.699      ;
; -3.173 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[2]               ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.076      ; 3.691      ;
; -3.173 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[1]               ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.076      ; 3.691      ;
; -3.173 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|wrptr_g[4]                                                ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.076      ; 3.691      ;
; -3.173 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdptr_g[6]                                                ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.090      ; 3.705      ;
; -3.173 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdptr_g[7]                                                ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.090      ; 3.705      ;
; -3.173 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdptr_g[10]                                               ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.090      ; 3.705      ;
; -3.173 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdptr_g[11]                                               ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.090      ; 3.705      ;
; -3.173 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdptr_g[8]                                                ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.090      ; 3.705      ;
; -3.173 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdptr_g[9]                                                ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.090      ; 3.705      ;
; -3.173 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[11]                                                                                                            ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.096      ; 3.711      ;
; -3.173 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[13]                                                                                                            ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.096      ; 3.711      ;
; -3.173 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[14]                                                                                                            ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.096      ; 3.711      ;
; -3.173 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[15]                                                                                                            ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.096      ; 3.711      ;
; -3.173 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[18]                                                                                                            ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.096      ; 3.711      ;
; -3.173 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sw_bank_en0                                                                                                                   ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.096      ; 3.711      ;
; -3.173 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag0                                                                                                                 ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.096      ; 3.711      ;
; -3.173 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[22]                                                                                                            ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.096      ; 3.711      ;
; -3.173 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[22]                                                                                                            ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.096      ; 3.711      ;
; -3.162 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2]                                                                                       ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.102      ; 3.706      ;
; -3.162 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1]                                                                                       ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.102      ; 3.706      ;
; -3.162 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0]                                                                                       ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.102      ; 3.706      ;
; -3.162 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a0                    ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.095      ; 3.699      ;
; -3.162 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a2                    ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.095      ; 3.699      ;
; -3.162 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a3                    ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.095      ; 3.699      ;
; -3.162 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[0]               ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.095      ; 3.699      ;
; -3.162 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a4                    ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.095      ; 3.699      ;
; -3.162 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a5                    ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.095      ; 3.699      ;
; -3.162 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a6                    ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.095      ; 3.699      ;
; -3.162 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[1]               ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.095      ; 3.699      ;
; -3.162 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|parity4                       ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.095      ; 3.699      ;
; -3.162 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a1                    ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.095      ; 3.699      ;
; -3.162 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdptr_g[2]                                                ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.095      ; 3.699      ;
; -3.162 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdptr_g[3]                                                ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.095      ; 3.699      ;
; -3.162 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdptr_g[5]                                                ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.095      ; 3.699      ;
; -3.162 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdptr_g[1]                                                ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.095      ; 3.699      ;
; -3.162 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.082      ; 3.686      ;
; -3.162 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.082      ; 3.686      ;
; -3.162 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_ack_r1                                                                                                                     ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.106      ; 3.710      ;
; -3.162 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_ack_r2                                                                                                                     ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.106      ; 3.710      ;
; -3.162 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|state.idle                                                                                                                    ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.106      ; 3.710      ;
; -3.162 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_ack_r1                                                                                                                     ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.106      ; 3.710      ;
; -3.162 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_ack_r2                                                                                                                     ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.106      ; 3.710      ;
; -3.162 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a1                    ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.101      ; 3.705      ;
+--------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'cam0_pclk'                                                                                                                                                                                                                                                                                                   ;
+--------+----------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                            ; To Node                                                                                                                                        ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; -2.247 ; sys_rst_n                                                            ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|byte_flag                                                                     ; sys_rst_n                                            ; cam0_pclk   ; 0.500        ; 2.583      ; 5.322      ;
; -2.144 ; sys_rst_n                                                            ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]                                                                ; sys_rst_n                                            ; cam0_pclk   ; 0.500        ; 2.911      ; 5.547      ;
; -2.144 ; sys_rst_n                                                            ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]                                                                ; sys_rst_n                                            ; cam0_pclk   ; 0.500        ; 2.911      ; 5.547      ;
; -2.144 ; sys_rst_n                                                            ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]                                                                ; sys_rst_n                                            ; cam0_pclk   ; 0.500        ; 2.911      ; 5.547      ;
; -2.144 ; sys_rst_n                                                            ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]                                                                ; sys_rst_n                                            ; cam0_pclk   ; 0.500        ; 2.911      ; 5.547      ;
; -2.107 ; sys_rst_n                                                            ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]                                                                ; sys_rst_n                                            ; cam0_pclk   ; 0.500        ; 2.948      ; 5.547      ;
; -2.107 ; sys_rst_n                                                            ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]                                                                ; sys_rst_n                                            ; cam0_pclk   ; 0.500        ; 2.948      ; 5.547      ;
; -2.107 ; sys_rst_n                                                            ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]                                                                ; sys_rst_n                                            ; cam0_pclk   ; 0.500        ; 2.948      ; 5.547      ;
; -2.107 ; sys_rst_n                                                            ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]                                                                ; sys_rst_n                                            ; cam0_pclk   ; 0.500        ; 2.948      ; 5.547      ;
; -2.107 ; sys_rst_n                                                            ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                               ; sys_rst_n                                            ; cam0_pclk   ; 0.500        ; 2.948      ; 5.547      ;
; -2.107 ; sys_rst_n                                                            ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                ; sys_rst_n                                            ; cam0_pclk   ; 0.500        ; 2.948      ; 5.547      ;
; -2.107 ; sys_rst_n                                                            ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                               ; sys_rst_n                                            ; cam0_pclk   ; 0.500        ; 2.948      ; 5.547      ;
; -2.104 ; sys_rst_n                                                            ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                  ; sys_rst_n                                            ; cam0_pclk   ; 0.500        ; 2.715      ; 5.311      ;
; -2.104 ; sys_rst_n                                                            ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                  ; sys_rst_n                                            ; cam0_pclk   ; 0.500        ; 2.715      ; 5.311      ;
; -2.104 ; sys_rst_n                                                            ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                ; sys_rst_n                                            ; cam0_pclk   ; 0.500        ; 2.715      ; 5.311      ;
; -2.104 ; sys_rst_n                                                            ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]                                                                ; sys_rst_n                                            ; cam0_pclk   ; 0.500        ; 2.715      ; 5.311      ;
; -2.104 ; sys_rst_n                                                            ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]                                                                ; sys_rst_n                                            ; cam0_pclk   ; 0.500        ; 2.715      ; 5.311      ;
; -2.104 ; sys_rst_n                                                            ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]                                                                ; sys_rst_n                                            ; cam0_pclk   ; 0.500        ; 2.715      ; 5.311      ;
; -2.086 ; sys_rst_n                                                            ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                  ; sys_rst_n                                            ; cam0_pclk   ; 0.500        ; 2.670      ; 5.248      ;
; -2.086 ; sys_rst_n                                                            ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                ; sys_rst_n                                            ; cam0_pclk   ; 0.500        ; 2.670      ; 5.248      ;
; -2.086 ; sys_rst_n                                                            ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                ; sys_rst_n                                            ; cam0_pclk   ; 0.500        ; 2.670      ; 5.248      ;
; -2.086 ; sys_rst_n                                                            ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                ; sys_rst_n                                            ; cam0_pclk   ; 0.500        ; 2.670      ; 5.248      ;
; -2.086 ; sys_rst_n                                                            ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                ; sys_rst_n                                            ; cam0_pclk   ; 0.500        ; 2.670      ; 5.248      ;
; -2.086 ; sys_rst_n                                                            ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]                                                                ; sys_rst_n                                            ; cam0_pclk   ; 0.500        ; 2.670      ; 5.248      ;
; -2.067 ; sys_rst_n                                                            ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]                                                                ; sys_rst_n                                            ; cam0_pclk   ; 0.500        ; 2.752      ; 5.311      ;
; -2.067 ; sys_rst_n                                                            ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]                                                                ; sys_rst_n                                            ; cam0_pclk   ; 0.500        ; 2.752      ; 5.311      ;
; -2.067 ; sys_rst_n                                                            ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                                ; sys_rst_n                                            ; cam0_pclk   ; 0.500        ; 2.752      ; 5.311      ;
; -2.067 ; sys_rst_n                                                            ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]                                                                ; sys_rst_n                                            ; cam0_pclk   ; 0.500        ; 2.752      ; 5.311      ;
; -2.067 ; sys_rst_n                                                            ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                               ; sys_rst_n                                            ; cam0_pclk   ; 0.500        ; 2.752      ; 5.311      ;
; -2.067 ; sys_rst_n                                                            ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                                ; sys_rst_n                                            ; cam0_pclk   ; 0.500        ; 2.752      ; 5.311      ;
; -2.067 ; sys_rst_n                                                            ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                               ; sys_rst_n                                            ; cam0_pclk   ; 0.500        ; 2.752      ; 5.311      ;
; -2.067 ; sys_rst_n                                                            ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                               ; sys_rst_n                                            ; cam0_pclk   ; 0.500        ; 2.752      ; 5.311      ;
; -2.067 ; sys_rst_n                                                            ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                               ; sys_rst_n                                            ; cam0_pclk   ; 0.500        ; 2.752      ; 5.311      ;
; -2.027 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|byte_flag                                                                     ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cam0_pclk   ; 0.500        ; 0.395      ; 2.914      ;
; -1.924 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]                                                                ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cam0_pclk   ; 0.500        ; 0.723      ; 3.139      ;
; -1.924 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]                                                                ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cam0_pclk   ; 0.500        ; 0.723      ; 3.139      ;
; -1.924 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]                                                                ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cam0_pclk   ; 0.500        ; 0.723      ; 3.139      ;
; -1.924 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]                                                                ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cam0_pclk   ; 0.500        ; 0.723      ; 3.139      ;
; -1.887 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]                                                                ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cam0_pclk   ; 0.500        ; 0.760      ; 3.139      ;
; -1.887 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]                                                                ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cam0_pclk   ; 0.500        ; 0.760      ; 3.139      ;
; -1.887 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]                                                                ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cam0_pclk   ; 0.500        ; 0.760      ; 3.139      ;
; -1.887 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]                                                                ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cam0_pclk   ; 0.500        ; 0.760      ; 3.139      ;
; -1.887 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                               ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cam0_pclk   ; 0.500        ; 0.760      ; 3.139      ;
; -1.887 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cam0_pclk   ; 0.500        ; 0.760      ; 3.139      ;
; -1.887 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                               ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cam0_pclk   ; 0.500        ; 0.760      ; 3.139      ;
; -1.884 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                  ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cam0_pclk   ; 0.500        ; 0.527      ; 2.903      ;
; -1.884 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                  ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cam0_pclk   ; 0.500        ; 0.527      ; 2.903      ;
; -1.884 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cam0_pclk   ; 0.500        ; 0.527      ; 2.903      ;
; -1.884 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]                                                                ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cam0_pclk   ; 0.500        ; 0.527      ; 2.903      ;
; -1.884 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]                                                                ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cam0_pclk   ; 0.500        ; 0.527      ; 2.903      ;
; -1.884 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]                                                                ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cam0_pclk   ; 0.500        ; 0.527      ; 2.903      ;
; -1.866 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                  ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cam0_pclk   ; 0.500        ; 0.482      ; 2.840      ;
; -1.866 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cam0_pclk   ; 0.500        ; 0.482      ; 2.840      ;
; -1.866 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cam0_pclk   ; 0.500        ; 0.482      ; 2.840      ;
; -1.866 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cam0_pclk   ; 0.500        ; 0.482      ; 2.840      ;
; -1.866 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cam0_pclk   ; 0.500        ; 0.482      ; 2.840      ;
; -1.866 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]                                                                ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cam0_pclk   ; 0.500        ; 0.482      ; 2.840      ;
; -1.847 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]                                                                ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cam0_pclk   ; 0.500        ; 0.564      ; 2.903      ;
; -1.847 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]                                                                ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cam0_pclk   ; 0.500        ; 0.564      ; 2.903      ;
; -1.847 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                                ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cam0_pclk   ; 0.500        ; 0.564      ; 2.903      ;
; -1.847 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]                                                                ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cam0_pclk   ; 0.500        ; 0.564      ; 2.903      ;
; -1.847 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                               ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cam0_pclk   ; 0.500        ; 0.564      ; 2.903      ;
; -1.847 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                                ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cam0_pclk   ; 0.500        ; 0.564      ; 2.903      ;
; -1.847 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                               ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cam0_pclk   ; 0.500        ; 0.564      ; 2.903      ;
; -1.847 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                               ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cam0_pclk   ; 0.500        ; 0.564      ; 2.903      ;
; -1.847 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                               ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cam0_pclk   ; 0.500        ; 0.564      ; 2.903      ;
; -1.195 ; sys_rst_n                                                            ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|byte_flag                                                                     ; sys_rst_n                                            ; cam0_pclk   ; 1.000        ; 2.583      ; 4.770      ;
; -1.051 ; sys_rst_n                                                            ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                  ; sys_rst_n                                            ; cam0_pclk   ; 1.000        ; 2.670      ; 4.713      ;
; -1.051 ; sys_rst_n                                                            ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                ; sys_rst_n                                            ; cam0_pclk   ; 1.000        ; 2.670      ; 4.713      ;
; -1.051 ; sys_rst_n                                                            ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                ; sys_rst_n                                            ; cam0_pclk   ; 1.000        ; 2.670      ; 4.713      ;
; -1.051 ; sys_rst_n                                                            ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                ; sys_rst_n                                            ; cam0_pclk   ; 1.000        ; 2.670      ; 4.713      ;
; -1.051 ; sys_rst_n                                                            ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                ; sys_rst_n                                            ; cam0_pclk   ; 1.000        ; 2.670      ; 4.713      ;
; -1.051 ; sys_rst_n                                                            ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]                                                                ; sys_rst_n                                            ; cam0_pclk   ; 1.000        ; 2.670      ; 4.713      ;
; -1.038 ; sys_rst_n                                                            ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                  ; sys_rst_n                                            ; cam0_pclk   ; 1.000        ; 2.715      ; 4.745      ;
; -1.038 ; sys_rst_n                                                            ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                  ; sys_rst_n                                            ; cam0_pclk   ; 1.000        ; 2.715      ; 4.745      ;
; -1.038 ; sys_rst_n                                                            ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                ; sys_rst_n                                            ; cam0_pclk   ; 1.000        ; 2.715      ; 4.745      ;
; -1.038 ; sys_rst_n                                                            ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]                                                                ; sys_rst_n                                            ; cam0_pclk   ; 1.000        ; 2.715      ; 4.745      ;
; -1.038 ; sys_rst_n                                                            ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]                                                                ; sys_rst_n                                            ; cam0_pclk   ; 1.000        ; 2.715      ; 4.745      ;
; -1.038 ; sys_rst_n                                                            ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]                                                                ; sys_rst_n                                            ; cam0_pclk   ; 1.000        ; 2.715      ; 4.745      ;
; -1.019 ; sys_rst_n                                                            ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]                                                                ; sys_rst_n                                            ; cam0_pclk   ; 1.000        ; 2.911      ; 4.922      ;
; -1.019 ; sys_rst_n                                                            ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]                                                                ; sys_rst_n                                            ; cam0_pclk   ; 1.000        ; 2.911      ; 4.922      ;
; -1.019 ; sys_rst_n                                                            ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]                                                                ; sys_rst_n                                            ; cam0_pclk   ; 1.000        ; 2.911      ; 4.922      ;
; -1.019 ; sys_rst_n                                                            ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]                                                                ; sys_rst_n                                            ; cam0_pclk   ; 1.000        ; 2.911      ; 4.922      ;
; -1.001 ; sys_rst_n                                                            ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]                                                                ; sys_rst_n                                            ; cam0_pclk   ; 1.000        ; 2.752      ; 4.745      ;
; -1.001 ; sys_rst_n                                                            ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]                                                                ; sys_rst_n                                            ; cam0_pclk   ; 1.000        ; 2.752      ; 4.745      ;
; -1.001 ; sys_rst_n                                                            ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                                ; sys_rst_n                                            ; cam0_pclk   ; 1.000        ; 2.752      ; 4.745      ;
; -1.001 ; sys_rst_n                                                            ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]                                                                ; sys_rst_n                                            ; cam0_pclk   ; 1.000        ; 2.752      ; 4.745      ;
; -1.001 ; sys_rst_n                                                            ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                               ; sys_rst_n                                            ; cam0_pclk   ; 1.000        ; 2.752      ; 4.745      ;
; -1.001 ; sys_rst_n                                                            ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                                ; sys_rst_n                                            ; cam0_pclk   ; 1.000        ; 2.752      ; 4.745      ;
; -1.001 ; sys_rst_n                                                            ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                               ; sys_rst_n                                            ; cam0_pclk   ; 1.000        ; 2.752      ; 4.745      ;
; -1.001 ; sys_rst_n                                                            ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                               ; sys_rst_n                                            ; cam0_pclk   ; 1.000        ; 2.752      ; 4.745      ;
; -1.001 ; sys_rst_n                                                            ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                               ; sys_rst_n                                            ; cam0_pclk   ; 1.000        ; 2.752      ; 4.745      ;
; -0.982 ; sys_rst_n                                                            ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]                                                                ; sys_rst_n                                            ; cam0_pclk   ; 1.000        ; 2.948      ; 4.922      ;
; -0.982 ; sys_rst_n                                                            ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]                                                                ; sys_rst_n                                            ; cam0_pclk   ; 1.000        ; 2.948      ; 4.922      ;
; -0.982 ; sys_rst_n                                                            ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]                                                                ; sys_rst_n                                            ; cam0_pclk   ; 1.000        ; 2.948      ; 4.922      ;
; -0.982 ; sys_rst_n                                                            ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]                                                                ; sys_rst_n                                            ; cam0_pclk   ; 1.000        ; 2.948      ; 4.922      ;
; -0.982 ; sys_rst_n                                                            ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                               ; sys_rst_n                                            ; cam0_pclk   ; 1.000        ; 2.948      ; 4.922      ;
; -0.982 ; sys_rst_n                                                            ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                ; sys_rst_n                                            ; cam0_pclk   ; 1.000        ; 2.948      ; 4.922      ;
; -0.982 ; sys_rst_n                                                            ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                               ; sys_rst_n                                            ; cam0_pclk   ; 1.000        ; 2.948      ; 4.922      ;
; -0.702 ; sys_rst_n                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[0] ; sys_rst_n                                            ; cam0_pclk   ; 0.500        ; 2.492      ; 3.686      ;
+--------+----------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'cam1_pclk'                                                                                                                                                                                                                                                                                                                            ;
+--------+----------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                            ; To Node                                                                                                                                                                 ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; -1.648 ; sys_rst_n                                                            ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                           ; sys_rst_n                                            ; cam1_pclk   ; 0.500        ; 2.800      ; 4.940      ;
; -1.648 ; sys_rst_n                                                            ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                           ; sys_rst_n                                            ; cam1_pclk   ; 0.500        ; 2.800      ; 4.940      ;
; -1.648 ; sys_rst_n                                                            ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                         ; sys_rst_n                                            ; cam1_pclk   ; 0.500        ; 2.800      ; 4.940      ;
; -1.648 ; sys_rst_n                                                            ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                         ; sys_rst_n                                            ; cam1_pclk   ; 0.500        ; 2.800      ; 4.940      ;
; -1.648 ; sys_rst_n                                                            ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                         ; sys_rst_n                                            ; cam1_pclk   ; 0.500        ; 2.800      ; 4.940      ;
; -1.648 ; sys_rst_n                                                            ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                         ; sys_rst_n                                            ; cam1_pclk   ; 0.500        ; 2.800      ; 4.940      ;
; -1.648 ; sys_rst_n                                                            ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]                                                                                         ; sys_rst_n                                            ; cam1_pclk   ; 0.500        ; 2.800      ; 4.940      ;
; -1.648 ; sys_rst_n                                                            ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]                                                                                         ; sys_rst_n                                            ; cam1_pclk   ; 0.500        ; 2.800      ; 4.940      ;
; -1.640 ; sys_rst_n                                                            ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]                                                                                         ; sys_rst_n                                            ; cam1_pclk   ; 0.500        ; 2.775      ; 4.907      ;
; -1.573 ; sys_rst_n                                                            ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                           ; sys_rst_n                                            ; cam1_pclk   ; 0.500        ; 2.852      ; 4.917      ;
; -1.573 ; sys_rst_n                                                            ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                         ; sys_rst_n                                            ; cam1_pclk   ; 0.500        ; 2.852      ; 4.917      ;
; -1.558 ; sys_rst_n                                                            ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]                                                                                         ; sys_rst_n                                            ; cam1_pclk   ; 0.500        ; 2.890      ; 4.940      ;
; -1.558 ; sys_rst_n                                                            ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]                                                                                         ; sys_rst_n                                            ; cam1_pclk   ; 0.500        ; 2.890      ; 4.940      ;
; -1.558 ; sys_rst_n                                                            ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]                                                                                         ; sys_rst_n                                            ; cam1_pclk   ; 0.500        ; 2.890      ; 4.940      ;
; -1.558 ; sys_rst_n                                                            ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                                         ; sys_rst_n                                            ; cam1_pclk   ; 0.500        ; 2.890      ; 4.940      ;
; -1.558 ; sys_rst_n                                                            ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                                        ; sys_rst_n                                            ; cam1_pclk   ; 0.500        ; 2.890      ; 4.940      ;
; -1.558 ; sys_rst_n                                                            ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                                                        ; sys_rst_n                                            ; cam1_pclk   ; 0.500        ; 2.890      ; 4.940      ;
; -1.477 ; sys_rst_n                                                            ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|byte_flag                                                                                              ; sys_rst_n                                            ; cam1_pclk   ; 0.500        ; 2.887      ; 4.856      ;
; -1.477 ; sys_rst_n                                                            ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]                                                                                         ; sys_rst_n                                            ; cam1_pclk   ; 0.500        ; 2.887      ; 4.856      ;
; -1.477 ; sys_rst_n                                                            ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]                                                                                         ; sys_rst_n                                            ; cam1_pclk   ; 0.500        ; 2.887      ; 4.856      ;
; -1.477 ; sys_rst_n                                                            ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]                                                                                         ; sys_rst_n                                            ; cam1_pclk   ; 0.500        ; 2.887      ; 4.856      ;
; -1.477 ; sys_rst_n                                                            ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]                                                                                         ; sys_rst_n                                            ; cam1_pclk   ; 0.500        ; 2.887      ; 4.856      ;
; -1.477 ; sys_rst_n                                                            ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]                                                                                         ; sys_rst_n                                            ; cam1_pclk   ; 0.500        ; 2.887      ; 4.856      ;
; -1.436 ; sys_rst_n                                                            ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]                                                                                         ; sys_rst_n                                            ; cam1_pclk   ; 0.500        ; 2.928      ; 4.856      ;
; -1.436 ; sys_rst_n                                                            ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]                                                                                         ; sys_rst_n                                            ; cam1_pclk   ; 0.500        ; 2.928      ; 4.856      ;
; -1.436 ; sys_rst_n                                                            ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]                                                                                         ; sys_rst_n                                            ; cam1_pclk   ; 0.500        ; 2.928      ; 4.856      ;
; -1.436 ; sys_rst_n                                                            ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                                                         ; sys_rst_n                                            ; cam1_pclk   ; 0.500        ; 2.928      ; 4.856      ;
; -1.436 ; sys_rst_n                                                            ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]                                                                                         ; sys_rst_n                                            ; cam1_pclk   ; 0.500        ; 2.928      ; 4.856      ;
; -1.436 ; sys_rst_n                                                            ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                                        ; sys_rst_n                                            ; cam1_pclk   ; 0.500        ; 2.928      ; 4.856      ;
; -1.436 ; sys_rst_n                                                            ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                        ; sys_rst_n                                            ; cam1_pclk   ; 0.500        ; 2.928      ; 4.856      ;
; -1.436 ; sys_rst_n                                                            ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                                                         ; sys_rst_n                                            ; cam1_pclk   ; 0.500        ; 2.928      ; 4.856      ;
; -1.436 ; sys_rst_n                                                            ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                                                        ; sys_rst_n                                            ; cam1_pclk   ; 0.500        ; 2.928      ; 4.856      ;
; -1.436 ; sys_rst_n                                                            ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                                                        ; sys_rst_n                                            ; cam1_pclk   ; 0.500        ; 2.928      ; 4.856      ;
; -1.280 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                           ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cam1_pclk   ; 0.500        ; 0.615      ; 2.387      ;
; -1.280 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                           ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cam1_pclk   ; 0.500        ; 0.615      ; 2.387      ;
; -1.280 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                         ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cam1_pclk   ; 0.500        ; 0.615      ; 2.387      ;
; -1.280 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                         ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cam1_pclk   ; 0.500        ; 0.615      ; 2.387      ;
; -1.280 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                         ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cam1_pclk   ; 0.500        ; 0.615      ; 2.387      ;
; -1.280 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                         ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cam1_pclk   ; 0.500        ; 0.615      ; 2.387      ;
; -1.280 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]                                                                                         ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cam1_pclk   ; 0.500        ; 0.615      ; 2.387      ;
; -1.280 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]                                                                                         ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cam1_pclk   ; 0.500        ; 0.615      ; 2.387      ;
; -1.272 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]                                                                                         ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cam1_pclk   ; 0.500        ; 0.590      ; 2.354      ;
; -1.205 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                           ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cam1_pclk   ; 0.500        ; 0.667      ; 2.364      ;
; -1.205 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                         ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cam1_pclk   ; 0.500        ; 0.667      ; 2.364      ;
; -1.190 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]                                                                                         ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cam1_pclk   ; 0.500        ; 0.705      ; 2.387      ;
; -1.190 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]                                                                                         ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cam1_pclk   ; 0.500        ; 0.705      ; 2.387      ;
; -1.190 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]                                                                                         ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cam1_pclk   ; 0.500        ; 0.705      ; 2.387      ;
; -1.190 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                                         ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cam1_pclk   ; 0.500        ; 0.705      ; 2.387      ;
; -1.190 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                                        ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cam1_pclk   ; 0.500        ; 0.705      ; 2.387      ;
; -1.190 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                                                        ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cam1_pclk   ; 0.500        ; 0.705      ; 2.387      ;
; -1.109 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|byte_flag                                                                                              ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cam1_pclk   ; 0.500        ; 0.702      ; 2.303      ;
; -1.109 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]                                                                                         ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cam1_pclk   ; 0.500        ; 0.702      ; 2.303      ;
; -1.109 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]                                                                                         ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cam1_pclk   ; 0.500        ; 0.702      ; 2.303      ;
; -1.109 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]                                                                                         ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cam1_pclk   ; 0.500        ; 0.702      ; 2.303      ;
; -1.109 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]                                                                                         ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cam1_pclk   ; 0.500        ; 0.702      ; 2.303      ;
; -1.109 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]                                                                                         ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cam1_pclk   ; 0.500        ; 0.702      ; 2.303      ;
; -1.068 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]                                                                                         ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cam1_pclk   ; 0.500        ; 0.743      ; 2.303      ;
; -1.068 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]                                                                                         ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cam1_pclk   ; 0.500        ; 0.743      ; 2.303      ;
; -1.068 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]                                                                                         ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cam1_pclk   ; 0.500        ; 0.743      ; 2.303      ;
; -1.068 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                                                         ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cam1_pclk   ; 0.500        ; 0.743      ; 2.303      ;
; -1.068 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]                                                                                         ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cam1_pclk   ; 0.500        ; 0.743      ; 2.303      ;
; -1.068 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                                        ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cam1_pclk   ; 0.500        ; 0.743      ; 2.303      ;
; -1.068 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                        ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cam1_pclk   ; 0.500        ; 0.743      ; 2.303      ;
; -1.068 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                                                         ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cam1_pclk   ; 0.500        ; 0.743      ; 2.303      ;
; -1.068 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                                                        ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cam1_pclk   ; 0.500        ; 0.743      ; 2.303      ;
; -1.068 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                                                        ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cam1_pclk   ; 0.500        ; 0.743      ; 2.303      ;
; -0.711 ; sys_rst_n                                                            ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                           ; sys_rst_n                                            ; cam1_pclk   ; 1.000        ; 2.800      ; 4.503      ;
; -0.711 ; sys_rst_n                                                            ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                           ; sys_rst_n                                            ; cam1_pclk   ; 1.000        ; 2.800      ; 4.503      ;
; -0.711 ; sys_rst_n                                                            ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                         ; sys_rst_n                                            ; cam1_pclk   ; 1.000        ; 2.800      ; 4.503      ;
; -0.711 ; sys_rst_n                                                            ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                         ; sys_rst_n                                            ; cam1_pclk   ; 1.000        ; 2.800      ; 4.503      ;
; -0.711 ; sys_rst_n                                                            ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                         ; sys_rst_n                                            ; cam1_pclk   ; 1.000        ; 2.800      ; 4.503      ;
; -0.711 ; sys_rst_n                                                            ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                         ; sys_rst_n                                            ; cam1_pclk   ; 1.000        ; 2.800      ; 4.503      ;
; -0.711 ; sys_rst_n                                                            ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]                                                                                         ; sys_rst_n                                            ; cam1_pclk   ; 1.000        ; 2.800      ; 4.503      ;
; -0.711 ; sys_rst_n                                                            ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]                                                                                         ; sys_rst_n                                            ; cam1_pclk   ; 1.000        ; 2.775      ; 4.478      ;
; -0.711 ; sys_rst_n                                                            ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]                                                                                         ; sys_rst_n                                            ; cam1_pclk   ; 1.000        ; 2.800      ; 4.503      ;
; -0.646 ; sys_rst_n                                                            ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                           ; sys_rst_n                                            ; cam1_pclk   ; 1.000        ; 2.852      ; 4.490      ;
; -0.646 ; sys_rst_n                                                            ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                         ; sys_rst_n                                            ; cam1_pclk   ; 1.000        ; 2.852      ; 4.490      ;
; -0.621 ; sys_rst_n                                                            ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]                                                                                         ; sys_rst_n                                            ; cam1_pclk   ; 1.000        ; 2.890      ; 4.503      ;
; -0.621 ; sys_rst_n                                                            ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]                                                                                         ; sys_rst_n                                            ; cam1_pclk   ; 1.000        ; 2.890      ; 4.503      ;
; -0.621 ; sys_rst_n                                                            ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]                                                                                         ; sys_rst_n                                            ; cam1_pclk   ; 1.000        ; 2.890      ; 4.503      ;
; -0.621 ; sys_rst_n                                                            ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                                         ; sys_rst_n                                            ; cam1_pclk   ; 1.000        ; 2.890      ; 4.503      ;
; -0.621 ; sys_rst_n                                                            ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                                        ; sys_rst_n                                            ; cam1_pclk   ; 1.000        ; 2.890      ; 4.503      ;
; -0.621 ; sys_rst_n                                                            ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                                                        ; sys_rst_n                                            ; cam1_pclk   ; 1.000        ; 2.890      ; 4.503      ;
; -0.510 ; sys_rst_n                                                            ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|byte_flag                                                                                              ; sys_rst_n                                            ; cam1_pclk   ; 1.000        ; 2.887      ; 4.389      ;
; -0.510 ; sys_rst_n                                                            ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]                                                                                         ; sys_rst_n                                            ; cam1_pclk   ; 1.000        ; 2.887      ; 4.389      ;
; -0.510 ; sys_rst_n                                                            ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]                                                                                         ; sys_rst_n                                            ; cam1_pclk   ; 1.000        ; 2.887      ; 4.389      ;
; -0.510 ; sys_rst_n                                                            ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]                                                                                         ; sys_rst_n                                            ; cam1_pclk   ; 1.000        ; 2.887      ; 4.389      ;
; -0.510 ; sys_rst_n                                                            ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]                                                                                         ; sys_rst_n                                            ; cam1_pclk   ; 1.000        ; 2.887      ; 4.389      ;
; -0.510 ; sys_rst_n                                                            ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]                                                                                         ; sys_rst_n                                            ; cam1_pclk   ; 1.000        ; 2.887      ; 4.389      ;
; -0.469 ; sys_rst_n                                                            ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]                                                                                         ; sys_rst_n                                            ; cam1_pclk   ; 1.000        ; 2.928      ; 4.389      ;
; -0.469 ; sys_rst_n                                                            ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]                                                                                         ; sys_rst_n                                            ; cam1_pclk   ; 1.000        ; 2.928      ; 4.389      ;
; -0.469 ; sys_rst_n                                                            ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]                                                                                         ; sys_rst_n                                            ; cam1_pclk   ; 1.000        ; 2.928      ; 4.389      ;
; -0.469 ; sys_rst_n                                                            ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                                                         ; sys_rst_n                                            ; cam1_pclk   ; 1.000        ; 2.928      ; 4.389      ;
; -0.469 ; sys_rst_n                                                            ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]                                                                                         ; sys_rst_n                                            ; cam1_pclk   ; 1.000        ; 2.928      ; 4.389      ;
; -0.469 ; sys_rst_n                                                            ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                                        ; sys_rst_n                                            ; cam1_pclk   ; 1.000        ; 2.928      ; 4.389      ;
; -0.469 ; sys_rst_n                                                            ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                        ; sys_rst_n                                            ; cam1_pclk   ; 1.000        ; 2.928      ; 4.389      ;
; -0.469 ; sys_rst_n                                                            ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                                                         ; sys_rst_n                                            ; cam1_pclk   ; 1.000        ; 2.928      ; 4.389      ;
; -0.469 ; sys_rst_n                                                            ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                                                        ; sys_rst_n                                            ; cam1_pclk   ; 1.000        ; 2.928      ; 4.389      ;
; -0.469 ; sys_rst_n                                                            ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                                                        ; sys_rst_n                                            ; cam1_pclk   ; 1.000        ; 2.928      ; 4.389      ;
; -0.374 ; sys_rst_n                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[0] ; sys_rst_n                                            ; cam1_pclk   ; 0.500        ; 2.826      ; 3.692      ;
+--------+----------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk'                                                                                                                             ;
+--------+-----------+-------------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                                       ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-------------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; -1.005 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done          ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.079      ; 3.576      ;
; -0.992 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[3]                           ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.085      ; 3.569      ;
; -0.992 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cur_state.st_addr8               ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.098      ; 3.582      ;
; -0.992 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cur_state.st_data_wr             ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.084      ; 3.568      ;
; -0.992 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cur_state.st_stop                ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.084      ; 3.568      ;
; -0.992 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[4]                           ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.085      ; 3.569      ;
; -0.992 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cur_state.st_idle                ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.098      ; 3.582      ;
; -0.992 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cur_state.st_sladdr              ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.098      ; 3.582      ;
; -0.992 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|st_done                          ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.085      ; 3.569      ;
; -0.992 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cur_state.st_addr16              ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.098      ; 3.582      ;
; -0.992 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|data_wr_t[3]                     ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.106      ; 3.590      ;
; -0.992 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|data_wr_t[7]                     ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.106      ; 3.590      ;
; -0.992 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|data_wr_t[5]                     ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.106      ; 3.590      ;
; -0.992 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|data_wr_t[1]                     ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.106      ; 3.590      ;
; -0.992 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|data_wr_t[2]                     ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.106      ; 3.590      ;
; -0.992 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|data_wr_t[6]                     ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.106      ; 3.590      ;
; -0.992 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[10]                       ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.106      ; 3.590      ;
; -0.992 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[8]                        ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.106      ; 3.590      ;
; -0.992 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[12]                       ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.106      ; 3.590      ;
; -0.992 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[13]                       ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.106      ; 3.590      ;
; -0.992 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[15]                       ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.106      ; 3.590      ;
; -0.992 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[11]                       ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.106      ; 3.590      ;
; -0.992 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[9]                        ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.106      ; 3.590      ;
; -0.992 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[5]                        ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.099      ; 3.583      ;
; -0.992 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[7]                        ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.099      ; 3.583      ;
; -0.992 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[6]                        ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.099      ; 3.583      ;
; -0.992 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[2]                        ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.099      ; 3.583      ;
; -0.992 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|sda_out                          ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.098      ; 3.582      ;
; -0.637 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|data_wr_t[4]                     ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.439      ; 3.568      ;
; -0.635 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done          ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 2.079      ; 3.706      ;
; -0.626 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|Ram0~0             ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.472      ; 3.590      ;
; -0.625 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cur_state.st_addr8               ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 2.098      ; 3.715      ;
; -0.625 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cur_state.st_idle                ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 2.098      ; 3.715      ;
; -0.625 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cur_state.st_sladdr              ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 2.098      ; 3.715      ;
; -0.625 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cur_state.st_addr16              ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 2.098      ; 3.715      ;
; -0.625 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[5]                        ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 2.099      ; 3.716      ;
; -0.625 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[7]                        ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 2.099      ; 3.716      ;
; -0.625 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[6]                        ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 2.099      ; 3.716      ;
; -0.625 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[2]                        ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 2.099      ; 3.716      ;
; -0.625 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|sda_out                          ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 2.098      ; 3.715      ;
; -0.624 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[3]                           ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 2.085      ; 3.701      ;
; -0.624 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[4]                           ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 2.085      ; 3.701      ;
; -0.624 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|st_done                          ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 2.085      ; 3.701      ;
; -0.624 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|data_wr_t[3]                     ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 2.106      ; 3.722      ;
; -0.624 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|data_wr_t[7]                     ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 2.106      ; 3.722      ;
; -0.624 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|data_wr_t[5]                     ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 2.106      ; 3.722      ;
; -0.624 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|data_wr_t[1]                     ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 2.106      ; 3.722      ;
; -0.624 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|data_wr_t[2]                     ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 2.106      ; 3.722      ;
; -0.624 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|data_wr_t[6]                     ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 2.106      ; 3.722      ;
; -0.624 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[10]                       ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 2.106      ; 3.722      ;
; -0.624 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[8]                        ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 2.106      ; 3.722      ;
; -0.624 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[12]                       ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 2.106      ; 3.722      ;
; -0.624 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[13]                       ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 2.106      ; 3.722      ;
; -0.624 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[15]                       ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 2.106      ; 3.722      ;
; -0.624 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[11]                       ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 2.106      ; 3.722      ;
; -0.624 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[9]                        ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 2.106      ; 3.722      ;
; -0.622 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cur_state.st_data_wr             ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 2.084      ; 3.698      ;
; -0.622 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cur_state.st_stop                ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 2.084      ; 3.698      ;
; -0.602 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|i2c_done                         ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.487      ; 3.581      ;
; -0.602 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|sda_dir                          ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.487      ; 3.581      ;
; -0.602 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|scl                              ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.487      ; 3.581      ;
; -0.594 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]    ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.491      ; 3.577      ;
; -0.593 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[0]                           ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.484      ; 3.569      ;
; -0.593 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[2]                           ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.484      ; 3.569      ;
; -0.593 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[5]                           ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.484      ; 3.569      ;
; -0.593 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[6]                           ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.484      ; 3.569      ;
; -0.593 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[1]                           ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.484      ; 3.569      ;
; -0.590 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]  ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.509      ; 3.591      ;
; -0.590 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.510      ; 3.592      ;
; -0.590 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]  ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.510      ; 3.592      ;
; -0.590 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.510      ; 3.592      ;
; -0.590 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]  ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.510      ; 3.592      ;
; -0.590 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.510      ; 3.592      ;
; -0.590 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.510      ; 3.592      ;
; -0.590 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.510      ; 3.592      ;
; -0.590 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]  ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.510      ; 3.592      ;
; -0.590 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.510      ; 3.592      ;
; -0.590 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.510      ; 3.592      ;
; -0.590 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12] ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.510      ; 3.592      ;
; -0.590 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[13] ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.510      ; 3.592      ;
; -0.590 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[14] ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.510      ; 3.592      ;
; -0.590 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10] ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.510      ; 3.592      ;
; -0.590 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_exec           ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.509      ; 3.591      ;
; -0.590 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|data_wr_t[0]                     ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.501      ; 3.583      ;
; -0.590 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[14]                       ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.501      ; 3.583      ;
; -0.590 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[3]                        ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.501      ; 3.583      ;
; -0.590 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[1]                        ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.501      ; 3.583      ;
; -0.590 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[0]                        ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.501      ; 3.583      ;
; -0.590 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[4]                        ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.501      ; 3.583      ;
; -0.575 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]    ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.509      ; 3.576      ;
; -0.575 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]    ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.509      ; 3.576      ;
; -0.575 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]    ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.509      ; 3.576      ;
; -0.575 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]    ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.509      ; 3.576      ;
; -0.575 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]    ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.509      ; 3.576      ;
; -0.575 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]    ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.509      ; 3.576      ;
; -0.575 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]    ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.509      ; 3.576      ;
; -0.267 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|data_wr_t[4]                     ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 2.439      ; 3.698      ;
; -0.258 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|Ram0~0             ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 2.472      ; 3.722      ;
; -0.236 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|i2c_done                         ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 2.487      ; 3.715      ;
; -0.236 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|sda_dir                          ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 2.487      ; 3.715      ;
+--------+-----------+-------------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk'                                                                                                                             ;
+--------+-----------+-------------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                                       ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-------------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; -1.003 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[2]                           ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.097      ; 3.592      ;
; -1.003 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[3]                           ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.097      ; 3.592      ;
; -1.003 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[4]                           ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.097      ; 3.592      ;
; -1.003 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[6]                           ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.097      ; 3.592      ;
; -1.003 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cur_state.st_idle                ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.098      ; 3.593      ;
; -1.003 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cur_state.st_sladdr              ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.098      ; 3.593      ;
; -1.003 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cur_state.st_addr16              ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.096      ; 3.591      ;
; -1.003 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cur_state.st_addr8               ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.096      ; 3.591      ;
; -1.003 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cur_state.st_data_wr             ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.096      ; 3.591      ;
; -1.003 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|st_done                          ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.097      ; 3.592      ;
; -1.003 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cur_state.st_stop                ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.096      ; 3.591      ;
; -1.003 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|scl                              ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.098      ; 3.593      ;
; -1.002 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done          ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.082      ; 3.576      ;
; -0.990 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[5]                        ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.100      ; 3.582      ;
; -0.990 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[7]                        ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.100      ; 3.582      ;
; -0.990 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[3]                        ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.100      ; 3.582      ;
; -0.990 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[1]                        ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.100      ; 3.582      ;
; -0.990 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[2]                        ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.100      ; 3.582      ;
; -0.990 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[6]                        ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.100      ; 3.582      ;
; -0.990 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[0]                        ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.100      ; 3.582      ;
; -0.990 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[4]                        ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.100      ; 3.582      ;
; -0.644 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|sda_out                          ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.455      ; 3.591      ;
; -0.644 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|sda_dir                          ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.455      ; 3.591      ;
; -0.636 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[2]                           ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 2.097      ; 3.725      ;
; -0.636 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[3]                           ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 2.097      ; 3.725      ;
; -0.636 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[4]                           ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 2.097      ; 3.725      ;
; -0.636 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[6]                           ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 2.097      ; 3.725      ;
; -0.636 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cur_state.st_idle                ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 2.098      ; 3.726      ;
; -0.636 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cur_state.st_sladdr              ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 2.098      ; 3.726      ;
; -0.636 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|st_done                          ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 2.097      ; 3.725      ;
; -0.636 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|scl                              ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 2.098      ; 3.726      ;
; -0.634 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cur_state.st_addr16              ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 2.096      ; 3.722      ;
; -0.634 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cur_state.st_addr8               ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 2.096      ; 3.722      ;
; -0.634 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cur_state.st_data_wr             ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 2.096      ; 3.722      ;
; -0.634 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cur_state.st_stop                ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 2.096      ; 3.722      ;
; -0.632 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done          ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 2.082      ; 3.706      ;
; -0.623 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[5]                        ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 2.100      ; 3.715      ;
; -0.623 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[7]                        ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 2.100      ; 3.715      ;
; -0.623 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[3]                        ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 2.100      ; 3.715      ;
; -0.623 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[1]                        ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 2.100      ; 3.715      ;
; -0.623 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[2]                        ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 2.100      ; 3.715      ;
; -0.623 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[6]                        ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 2.100      ; 3.715      ;
; -0.623 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[0]                        ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 2.100      ; 3.715      ;
; -0.623 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[4]                        ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 2.100      ; 3.715      ;
; -0.601 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[0]                           ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.499      ; 3.592      ;
; -0.601 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[5]                           ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.499      ; 3.592      ;
; -0.601 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[1]                           ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.499      ; 3.592      ;
; -0.600 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[14]                       ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.498      ; 3.590      ;
; -0.592 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[10]                       ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.506      ; 3.590      ;
; -0.592 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[12]                       ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.506      ; 3.590      ;
; -0.592 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[8]                        ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.506      ; 3.590      ;
; -0.592 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[11]                       ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.506      ; 3.590      ;
; -0.592 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[13]                       ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.506      ; 3.590      ;
; -0.592 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[15]                       ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.506      ; 3.590      ;
; -0.592 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[9]                        ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.506      ; 3.590      ;
; -0.592 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|data_wr_t[1]                     ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.506      ; 3.590      ;
; -0.592 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|data_wr_t[5]                     ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.506      ; 3.590      ;
; -0.592 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|data_wr_t[7]                     ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.506      ; 3.590      ;
; -0.592 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|data_wr_t[3]                     ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.506      ; 3.590      ;
; -0.592 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|data_wr_t[0]                     ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.506      ; 3.590      ;
; -0.592 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|data_wr_t[2]                     ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.506      ; 3.590      ;
; -0.592 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|data_wr_t[6]                     ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.506      ; 3.590      ;
; -0.592 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|data_wr_t[4]                     ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.506      ; 3.590      ;
; -0.585 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]    ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.486      ; 3.563      ;
; -0.585 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_exec           ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.486      ; 3.563      ;
; -0.561 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.518      ; 3.571      ;
; -0.561 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]  ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.518      ; 3.571      ;
; -0.561 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]  ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.518      ; 3.571      ;
; -0.561 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.518      ; 3.571      ;
; -0.561 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.518      ; 3.571      ;
; -0.561 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.518      ; 3.571      ;
; -0.561 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]  ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.518      ; 3.571      ;
; -0.561 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.518      ; 3.571      ;
; -0.561 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10] ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.518      ; 3.571      ;
; -0.561 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.518      ; 3.571      ;
; -0.561 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12] ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.518      ; 3.571      ;
; -0.561 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[13] ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.518      ; 3.571      ;
; -0.561 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[14] ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.518      ; 3.571      ;
; -0.561 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.518      ; 3.571      ;
; -0.560 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]  ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.518      ; 3.570      ;
; -0.558 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|i2c_done                         ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.532      ; 3.582      ;
; -0.558 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|Ram0~0             ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.532      ; 3.582      ;
; -0.549 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]    ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.522      ; 3.563      ;
; -0.549 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]    ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.522      ; 3.563      ;
; -0.549 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]    ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.522      ; 3.563      ;
; -0.549 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]    ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.522      ; 3.563      ;
; -0.549 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]    ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.522      ; 3.563      ;
; -0.549 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]    ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.522      ; 3.563      ;
; -0.549 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]    ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 2.522      ; 3.563      ;
; -0.275 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|sda_out                          ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 2.455      ; 3.722      ;
; -0.275 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|sda_dir                          ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 2.455      ; 3.722      ;
; -0.234 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[0]                           ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 2.499      ; 3.725      ;
; -0.234 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[5]                           ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 2.499      ; 3.725      ;
; -0.234 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[1]                           ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 2.499      ; 3.725      ;
; -0.232 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[14]                       ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 2.498      ; 3.722      ;
; -0.223 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[10]                       ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 2.506      ; 3.721      ;
; -0.223 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[12]                       ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 2.506      ; 3.721      ;
; -0.223 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[8]                        ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 2.506      ; 3.721      ;
; -0.223 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[11]                       ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 2.506      ; 3.721      ;
; -0.223 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[13]                       ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 2.506      ; 3.721      ;
+--------+-----------+-------------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'cam1_pclk'                                                                                                                                                                                                                                                                                                                                                         ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                       ; To Node                                                                                                                                                                 ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; -0.210 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.945      ; 3.010      ;
; -0.210 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.945      ; 3.010      ;
; -0.210 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.945      ; 3.010      ;
; -0.210 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.945      ; 3.010      ;
; -0.210 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.945      ; 3.010      ;
; -0.210 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.945      ; 3.010      ;
; -0.210 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.945      ; 3.010      ;
; -0.210 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.945      ; 3.010      ;
; -0.210 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.945      ; 3.010      ;
; -0.210 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.945      ; 3.010      ;
; -0.167 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|byte_flag                                                                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.902      ; 3.010      ;
; -0.167 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.902      ; 3.010      ;
; -0.167 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.902      ; 3.010      ;
; -0.167 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.902      ; 3.010      ;
; -0.167 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.902      ; 3.010      ;
; -0.167 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.902      ; 3.010      ;
; -0.074 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.945      ; 3.146      ;
; -0.074 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.945      ; 3.146      ;
; -0.074 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.945      ; 3.146      ;
; -0.074 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.945      ; 3.146      ;
; -0.074 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.945      ; 3.146      ;
; -0.074 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.945      ; 3.146      ;
; -0.074 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.945      ; 3.146      ;
; -0.074 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.945      ; 3.146      ;
; -0.074 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.945      ; 3.146      ;
; -0.074 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.945      ; 3.146      ;
; -0.062 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.906      ; 3.119      ;
; -0.062 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.906      ; 3.119      ;
; -0.062 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.906      ; 3.119      ;
; -0.062 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.906      ; 3.119      ;
; -0.062 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.906      ; 3.119      ;
; -0.062 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.906      ; 3.119      ;
; -0.035 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.866      ; 3.106      ;
; -0.035 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.866      ; 3.106      ;
; -0.032 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.945      ; 3.188      ;
; -0.032 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.945      ; 3.188      ;
; -0.032 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.945      ; 3.188      ;
; -0.032 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.945      ; 3.188      ;
; -0.032 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.945      ; 3.188      ;
; -0.032 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.945      ; 3.188      ;
; -0.032 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.945      ; 3.188      ;
; -0.032 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.945      ; 3.188      ;
; -0.032 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.945      ; 3.188      ;
; -0.032 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.945      ; 3.188      ;
; -0.031 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|byte_flag                                                                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.902      ; 3.146      ;
; -0.031 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.902      ; 3.146      ;
; -0.031 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.902      ; 3.146      ;
; -0.031 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.902      ; 3.146      ;
; -0.031 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.902      ; 3.146      ;
; -0.031 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.902      ; 3.146      ;
; -0.028 ; sys_rst_n                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[6]                          ; sys_rst_n                                             ; cam1_pclk   ; 0.000        ; 3.256      ; 3.453      ;
; -0.028 ; sys_rst_n                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[7]                          ; sys_rst_n                                             ; cam1_pclk   ; 0.000        ; 3.256      ; 3.453      ;
; -0.028 ; sys_rst_n                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[10]                         ; sys_rst_n                                             ; cam1_pclk   ; 0.000        ; 3.256      ; 3.453      ;
; -0.028 ; sys_rst_n                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[11]                         ; sys_rst_n                                             ; cam1_pclk   ; 0.000        ; 3.256      ; 3.453      ;
; -0.028 ; sys_rst_n                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[8]                          ; sys_rst_n                                             ; cam1_pclk   ; 0.000        ; 3.256      ; 3.453      ;
; -0.028 ; sys_rst_n                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[9]                          ; sys_rst_n                                             ; cam1_pclk   ; 0.000        ; 3.256      ; 3.453      ;
; 0.011  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|byte_flag                                                                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.902      ; 3.188      ;
; 0.011  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.902      ; 3.188      ;
; 0.011  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.902      ; 3.188      ;
; 0.011  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.902      ; 3.188      ;
; 0.011  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.902      ; 3.188      ;
; 0.011  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.902      ; 3.188      ;
; 0.032  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.812      ; 3.119      ;
; 0.032  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.812      ; 3.119      ;
; 0.032  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.812      ; 3.119      ;
; 0.032  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.812      ; 3.119      ;
; 0.032  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.812      ; 3.119      ;
; 0.032  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.812      ; 3.119      ;
; 0.032  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.812      ; 3.119      ;
; 0.032  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.812      ; 3.119      ;
; 0.034  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.787      ; 3.096      ;
; 0.074  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.906      ; 3.255      ;
; 0.074  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.906      ; 3.255      ;
; 0.074  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.906      ; 3.255      ;
; 0.074  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.906      ; 3.255      ;
; 0.074  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.906      ; 3.255      ;
; 0.074  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.906      ; 3.255      ;
; 0.102  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.866      ; 3.243      ;
; 0.102  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.866      ; 3.243      ;
; 0.116  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.906      ; 3.297      ;
; 0.116  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.906      ; 3.297      ;
; 0.116  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.906      ; 3.297      ;
; 0.116  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.906      ; 3.297      ;
; 0.116  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.906      ; 3.297      ;
; 0.116  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.906      ; 3.297      ;
; 0.144  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.866      ; 3.285      ;
; 0.144  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.866      ; 3.285      ;
; 0.167  ; sys_rst_n                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[1] ; sys_rst_n                                             ; cam1_pclk   ; 0.000        ; 3.046      ; 3.438      ;
; 0.167  ; sys_rst_n                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[2] ; sys_rst_n                                             ; cam1_pclk   ; 0.000        ; 3.046      ; 3.438      ;
; 0.167  ; sys_rst_n                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7         ; sys_rst_n                                             ; cam1_pclk   ; 0.000        ; 3.046      ; 3.438      ;
; 0.167  ; sys_rst_n                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0      ; sys_rst_n                                             ; cam1_pclk   ; 0.000        ; 3.046      ; 3.438      ;
; 0.167  ; sys_rst_n                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[0]                                  ; sys_rst_n                                             ; cam1_pclk   ; 0.000        ; 3.046      ; 3.438      ;
; 0.167  ; sys_rst_n                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[6]                                  ; sys_rst_n                                             ; cam1_pclk   ; 0.000        ; 3.046      ; 3.438      ;
; 0.168  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.812      ; 3.255      ;
; 0.168  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.812      ; 3.255      ;
; 0.168  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.812      ; 3.255      ;
; 0.168  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.812      ; 3.255      ;
; 0.168  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.812      ; 3.255      ;
; 0.168  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.812      ; 3.255      ;
; 0.168  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.812      ; 3.255      ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'cam0_pclk'                                                                                                                                                                                                                                                                                                                                 ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                       ; To Node                                                                                                                                         ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; -0.074 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.967      ; 3.168      ;
; -0.074 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.967      ; 3.168      ;
; -0.074 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.967      ; 3.168      ;
; -0.074 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.967      ; 3.168      ;
; -0.074 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.967      ; 3.168      ;
; -0.074 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.967      ; 3.168      ;
; -0.074 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.967      ; 3.168      ;
; -0.040 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.763      ; 2.998      ;
; -0.040 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.763      ; 2.998      ;
; -0.040 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.763      ; 2.998      ;
; -0.040 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.763      ; 2.998      ;
; -0.040 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.763      ; 2.998      ;
; -0.040 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.763      ; 2.998      ;
; -0.040 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.763      ; 2.998      ;
; -0.040 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.763      ; 2.998      ;
; -0.040 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.763      ; 2.998      ;
; -0.036 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.929      ; 3.168      ;
; -0.036 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.929      ; 3.168      ;
; -0.036 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.929      ; 3.168      ;
; -0.036 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.929      ; 3.168      ;
; -0.001 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.724      ; 2.998      ;
; -0.001 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.724      ; 2.998      ;
; -0.001 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.724      ; 2.998      ;
; -0.001 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.724      ; 2.998      ;
; -0.001 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.724      ; 2.998      ;
; -0.001 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.724      ; 2.998      ;
; 0.015  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.677      ; 2.967      ;
; 0.015  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.677      ; 2.967      ;
; 0.015  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.677      ; 2.967      ;
; 0.015  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.677      ; 2.967      ;
; 0.015  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.677      ; 2.967      ;
; 0.015  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.677      ; 2.967      ;
; 0.062  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.967      ; 3.304      ;
; 0.062  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.967      ; 3.304      ;
; 0.062  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.967      ; 3.304      ;
; 0.062  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.967      ; 3.304      ;
; 0.062  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.967      ; 3.304      ;
; 0.062  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.967      ; 3.304      ;
; 0.062  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.967      ; 3.304      ;
; 0.096  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.763      ; 3.134      ;
; 0.096  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.763      ; 3.134      ;
; 0.096  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.763      ; 3.134      ;
; 0.096  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.763      ; 3.134      ;
; 0.096  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.763      ; 3.134      ;
; 0.096  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.763      ; 3.134      ;
; 0.096  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.763      ; 3.134      ;
; 0.096  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.763      ; 3.134      ;
; 0.096  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.763      ; 3.134      ;
; 0.100  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.929      ; 3.304      ;
; 0.100  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.929      ; 3.304      ;
; 0.100  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.929      ; 3.304      ;
; 0.100  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.929      ; 3.304      ;
; 0.104  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.967      ; 3.346      ;
; 0.104  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.967      ; 3.346      ;
; 0.104  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.967      ; 3.346      ;
; 0.104  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.967      ; 3.346      ;
; 0.104  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.967      ; 3.346      ;
; 0.104  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.967      ; 3.346      ;
; 0.104  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.967      ; 3.346      ;
; 0.135  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.724      ; 3.134      ;
; 0.135  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.724      ; 3.134      ;
; 0.135  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.724      ; 3.134      ;
; 0.135  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.724      ; 3.134      ;
; 0.135  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.724      ; 3.134      ;
; 0.135  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.724      ; 3.134      ;
; 0.138  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.763      ; 3.176      ;
; 0.138  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.763      ; 3.176      ;
; 0.138  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.763      ; 3.176      ;
; 0.138  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.763      ; 3.176      ;
; 0.138  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.763      ; 3.176      ;
; 0.138  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.763      ; 3.176      ;
; 0.138  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.763      ; 3.176      ;
; 0.138  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.763      ; 3.176      ;
; 0.138  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.763      ; 3.176      ;
; 0.142  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.929      ; 3.346      ;
; 0.142  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.929      ; 3.346      ;
; 0.142  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.929      ; 3.346      ;
; 0.142  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.929      ; 3.346      ;
; 0.151  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.677      ; 3.103      ;
; 0.151  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.677      ; 3.103      ;
; 0.151  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.677      ; 3.103      ;
; 0.151  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.677      ; 3.103      ;
; 0.151  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.677      ; 3.103      ;
; 0.151  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.677      ; 3.103      ;
; 0.160  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|byte_flag                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.587      ; 3.022      ;
; 0.177  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.724      ; 3.176      ;
; 0.177  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.724      ; 3.176      ;
; 0.177  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.724      ; 3.176      ;
; 0.177  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.724      ; 3.176      ;
; 0.177  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.724      ; 3.176      ;
; 0.177  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.724      ; 3.176      ;
; 0.193  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.677      ; 3.145      ;
; 0.193  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.677      ; 3.145      ;
; 0.193  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.677      ; 3.145      ;
; 0.193  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.677      ; 3.145      ;
; 0.193  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.677      ; 3.145      ;
; 0.193  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.677      ; 3.145      ;
; 0.261  ; sys_rst_n                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[6]  ; sys_rst_n                                             ; cam0_pclk   ; 0.000        ; 2.948      ; 3.434      ;
; 0.261  ; sys_rst_n                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[7]  ; sys_rst_n                                             ; cam0_pclk   ; 0.000        ; 2.948      ; 3.434      ;
; 0.261  ; sys_rst_n                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[10] ; sys_rst_n                                             ; cam0_pclk   ; 0.000        ; 2.948      ; 3.434      ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk'                                                                                                                             ;
+-------+-----------+-------------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                                       ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-------------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; 0.696 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]    ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.646      ; 3.567      ;
; 0.696 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]    ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.646      ; 3.567      ;
; 0.696 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]    ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.646      ; 3.567      ;
; 0.696 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]    ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.646      ; 3.567      ;
; 0.696 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]    ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.646      ; 3.567      ;
; 0.696 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]    ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.646      ; 3.567      ;
; 0.696 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]    ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.646      ; 3.567      ;
; 0.706 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|i2c_done                         ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.657      ; 3.588      ;
; 0.706 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]  ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.642      ; 3.573      ;
; 0.706 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|Ram0~0             ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.657      ; 3.588      ;
; 0.707 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.642      ; 3.574      ;
; 0.707 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]  ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.642      ; 3.574      ;
; 0.707 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]  ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.642      ; 3.574      ;
; 0.707 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.642      ; 3.574      ;
; 0.707 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.642      ; 3.574      ;
; 0.707 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.642      ; 3.574      ;
; 0.707 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]  ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.642      ; 3.574      ;
; 0.707 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.642      ; 3.574      ;
; 0.707 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10] ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.642      ; 3.574      ;
; 0.707 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.642      ; 3.574      ;
; 0.707 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12] ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.642      ; 3.574      ;
; 0.707 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[13] ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.642      ; 3.574      ;
; 0.707 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[14] ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.642      ; 3.574      ;
; 0.707 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.642      ; 3.574      ;
; 0.733 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]    ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.609      ; 3.567      ;
; 0.733 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_exec           ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.609      ; 3.567      ;
; 0.740 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[10]                       ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.629      ; 3.594      ;
; 0.740 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[12]                       ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.629      ; 3.594      ;
; 0.740 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[8]                        ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.629      ; 3.594      ;
; 0.740 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[11]                       ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.629      ; 3.594      ;
; 0.740 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[13]                       ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.629      ; 3.594      ;
; 0.740 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[15]                       ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.629      ; 3.594      ;
; 0.740 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[9]                        ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.629      ; 3.594      ;
; 0.740 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|data_wr_t[1]                     ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.629      ; 3.594      ;
; 0.740 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|data_wr_t[5]                     ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.629      ; 3.594      ;
; 0.740 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|data_wr_t[7]                     ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.629      ; 3.594      ;
; 0.740 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|data_wr_t[3]                     ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.629      ; 3.594      ;
; 0.740 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|data_wr_t[0]                     ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.629      ; 3.594      ;
; 0.740 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|data_wr_t[2]                     ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.629      ; 3.594      ;
; 0.740 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|data_wr_t[6]                     ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.629      ; 3.594      ;
; 0.740 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|data_wr_t[4]                     ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.629      ; 3.594      ;
; 0.749 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[14]                       ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.621      ; 3.595      ;
; 0.750 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[0]                           ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.623      ; 3.598      ;
; 0.750 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[5]                           ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.623      ; 3.598      ;
; 0.750 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[1]                           ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.623      ; 3.598      ;
; 0.794 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|sda_out                          ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.576      ; 3.595      ;
; 0.794 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|sda_dir                          ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.576      ; 3.595      ;
; 1.070 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]    ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 2.646      ; 3.441      ;
; 1.070 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]    ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 2.646      ; 3.441      ;
; 1.070 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]    ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 2.646      ; 3.441      ;
; 1.070 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]    ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 2.646      ; 3.441      ;
; 1.070 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]    ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 2.646      ; 3.441      ;
; 1.070 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]    ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 2.646      ; 3.441      ;
; 1.070 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]    ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 2.646      ; 3.441      ;
; 1.077 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|i2c_done                         ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 2.657      ; 3.459      ;
; 1.077 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|Ram0~0             ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 2.657      ; 3.459      ;
; 1.081 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]  ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 2.642      ; 3.448      ;
; 1.082 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 2.642      ; 3.449      ;
; 1.082 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]  ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 2.642      ; 3.449      ;
; 1.082 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]  ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 2.642      ; 3.449      ;
; 1.082 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 2.642      ; 3.449      ;
; 1.082 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 2.642      ; 3.449      ;
; 1.082 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 2.642      ; 3.449      ;
; 1.082 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]  ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 2.642      ; 3.449      ;
; 1.082 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 2.642      ; 3.449      ;
; 1.082 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10] ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 2.642      ; 3.449      ;
; 1.082 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 2.642      ; 3.449      ;
; 1.082 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12] ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 2.642      ; 3.449      ;
; 1.082 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[13] ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 2.642      ; 3.449      ;
; 1.082 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[14] ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 2.642      ; 3.449      ;
; 1.082 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 2.642      ; 3.449      ;
; 1.107 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]    ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 2.609      ; 3.441      ;
; 1.107 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_exec           ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 2.609      ; 3.441      ;
; 1.113 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[10]                       ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 2.629      ; 3.467      ;
; 1.113 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[12]                       ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 2.629      ; 3.467      ;
; 1.113 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[8]                        ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 2.629      ; 3.467      ;
; 1.113 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[11]                       ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 2.629      ; 3.467      ;
; 1.113 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[13]                       ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 2.629      ; 3.467      ;
; 1.113 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[15]                       ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 2.629      ; 3.467      ;
; 1.113 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[9]                        ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 2.629      ; 3.467      ;
; 1.113 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|data_wr_t[1]                     ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 2.629      ; 3.467      ;
; 1.113 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|data_wr_t[5]                     ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 2.629      ; 3.467      ;
; 1.113 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|data_wr_t[7]                     ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 2.629      ; 3.467      ;
; 1.113 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|data_wr_t[3]                     ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 2.629      ; 3.467      ;
; 1.113 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|data_wr_t[0]                     ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 2.629      ; 3.467      ;
; 1.113 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|data_wr_t[2]                     ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 2.629      ; 3.467      ;
; 1.113 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|data_wr_t[6]                     ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 2.629      ; 3.467      ;
; 1.113 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|data_wr_t[4]                     ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 2.629      ; 3.467      ;
; 1.121 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[0]                           ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 2.623      ; 3.469      ;
; 1.121 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[5]                           ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 2.623      ; 3.469      ;
; 1.121 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[1]                           ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 2.623      ; 3.469      ;
; 1.121 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[14]                       ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 2.621      ; 3.467      ;
; 1.156 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[5]                        ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.207      ; 3.588      ;
; 1.156 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[7]                        ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.207      ; 3.588      ;
; 1.156 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[3]                        ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.207      ; 3.588      ;
; 1.156 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[1]                        ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.207      ; 3.588      ;
; 1.156 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[2]                        ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.207      ; 3.588      ;
; 1.156 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[6]                        ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.207      ; 3.588      ;
; 1.156 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[0]                        ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.207      ; 3.588      ;
; 1.156 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[4]                        ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.207      ; 3.588      ;
+-------+-----------+-------------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk'                                                                                                                             ;
+-------+-----------+-------------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                                       ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-------------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; 0.721 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]    ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.633      ; 3.579      ;
; 0.721 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]    ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.633      ; 3.579      ;
; 0.721 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]    ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.633      ; 3.579      ;
; 0.721 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]    ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.633      ; 3.579      ;
; 0.721 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]    ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.633      ; 3.579      ;
; 0.721 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]    ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.633      ; 3.579      ;
; 0.721 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]    ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.633      ; 3.579      ;
; 0.739 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]  ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.633      ; 3.597      ;
; 0.739 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.634      ; 3.598      ;
; 0.739 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]  ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.634      ; 3.598      ;
; 0.739 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.634      ; 3.598      ;
; 0.739 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]  ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.634      ; 3.598      ;
; 0.739 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.634      ; 3.598      ;
; 0.739 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.634      ; 3.598      ;
; 0.739 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.634      ; 3.598      ;
; 0.739 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]  ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.634      ; 3.598      ;
; 0.739 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.634      ; 3.598      ;
; 0.739 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.634      ; 3.598      ;
; 0.739 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12] ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.634      ; 3.598      ;
; 0.739 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[13] ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.634      ; 3.598      ;
; 0.739 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[14] ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.634      ; 3.598      ;
; 0.739 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10] ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.634      ; 3.598      ;
; 0.739 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_exec           ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.633      ; 3.597      ;
; 0.739 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|data_wr_t[0]                     ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.625      ; 3.589      ;
; 0.739 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[14]                       ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.625      ; 3.589      ;
; 0.739 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[3]                        ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.625      ; 3.589      ;
; 0.739 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[1]                        ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.625      ; 3.589      ;
; 0.739 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[0]                        ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.625      ; 3.589      ;
; 0.739 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[4]                        ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.625      ; 3.589      ;
; 0.741 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]    ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.615      ; 3.581      ;
; 0.742 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[0]                           ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.607      ; 3.574      ;
; 0.742 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[2]                           ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.607      ; 3.574      ;
; 0.742 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[5]                           ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.607      ; 3.574      ;
; 0.742 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[6]                           ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.607      ; 3.574      ;
; 0.742 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[1]                           ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.607      ; 3.574      ;
; 0.753 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|i2c_done                         ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.610      ; 3.588      ;
; 0.753 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|sda_dir                          ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.610      ; 3.588      ;
; 0.753 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|scl                              ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.610      ; 3.588      ;
; 0.776 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|Ram0~0             ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.594      ; 3.595      ;
; 0.787 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|data_wr_t[4]                     ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.560      ; 3.572      ;
; 1.095 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]    ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 2.633      ; 3.453      ;
; 1.095 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]    ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 2.633      ; 3.453      ;
; 1.095 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]    ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 2.633      ; 3.453      ;
; 1.095 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]    ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 2.633      ; 3.453      ;
; 1.095 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]    ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 2.633      ; 3.453      ;
; 1.095 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]    ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 2.633      ; 3.453      ;
; 1.095 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]    ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 2.633      ; 3.453      ;
; 1.110 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]  ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 2.633      ; 3.468      ;
; 1.110 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 2.634      ; 3.469      ;
; 1.110 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]  ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 2.634      ; 3.469      ;
; 1.110 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 2.634      ; 3.469      ;
; 1.110 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]  ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 2.634      ; 3.469      ;
; 1.110 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 2.634      ; 3.469      ;
; 1.110 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 2.634      ; 3.469      ;
; 1.110 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 2.634      ; 3.469      ;
; 1.110 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]  ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 2.634      ; 3.469      ;
; 1.110 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 2.634      ; 3.469      ;
; 1.110 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 2.634      ; 3.469      ;
; 1.110 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12] ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 2.634      ; 3.469      ;
; 1.110 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[13] ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 2.634      ; 3.469      ;
; 1.110 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[14] ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 2.634      ; 3.469      ;
; 1.110 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10] ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 2.634      ; 3.469      ;
; 1.110 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_exec           ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 2.633      ; 3.468      ;
; 1.110 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|data_wr_t[0]                     ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 2.625      ; 3.460      ;
; 1.110 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[14]                       ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 2.625      ; 3.460      ;
; 1.110 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[3]                        ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 2.625      ; 3.460      ;
; 1.110 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[1]                        ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 2.625      ; 3.460      ;
; 1.110 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[0]                        ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 2.625      ; 3.460      ;
; 1.110 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[4]                        ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 2.625      ; 3.460      ;
; 1.114 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]    ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 2.615      ; 3.454      ;
; 1.115 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[0]                           ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 2.607      ; 3.447      ;
; 1.115 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[2]                           ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 2.607      ; 3.447      ;
; 1.115 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[5]                           ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 2.607      ; 3.447      ;
; 1.115 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[6]                           ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 2.607      ; 3.447      ;
; 1.115 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[1]                           ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 2.607      ; 3.447      ;
; 1.124 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|i2c_done                         ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 2.610      ; 3.459      ;
; 1.124 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|sda_dir                          ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 2.610      ; 3.459      ;
; 1.124 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|scl                              ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 2.610      ; 3.459      ;
; 1.148 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|Ram0~0             ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 2.594      ; 3.467      ;
; 1.157 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[3]                           ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.192      ; 3.574      ;
; 1.157 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cur_state.st_data_wr             ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.190      ; 3.572      ;
; 1.157 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cur_state.st_stop                ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.190      ; 3.572      ;
; 1.157 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[4]                           ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.192      ; 3.574      ;
; 1.157 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|st_done                          ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.192      ; 3.574      ;
; 1.157 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|data_wr_t[3]                     ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.213      ; 3.595      ;
; 1.157 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|data_wr_t[7]                     ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.213      ; 3.595      ;
; 1.157 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|data_wr_t[5]                     ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.213      ; 3.595      ;
; 1.157 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|data_wr_t[1]                     ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.213      ; 3.595      ;
; 1.157 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|data_wr_t[2]                     ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.213      ; 3.595      ;
; 1.157 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|data_wr_t[6]                     ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.213      ; 3.595      ;
; 1.157 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[10]                       ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.213      ; 3.595      ;
; 1.157 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[8]                        ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.213      ; 3.595      ;
; 1.157 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[12]                       ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.213      ; 3.595      ;
; 1.157 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[13]                       ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.213      ; 3.595      ;
; 1.157 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[15]                       ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.213      ; 3.595      ;
; 1.157 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[11]                       ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.213      ; 3.595      ;
; 1.157 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[9]                        ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.213      ; 3.595      ;
; 1.158 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[5]                        ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.206      ; 3.589      ;
; 1.158 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[7]                        ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.206      ; 3.589      ;
; 1.158 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[6]                        ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 2.206      ; 3.589      ;
+-------+-----------+-------------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                       ;
+-------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                                                                                                                                                 ; Launch Clock ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+
; 2.151 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|dffpipe_qe9:rs_bwp|dffe10a[2]                               ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.002      ; 3.458      ;
; 2.151 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|dffpipe_qe9:rs_brp|dffe10a[2]                               ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.002      ; 3.458      ;
; 2.151 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|dffpipe_qe9:rs_brp|dffe10a[4]                               ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.002      ; 3.458      ;
; 2.151 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|dffpipe_qe9:rs_brp|dffe10a[5]                               ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.002      ; 3.458      ;
; 2.151 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|dffpipe_qe9:rs_bwp|dffe10a[5]                               ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.002      ; 3.458      ;
; 2.151 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|dffpipe_qe9:rs_brp|dffe10a[6]                               ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.002      ; 3.458      ;
; 2.151 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|dffpipe_qe9:rs_brp|dffe10a[7]                               ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.002      ; 3.458      ;
; 2.151 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|dffpipe_qe9:rs_brp|dffe10a[8]                               ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.002      ; 3.458      ;
; 2.151 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|dffpipe_qe9:rs_bwp|dffe10a[8]                               ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.002      ; 3.458      ;
; 2.155 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[9]                                                                                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.997      ; 3.457      ;
; 2.155 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[11]                                                                                          ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.997      ; 3.457      ;
; 2.155 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[12]                                                                                          ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.997      ; 3.457      ;
; 2.156 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_ba[0]                                                                                             ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.996      ; 3.457      ;
; 2.156 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_ba[1]                                                                                             ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.996      ; 3.457      ;
; 2.156 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[0]                                                                                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.994      ; 3.455      ;
; 2.156 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[5]                                                                                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.994      ; 3.455      ;
; 2.156 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[10]                                                                                          ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.996      ; 3.457      ;
; 2.168 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[1]                                                                                          ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.978      ; 3.451      ;
; 2.168 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[2]                                                                                          ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.978      ; 3.451      ;
; 2.168 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[3]                                                                                          ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.978      ; 3.451      ;
; 2.168 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[4]                                                                                          ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.978      ; 3.451      ;
; 2.168 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[5]                                                                                          ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.978      ; 3.451      ;
; 2.168 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[6]                                                                                          ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.978      ; 3.451      ;
; 2.168 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[7]                                                                                          ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.978      ; 3.451      ;
; 2.168 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[8]                                                                                          ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.978      ; 3.451      ;
; 2.168 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[9]                                                                                          ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.978      ; 3.451      ;
; 2.168 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[11]                                                                                         ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.978      ; 3.451      ;
; 2.168 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[12]                                                                                         ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.978      ; 3.451      ;
; 2.168 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[13]                                                                                         ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.978      ; 3.451      ;
; 2.168 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[14]                                                                                         ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.978      ; 3.451      ;
; 2.168 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[10]                                                                                         ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.978      ; 3.451      ;
; 2.189 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.951      ; 3.445      ;
; 2.189 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|dffpipe_qe9:rs_brp|dffe10a[9]                               ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.960      ; 3.454      ;
; 2.189 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|dffpipe_qe9:rs_brp|dffe10a[10]                              ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.960      ; 3.454      ;
; 2.189 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|dffpipe_qe9:ws_bwp|dffe10a[6]                               ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.951      ; 3.445      ;
; 2.189 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|dffpipe_qe9:ws_bwp|dffe10a[7]                               ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.951      ; 3.445      ;
; 2.189 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|dffpipe_qe9:ws_bwp|dffe10a[9]                               ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.951      ; 3.445      ;
; 2.190 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_ref_req                                                                                         ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.963      ; 3.458      ;
; 2.190 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                                                         ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.963      ; 3.458      ;
; 2.190 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|alt_synch_pipe_2e8:rs_dgwp|dffpipe_te9:dffpipe10|dffe11a[3] ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.963      ; 3.458      ;
; 2.190 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|alt_synch_pipe_2e8:rs_dgwp|dffpipe_te9:dffpipe10|dffe11a[2] ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.963      ; 3.458      ;
; 2.190 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|alt_synch_pipe_2e8:rs_dgwp|dffpipe_te9:dffpipe10|dffe11a[4] ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.963      ; 3.458      ;
; 2.190 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|alt_synch_pipe_2e8:rs_dgwp|dffpipe_te9:dffpipe10|dffe11a[1] ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.963      ; 3.458      ;
; 2.190 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|alt_synch_pipe_2e8:rs_dgwp|dffpipe_te9:dffpipe10|dffe11a[0] ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.963      ; 3.458      ;
; 2.190 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|dffpipe_qe9:rs_bwp|dffe10a[1]                               ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.963      ; 3.458      ;
; 2.190 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|dffpipe_qe9:rs_bwp|dffe10a[4]                               ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.963      ; 3.458      ;
; 2.190 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe3|dffe4a[0]   ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.952      ; 3.447      ;
; 2.190 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|dffpipe_qe9:ws_brp|dffe10a[1]                               ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.952      ; 3.447      ;
; 2.190 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|dffpipe_qe9:ws_brp|dffe10a[2]                               ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.952      ; 3.447      ;
; 2.190 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|dffpipe_qe9:ws_brp|dffe10a[4]                               ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.952      ; 3.447      ;
; 2.190 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|dffpipe_qe9:ws_brp|dffe10a[5]                               ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.952      ; 3.447      ;
; 2.190 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|dffpipe_qe9:ws_brp|dffe10a[6]                               ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.952      ; 3.447      ;
; 2.190 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|dffpipe_qe9:ws_brp|dffe10a[7]                               ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.952      ; 3.447      ;
; 2.190 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|dffpipe_qe9:ws_bwp|dffe10a[8]                               ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.952      ; 3.447      ;
; 2.190 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|dffpipe_qe9:ws_brp|dffe10a[8]                               ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.952      ; 3.447      ;
; 2.190 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|dffpipe_qe9:ws_bwp|dffe10a[10]                              ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.952      ; 3.447      ;
; 2.190 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[0]                                                                                          ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.964      ; 3.459      ;
; 2.191 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[1]                                                                                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.961      ; 3.457      ;
; 2.191 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[3]                                                                                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.961      ; 3.457      ;
; 2.191 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[8]                                                                                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.961      ; 3.457      ;
; 2.192 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe3|dffe4a[4]   ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.953      ; 3.450      ;
; 2.192 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe3|dffe4a[3]   ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.953      ; 3.450      ;
; 2.194 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[0]                                                                                          ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.954      ; 3.453      ;
; 2.194 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe3|dffe4a[1]   ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.951      ; 3.450      ;
; 2.194 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe3|dffe4a[2]   ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.951      ; 3.450      ;
; 2.194 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe3|dffe4a[6]   ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.951      ; 3.450      ;
; 2.194 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe3|dffe4a[5]   ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.951      ; 3.450      ;
; 2.194 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe3|dffe4a[7]   ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.951      ; 3.450      ;
; 2.194 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe3|dffe4a[8]   ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.951      ; 3.450      ;
; 2.194 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe3|dffe4a[10]  ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.951      ; 3.450      ;
; 2.194 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe3|dffe4a[11]  ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.951      ; 3.450      ;
; 2.194 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|dffpipe_qe9:ws_brp|dffe10a[10]                              ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.951      ; 3.450      ;
; 2.197 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[6]                                                                                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.954      ; 3.456      ;
; 2.197 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[7]                                                                                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.954      ; 3.456      ;
; 2.198 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[3]                                                                                       ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.957      ; 3.460      ;
; 2.198 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[2]                                                                                       ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.957      ; 3.460      ;
; 2.198 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[1]                                                                                       ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.957      ; 3.460      ;
; 2.198 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[0]                                                                                       ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.957      ; 3.460      ;
; 2.198 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[6]                                                                                       ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.957      ; 3.460      ;
; 2.198 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[5]                                                                                       ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.957      ; 3.460      ;
; 2.198 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[4]                                                                                       ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.957      ; 3.460      ;
; 2.198 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[15]                                                                                      ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.957      ; 3.460      ;
; 2.199 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.947      ; 3.451      ;
; 2.199 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[0]                                                                                        ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.949      ; 3.453      ;
; 2.199 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[1]                                                                                        ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.949      ; 3.453      ;
; 2.199 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[3]                                                                                        ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.949      ; 3.453      ;
; 2.199 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[4]                                                                                        ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.949      ; 3.453      ;
; 2.199 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[6]                                                                                        ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.949      ; 3.453      ;
; 2.199 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[7]                                                                                        ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.949      ; 3.453      ;
; 2.199 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[8]                                                                                        ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.949      ; 3.453      ;
; 2.199 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[9]                                                                                        ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.949      ; 3.453      ;
; 2.199 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[11]                                                                                       ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.949      ; 3.453      ;
; 2.199 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[12]                                                                                       ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.949      ; 3.453      ;
; 2.199 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[13]                                                                                       ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.933      ; 3.437      ;
; 2.199 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[14]                                                                                       ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.933      ; 3.437      ;
; 2.199 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[15]                                                                                       ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.933      ; 3.437      ;
; 2.199 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22]~_emulated                                                                                                     ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.953      ; 3.457      ;
; 2.199 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[23]~_emulated                                                                                                     ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.953      ; 3.457      ;
; 2.199 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[9]~_emulated                                                                                                      ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.951      ; 3.455      ;
; 2.199 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[14]~_emulated                                                                                                     ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.951      ; 3.455      ;
+-------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                       ;
+-------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                                                                                                                                 ; Launch Clock ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+
; 2.193 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdptr_g[10]                                 ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.961      ; 3.459      ;
; 2.193 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdptr_g[11]                                 ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.961      ; 3.459      ;
; 2.198 ; sys_rst_n ; vga_driver:u_vga_driver|cnt_v[0]                                                                                                                                        ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.945      ; 3.448      ;
; 2.198 ; sys_rst_n ; vga_driver:u_vga_driver|cnt_v[1]                                                                                                                                        ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.945      ; 3.448      ;
; 2.198 ; sys_rst_n ; vga_driver:u_vga_driver|cnt_v[2]                                                                                                                                        ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.945      ; 3.448      ;
; 2.198 ; sys_rst_n ; vga_driver:u_vga_driver|cnt_v[4]                                                                                                                                        ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.945      ; 3.448      ;
; 2.198 ; sys_rst_n ; vga_driver:u_vga_driver|cnt_v[5]                                                                                                                                        ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.945      ; 3.448      ;
; 2.198 ; sys_rst_n ; vga_driver:u_vga_driver|cnt_v[6]                                                                                                                                        ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.945      ; 3.448      ;
; 2.198 ; sys_rst_n ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                                                        ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.945      ; 3.448      ;
; 2.198 ; sys_rst_n ; vga_driver:u_vga_driver|cnt_v[8]                                                                                                                                        ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.945      ; 3.448      ;
; 2.198 ; sys_rst_n ; vga_driver:u_vga_driver|cnt_v[9]                                                                                                                                        ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.945      ; 3.448      ;
; 2.198 ; sys_rst_n ; vga_driver:u_vga_driver|cnt_v[10]                                                                                                                                       ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.945      ; 3.448      ;
; 2.198 ; sys_rst_n ; vga_driver:u_vga_driver|cnt_v[3]                                                                                                                                        ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.945      ; 3.448      ;
; 2.198 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdemp_eq_comp_msb_aeb                       ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.970      ; 3.473      ;
; 2.204 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9      ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.942      ; 3.451      ;
; 2.204 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11     ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.942      ; 3.451      ;
; 2.204 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10     ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.942      ; 3.451      ;
; 2.206 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[0]                                                                                                       ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.937      ; 3.448      ;
; 2.206 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[1]                                                                                                       ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.937      ; 3.448      ;
; 2.206 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[2]                                                                                                       ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.937      ; 3.448      ;
; 2.206 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[3]                                                                                                       ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.937      ; 3.448      ;
; 2.206 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[4]                                                                                                       ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.937      ; 3.448      ;
; 2.206 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[5]                                                                                                       ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.937      ; 3.448      ;
; 2.206 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[6]                                                                                                       ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.937      ; 3.448      ;
; 2.206 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[7]                                                                                                       ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.937      ; 3.448      ;
; 2.206 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[8]                                                                                                       ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.937      ; 3.448      ;
; 2.206 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[9]                                                                                                       ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.937      ; 3.448      ;
; 2.206 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[10]                                                                                                      ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.937      ; 3.448      ;
; 2.206 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[11]                                                                                                      ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.937      ; 3.448      ;
; 2.206 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[12]                                                                                                      ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.937      ; 3.448      ;
; 2.210 ; sys_rst_n ; vga_driver:u_vga_driver|cnt_h[0]                                                                                                                                        ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.930      ; 3.445      ;
; 2.210 ; sys_rst_n ; vga_driver:u_vga_driver|cnt_h[1]                                                                                                                                        ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.930      ; 3.445      ;
; 2.210 ; sys_rst_n ; vga_driver:u_vga_driver|cnt_h[2]                                                                                                                                        ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.930      ; 3.445      ;
; 2.210 ; sys_rst_n ; vga_driver:u_vga_driver|cnt_h[3]                                                                                                                                        ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.930      ; 3.445      ;
; 2.210 ; sys_rst_n ; vga_driver:u_vga_driver|cnt_h[4]                                                                                                                                        ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.930      ; 3.445      ;
; 2.210 ; sys_rst_n ; vga_driver:u_vga_driver|cnt_h[5]                                                                                                                                        ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.930      ; 3.445      ;
; 2.210 ; sys_rst_n ; vga_driver:u_vga_driver|cnt_h[6]                                                                                                                                        ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.930      ; 3.445      ;
; 2.210 ; sys_rst_n ; vga_driver:u_vga_driver|cnt_h[8]                                                                                                                                        ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.930      ; 3.445      ;
; 2.210 ; sys_rst_n ; vga_driver:u_vga_driver|cnt_h[9]                                                                                                                                        ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.930      ; 3.445      ;
; 2.210 ; sys_rst_n ; vga_driver:u_vga_driver|cnt_h[10]                                                                                                                                       ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.930      ; 3.445      ;
; 2.210 ; sys_rst_n ; vga_driver:u_vga_driver|cnt_h[7]                                                                                                                                        ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.930      ; 3.445      ;
; 2.211 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8      ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.946      ; 3.462      ;
; 2.211 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9      ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.954      ; 3.470      ;
; 2.211 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11     ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.954      ; 3.470      ;
; 2.211 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10     ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.954      ; 3.470      ;
; 2.211 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.946      ; 3.462      ;
; 2.234 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdptr_g[0]                                  ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.912      ; 3.451      ;
; 2.234 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdptr_g[1]                                  ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.912      ; 3.451      ;
; 2.234 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdptr_g[5]                                  ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.912      ; 3.451      ;
; 2.234 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdptr_g[4]                                  ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.912      ; 3.451      ;
; 2.234 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdptr_g[2]                                  ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.912      ; 3.451      ;
; 2.234 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdptr_g[3]                                  ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.912      ; 3.451      ;
; 2.238 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[2] ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.902      ; 3.445      ;
; 2.238 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdptr_g[6]                                  ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.902      ; 3.445      ;
; 2.238 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdptr_g[7]                                  ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.902      ; 3.445      ;
; 2.238 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdptr_g[8]                                  ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.902      ; 3.445      ;
; 2.238 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdptr_g[9]                                  ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.902      ; 3.445      ;
; 2.246 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|clk_cnt[0]                                                                                                                 ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.908      ; 3.459      ;
; 2.246 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|clk_cnt[1]                                                                                                                 ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.908      ; 3.459      ;
; 2.246 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|clk_cnt[2]                                                                                                                 ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.908      ; 3.459      ;
; 2.246 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|clk_cnt[3]                                                                                                                 ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.908      ; 3.459      ;
; 2.246 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|clk_cnt[4]                                                                                                                 ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.908      ; 3.459      ;
; 2.246 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|clk_cnt[5]                                                                                                                 ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.908      ; 3.459      ;
; 2.246 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|clk_cnt[6]                                                                                                                 ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.908      ; 3.459      ;
; 2.246 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|clk_cnt[7]                                                                                                                 ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.908      ; 3.459      ;
; 2.246 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|clk_cnt[8]                                                                                                                 ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.908      ; 3.459      ;
; 2.246 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|clk_cnt[9]                                                                                                                 ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.908      ; 3.459      ;
; 2.327 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdptr_g[10]                                 ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; -0.004       ; 0.961      ; 3.589      ;
; 2.327 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdptr_g[11]                                 ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; -0.004       ; 0.961      ; 3.589      ;
; 2.330 ; sys_rst_n ; vga_driver:u_vga_driver|cnt_v[0]                                                                                                                                        ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; -0.004       ; 0.945      ; 3.576      ;
; 2.330 ; sys_rst_n ; vga_driver:u_vga_driver|cnt_v[1]                                                                                                                                        ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; -0.004       ; 0.945      ; 3.576      ;
; 2.330 ; sys_rst_n ; vga_driver:u_vga_driver|cnt_v[2]                                                                                                                                        ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; -0.004       ; 0.945      ; 3.576      ;
; 2.330 ; sys_rst_n ; vga_driver:u_vga_driver|cnt_v[4]                                                                                                                                        ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; -0.004       ; 0.945      ; 3.576      ;
; 2.330 ; sys_rst_n ; vga_driver:u_vga_driver|cnt_v[5]                                                                                                                                        ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; -0.004       ; 0.945      ; 3.576      ;
; 2.330 ; sys_rst_n ; vga_driver:u_vga_driver|cnt_v[6]                                                                                                                                        ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; -0.004       ; 0.945      ; 3.576      ;
; 2.330 ; sys_rst_n ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                                                        ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; -0.004       ; 0.945      ; 3.576      ;
; 2.330 ; sys_rst_n ; vga_driver:u_vga_driver|cnt_v[8]                                                                                                                                        ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; -0.004       ; 0.945      ; 3.576      ;
; 2.330 ; sys_rst_n ; vga_driver:u_vga_driver|cnt_v[9]                                                                                                                                        ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; -0.004       ; 0.945      ; 3.576      ;
; 2.330 ; sys_rst_n ; vga_driver:u_vga_driver|cnt_v[10]                                                                                                                                       ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; -0.004       ; 0.945      ; 3.576      ;
; 2.330 ; sys_rst_n ; vga_driver:u_vga_driver|cnt_v[3]                                                                                                                                        ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; -0.004       ; 0.945      ; 3.576      ;
; 2.331 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdemp_eq_comp_msb_aeb                       ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; -0.004       ; 0.970      ; 3.602      ;
; 2.336 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9      ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; -0.004       ; 0.942      ; 3.579      ;
; 2.336 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11     ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; -0.004       ; 0.942      ; 3.579      ;
; 2.336 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10     ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; -0.004       ; 0.942      ; 3.579      ;
; 2.337 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[0]                                                                                                       ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; -0.004       ; 0.937      ; 3.575      ;
; 2.337 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[1]                                                                                                       ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; -0.004       ; 0.937      ; 3.575      ;
; 2.337 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[2]                                                                                                       ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; -0.004       ; 0.937      ; 3.575      ;
; 2.337 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[3]                                                                                                       ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; -0.004       ; 0.937      ; 3.575      ;
; 2.337 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[4]                                                                                                       ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; -0.004       ; 0.937      ; 3.575      ;
; 2.337 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[5]                                                                                                       ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; -0.004       ; 0.937      ; 3.575      ;
; 2.337 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[6]                                                                                                       ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; -0.004       ; 0.937      ; 3.575      ;
; 2.337 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[7]                                                                                                       ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; -0.004       ; 0.937      ; 3.575      ;
; 2.337 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[8]                                                                                                       ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; -0.004       ; 0.937      ; 3.575      ;
; 2.337 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[9]                                                                                                       ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; -0.004       ; 0.937      ; 3.575      ;
; 2.337 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[10]                                                                                                      ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; -0.004       ; 0.937      ; 3.575      ;
; 2.337 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[11]                                                                                                      ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; -0.004       ; 0.937      ; 3.575      ;
; 2.337 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[12]                                                                                                      ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; -0.004       ; 0.937      ; 3.575      ;
; 2.342 ; sys_rst_n ; vga_driver:u_vga_driver|cnt_h[0]                                                                                                                                        ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; -0.004       ; 0.930      ; 3.573      ;
; 2.342 ; sys_rst_n ; vga_driver:u_vga_driver|cnt_h[1]                                                                                                                                        ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; -0.004       ; 0.930      ; 3.573      ;
; 2.342 ; sys_rst_n ; vga_driver:u_vga_driver|cnt_h[2]                                                                                                                                        ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; -0.004       ; 0.930      ; 3.573      ;
+-------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'cam1_pclk'                                                                                                                                                                                                                      ;
+--------+--------------+----------------+------------------+-----------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+-----------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_we_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_we_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_we_reg        ;
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; cam1_pclk ; Rise       ; cam1_pclk                                                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|byte_flag                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[0]               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[1]               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[2]               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[0]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[10]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[11]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[1]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[2]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[3]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[4]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[5]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[6]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[7]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[8]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[9]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[0]                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[10]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[11]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[1]                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[2]                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[3]                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[4]                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[5]                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[6]                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[7]                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[8]                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[9]                                                ;
; -0.019 ; 0.197        ; 0.216          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[10]                                       ;
; -0.019 ; 0.197        ; 0.216          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[11]                                       ;
; -0.019 ; 0.197        ; 0.216          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[6]                                        ;
; -0.019 ; 0.197        ; 0.216          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[7]                                        ;
; -0.019 ; 0.197        ; 0.216          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[8]                                        ;
; -0.019 ; 0.197        ; 0.216          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[9]                                        ;
; 0.042  ; 0.258        ; 0.216          ; High Pulse Width ; cam1_pclk ; Rise       ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                                         ;
; 0.042  ; 0.258        ; 0.216          ; High Pulse Width ; cam1_pclk ; Rise       ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]                                                                                                       ;
; 0.042  ; 0.258        ; 0.216          ; High Pulse Width ; cam1_pclk ; Rise       ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                       ;
; 0.042  ; 0.258        ; 0.216          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1                    ;
; 0.042  ; 0.258        ; 0.216          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ;
; 0.042  ; 0.258        ; 0.216          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ;
+--------+--------------+----------------+------------------+-----------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'cam0_pclk'                                                                                                                                                                                                                      ;
+--------+--------------+----------------+------------------+-----------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+-----------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_we_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_we_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_we_reg        ;
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; cam0_pclk ; Rise       ; cam0_pclk                                                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|byte_flag                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[0]               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[1]               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[2]               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[0]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[10]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[11]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[1]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[2]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[3]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[4]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[5]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[6]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[7]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[8]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[9]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[0]                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[10]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[11]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[1]                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[2]                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[3]                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[4]                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[5]                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[6]                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[7]                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[8]                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[9]                                                ;
; -0.009 ; 0.207        ; 0.216          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[10]                                       ;
; -0.009 ; 0.207        ; 0.216          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[11]                                       ;
; -0.009 ; 0.207        ; 0.216          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[6]                                        ;
; -0.009 ; 0.207        ; 0.216          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[7]                                        ;
; -0.009 ; 0.207        ; 0.216          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[8]                                        ;
; -0.009 ; 0.207        ; 0.216          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[9]                                        ;
; 0.058  ; 0.274        ; 0.216          ; High Pulse Width ; cam0_pclk ; Rise       ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]                                                                                                       ;
; 0.058  ; 0.274        ; 0.216          ; High Pulse Width ; cam0_pclk ; Rise       ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                                      ;
; 0.058  ; 0.274        ; 0.216          ; High Pulse Width ; cam0_pclk ; Rise       ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                                                      ;
; 0.058  ; 0.274        ; 0.216          ; High Pulse Width ; cam0_pclk ; Rise       ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]                                                                                                       ;
; 0.058  ; 0.274        ; 0.216          ; High Pulse Width ; cam0_pclk ; Rise       ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]                                                                                                       ;
; 0.058  ; 0.274        ; 0.216          ; High Pulse Width ; cam0_pclk ; Rise       ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]                                                                                                       ;
+--------+--------------+----------------+------------------+-----------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk'                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                                                                                          ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[0]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[10]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[11]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[12]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[13]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[14]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[15]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[1]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[2]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[3]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[4]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[5]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[6]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[7]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[8]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[9]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[0]                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[1]                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[2]                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[3]                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[4]                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[5]                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[6]                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cur_state.st_addr16                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cur_state.st_addr8                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cur_state.st_data_wr                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cur_state.st_idle                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cur_state.st_sladdr                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cur_state.st_stop                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|data_wr_t[0]                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|data_wr_t[1]                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|data_wr_t[2]                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|data_wr_t[3]                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|data_wr_t[4]                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|data_wr_t[5]                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|data_wr_t[6]                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|data_wr_t[7]                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|i2c_done                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|scl                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|sda_dir                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|sda_out                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|st_done                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|Ram0~0                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_exec                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10]                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11]                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12]                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[13]                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[14]                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]                                                                    ;
; 0.224  ; 0.454        ; 0.230          ; High Pulse Width ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.256  ; 0.440        ; 0.184          ; Low Pulse Width  ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]                                                                      ;
; 0.256  ; 0.440        ; 0.184          ; Low Pulse Width  ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]                                                                      ;
; 0.256  ; 0.440        ; 0.184          ; Low Pulse Width  ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]                                                                      ;
; 0.256  ; 0.440        ; 0.184          ; Low Pulse Width  ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]                                                                      ;
; 0.256  ; 0.440        ; 0.184          ; Low Pulse Width  ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]                                                                      ;
; 0.256  ; 0.440        ; 0.184          ; Low Pulse Width  ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]                                                                      ;
; 0.256  ; 0.440        ; 0.184          ; Low Pulse Width  ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]                                                                      ;
; 0.259  ; 0.443        ; 0.184          ; Low Pulse Width  ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|i2c_done                                                                                           ;
; 0.259  ; 0.443        ; 0.184          ; Low Pulse Width  ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|Ram0~0                                                                               ;
; 0.262  ; 0.446        ; 0.184          ; Low Pulse Width  ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10]                                                                   ;
; 0.262  ; 0.446        ; 0.184          ; Low Pulse Width  ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11]                                                                   ;
; 0.262  ; 0.446        ; 0.184          ; Low Pulse Width  ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12]                                                                   ;
; 0.262  ; 0.446        ; 0.184          ; Low Pulse Width  ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[13]                                                                   ;
; 0.262  ; 0.446        ; 0.184          ; Low Pulse Width  ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[14]                                                                   ;
; 0.262  ; 0.446        ; 0.184          ; Low Pulse Width  ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]                                                                    ;
; 0.262  ; 0.446        ; 0.184          ; Low Pulse Width  ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]                                                                    ;
; 0.262  ; 0.446        ; 0.184          ; Low Pulse Width  ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]                                                                    ;
; 0.262  ; 0.446        ; 0.184          ; Low Pulse Width  ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]                                                                    ;
; 0.262  ; 0.446        ; 0.184          ; Low Pulse Width  ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]                                                                    ;
; 0.262  ; 0.446        ; 0.184          ; Low Pulse Width  ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ;
; 0.262  ; 0.446        ; 0.184          ; Low Pulse Width  ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]                                                                    ;
; 0.262  ; 0.446        ; 0.184          ; Low Pulse Width  ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]                                                                    ;
; 0.262  ; 0.446        ; 0.184          ; Low Pulse Width  ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]                                                                    ;
; 0.263  ; 0.447        ; 0.184          ; Low Pulse Width  ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_exec                                                                             ;
; 0.263  ; 0.447        ; 0.184          ; Low Pulse Width  ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]                                                                      ;
; 0.263  ; 0.447        ; 0.184          ; Low Pulse Width  ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]                                                                    ;
; 0.264  ; 0.448        ; 0.184          ; Low Pulse Width  ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|sda_dir                                                                                            ;
; 0.264  ; 0.448        ; 0.184          ; Low Pulse Width  ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|sda_out                                                                                            ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[14]                                                                                         ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width  ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[0]                                                                                             ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk'                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                                                                                          ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[0]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[10]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[11]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[12]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[13]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[14]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[15]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[1]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[2]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[3]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[4]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[5]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[6]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[7]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[8]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[9]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[0]                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[1]                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[2]                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[3]                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[4]                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[5]                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[6]                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cur_state.st_addr16                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cur_state.st_addr8                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cur_state.st_data_wr                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cur_state.st_idle                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cur_state.st_sladdr                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cur_state.st_stop                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|data_wr_t[0]                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|data_wr_t[1]                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|data_wr_t[2]                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|data_wr_t[3]                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|data_wr_t[4]                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|data_wr_t[5]                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|data_wr_t[6]                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|data_wr_t[7]                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|i2c_done                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|scl                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|sda_dir                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|sda_out                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|st_done                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|Ram0~0                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_exec                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10]                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11]                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12]                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[13]                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[14]                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]                                                                    ;
; 0.218  ; 0.448        ; 0.230          ; High Pulse Width ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]                                                                      ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]                                                                      ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]                                                                      ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]                                                                      ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]                                                                      ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]                                                                      ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]                                                                      ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[0]                                                                                             ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[1]                                                                                             ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[2]                                                                                             ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[5]                                                                                             ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[6]                                                                                             ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|data_wr_t[4]                                                                                       ;
; 0.270  ; 0.454        ; 0.184          ; Low Pulse Width  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|i2c_done                                                                                           ;
; 0.270  ; 0.454        ; 0.184          ; Low Pulse Width  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|scl                                                                                                ;
; 0.270  ; 0.454        ; 0.184          ; Low Pulse Width  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|sda_dir                                                                                            ;
; 0.270  ; 0.454        ; 0.184          ; Low Pulse Width  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|Ram0~0                                                                               ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[0]                                                                                          ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[14]                                                                                         ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[1]                                                                                          ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[3]                                                                                          ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[4]                                                                                          ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|data_wr_t[0]                                                                                       ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_exec                                                                             ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]                                                                    ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10]                                                                   ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11]                                                                   ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12]                                                                   ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[13]                                                                   ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[14]                                                                   ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'sys_rst_n'                                                                                                             ;
+--------+--------------+----------------+------------------+-----------+------------+------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                                       ;
+--------+--------------+----------------+------------------+-----------+------------+------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; sys_rst_n ; Rise       ; sys_rst_n                                                                    ;
; 0.267  ; 0.267        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19]~49 ;
; 0.268  ; 0.268        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[18]~45 ;
; 0.269  ; 0.269        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14]~29 ;
; 0.269  ; 0.269        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[20]~53 ;
; 0.269  ; 0.269        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]~9   ;
; 0.269  ; 0.269        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[14]~29 ;
; 0.269  ; 0.269        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[21]~57 ;
; 0.270  ; 0.270        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17]~41 ;
; 0.270  ; 0.270        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[10]~13 ;
; 0.270  ; 0.270        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[20]~53 ;
; 0.271  ; 0.271        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10]~13 ;
; 0.271  ; 0.271        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12]~21 ;
; 0.271  ; 0.271        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[21]~57 ;
; 0.271  ; 0.271        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[12]~21 ;
; 0.271  ; 0.271        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[17]~41 ;
; 0.271  ; 0.271        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[19]~49 ;
; 0.273  ; 0.273        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15]~33 ;
; 0.273  ; 0.273        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[16]~37 ;
; 0.273  ; 0.273        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[23]~5  ;
; 0.273  ; 0.273        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[15]~33 ;
; 0.273  ; 0.273        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[16]~37 ;
; 0.273  ; 0.273        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[23]~5  ;
; 0.274  ; 0.274        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22]~1  ;
; 0.274  ; 0.274        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[22]~1  ;
; 0.298  ; 0.298        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18]~45 ;
; 0.298  ; 0.298        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[9]~9   ;
; 0.304  ; 0.304        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[11]~17 ;
; 0.304  ; 0.304        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[13]~25 ;
; 0.306  ; 0.306        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11]~17 ;
; 0.306  ; 0.306        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13]~25 ;
; 0.313  ; 0.313        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[19]~49|datad                     ;
; 0.314  ; 0.314        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[18]~45|datad                     ;
; 0.315  ; 0.315        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[14]~29|datad                     ;
; 0.315  ; 0.315        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[20]~53|datad                     ;
; 0.315  ; 0.315        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[9]~9|datad                       ;
; 0.315  ; 0.315        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[14]~29|datad                     ;
; 0.315  ; 0.315        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[21]~57|datad                     ;
; 0.316  ; 0.316        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[17]~41|datad                     ;
; 0.316  ; 0.316        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[10]~13|datad                     ;
; 0.316  ; 0.316        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[20]~53|datad                     ;
; 0.317  ; 0.317        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[10]~13|datad                     ;
; 0.317  ; 0.317        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[12]~21|datad                     ;
; 0.317  ; 0.317        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[21]~57|datad                     ;
; 0.317  ; 0.317        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[12]~21|datad                     ;
; 0.317  ; 0.317        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[17]~41|datad                     ;
; 0.317  ; 0.317        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[19]~49|datad                     ;
; 0.319  ; 0.319        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[15]~33|datad                     ;
; 0.319  ; 0.319        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[16]~37|datad                     ;
; 0.319  ; 0.319        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[23]~5|datad                      ;
; 0.319  ; 0.319        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[15]~33|datad                     ;
; 0.319  ; 0.319        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[16]~37|datad                     ;
; 0.319  ; 0.319        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[23]~5|datad                      ;
; 0.320  ; 0.320        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[18]~45|datac                     ;
; 0.320  ; 0.320        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[22]~1|datad                      ;
; 0.320  ; 0.320        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[22]~1|datad                      ;
; 0.320  ; 0.320        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[9]~9|datac                       ;
; 0.326  ; 0.326        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[11]~17|datac                     ;
; 0.326  ; 0.326        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[13]~25|datac                     ;
; 0.326  ; 0.326        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[11]~17|datac                     ;
; 0.326  ; 0.326        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[13]~25|datac                     ;
; 0.333  ; 0.333        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; rst_n~0clkctrl|inclk[0]                                                      ;
; 0.333  ; 0.333        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; rst_n~0clkctrl|outclk                                                        ;
; 0.359  ; 0.359        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; rst_n~0|combout                                                              ;
; 0.367  ; 0.367        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; rst_n~0|datad                                                                ;
; 0.475  ; 0.475        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sys_rst_n~input|o                                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; sys_rst_n ; Rise       ; sys_rst_n~input|i                                                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sys_rst_n~input|i                                                            ;
; 0.525  ; 0.525        ; 0.000          ; High Pulse Width ; sys_rst_n ; Rise       ; sys_rst_n~input|o                                                            ;
; 0.628  ; 0.628        ; 0.000          ; High Pulse Width ; sys_rst_n ; Rise       ; rst_n~0|datad                                                                ;
; 0.636  ; 0.636        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Fall       ; rst_n~0|combout                                                              ;
; 0.661  ; 0.661        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Fall       ; rst_n~0clkctrl|inclk[0]                                                      ;
; 0.661  ; 0.661        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Fall       ; rst_n~0clkctrl|outclk                                                        ;
; 0.667  ; 0.667        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[11]~17|datac                     ;
; 0.667  ; 0.667        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[13]~25|datac                     ;
; 0.667  ; 0.667        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[13]~25|datac                     ;
; 0.668  ; 0.668        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[11]~17|datac                     ;
; 0.673  ; 0.673        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[18]~45|datac                     ;
; 0.674  ; 0.674        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[15]~33|datad                     ;
; 0.674  ; 0.674        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[16]~37|datad                     ;
; 0.674  ; 0.674        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[22]~1|datad                      ;
; 0.674  ; 0.674        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[15]~33|datad                     ;
; 0.674  ; 0.674        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[16]~37|datad                     ;
; 0.674  ; 0.674        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[22]~1|datad                      ;
; 0.674  ; 0.674        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[23]~5|datad                      ;
; 0.674  ; 0.674        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[9]~9|datac                       ;
; 0.675  ; 0.675        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[23]~5|datad                      ;
; 0.676  ; 0.676        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[10]~13|datad                     ;
; 0.676  ; 0.676        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[21]~57|datad                     ;
; 0.676  ; 0.676        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[19]~49|datad                     ;
; 0.676  ; 0.676        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[20]~53|datad                     ;
; 0.677  ; 0.677        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[12]~21|datad                     ;
; 0.677  ; 0.677        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[17]~41|datad                     ;
; 0.677  ; 0.677        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[10]~13|datad                     ;
; 0.677  ; 0.677        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[12]~21|datad                     ;
; 0.677  ; 0.677        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[17]~41|datad                     ;
; 0.678  ; 0.678        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[14]~29|datad                     ;
; 0.678  ; 0.678        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[20]~53|datad                     ;
; 0.678  ; 0.678        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[9]~9|datad                       ;
; 0.678  ; 0.678        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[14]~29|datad                     ;
+--------+--------------+----------------+------------------+-----------+------------+------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                      ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                 ; Clock Edge ; Target                                                                                                                                                                                 ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.666 ; 4.882        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                    ;
; 4.666 ; 4.882        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                    ;
; 4.666 ; 4.882        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                     ;
; 4.666 ; 4.882        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4                     ;
; 4.666 ; 4.882        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5                     ;
; 4.666 ; 4.882        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                     ;
; 4.666 ; 4.882        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                     ;
; 4.666 ; 4.882        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                     ;
; 4.666 ; 4.882        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                     ;
; 4.666 ; 4.882        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|wrptr_g[10]                                                ;
; 4.666 ; 4.882        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|wrptr_g[11]                                                ;
; 4.666 ; 4.882        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|wrptr_g[3]                                                 ;
; 4.666 ; 4.882        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|wrptr_g[5]                                                 ;
; 4.666 ; 4.882        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|wrptr_g[6]                                                 ;
; 4.666 ; 4.882        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|wrptr_g[7]                                                 ;
; 4.666 ; 4.882        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|wrptr_g[8]                                                 ;
; 4.666 ; 4.882        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|wrptr_g[9]                                                 ;
; 4.666 ; 4.882        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|dffpipe_qe9:rs_brp|dffe10a[2]                              ;
; 4.666 ; 4.882        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|dffpipe_qe9:rs_brp|dffe10a[4]                              ;
; 4.666 ; 4.882        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|dffpipe_qe9:rs_brp|dffe10a[5]                              ;
; 4.666 ; 4.882        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|dffpipe_qe9:rs_brp|dffe10a[6]                              ;
; 4.666 ; 4.882        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|dffpipe_qe9:rs_brp|dffe10a[7]                              ;
; 4.666 ; 4.882        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|dffpipe_qe9:rs_brp|dffe10a[8]                              ;
; 4.666 ; 4.882        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|dffpipe_qe9:rs_bwp|dffe10a[2]                              ;
; 4.666 ; 4.882        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|dffpipe_qe9:rs_bwp|dffe10a[5]                              ;
; 4.666 ; 4.882        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|dffpipe_qe9:rs_bwp|dffe10a[8]                              ;
; 4.667 ; 4.883        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|delayed_wrptr_g[10]                                        ;
; 4.667 ; 4.883        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|delayed_wrptr_g[11]                                        ;
; 4.667 ; 4.883        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|delayed_wrptr_g[6]                                         ;
; 4.667 ; 4.883        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|delayed_wrptr_g[7]                                         ;
; 4.667 ; 4.883        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|delayed_wrptr_g[8]                                         ;
; 4.667 ; 4.883        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|delayed_wrptr_g[9]                                         ;
; 4.668 ; 4.884        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                    ;
; 4.668 ; 4.884        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                    ;
; 4.668 ; 4.884        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5                     ;
; 4.668 ; 4.884        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                     ;
; 4.668 ; 4.884        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                     ;
; 4.668 ; 4.884        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                     ;
; 4.668 ; 4.884        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                     ;
; 4.668 ; 4.884        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr1[10]                                                                                                             ;
; 4.668 ; 4.884        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr1[11]                                                                                                             ;
; 4.668 ; 4.884        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr1[12]                                                                                                             ;
; 4.668 ; 4.884        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr1[13]                                                                                                             ;
; 4.668 ; 4.884        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr1[14]                                                                                                             ;
; 4.668 ; 4.884        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr1[15]                                                                                                             ;
; 4.668 ; 4.884        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr1[16]                                                                                                             ;
; 4.668 ; 4.884        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr1[17]                                                                                                             ;
; 4.668 ; 4.884        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr1[18]                                                                                                             ;
; 4.668 ; 4.884        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr1[19]                                                                                                             ;
; 4.668 ; 4.884        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr1[20]                                                                                                             ;
; 4.668 ; 4.884        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr1[21]                                                                                                             ;
; 4.668 ; 4.884        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr1[22]                                                                                                             ;
; 4.668 ; 4.884        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr1[23]                                                                                                             ;
; 4.668 ; 4.884        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr1[9]                                                                                                              ;
; 4.669 ; 4.885        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[11]                                                                                         ;
; 4.669 ; 4.885        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[12]                                                                                         ;
; 4.669 ; 4.885        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[9]                                                                                          ;
; 4.669 ; 4.885        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|dffpipe_qe9:ws_bwp|dffe10a[6]                              ;
; 4.669 ; 4.885        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|dffpipe_qe9:ws_bwp|dffe10a[7]                              ;
; 4.669 ; 4.885        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|dffpipe_qe9:ws_bwp|dffe10a[9]                              ;
; 4.669 ; 4.885        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ;
; 4.669 ; 4.885        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[16]~_emulated                                                                                                    ;
; 4.669 ; 4.885        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr1[10]                                                                                                             ;
; 4.669 ; 4.885        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr1[11]                                                                                                             ;
; 4.669 ; 4.885        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr1[12]                                                                                                             ;
; 4.669 ; 4.885        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr1[13]                                                                                                             ;
; 4.669 ; 4.885        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr1[14]                                                                                                             ;
; 4.669 ; 4.885        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr1[15]                                                                                                             ;
; 4.669 ; 4.885        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr1[16]                                                                                                             ;
; 4.669 ; 4.885        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr1[17]                                                                                                             ;
; 4.669 ; 4.885        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr1[18]                                                                                                             ;
; 4.669 ; 4.885        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr1[19]                                                                                                             ;
; 4.669 ; 4.885        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr1[20]                                                                                                             ;
; 4.669 ; 4.885        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr1[21]                                                                                                             ;
; 4.669 ; 4.885        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr1[23]                                                                                                             ;
; 4.669 ; 4.885        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr1[9]                                                                                                              ;
; 4.670 ; 4.886        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[10]                                                                                         ;
; 4.670 ; 4.886        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_ba[0]                                                                                            ;
; 4.670 ; 4.886        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_ba[1]                                                                                            ;
; 4.670 ; 4.886        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[10]                                                                                        ;
; 4.670 ; 4.886        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[11]                                                                                        ;
; 4.670 ; 4.886        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[12]                                                                                        ;
; 4.670 ; 4.886        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[13]                                                                                        ;
; 4.670 ; 4.886        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[14]                                                                                        ;
; 4.670 ; 4.886        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[1]                                                                                         ;
; 4.670 ; 4.886        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[2]                                                                                         ;
; 4.670 ; 4.886        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[3]                                                                                         ;
; 4.670 ; 4.886        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[4]                                                                                         ;
; 4.670 ; 4.886        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[5]                                                                                         ;
; 4.670 ; 4.886        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[6]                                                                                         ;
; 4.670 ; 4.886        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[7]                                                                                         ;
; 4.670 ; 4.886        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[8]                                                                                         ;
; 4.670 ; 4.886        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[9]                                                                                         ;
; 4.670 ; 4.886        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe3|dffe4a[11] ;
; 4.670 ; 4.886        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|dffpipe_qe9:ws_brp|dffe10a[10]                             ;
; 4.670 ; 4.886        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ;
; 4.671 ; 4.887        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[0]                                                                                          ;
; 4.671 ; 4.887        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[5]                                                                                          ;
; 4.671 ; 4.887        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe3|dffe4a[0]  ;
; 4.671 ; 4.887        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe3|dffe4a[1]  ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                       ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                 ; Clock Edge ; Target                                                                                                                                                                  ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.359 ; 7.575        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_h[0]                                                                                                                                        ;
; 7.359 ; 7.575        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_h[10]                                                                                                                                       ;
; 7.359 ; 7.575        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_h[1]                                                                                                                                        ;
; 7.359 ; 7.575        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_h[2]                                                                                                                                        ;
; 7.359 ; 7.575        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_h[3]                                                                                                                                        ;
; 7.359 ; 7.575        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_h[4]                                                                                                                                        ;
; 7.359 ; 7.575        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_h[5]                                                                                                                                        ;
; 7.359 ; 7.575        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_h[6]                                                                                                                                        ;
; 7.359 ; 7.575        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_h[7]                                                                                                                                        ;
; 7.359 ; 7.575        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_h[8]                                                                                                                                        ;
; 7.359 ; 7.575        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_h[9]                                                                                                                                        ;
; 7.360 ; 7.576        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_v[0]                                                                                                                                        ;
; 7.360 ; 7.576        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_v[10]                                                                                                                                       ;
; 7.360 ; 7.576        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_v[1]                                                                                                                                        ;
; 7.360 ; 7.576        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_v[2]                                                                                                                                        ;
; 7.360 ; 7.576        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_v[3]                                                                                                                                        ;
; 7.360 ; 7.576        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_v[4]                                                                                                                                        ;
; 7.360 ; 7.576        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_v[5]                                                                                                                                        ;
; 7.360 ; 7.576        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_v[6]                                                                                                                                        ;
; 7.360 ; 7.576        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                                                        ;
; 7.360 ; 7.576        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_v[8]                                                                                                                                        ;
; 7.360 ; 7.576        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_v[9]                                                                                                                                        ;
; 7.362 ; 7.578        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10     ;
; 7.362 ; 7.578        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11     ;
; 7.362 ; 7.578        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9      ;
; 7.363 ; 7.579        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8      ;
; 7.363 ; 7.579        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdemp_eq_comp_lsb_aeb                       ;
; 7.365 ; 7.581        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|clk_cnt[0]                                                                                                                 ;
; 7.365 ; 7.581        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|clk_cnt[1]                                                                                                                 ;
; 7.365 ; 7.581        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|clk_cnt[2]                                                                                                                 ;
; 7.365 ; 7.581        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|clk_cnt[3]                                                                                                                 ;
; 7.365 ; 7.581        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|clk_cnt[4]                                                                                                                 ;
; 7.365 ; 7.581        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|clk_cnt[5]                                                                                                                 ;
; 7.365 ; 7.581        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|clk_cnt[6]                                                                                                                 ;
; 7.365 ; 7.581        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|clk_cnt[7]                                                                                                                 ;
; 7.365 ; 7.581        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|clk_cnt[8]                                                                                                                 ;
; 7.365 ; 7.581        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|clk_cnt[9]                                                                                                                 ;
; 7.365 ; 7.581        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdemp_eq_comp_msb_aeb                       ;
; 7.365 ; 7.581        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdptr_g[0]                                  ;
; 7.365 ; 7.581        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdptr_g[1]                                  ;
; 7.365 ; 7.581        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdptr_g[2]                                  ;
; 7.365 ; 7.581        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdptr_g[3]                                  ;
; 7.365 ; 7.581        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdptr_g[4]                                  ;
; 7.365 ; 7.581        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdptr_g[5]                                  ;
; 7.365 ; 7.581        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[2] ;
; 7.365 ; 7.581        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdptr_g[6]                                  ;
; 7.365 ; 7.581        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdptr_g[7]                                  ;
; 7.365 ; 7.581        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdptr_g[8]                                  ;
; 7.365 ; 7.581        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdptr_g[9]                                  ;
; 7.368 ; 7.584        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdptr_g[10]                                 ;
; 7.368 ; 7.584        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdptr_g[11]                                 ;
; 7.369 ; 7.585        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10     ;
; 7.369 ; 7.585        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11     ;
; 7.369 ; 7.585        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9      ;
; 7.370 ; 7.586        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[0]                                                                                                       ;
; 7.370 ; 7.586        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[10]                                                                                                      ;
; 7.370 ; 7.586        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[11]                                                                                                      ;
; 7.370 ; 7.586        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[12]                                                                                                      ;
; 7.370 ; 7.586        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[1]                                                                                                       ;
; 7.370 ; 7.586        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[2]                                                                                                       ;
; 7.370 ; 7.586        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[3]                                                                                                       ;
; 7.370 ; 7.586        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[4]                                                                                                       ;
; 7.370 ; 7.586        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[5]                                                                                                       ;
; 7.370 ; 7.586        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[6]                                                                                                       ;
; 7.370 ; 7.586        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[7]                                                                                                       ;
; 7.370 ; 7.586        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[8]                                                                                                       ;
; 7.370 ; 7.586        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[9]                                                                                                       ;
; 7.409 ; 7.625        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a0      ;
; 7.409 ; 7.625        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a1      ;
; 7.409 ; 7.625        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a2      ;
; 7.409 ; 7.625        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a3      ;
; 7.409 ; 7.625        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a4      ;
; 7.409 ; 7.625        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a5      ;
; 7.409 ; 7.625        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a6      ;
; 7.409 ; 7.625        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a7      ;
; 7.409 ; 7.625        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|parity4         ;
; 7.409 ; 7.625        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[0] ;
; 7.409 ; 7.625        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[1] ;
; 7.409 ; 7.625        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[2] ;
; 7.409 ; 7.625        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdptr_g[10]                                 ;
; 7.409 ; 7.625        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdptr_g[11]                                 ;
; 7.409 ; 7.625        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdptr_g[6]                                  ;
; 7.409 ; 7.625        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdptr_g[7]                                  ;
; 7.409 ; 7.625        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdptr_g[8]                                  ;
; 7.409 ; 7.625        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdptr_g[9]                                  ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a2      ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a3      ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8      ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdemp_eq_comp_lsb_aeb                       ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdemp_eq_comp_msb_aeb                       ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdptr_g[0]                                  ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdptr_g[1]                                  ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdptr_g[2]                                  ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdptr_g[3]                                  ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdptr_g[5]                                  ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a0      ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a1      ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a4      ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a5      ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a6      ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'sys_clk'                                                                                                ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                          ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------+
; 9.943  ; 9.943        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.943  ; 9.943        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.943  ; 9.943        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2]           ;
; 9.943  ; 9.943        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.975  ; 9.975        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|o                                                 ;
; 9.992  ; 9.992        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|i                                                 ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|i                                                 ;
; 10.008 ; 10.008       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.025 ; 10.025       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|o                                                 ;
; 10.056 ; 10.056       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.056 ; 10.056       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.056 ; 10.056       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2]           ;
; 10.056 ; 10.056       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; sys_clk ; Rise       ; sys_clk                                                         ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                       ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+
; cam0_data[*]    ; cam0_pclk  ; 3.408 ; 3.406 ; Rise       ; cam0_pclk                                             ;
;  cam0_data[0]   ; cam0_pclk  ; 3.408 ; 3.406 ; Rise       ; cam0_pclk                                             ;
;  cam0_data[1]   ; cam0_pclk  ; 1.943 ; 2.025 ; Rise       ; cam0_pclk                                             ;
;  cam0_data[2]   ; cam0_pclk  ; 2.372 ; 2.415 ; Rise       ; cam0_pclk                                             ;
;  cam0_data[3]   ; cam0_pclk  ; 2.331 ; 2.348 ; Rise       ; cam0_pclk                                             ;
;  cam0_data[4]   ; cam0_pclk  ; 1.981 ; 2.077 ; Rise       ; cam0_pclk                                             ;
;  cam0_data[5]   ; cam0_pclk  ; 1.689 ; 1.766 ; Rise       ; cam0_pclk                                             ;
;  cam0_data[6]   ; cam0_pclk  ; 1.955 ; 2.045 ; Rise       ; cam0_pclk                                             ;
;  cam0_data[7]   ; cam0_pclk  ; 1.721 ; 1.850 ; Rise       ; cam0_pclk                                             ;
; cam0_href       ; cam0_pclk  ; 3.642 ; 3.538 ; Rise       ; cam0_pclk                                             ;
; cam0_vsync      ; cam0_pclk  ; 2.007 ; 2.145 ; Rise       ; cam0_pclk                                             ;
; cam1_data[*]    ; cam1_pclk  ; 3.248 ; 3.110 ; Rise       ; cam1_pclk                                             ;
;  cam1_data[0]   ; cam1_pclk  ; 2.293 ; 2.339 ; Rise       ; cam1_pclk                                             ;
;  cam1_data[1]   ; cam1_pclk  ; 2.855 ; 2.944 ; Rise       ; cam1_pclk                                             ;
;  cam1_data[2]   ; cam1_pclk  ; 2.927 ; 2.963 ; Rise       ; cam1_pclk                                             ;
;  cam1_data[3]   ; cam1_pclk  ; 2.740 ; 2.644 ; Rise       ; cam1_pclk                                             ;
;  cam1_data[4]   ; cam1_pclk  ; 2.776 ; 2.769 ; Rise       ; cam1_pclk                                             ;
;  cam1_data[5]   ; cam1_pclk  ; 3.248 ; 3.110 ; Rise       ; cam1_pclk                                             ;
;  cam1_data[6]   ; cam1_pclk  ; 3.093 ; 3.052 ; Rise       ; cam1_pclk                                             ;
;  cam1_data[7]   ; cam1_pclk  ; 3.015 ; 2.928 ; Rise       ; cam1_pclk                                             ;
; cam1_href       ; cam1_pclk  ; 3.664 ; 3.572 ; Rise       ; cam1_pclk                                             ;
; cam1_vsync      ; cam1_pclk  ; 1.590 ; 1.722 ; Rise       ; cam1_pclk                                             ;
; sdram_data[*]   ; sys_clk    ; 4.667 ; 4.696 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 4.399 ; 4.542 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 4.667 ; 4.693 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 4.331 ; 4.444 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 4.563 ; 4.696 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 4.317 ; 4.389 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 4.333 ; 4.412 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 4.385 ; 4.532 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 4.387 ; 4.472 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 4.259 ; 4.339 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 4.020 ; 4.115 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 4.341 ; 4.475 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 4.055 ; 4.158 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 4.215 ; 4.253 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 4.235 ; 4.252 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 3.940 ; 4.037 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 4.393 ; 4.447 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sys_rst_n       ; sys_clk    ; 4.239 ; 4.632 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                          ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------------+
; cam0_data[*]    ; cam0_pclk  ; -1.180 ; -1.218 ; Rise       ; cam0_pclk                                             ;
;  cam0_data[0]   ; cam0_pclk  ; -1.468 ; -1.607 ; Rise       ; cam0_pclk                                             ;
;  cam0_data[1]   ; cam0_pclk  ; -1.315 ; -1.406 ; Rise       ; cam0_pclk                                             ;
;  cam0_data[2]   ; cam0_pclk  ; -1.724 ; -1.792 ; Rise       ; cam0_pclk                                             ;
;  cam0_data[3]   ; cam0_pclk  ; -1.851 ; -1.859 ; Rise       ; cam0_pclk                                             ;
;  cam0_data[4]   ; cam0_pclk  ; -1.515 ; -1.599 ; Rise       ; cam0_pclk                                             ;
;  cam0_data[5]   ; cam0_pclk  ; -1.180 ; -1.245 ; Rise       ; cam0_pclk                                             ;
;  cam0_data[6]   ; cam0_pclk  ; -1.208 ; -1.218 ; Rise       ; cam0_pclk                                             ;
;  cam0_data[7]   ; cam0_pclk  ; -1.266 ; -1.381 ; Rise       ; cam0_pclk                                             ;
; cam0_href       ; cam0_pclk  ; -1.359 ; -1.482 ; Rise       ; cam0_pclk                                             ;
; cam0_vsync      ; cam0_pclk  ; -1.540 ; -1.664 ; Rise       ; cam0_pclk                                             ;
; cam1_data[*]    ; cam1_pclk  ; -1.267 ; -1.378 ; Rise       ; cam1_pclk                                             ;
;  cam1_data[0]   ; cam1_pclk  ; -1.759 ; -1.807 ; Rise       ; cam1_pclk                                             ;
;  cam1_data[1]   ; cam1_pclk  ; -2.022 ; -2.195 ; Rise       ; cam1_pclk                                             ;
;  cam1_data[2]   ; cam1_pclk  ; -1.535 ; -1.671 ; Rise       ; cam1_pclk                                             ;
;  cam1_data[3]   ; cam1_pclk  ; -1.434 ; -1.406 ; Rise       ; cam1_pclk                                             ;
;  cam1_data[4]   ; cam1_pclk  ; -1.402 ; -1.487 ; Rise       ; cam1_pclk                                             ;
;  cam1_data[5]   ; cam1_pclk  ; -1.592 ; -1.615 ; Rise       ; cam1_pclk                                             ;
;  cam1_data[6]   ; cam1_pclk  ; -1.267 ; -1.378 ; Rise       ; cam1_pclk                                             ;
;  cam1_data[7]   ; cam1_pclk  ; -1.633 ; -1.649 ; Rise       ; cam1_pclk                                             ;
; cam1_href       ; cam1_pclk  ; -1.348 ; -1.463 ; Rise       ; cam1_pclk                                             ;
; cam1_vsync      ; cam1_pclk  ; -1.149 ; -1.277 ; Rise       ; cam1_pclk                                             ;
; sdram_data[*]   ; sys_clk    ; -3.218 ; -3.309 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; -3.656 ; -3.793 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; -3.915 ; -3.938 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; -3.592 ; -3.698 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; -3.815 ; -3.940 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; -3.579 ; -3.645 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; -3.594 ; -3.668 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; -3.642 ; -3.784 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; -3.648 ; -3.727 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; -3.525 ; -3.599 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; -3.295 ; -3.383 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; -3.603 ; -3.729 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; -3.328 ; -3.425 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; -3.482 ; -3.517 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; -3.501 ; -3.515 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; -3.218 ; -3.309 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; -3.652 ; -3.701 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sys_rst_n       ; sys_clk    ; -2.390 ; -2.716 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                         ;
+-----------------+------------------------------------------------------+--------+--------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port                                           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+-----------------+------------------------------------------------------+--------+--------+------------+-------------------------------------------------------+
; cam0_scl        ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 6.459  ; 6.677  ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk  ;
; cam0_sda        ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 7.084  ; 7.354  ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk  ;
; cam1_scl        ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 7.560  ; 7.922  ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk  ;
; cam1_sda        ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 7.539  ; 7.887  ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk  ;
; sdram_addr[*]   ; sys_clk                                              ; 6.492  ; 6.642  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[0]  ; sys_clk                                              ; 5.426  ; 5.607  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[1]  ; sys_clk                                              ; 5.437  ; 5.738  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[2]  ; sys_clk                                              ; 5.144  ; 5.363  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[3]  ; sys_clk                                              ; 4.898  ; 5.063  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[4]  ; sys_clk                                              ; 5.194  ; 5.449  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[5]  ; sys_clk                                              ; 5.573  ; 5.829  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[6]  ; sys_clk                                              ; 4.865  ; 5.031  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[7]  ; sys_clk                                              ; 5.210  ; 5.440  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[8]  ; sys_clk                                              ; 5.117  ; 5.342  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[9]  ; sys_clk                                              ; 5.078  ; 5.242  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[10] ; sys_clk                                              ; 6.492  ; 6.642  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[11] ; sys_clk                                              ; 5.096  ; 5.249  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[12] ; sys_clk                                              ; 4.751  ; 4.878  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba[*]     ; sys_clk                                              ; 5.170  ; 5.368  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[0]    ; sys_clk                                              ; 5.170  ; 5.368  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[1]    ; sys_clk                                              ; 4.898  ; 5.062  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n     ; sys_clk                                              ; 4.423  ; 4.599  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cke       ; sys_clk                                              ; 4.713  ; 4.571  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cs_n      ; sys_clk                                              ; 4.486  ; 4.620  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]   ; sys_clk                                              ; 6.283  ; 6.164  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk                                              ; 5.394  ; 5.166  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk                                              ; 5.390  ; 5.174  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk                                              ; 5.303  ; 5.040  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk                                              ; 5.266  ; 5.069  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk                                              ; 4.934  ; 4.760  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk                                              ; 6.283  ; 6.164  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk                                              ; 5.118  ; 4.942  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk                                              ; 5.319  ; 5.108  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk                                              ; 5.426  ; 5.211  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk                                              ; 4.616  ; 4.495  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk                                              ; 5.287  ; 5.061  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk                                              ; 5.089  ; 4.908  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk                                              ; 4.707  ; 4.581  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk                                              ; 5.102  ; 4.886  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk                                              ; 5.080  ; 4.876  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk                                              ; 5.017  ; 4.846  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n     ; sys_clk                                              ; 4.512  ; 4.709  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n      ; sys_clk                                              ; 4.774  ; 4.929  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk       ; sys_clk                                              ; 0.965  ;        ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_clk       ; sys_clk                                              ;        ; 0.836  ; Fall       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; vga_hs          ; sys_clk                                              ; 7.511  ; 7.107  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
; vga_rgb[*]      ; sys_clk                                              ; 11.963 ; 11.546 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[0]     ; sys_clk                                              ; 10.869 ; 10.470 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[1]     ; sys_clk                                              ; 10.900 ; 10.496 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[2]     ; sys_clk                                              ; 10.892 ; 10.515 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[3]     ; sys_clk                                              ; 10.769 ; 10.361 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[4]     ; sys_clk                                              ; 10.800 ; 10.391 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[5]     ; sys_clk                                              ; 10.984 ; 10.710 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[6]     ; sys_clk                                              ; 11.963 ; 11.546 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[7]     ; sys_clk                                              ; 10.965 ; 10.560 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[8]     ; sys_clk                                              ; 10.995 ; 10.689 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[9]     ; sys_clk                                              ; 11.397 ; 11.051 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[10]    ; sys_clk                                              ; 11.317 ; 10.925 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[11]    ; sys_clk                                              ; 11.837 ; 11.453 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[12]    ; sys_clk                                              ; 10.624 ; 10.406 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[13]    ; sys_clk                                              ; 10.610 ; 10.390 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[14]    ; sys_clk                                              ; 10.662 ; 10.412 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[15]    ; sys_clk                                              ; 10.630 ; 10.367 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
; vga_vs          ; sys_clk                                              ; 6.834  ; 6.531  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+------------------------------------------------------+--------+--------+------------+-------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                               ;
+-----------------+------------------------------------------------------+-------+-------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port                                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+-----------------+------------------------------------------------------+-------+-------+------------+-------------------------------------------------------+
; cam0_scl        ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 6.187 ; 6.398 ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk  ;
; cam0_sda        ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 6.788 ; 7.049 ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk  ;
; cam1_scl        ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 7.244 ; 7.594 ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk  ;
; cam1_sda        ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 7.225 ; 7.560 ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk  ;
; sdram_addr[*]   ; sys_clk                                              ; 4.211 ; 4.334 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[0]  ; sys_clk                                              ; 4.860 ; 5.035 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[1]  ; sys_clk                                              ; 4.869 ; 5.159 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[2]  ; sys_clk                                              ; 4.588 ; 4.800 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[3]  ; sys_clk                                              ; 4.352 ; 4.511 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[4]  ; sys_clk                                              ; 4.637 ; 4.884 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[5]  ; sys_clk                                              ; 5.002 ; 5.249 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[6]  ; sys_clk                                              ; 4.319 ; 4.479 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[7]  ; sys_clk                                              ; 4.652 ; 4.874 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[8]  ; sys_clk                                              ; 4.564 ; 4.781 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[9]  ; sys_clk                                              ; 4.525 ; 4.685 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[10] ; sys_clk                                              ; 5.932 ; 6.074 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[11] ; sys_clk                                              ; 4.543 ; 4.691 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[12] ; sys_clk                                              ; 4.211 ; 4.334 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba[*]     ; sys_clk                                              ; 4.350 ; 4.508 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[0]    ; sys_clk                                              ; 4.611 ; 4.801 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[1]    ; sys_clk                                              ; 4.350 ; 4.508 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n     ; sys_clk                                              ; 3.896 ; 4.067 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cke       ; sys_clk                                              ; 4.177 ; 4.039 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cs_n      ; sys_clk                                              ; 3.956 ; 4.086 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]   ; sys_clk                                              ; 4.079 ; 3.962 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk                                              ; 4.830 ; 4.610 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk                                              ; 4.823 ; 4.614 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk                                              ; 4.739 ; 4.485 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk                                              ; 4.703 ; 4.513 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk                                              ; 4.385 ; 4.216 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk                                              ; 5.731 ; 5.618 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk                                              ; 4.565 ; 4.394 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk                                              ; 4.755 ; 4.552 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk                                              ; 4.861 ; 4.653 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk                                              ; 4.079 ; 3.962 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk                                              ; 4.728 ; 4.509 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk                                              ; 4.538 ; 4.362 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk                                              ; 4.171 ; 4.048 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk                                              ; 4.550 ; 4.340 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk                                              ; 4.529 ; 4.332 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk                                              ; 4.468 ; 4.302 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n     ; sys_clk                                              ; 3.978 ; 4.167 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n      ; sys_clk                                              ; 4.229 ; 4.379 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk       ; sys_clk                                              ; 0.504 ;       ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_clk       ; sys_clk                                              ;       ; 0.380 ; Fall       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; vga_hs          ; sys_clk                                              ; 5.655 ; 5.278 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
; vga_rgb[*]      ; sys_clk                                              ; 5.949 ; 5.603 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[0]     ; sys_clk                                              ; 6.593 ; 6.086 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[1]     ; sys_clk                                              ; 6.631 ; 6.134 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[2]     ; sys_clk                                              ; 6.623 ; 6.127 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[3]     ; sys_clk                                              ; 6.464 ; 5.957 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[4]     ; sys_clk                                              ; 6.874 ; 6.362 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[5]     ; sys_clk                                              ; 6.598 ; 6.198 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[6]     ; sys_clk                                              ; 6.859 ; 6.302 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[7]     ; sys_clk                                              ; 6.635 ; 6.158 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[8]     ; sys_clk                                              ; 6.511 ; 6.132 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[9]     ; sys_clk                                              ; 7.142 ; 6.589 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[10]    ; sys_clk                                              ; 6.909 ; 6.561 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[11]    ; sys_clk                                              ; 6.593 ; 6.116 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[12]    ; sys_clk                                              ; 5.949 ; 5.603 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[13]    ; sys_clk                                              ; 6.248 ; 5.893 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[14]    ; sys_clk                                              ; 6.270 ; 6.058 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[15]    ; sys_clk                                              ; 6.253 ; 6.028 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
; vga_vs          ; sys_clk                                              ; 5.329 ; 5.121 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+------------------------------------------------------+-------+-------+------------+-------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                                                         ;
+-----------------+------------------------------------------------------+-------+-------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port                                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+-----------------+------------------------------------------------------+-------+-------+------------+-------------------------------------------------------+
; cam0_sda        ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 7.102 ; 7.009 ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk  ;
; cam1_sda        ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 8.410 ; 8.317 ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk  ;
; sdram_data[*]   ; sys_clk                                              ; 4.951 ; 4.876 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk                                              ; 5.444 ; 5.351 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk                                              ; 5.398 ; 5.323 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk                                              ; 5.331 ; 5.256 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk                                              ; 5.352 ; 5.277 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk                                              ; 4.951 ; 4.876 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk                                              ; 6.248 ; 6.221 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk                                              ; 5.444 ; 5.351 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk                                              ; 5.352 ; 5.277 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk                                              ; 5.408 ; 5.309 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk                                              ; 5.349 ; 5.274 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk                                              ; 5.450 ; 5.351 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk                                              ; 5.457 ; 5.358 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk                                              ; 5.450 ; 5.351 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk                                              ; 5.450 ; 5.351 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk                                              ; 5.052 ; 4.953 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk                                              ; 5.052 ; 4.953 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------------------------------------------------+-------+-------+------------+-------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                                                 ;
+-----------------+------------------------------------------------------+-------+-------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port                                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+-----------------+------------------------------------------------------+-------+-------+------------+-------------------------------------------------------+
; cam0_sda        ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 6.791 ; 6.698 ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk  ;
; cam1_sda        ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 8.047 ; 7.954 ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk  ;
; sdram_data[*]   ; sys_clk                                              ; 4.431 ; 4.356 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk                                              ; 4.862 ; 4.769 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk                                              ; 4.861 ; 4.786 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk                                              ; 4.796 ; 4.721 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk                                              ; 4.816 ; 4.741 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk                                              ; 4.431 ; 4.356 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk                                              ; 5.727 ; 5.700 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk                                              ; 4.862 ; 4.769 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk                                              ; 4.816 ; 4.741 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk                                              ; 4.874 ; 4.775 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk                                              ; 4.813 ; 4.738 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk                                              ; 4.914 ; 4.815 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk                                              ; 4.921 ; 4.822 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk                                              ; 4.914 ; 4.815 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk                                              ; 4.914 ; 4.815 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk                                              ; 4.532 ; 4.433 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk                                              ; 4.532 ; 4.433 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------------------------------------------------+-------+-------+------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                                                ;
+-----------------+------------------------------------------------------+-----------+-----------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port                                           ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                       ;
+-----------------+------------------------------------------------------+-----------+-----------+------------+-------------------------------------------------------+
; cam0_sda        ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 6.830     ; 6.923     ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk  ;
; cam1_sda        ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 8.052     ; 8.145     ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk  ;
; sdram_data[*]   ; sys_clk                                              ; 4.753     ; 4.828     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk                                              ; 5.181     ; 5.274     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk                                              ; 5.157     ; 5.232     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk                                              ; 5.093     ; 5.168     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk                                              ; 5.102     ; 5.177     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk                                              ; 4.753     ; 4.828     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk                                              ; 6.090     ; 6.117     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk                                              ; 5.181     ; 5.274     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk                                              ; 5.102     ; 5.177     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk                                              ; 5.142     ; 5.241     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk                                              ; 5.095     ; 5.170     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk                                              ; 5.172     ; 5.271     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk                                              ; 5.179     ; 5.278     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk                                              ; 5.172     ; 5.271     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk                                              ; 5.172     ; 5.271     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk                                              ; 4.830     ; 4.929     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk                                              ; 4.830     ; 4.929     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------------------------------------------------+-----------+-----------+------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                                                        ;
+-----------------+------------------------------------------------------+-----------+-----------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port                                           ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                       ;
+-----------------+------------------------------------------------------+-----------+-----------+------------+-------------------------------------------------------+
; cam0_sda        ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 6.527     ; 6.620     ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk  ;
; cam1_sda        ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 7.699     ; 7.792     ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk  ;
; sdram_data[*]   ; sys_clk                                              ; 4.238     ; 4.313     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk                                              ; 4.607     ; 4.700     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk                                              ; 4.626     ; 4.701     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk                                              ; 4.564     ; 4.639     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk                                              ; 4.574     ; 4.649     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk                                              ; 4.238     ; 4.313     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk                                              ; 5.574     ; 5.601     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk                                              ; 4.607     ; 4.700     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk                                              ; 4.574     ; 4.649     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk                                              ; 4.614     ; 4.713     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk                                              ; 4.566     ; 4.641     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk                                              ; 4.643     ; 4.742     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk                                              ; 4.651     ; 4.750     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk                                              ; 4.643     ; 4.742     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk                                              ; 4.643     ; 4.742     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk                                              ; 4.315     ; 4.414     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk                                              ; 4.315     ; 4.414     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------------------------------------------------+-----------+-----------+------------+-------------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                             ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; -2.126 ; -76.295       ;
; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk  ; -1.390 ; -51.026       ;
; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk  ; -1.112 ; -40.175       ;
; cam1_pclk                                             ; -0.889 ; -15.754       ;
; cam0_pclk                                             ; -0.806 ; -18.686       ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; -0.646 ; -2.709        ;
; sys_rst_n                                             ; 0.460  ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                              ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; cam1_pclk                                             ; -0.865 ; -1.631        ;
; sys_rst_n                                             ; -0.725 ; -18.670       ;
; cam0_pclk                                             ; -0.549 ; -1.075        ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; -0.047 ; -0.094        ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.171  ; 0.000         ;
; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk  ; 0.175  ; 0.000         ;
; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk  ; 0.176  ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                          ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; -2.428 ; -332.390      ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; -1.933 ; -907.314      ;
; cam0_pclk                                             ; -1.031 ; -50.740       ;
; cam1_pclk                                             ; -0.817 ; -39.491       ;
; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk  ; -0.227 ; -6.414        ;
; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk  ; -0.225 ; -4.845        ;
+-------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                           ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; cam1_pclk                                             ; -0.264 ; -6.658        ;
; cam0_pclk                                             ; -0.181 ; -5.177        ;
; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk  ; 0.548  ; 0.000         ;
; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk  ; 0.564  ; 0.000         ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.235  ; 0.000         ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 1.249  ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                               ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; cam1_pclk                                             ; -3.000 ; -103.427      ;
; cam0_pclk                                             ; -3.000 ; -103.079      ;
; sys_rst_n                                             ; -3.000 ; -3.000        ;
; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk  ; -1.000 ; -69.000       ;
; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk  ; -1.000 ; -69.000       ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 4.732  ; 0.000         ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 7.427  ; 0.000         ;
; sys_clk                                               ; 9.594  ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                          ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                       ; To Node                                                                                                                                           ; Launch Clock ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+
; -2.126 ; sys_rst_n                                                                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[3]                                                     ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.065      ; 2.618      ;
; -2.076 ; sys_rst_n                                                                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[6]                                                     ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.059      ; 2.562      ;
; -2.072 ; sys_rst_n                                                                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[7]                                                     ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.059      ; 2.558      ;
; -2.057 ; sys_rst_n                                                                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[8]                                                     ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.065      ; 2.549      ;
; -2.030 ; sys_rst_n                                                                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[5]                                                     ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.074      ; 2.531      ;
; -2.006 ; sys_rst_n                                                                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[11]                                                    ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.076      ; 2.509      ;
; -1.996 ; sys_rst_n                                                                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[9]                                                     ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.076      ; 2.499      ;
; -1.983 ; sys_rst_n                                                                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[0]                                                     ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.074      ; 2.484      ;
; -1.930 ; sys_rst_n                                                                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[1]                                                     ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.065      ; 2.422      ;
; -1.910 ; sys_rst_n                                                                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[4]                                                     ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.058      ; 2.395      ;
; -1.910 ; sys_rst_n                                                                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[12]                                                    ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.076      ; 2.413      ;
; -1.901 ; sys_rst_n                                                                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[2]                                                     ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.058      ; 2.386      ;
; -1.890 ; sys_rst_n                                                                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[10]                                                    ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.076      ; 2.393      ;
; -1.878 ; sys_rst_n                                                                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_ba[1]                                                       ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.076      ; 2.381      ;
; -1.805 ; sys_rst_n                                                                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_ba[0]                                                       ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.076      ; 2.308      ;
; -1.683 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[7]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdemp_eq_comp_msb_aeb ; cam0_pclk    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.416     ; 1.194      ;
; -1.600 ; sys_rst_n                                                                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                     ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.126     ; 1.901      ;
; -1.598 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12]~21                                                                    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[3]                                                     ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.607     ; 0.918      ;
; -1.596 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[8]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdemp_eq_comp_msb_aeb ; cam0_pclk    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.416     ; 1.107      ;
; -1.584 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdemp_eq_comp_msb_aeb ; cam0_pclk    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.416     ; 1.095      ;
; -1.582 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[12]~21                                                                    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[3]                                                     ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.606     ; 0.903      ;
; -1.572 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdemp_eq_comp_msb_aeb ; cam1_pclk    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.382     ; 1.117      ;
; -1.572 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdemp_eq_comp_msb_aeb ; cam1_pclk    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.382     ; 1.117      ;
; -1.562 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[6]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdemp_eq_comp_msb_aeb ; cam1_pclk    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.382     ; 1.107      ;
; -1.554 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[11] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdemp_eq_comp_msb_aeb ; cam0_pclk    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.416     ; 1.065      ;
; -1.532 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[7]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdemp_eq_comp_msb_aeb ; cam1_pclk    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.382     ; 1.077      ;
; -1.519 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[3]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdemp_eq_comp_lsb_aeb ; cam0_pclk    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.294     ; 1.152      ;
; -1.514 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[11] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdemp_eq_comp_msb_aeb ; cam1_pclk    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.382     ; 1.059      ;
; -1.511 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[16]~37                                                                    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[7]                                                     ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.617     ; 0.821      ;
; -1.510 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15]~33                                                                    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[6]                                                     ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.613     ; 0.824      ;
; -1.510 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[15]~33                                                                    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[6]                                                     ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.614     ; 0.823      ;
; -1.501 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17]~41                                                                    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[8]                                                     ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.604     ; 0.824      ;
; -1.493 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdemp_eq_comp_msb_aeb ; cam0_pclk    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.416     ; 1.004      ;
; -1.481 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[20]~53                                                                    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[11]                                                    ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.606     ; 0.802      ;
; -1.471 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14]~29                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14]~_emulated                                                               ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.818     ; 0.580      ;
; -1.456 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[20]~53                                                                    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[11]                                                    ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.594     ; 0.789      ;
; -1.448 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13]~25                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13]~_emulated                                                               ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.883     ; 0.492      ;
; -1.440 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[16]~37                                                                    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[7]                                                     ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.617     ; 0.750      ;
; -1.435 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18]~45                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18]~_emulated                                                               ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.877     ; 0.485      ;
; -1.429 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[17]~41                                                                    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[8]                                                     ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.603     ; 0.753      ;
; -1.424 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[8]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdemp_eq_comp_msb_aeb ; cam1_pclk    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.382     ; 0.969      ;
; -1.419 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11]~17                                                                    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[2]                                                     ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.695     ; 0.651      ;
; -1.419 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13]~25                                                                    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[4]                                                     ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.691     ; 0.655      ;
; -1.417 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[2]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdemp_eq_comp_lsb_aeb ; cam1_pclk    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.258     ; 1.086      ;
; -1.408 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]~9                                                                      ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[0]                                                     ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.610     ; 0.725      ;
; -1.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]~9                                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]~_emulated                                                                ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.818     ; 0.511      ;
; -1.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[21]~57                                                                    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[12]                                                    ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.607     ; 0.721      ;
; -1.400 ; sys_rst_n                                                                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[3]                                                     ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.065      ; 2.392      ;
; -1.398 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[10]~13                                                                    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[1]                                                     ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.604     ; 0.721      ;
; -1.397 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18]~45                                                                    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[9]                                                     ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.669     ; 0.655      ;
; -1.395 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22]~1                                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_ba[0]                                                       ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.599     ; 0.723      ;
; -1.389 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11]~17                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11]~_emulated                                                               ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.887     ; 0.429      ;
; -1.384 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19]~49                                                                    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[10]                                                    ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.582     ; 0.729      ;
; -1.377 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[12]~21                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[12]~_emulated                                                               ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.804     ; 0.500      ;
; -1.376 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[6]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdemp_eq_comp_msb_aeb ; cam0_pclk    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.416     ; 0.887      ;
; -1.371 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[20]~53                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[20]~_emulated                                                               ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.814     ; 0.484      ;
; -1.364 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17]~41                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17]~_emulated                                                               ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.801     ; 0.490      ;
; -1.360 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12]~21                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12]~_emulated                                                               ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.804     ; 0.483      ;
; -1.354 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10]~13                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10]~_emulated                                                               ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.803     ; 0.478      ;
; -1.352 ; sys_rst_n                                                                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[6]                                                     ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.059      ; 2.338      ;
; -1.349 ; sys_rst_n                                                                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[7]                                                     ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.059      ; 2.335      ;
; -1.346 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10]~13                                                                    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[1]                                                     ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.606     ; 0.667      ;
; -1.345 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[13]~25                                                                    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[4]                                                     ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.695     ; 0.577      ;
; -1.341 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[11]~17                                                                    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[2]                                                     ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.694     ; 0.574      ;
; -1.339 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[19]~49                                                                    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[10]                                                    ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.591     ; 0.675      ;
; -1.336 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14]~29                                                                    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[5]                                                     ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.610     ; 0.653      ;
; -1.334 ; sys_rst_n                                                                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[8]                                                     ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.065      ; 2.326      ;
; -1.332 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[5]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdemp_eq_comp_lsb_aeb ; cam1_pclk    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.258     ; 1.001      ;
; -1.326 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[23]~5                                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_ba[1]                                                       ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.598     ; 0.655      ;
; -1.324 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[0]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdemp_eq_comp_lsb_aeb ; cam1_pclk    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.258     ; 0.993      ;
; -1.323 ; sys_rst_n                                                                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[5]                                                     ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.074      ; 2.324      ;
; -1.321 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[9]~9                                                                      ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[0]                                                     ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.671     ; 0.577      ;
; -1.321 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[23]~5                                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_ba[1]                                                       ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.598     ; 0.650      ;
; -1.319 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[21]~57                                                                    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[12]                                                    ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.596     ; 0.650      ;
; -1.313 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[4]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdemp_eq_comp_lsb_aeb ; cam0_pclk    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.294     ; 0.946      ;
; -1.293 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[1]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdemp_eq_comp_lsb_aeb ; cam1_pclk    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.258     ; 0.962      ;
; -1.290 ; sys_rst_n                                                                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[9]                                                     ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.076      ; 2.293      ;
; -1.285 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[2]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdemp_eq_comp_lsb_aeb ; cam0_pclk    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.294     ; 0.918      ;
; -1.280 ; sys_rst_n                                                                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[11]                                                    ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.076      ; 2.283      ;
; -1.278 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[5]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdemp_eq_comp_lsb_aeb ; cam0_pclk    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.294     ; 0.911      ;
; -1.273 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15]~33                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15]~_emulated                                                               ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.615     ; 0.585      ;
; -1.268 ; sys_rst_n                                                                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[0]                                                     ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.074      ; 2.269      ;
; -1.267 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[4]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdemp_eq_comp_lsb_aeb ; cam1_pclk    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.258     ; 0.936      ;
; -1.262 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[9]~9                                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[9]~_emulated                                                                ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.685     ; 0.504      ;
; -1.262 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[18]~45                                                                    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[9]                                                     ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.608     ; 0.581      ;
; -1.259 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[14]~29                                                                    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[5]                                                     ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.609     ; 0.577      ;
; -1.251 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[22]~1                                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_ba[0]                                                       ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.599     ; 0.579      ;
; -1.228 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[0]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdemp_eq_comp_lsb_aeb ; cam0_pclk    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.294     ; 0.861      ;
; -1.226 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[16]~37                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[16]~_emulated                                                               ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.624     ; 0.529      ;
; -1.215 ; sys_rst_n                                                                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[1]                                                     ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.065      ; 2.207      ;
; -1.197 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[1]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdemp_eq_comp_lsb_aeb ; cam0_pclk    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.294     ; 0.830      ;
; -1.194 ; sys_rst_n                                                                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[12]                                                    ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.076      ; 2.197      ;
; -1.192 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[23]~5                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[23]~_emulated                                                               ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.807     ; 0.312      ;
; -1.192 ; sys_rst_n                                                                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[4]                                                     ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.058      ; 2.177      ;
; -1.190 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[22]~1                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[22]~_emulated                                                               ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.621     ; 0.496      ;
; -1.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[13]~25                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[13]~_emulated                                                               ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.711     ; 0.402      ;
; -1.183 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[3]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdemp_eq_comp_lsb_aeb ; cam1_pclk    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.258     ; 0.852      ;
; -1.183 ; sys_rst_n                                                                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[2]                                                     ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.058      ; 2.168      ;
; -1.182 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[11]~17                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[11]~_emulated                                                               ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.710     ; 0.399      ;
; -1.165 ; sys_rst_n                                                                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[10]                                                    ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.076      ; 2.168      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk'                                                                                                                                                                                                                                                                                                              ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                       ; To Node                                                                       ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -1.390 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[4]                                                                                             ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|sda_out                          ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.029     ; 2.348      ;
; -1.286 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[3]                                                                                             ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|sda_out                          ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.029     ; 2.244      ;
; -1.247 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[6]                                                                                             ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|sda_out                          ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.253     ; 1.981      ;
; -1.188 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[7]                                                                                          ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|sda_out                          ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.039     ; 2.136      ;
; -1.158 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[5]                                                                                          ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|sda_out                          ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.039     ; 2.106      ;
; -1.155 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[0]                                                                                             ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|sda_out                          ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.253     ; 1.889      ;
; -1.142 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[5]                                                                                             ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|sda_out                          ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.253     ; 1.876      ;
; -1.120 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[4]                                                                                          ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|sda_out                          ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.263     ; 1.844      ;
; -1.099 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[0]                                                                                          ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|sda_out                          ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.263     ; 1.823      ;
; -1.091 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[2]                                                                                             ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|sda_out                          ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.253     ; 1.825      ;
; -1.077 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[2]                                                                                          ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|sda_out                          ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.039     ; 2.025      ;
; -1.073 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[1]                                                                                             ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|sda_out                          ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.253     ; 1.807      ;
; -1.068 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|data_wr_t[5]                     ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.215     ; 1.840      ;
; -1.065 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[2]                        ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.221     ; 1.831      ;
; -1.063 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[6]                        ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.221     ; 1.829      ;
; -1.056 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[5]                        ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.221     ; 1.822      ;
; -1.049 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[7]                        ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.221     ; 1.815      ;
; -1.009 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|data_wr_t[6]                     ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.215     ; 1.781      ;
; -1.007 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|data_wr_t[1]                     ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.215     ; 1.779      ;
; -1.003 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|data_wr_t[3]                     ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.215     ; 1.775      ;
; -0.999 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|data_wr_t[2]                     ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.215     ; 1.771      ;
; -0.992 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|data_wr_t[7]                     ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.215     ; 1.764      ;
; -0.992 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[1]                                                                                          ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|sda_out                          ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.263     ; 1.716      ;
; -0.978 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[12]                       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.215     ; 1.750      ;
; -0.978 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[8]                        ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.215     ; 1.750      ;
; -0.969 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|i2c_done                                                                                           ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_exec           ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.031     ; 1.925      ;
; -0.952 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[14]                                                                                         ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|sda_out                          ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.263     ; 1.676      ;
; -0.940 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[1]                                                                                             ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|st_done                          ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.262     ; 1.665      ;
; -0.930 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[0]                                                                                             ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|scl                              ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.046     ; 1.871      ;
; -0.917 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[3]                                                                                          ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|sda_out                          ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.263     ; 1.641      ;
; -0.912 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[6]                                                                                          ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|sda_out                          ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.039     ; 1.860      ;
; -0.908 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[14]                       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.006     ; 1.889      ;
; -0.891 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[10]                                                                                         ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|sda_out                          ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.046     ; 1.832      ;
; -0.865 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[6]                                                                                             ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|st_done                          ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.262     ; 1.590      ;
; -0.848 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[2]                                                                                             ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[3]                           ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.262     ; 1.573      ;
; -0.848 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[2]                                                                                             ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[4]                           ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.262     ; 1.573      ;
; -0.845 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[5]                                                                                             ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|sda_dir                          ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.046     ; 1.786      ;
; -0.844 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[3]                        ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.006     ; 1.825      ;
; -0.844 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[5]                                                                                             ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|scl                              ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.046     ; 1.785      ;
; -0.839 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[11]                       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.215     ; 1.611      ;
; -0.837 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[15]                       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.215     ; 1.609      ;
; -0.837 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[13]                       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.215     ; 1.609      ;
; -0.835 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[4]                        ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.006     ; 1.816      ;
; -0.834 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[1]                        ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.006     ; 1.815      ;
; -0.830 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|data_wr_t[4]                     ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.043     ; 1.774      ;
; -0.829 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[0]                        ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.006     ; 1.810      ;
; -0.829 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[10]                       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.215     ; 1.601      ;
; -0.820 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[5]                                                                                             ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[3]                           ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.262     ; 1.545      ;
; -0.820 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[5]                                                                                             ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[4]                           ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.262     ; 1.545      ;
; -0.819 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[9]                        ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.215     ; 1.591      ;
; -0.814 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|sda_out                                                                                            ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|sda_out                          ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.039     ; 1.762      ;
; -0.801 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|data_wr_t[6]                                                                                       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|sda_out                          ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.046     ; 1.742      ;
; -0.795 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cur_state.st_sladdr                                                                                ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[3]                           ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.048     ; 1.734      ;
; -0.795 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cur_state.st_sladdr                                                                                ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[4]                           ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.048     ; 1.734      ;
; -0.792 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]                                                                    ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10] ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.048     ; 1.731      ;
; -0.792 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]                                                                    ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12] ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.048     ; 1.731      ;
; -0.792 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]                                                                    ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.048     ; 1.731      ;
; -0.792 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]                                                                    ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.048     ; 1.731      ;
; -0.792 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]                                                                    ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.048     ; 1.731      ;
; -0.792 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]                                                                    ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.048     ; 1.731      ;
; -0.792 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]                                                                    ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.048     ; 1.731      ;
; -0.792 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]                                                                    ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.048     ; 1.731      ;
; -0.792 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]                                                                    ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.048     ; 1.731      ;
; -0.792 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]                                                                    ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.048     ; 1.731      ;
; -0.792 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]                                                                    ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.048     ; 1.731      ;
; -0.792 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]                                                                    ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.048     ; 1.731      ;
; -0.792 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]                                                                    ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[13] ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.048     ; 1.731      ;
; -0.792 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]                                                                    ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[14] ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.048     ; 1.731      ;
; -0.791 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10] ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.048     ; 1.730      ;
; -0.791 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12] ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.048     ; 1.730      ;
; -0.791 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.048     ; 1.730      ;
; -0.791 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.048     ; 1.730      ;
; -0.791 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.048     ; 1.730      ;
; -0.791 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.048     ; 1.730      ;
; -0.791 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.048     ; 1.730      ;
; -0.791 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.048     ; 1.730      ;
; -0.791 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.048     ; 1.730      ;
; -0.791 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.048     ; 1.730      ;
; -0.791 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.048     ; 1.730      ;
; -0.791 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.048     ; 1.730      ;
; -0.791 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[13] ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.048     ; 1.730      ;
; -0.791 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[14] ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.048     ; 1.730      ;
; -0.784 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|data_wr_t[7]                                                                                       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|sda_out                          ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.046     ; 1.725      ;
; -0.778 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[6]                                                                                             ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|sda_dir                          ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.046     ; 1.719      ;
; -0.770 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|data_wr_t[2]                                                                                       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|sda_out                          ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.046     ; 1.711      ;
; -0.767 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[0]                                                                                             ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[3]                           ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.262     ; 1.492      ;
; -0.767 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[0]                                                                                             ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[4]                           ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.262     ; 1.492      ;
; -0.764 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]                                                                      ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_exec           ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.052     ; 1.699      ;
; -0.753 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|data_wr_t[3]                                                                                       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|sda_out                          ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.046     ; 1.694      ;
; -0.741 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[2]                                                                                             ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|sda_dir                          ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.046     ; 1.682      ;
; -0.740 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[2]                                                                                             ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|scl                              ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.046     ; 1.681      ;
; -0.731 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_exec                                                                             ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.053     ; 1.665      ;
; -0.731 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_exec                                                                             ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.053     ; 1.665      ;
; -0.731 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_exec                                                                             ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.053     ; 1.665      ;
; -0.731 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_exec                                                                             ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.053     ; 1.665      ;
; -0.731 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_exec                                                                             ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.053     ; 1.665      ;
; -0.731 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_exec                                                                             ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.053     ; 1.665      ;
; -0.731 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_exec                                                                             ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.053     ; 1.665      ;
; -0.731 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[15]                                                                                         ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|sda_out                          ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.046     ; 1.672      ;
; -0.729 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[3]                                                                                             ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|scl                              ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 0.178      ; 1.894      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk'                                                                                                                                                                                                                                                                                                              ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                       ; To Node                                                                       ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -1.112 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[4]                        ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.215     ; 1.884      ;
; -1.079 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[5]                                                                                             ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|sda_out                          ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.073     ; 1.993      ;
; -1.057 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[6]                        ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.215     ; 1.829      ;
; -1.057 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[1]                        ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.215     ; 1.829      ;
; -1.055 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[7]                        ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.215     ; 1.827      ;
; -1.044 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[3]                        ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.215     ; 1.816      ;
; -1.041 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[0]                        ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.215     ; 1.813      ;
; -1.029 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[5]                        ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.215     ; 1.801      ;
; -1.026 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[2]                        ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.215     ; 1.798      ;
; -0.993 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|data_wr_t[6]                                                                                       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|sda_out                          ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.076     ; 1.904      ;
; -0.986 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[15]                                                                                         ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|sda_out                          ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.076     ; 1.897      ;
; -0.957 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[3]                                                                                             ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|sda_out                          ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 0.151      ; 2.095      ;
; -0.950 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|data_wr_t[3]                                                                                       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|sda_out                          ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.076     ; 1.861      ;
; -0.925 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[4]                                                                                             ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|sda_out                          ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 0.151      ; 2.063      ;
; -0.914 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|data_wr_t[2]                                                                                       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|sda_out                          ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.076     ; 1.825      ;
; -0.893 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[1]                                                                                             ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|sda_out                          ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.073     ; 1.807      ;
; -0.866 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[2]                                                                                             ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|sda_out                          ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 0.151      ; 2.004      ;
; -0.861 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|data_wr_t[4]                                                                                       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|sda_out                          ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.076     ; 1.772      ;
; -0.859 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|data_wr_t[7]                                                                                       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|sda_out                          ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.076     ; 1.770      ;
; -0.842 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[6]                                                                                             ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|sda_out                          ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 0.151      ; 1.980      ;
; -0.835 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[13]                                                                                         ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|sda_out                          ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.076     ; 1.746      ;
; -0.834 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|data_wr_t[5]                     ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 0.006      ; 1.827      ;
; -0.833 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[0]                                                                                             ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|scl                              ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.262     ; 1.558      ;
; -0.809 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[1]                                                                                             ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[2]                           ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.263     ; 1.533      ;
; -0.809 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[1]                                                                                             ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[3]                           ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.263     ; 1.533      ;
; -0.809 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[1]                                                                                             ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[4]                           ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.263     ; 1.533      ;
; -0.809 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[1]                                                                                             ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[6]                           ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.263     ; 1.533      ;
; -0.808 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cur_state.st_data_wr                                                                               ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[2]                           ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.038     ; 1.757      ;
; -0.808 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cur_state.st_data_wr                                                                               ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[3]                           ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.038     ; 1.757      ;
; -0.808 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cur_state.st_data_wr                                                                               ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[4]                           ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.038     ; 1.757      ;
; -0.808 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cur_state.st_data_wr                                                                               ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[6]                           ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.038     ; 1.757      ;
; -0.807 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[0]                                                                                             ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|sda_out                          ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.073     ; 1.721      ;
; -0.804 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[14]                       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 0.001      ; 1.792      ;
; -0.790 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[8]                        ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 0.006      ; 1.783      ;
; -0.787 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|data_wr_t[7]                     ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 0.006      ; 1.780      ;
; -0.786 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|data_wr_t[2]                     ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 0.006      ; 1.779      ;
; -0.779 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[3]                                                                                             ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|scl                              ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.038     ; 1.728      ;
; -0.775 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|data_wr_t[6]                     ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 0.006      ; 1.768      ;
; -0.774 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|data_wr_t[3]                     ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 0.006      ; 1.767      ;
; -0.763 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|data_wr_t[1]                     ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 0.006      ; 1.756      ;
; -0.761 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|data_wr_t[0]                     ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 0.006      ; 1.754      ;
; -0.760 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|data_wr_t[4]                     ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 0.006      ; 1.753      ;
; -0.748 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[0]                                                                                             ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[2]                           ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.263     ; 1.472      ;
; -0.748 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[0]                                                                                             ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[3]                           ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.263     ; 1.472      ;
; -0.748 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[0]                                                                                             ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[4]                           ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.263     ; 1.472      ;
; -0.748 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[0]                                                                                             ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[6]                           ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.263     ; 1.472      ;
; -0.741 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cur_state.st_addr8                                                                                 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[2]                           ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.038     ; 1.690      ;
; -0.741 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cur_state.st_addr8                                                                                 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[3]                           ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.038     ; 1.690      ;
; -0.741 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cur_state.st_addr8                                                                                 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[4]                           ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.038     ; 1.690      ;
; -0.741 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cur_state.st_addr8                                                                                 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[6]                           ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.038     ; 1.690      ;
; -0.740 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[14]                                                                                         ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|sda_out                          ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.071     ; 1.656      ;
; -0.737 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cur_state.st_sladdr                                                                                ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[2]                           ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.040     ; 1.684      ;
; -0.737 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cur_state.st_sladdr                                                                                ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[3]                           ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.040     ; 1.684      ;
; -0.737 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cur_state.st_sladdr                                                                                ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[4]                           ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.040     ; 1.684      ;
; -0.737 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cur_state.st_sladdr                                                                                ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[6]                           ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.040     ; 1.684      ;
; -0.730 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[9]                                                                                          ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|sda_out                          ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.076     ; 1.641      ;
; -0.726 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[2]                                                                                             ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|scl                              ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.038     ; 1.675      ;
; -0.726 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[4]                                                                                             ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|scl                              ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.038     ; 1.675      ;
; -0.720 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]  ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.049     ; 1.658      ;
; -0.720 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]                                                                    ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]  ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.049     ; 1.658      ;
; -0.719 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]                                                                      ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done          ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.277     ; 1.429      ;
; -0.714 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]                                                                      ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done          ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.277     ; 1.424      ;
; -0.703 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[2]                                                                                             ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[2]                           ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.039     ; 1.651      ;
; -0.703 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[2]                                                                                             ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[3]                           ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.039     ; 1.651      ;
; -0.703 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[2]                                                                                             ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[4]                           ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.039     ; 1.651      ;
; -0.703 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[2]                                                                                             ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[6]                           ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.039     ; 1.651      ;
; -0.698 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[5]                                                                                             ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|scl                              ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.262     ; 1.423      ;
; -0.688 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|sda_out                                                                                            ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|sda_out                          ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.046     ; 1.629      ;
; -0.677 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[12]                       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 0.006      ; 1.670      ;
; -0.671 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[10]                                                                                         ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|sda_out                          ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.076     ; 1.582      ;
; -0.670 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[5]                                                                                             ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[2]                           ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.263     ; 1.394      ;
; -0.670 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[5]                                                                                             ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[3]                           ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.263     ; 1.394      ;
; -0.670 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[5]                                                                                             ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[4]                           ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.263     ; 1.394      ;
; -0.670 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[5]                                                                                             ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[6]                           ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.263     ; 1.394      ;
; -0.668 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[14] ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.048     ; 1.607      ;
; -0.668 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[13] ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.048     ; 1.607      ;
; -0.668 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12] ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.048     ; 1.607      ;
; -0.668 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.048     ; 1.607      ;
; -0.668 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10] ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.048     ; 1.607      ;
; -0.668 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.048     ; 1.607      ;
; -0.668 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]  ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.048     ; 1.607      ;
; -0.668 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.048     ; 1.607      ;
; -0.668 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.048     ; 1.607      ;
; -0.668 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.048     ; 1.607      ;
; -0.668 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]  ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.048     ; 1.607      ;
; -0.668 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.048     ; 1.607      ;
; -0.668 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.048     ; 1.607      ;
; -0.668 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]  ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.048     ; 1.607      ;
; -0.668 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]                                                                    ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[14] ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.048     ; 1.607      ;
; -0.668 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]                                                                    ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[13] ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.048     ; 1.607      ;
; -0.668 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]                                                                    ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12] ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.048     ; 1.607      ;
; -0.668 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]                                                                    ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.048     ; 1.607      ;
; -0.668 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]                                                                    ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10] ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.048     ; 1.607      ;
; -0.668 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]                                                                    ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.048     ; 1.607      ;
; -0.668 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]                                                                    ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]  ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.048     ; 1.607      ;
; -0.668 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]                                                                    ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.048     ; 1.607      ;
; -0.668 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]                                                                    ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.048     ; 1.607      ;
; -0.668 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]                                                                    ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.048     ; 1.607      ;
; -0.668 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]                                                                    ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]  ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.048     ; 1.607      ;
; -0.668 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]                                                                    ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.048     ; 1.607      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'cam1_pclk'                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                           ; To Node                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.889 ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.024     ; 1.872      ;
; -0.808 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.024     ; 1.791      ;
; -0.776 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.024     ; 1.759      ;
; -0.690 ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.024     ; 1.673      ;
; -0.679 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.024     ; 1.662      ;
; -0.674 ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.024     ; 1.657      ;
; -0.626 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.024     ; 1.609      ;
; -0.523 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.024     ; 1.506      ;
; -0.523 ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                    ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.042     ; 1.488      ;
; -0.500 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[7]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.083     ; 1.424      ;
; -0.482 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.024     ; 1.465      ;
; -0.475 ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.024     ; 1.458      ;
; -0.450 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.067     ; 1.390      ;
; -0.443 ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_we_reg        ; cam1_pclk    ; cam1_pclk   ; 1.000        ; 0.076      ; 1.548      ;
; -0.443 ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ; cam1_pclk    ; cam1_pclk   ; 1.000        ; 0.076      ; 1.548      ;
; -0.442 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                    ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.042     ; 1.407      ;
; -0.441 ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_datain_reg0   ; cam1_pclk    ; cam1_pclk   ; 1.000        ; 0.079      ; 1.549      ;
; -0.434 ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_we_reg        ; cam1_pclk    ; cam1_pclk   ; 1.000        ; 0.096      ; 1.559      ;
; -0.434 ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam1_pclk    ; cam1_pclk   ; 1.000        ; 0.096      ; 1.559      ;
; -0.432 ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_datain_reg0   ; cam1_pclk    ; cam1_pclk   ; 1.000        ; 0.099      ; 1.560      ;
; -0.427 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.065     ; 1.369      ;
; -0.410 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                    ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.055     ; 1.362      ;
; -0.398 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[6]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.083     ; 1.322      ;
; -0.389 ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                    ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.024     ; 1.372      ;
; -0.389 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[10]                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.083     ; 1.313      ;
; -0.379 ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_we_reg        ; cam1_pclk    ; cam1_pclk   ; 1.000        ; 0.058      ; 1.466      ;
; -0.379 ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; cam1_pclk    ; cam1_pclk   ; 1.000        ; 0.058      ; 1.466      ;
; -0.377 ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_datain_reg0   ; cam1_pclk    ; cam1_pclk   ; 1.000        ; 0.061      ; 1.467      ;
; -0.376 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[9]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.083     ; 1.300      ;
; -0.368 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_we_reg        ; cam1_pclk    ; cam1_pclk   ; 1.000        ; 0.076      ; 1.473      ;
; -0.368 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_datain_reg0   ; cam1_pclk    ; cam1_pclk   ; 1.000        ; 0.079      ; 1.476      ;
; -0.368 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ; cam1_pclk    ; cam1_pclk   ; 1.000        ; 0.076      ; 1.473      ;
; -0.367 ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[5]                                                ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.027     ; 1.347      ;
; -0.367 ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[7]                                                ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.027     ; 1.347      ;
; -0.367 ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[10]                                               ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.027     ; 1.347      ;
; -0.367 ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[11]                                               ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.027     ; 1.347      ;
; -0.367 ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[8]                                                ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.027     ; 1.347      ;
; -0.367 ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[9]                                                ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.027     ; 1.347      ;
; -0.358 ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5                    ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.044     ; 1.321      ;
; -0.358 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_we_reg        ; cam1_pclk    ; cam1_pclk   ; 1.000        ; 0.096      ; 1.483      ;
; -0.358 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_datain_reg0   ; cam1_pclk    ; cam1_pclk   ; 1.000        ; 0.099      ; 1.486      ;
; -0.358 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam1_pclk    ; cam1_pclk   ; 1.000        ; 0.096      ; 1.483      ;
; -0.354 ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                    ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.042     ; 1.319      ;
; -0.352 ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                    ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.042     ; 1.317      ;
; -0.350 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[2]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.047     ; 1.310      ;
; -0.345 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                    ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.042     ; 1.310      ;
; -0.342 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                    ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.042     ; 1.307      ;
; -0.340 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.067     ; 1.280      ;
; -0.337 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[4]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.047     ; 1.297      ;
; -0.332 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.067     ; 1.272      ;
; -0.332 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                    ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.067     ; 1.272      ;
; -0.325 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[11]                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.083     ; 1.249      ;
; -0.324 ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                    ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.042     ; 1.289      ;
; -0.313 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.067     ; 1.253      ;
; -0.313 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_we_reg        ; cam1_pclk    ; cam1_pclk   ; 1.000        ; 0.058      ; 1.400      ;
; -0.313 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_datain_reg0   ; cam1_pclk    ; cam1_pclk   ; 1.000        ; 0.061      ; 1.403      ;
; -0.313 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; cam1_pclk    ; cam1_pclk   ; 1.000        ; 0.058      ; 1.400      ;
; -0.313 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                    ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.042     ; 1.278      ;
; -0.308 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                    ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.024     ; 1.291      ;
; -0.303 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[8]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.083     ; 1.227      ;
; -0.301 ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.024     ; 1.284      ;
; -0.299 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.024     ; 1.282      ;
; -0.299 ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                    ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.024     ; 1.282      ;
; -0.299 ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.024     ; 1.282      ;
; -0.297 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.067     ; 1.237      ;
; -0.292 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[5]                                                ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.027     ; 1.272      ;
; -0.292 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[7]                                                ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.027     ; 1.272      ;
; -0.292 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[10]                                               ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.027     ; 1.272      ;
; -0.292 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[11]                                               ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.027     ; 1.272      ;
; -0.292 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[8]                                                ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.027     ; 1.272      ;
; -0.292 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[9]                                                ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.027     ; 1.272      ;
; -0.289 ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[3]                                                ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.061     ; 1.235      ;
; -0.289 ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[0]               ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.061     ; 1.235      ;
; -0.289 ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[1]                                                ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.061     ; 1.235      ;
; -0.289 ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[4]                                                ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.061     ; 1.235      ;
; -0.289 ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[2]                                                ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.061     ; 1.235      ;
; -0.285 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                    ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.055     ; 1.237      ;
; -0.284 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[5]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.083     ; 1.208      ;
; -0.278 ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_we_reg       ; cam1_pclk    ; cam1_pclk   ; 1.000        ; 0.056      ; 1.363      ;
; -0.278 ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam1_pclk    ; cam1_pclk   ; 1.000        ; 0.056      ; 1.363      ;
; -0.277 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5                    ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.044     ; 1.240      ;
; -0.276 ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_datain_reg0  ; cam1_pclk    ; cam1_pclk   ; 1.000        ; 0.059      ; 1.364      ;
; -0.274 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.065     ; 1.216      ;
; -0.273 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                    ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.042     ; 1.238      ;
; -0.271 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                    ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.042     ; 1.236      ;
; -0.270 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.024     ; 1.253      ;
; -0.244 ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_we_reg        ; cam1_pclk    ; cam1_pclk   ; 1.000        ; 0.076      ; 1.349      ;
; -0.244 ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ; cam1_pclk    ; cam1_pclk   ; 1.000        ; 0.076      ; 1.349      ;
; -0.242 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[0]               ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.081     ; 1.168      ;
; -0.242 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[3]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.047     ; 1.202      ;
; -0.242 ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_datain_reg0   ; cam1_pclk    ; cam1_pclk   ; 1.000        ; 0.079      ; 1.350      ;
; -0.241 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                    ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.055     ; 1.193      ;
; -0.239 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                    ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.055     ; 1.191      ;
; -0.236 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.024     ; 1.219      ;
; -0.235 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.024     ; 1.218      ;
; -0.235 ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_we_reg        ; cam1_pclk    ; cam1_pclk   ; 1.000        ; 0.096      ; 1.360      ;
; -0.235 ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam1_pclk    ; cam1_pclk   ; 1.000        ; 0.096      ; 1.360      ;
; -0.234 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.083     ; 1.158      ;
; -0.233 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_we_reg        ; cam1_pclk    ; cam1_pclk   ; 1.000        ; 0.076      ; 1.338      ;
; -0.233 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ; cam1_pclk    ; cam1_pclk   ; 1.000        ; 0.076      ; 1.338      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'cam0_pclk'                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                           ; To Node                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.806 ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                    ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.071     ; 1.742      ;
; -0.724 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                    ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.071     ; 1.660      ;
; -0.708 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.085     ; 1.630      ;
; -0.683 ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5                    ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.055     ; 1.635      ;
; -0.679 ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_datain_reg0   ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.037     ; 1.671      ;
; -0.673 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.013     ; 1.667      ;
; -0.665 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.013     ; 1.659      ;
; -0.607 ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                    ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.071     ; 1.543      ;
; -0.601 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5                    ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.055     ; 1.553      ;
; -0.599 ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_we_reg        ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.040     ; 1.588      ;
; -0.599 ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.040     ; 1.588      ;
; -0.598 ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_datain_reg0  ; cam0_pclk    ; cam0_pclk   ; 1.000        ; 0.011      ; 1.638      ;
; -0.597 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                    ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.071     ; 1.533      ;
; -0.596 ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.024     ; 1.579      ;
; -0.594 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.113     ; 1.488      ;
; -0.593 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.113     ; 1.487      ;
; -0.589 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                    ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.113     ; 1.483      ;
; -0.572 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.104     ; 1.475      ;
; -0.566 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.013     ; 1.560      ;
; -0.550 ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_we_reg       ; cam0_pclk    ; cam0_pclk   ; 1.000        ; 0.008      ; 1.587      ;
; -0.550 ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam0_pclk    ; cam0_pclk   ; 1.000        ; 0.008      ; 1.587      ;
; -0.537 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[9]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.004     ; 1.540      ;
; -0.536 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[7]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.019     ; 1.524      ;
; -0.534 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[11]                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.019     ; 1.522      ;
; -0.533 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.090     ; 1.450      ;
; -0.517 ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.071     ; 1.453      ;
; -0.517 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_we_reg        ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.040     ; 1.506      ;
; -0.517 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.040     ; 1.506      ;
; -0.516 ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.071     ; 1.452      ;
; -0.515 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.012     ; 1.510      ;
; -0.515 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_datain_reg0   ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.037     ; 1.507      ;
; -0.514 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.024     ; 1.497      ;
; -0.513 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.104     ; 1.416      ;
; -0.512 ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                    ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.071     ; 1.448      ;
; -0.505 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.013     ; 1.499      ;
; -0.484 ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5                    ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.055     ; 1.436      ;
; -0.477 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                    ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.106     ; 1.378      ;
; -0.476 ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[9]                                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.098     ; 1.385      ;
; -0.474 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5                    ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.055     ; 1.426      ;
; -0.473 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[6]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.019     ; 1.461      ;
; -0.468 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_we_reg       ; cam0_pclk    ; cam0_pclk   ; 1.000        ; 0.008      ; 1.505      ;
; -0.468 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam0_pclk    ; cam0_pclk   ; 1.000        ; 0.008      ; 1.505      ;
; -0.468 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.113     ; 1.362      ;
; -0.468 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.113     ; 1.362      ;
; -0.466 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_datain_reg0  ; cam0_pclk    ; cam0_pclk   ; 1.000        ; 0.011      ; 1.506      ;
; -0.465 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[8]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.019     ; 1.453      ;
; -0.463 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                    ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.113     ; 1.357      ;
; -0.456 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.013     ; 1.450      ;
; -0.455 ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.024     ; 1.438      ;
; -0.454 ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4                    ; cam0_pclk    ; cam0_pclk   ; 1.000        ; 0.003      ; 1.464      ;
; -0.447 ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[4]                                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.080     ; 1.374      ;
; -0.443 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.013     ; 1.437      ;
; -0.436 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.012     ; 1.431      ;
; -0.435 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.071     ; 1.371      ;
; -0.434 ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_datain_reg0  ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.129     ; 1.334      ;
; -0.434 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.071     ; 1.370      ;
; -0.430 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                    ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.071     ; 1.366      ;
; -0.410 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                    ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.113     ; 1.304      ;
; -0.407 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                    ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.113     ; 1.301      ;
; -0.400 ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_we_reg        ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.040     ; 1.389      ;
; -0.400 ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.040     ; 1.389      ;
; -0.398 ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_datain_reg0   ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.037     ; 1.390      ;
; -0.397 ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.024     ; 1.380      ;
; -0.394 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[9]                                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.098     ; 1.303      ;
; -0.391 ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                    ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.055     ; 1.343      ;
; -0.390 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_we_reg        ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.040     ; 1.379      ;
; -0.390 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.040     ; 1.379      ;
; -0.388 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_datain_reg0   ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.037     ; 1.380      ;
; -0.387 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.024     ; 1.370      ;
; -0.377 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                    ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.113     ; 1.271      ;
; -0.375 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[2]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[2]                                        ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.106     ; 1.276      ;
; -0.373 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.024     ; 1.356      ;
; -0.372 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4                    ; cam0_pclk    ; cam0_pclk   ; 1.000        ; 0.003      ; 1.382      ;
; -0.368 ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                     ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                       ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.022     ; 1.353      ;
; -0.367 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                    ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.022     ; 1.352      ;
; -0.365 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[4]                                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.080     ; 1.292      ;
; -0.361 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                    ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.106     ; 1.262      ;
; -0.351 ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_we_reg       ; cam0_pclk    ; cam0_pclk   ; 1.000        ; 0.008      ; 1.388      ;
; -0.351 ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam0_pclk    ; cam0_pclk   ; 1.000        ; 0.008      ; 1.388      ;
; -0.349 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[2]                                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.127     ; 1.229      ;
; -0.349 ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_datain_reg0  ; cam0_pclk    ; cam0_pclk   ; 1.000        ; 0.011      ; 1.389      ;
; -0.343 ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                     ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                       ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.024     ; 1.326      ;
; -0.341 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[3]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.019     ; 1.329      ;
; -0.341 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_we_reg       ; cam0_pclk    ; cam0_pclk   ; 1.000        ; 0.008      ; 1.378      ;
; -0.341 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam0_pclk    ; cam0_pclk   ; 1.000        ; 0.008      ; 1.378      ;
; -0.339 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_datain_reg0  ; cam0_pclk    ; cam0_pclk   ; 1.000        ; 0.011      ; 1.379      ;
; -0.333 ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                    ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.071     ; 1.269      ;
; -0.330 ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                    ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.071     ; 1.266      ;
; -0.327 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                    ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.132     ; 1.202      ;
; -0.322 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.132     ; 1.197      ;
; -0.322 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.132     ; 1.197      ;
; -0.319 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[4]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.004     ; 1.322      ;
; -0.318 ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.071     ; 1.254      ;
; -0.317 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                    ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.132     ; 1.192      ;
; -0.317 ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.071     ; 1.253      ;
; -0.313 ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                    ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.071     ; 1.249      ;
; -0.309 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.132     ; 1.184      ;
; -0.309 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.132     ; 1.184      ;
; -0.309 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                    ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.055     ; 1.261      ;
; -0.308 ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2                    ; cam0_pclk    ; cam0_pclk   ; 1.000        ; 0.016      ; 1.331      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                       ; To Node                                                                                                                                                             ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; -0.646 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|delayed_wrptr_g[5]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.768        ; -0.084     ; 1.317      ;
; -0.570 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|delayed_wrptr_g[1]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.768        ; -0.084     ; 1.241      ;
; -0.506 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|delayed_wrptr_g[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdemp_eq_comp_msb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.768        ; -0.267     ; 0.994      ;
; -0.444 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|delayed_wrptr_g[2]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.768        ; -0.084     ; 1.115      ;
; -0.439 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk                                                                                            ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk                                                                                                                ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; -0.130     ; 0.359      ;
; -0.439 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk                                                                                            ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk                                                                                                                ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; -0.130     ; 0.359      ;
; -0.437 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|delayed_wrptr_g[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdemp_eq_comp_msb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.768        ; -0.267     ; 0.925      ;
; -0.422 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk                                                                                            ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk                                                                                                                ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; -0.130     ; 0.338      ;
; -0.422 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk                                                                                            ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk                                                                                                                ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; -0.130     ; 0.338      ;
; -0.415 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|delayed_wrptr_g[6]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdemp_eq_comp_msb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.768        ; -0.267     ; 0.903      ;
; -0.413 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|delayed_wrptr_g[8]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdemp_eq_comp_msb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.768        ; -0.267     ; 0.901      ;
; -0.412 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|delayed_wrptr_g[0]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.768        ; -0.084     ; 1.083      ;
; -0.396 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|delayed_wrptr_g[7]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdemp_eq_comp_msb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.768        ; -0.267     ; 0.884      ;
; -0.367 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|delayed_wrptr_g[11] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdemp_eq_comp_msb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.768        ; -0.267     ; 0.855      ;
; -0.362 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|delayed_wrptr_g[8]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdemp_eq_comp_msb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.768        ; -0.073     ; 1.044      ;
; -0.344 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|delayed_wrptr_g[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdemp_eq_comp_msb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.768        ; -0.073     ; 1.026      ;
; -0.343 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|delayed_wrptr_g[11] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdemp_eq_comp_msb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.768        ; -0.073     ; 1.025      ;
; -0.317 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|delayed_wrptr_g[3]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.768        ; -0.085     ; 0.987      ;
; -0.309 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|delayed_wrptr_g[5]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.768        ; -0.085     ; 0.979      ;
; -0.275 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|delayed_wrptr_g[3]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.768        ; -0.084     ; 0.946      ;
; -0.272 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|delayed_wrptr_g[2]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.768        ; -0.085     ; 0.942      ;
; -0.255 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|delayed_wrptr_g[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdemp_eq_comp_msb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.768        ; -0.073     ; 0.937      ;
; -0.251 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|delayed_wrptr_g[4]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.768        ; -0.084     ; 0.922      ;
; -0.237 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|delayed_wrptr_g[4]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.768        ; -0.085     ; 0.907      ;
; -0.173 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|delayed_wrptr_g[0]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.768        ; -0.085     ; 0.843      ;
; -0.163 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|delayed_wrptr_g[7]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdemp_eq_comp_msb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.768        ; -0.073     ; 0.845      ;
; -0.099 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|delayed_wrptr_g[1]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.768        ; -0.085     ; 0.769      ;
; -0.089 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|delayed_wrptr_g[6]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdemp_eq_comp_msb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.768        ; -0.073     ; 0.771      ;
; 11.149 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[12]                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.242     ; 3.980      ;
; 11.162 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[9]                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.242     ; 3.967      ;
; 11.236 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[10]                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.242     ; 3.893      ;
; 11.278 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[12]                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.044     ; 4.049      ;
; 11.281 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[11]                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.242     ; 3.848      ;
; 11.292 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[9]                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.044     ; 4.035      ;
; 11.313 ; vga_driver:u_vga_driver|cnt_v[3]                                                                                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.240     ; 3.818      ;
; 11.335 ; vga_driver:u_vga_driver|cnt_h[2]                                                                                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.232     ; 3.804      ;
; 11.360 ; vga_driver:u_vga_driver|cnt_v[1]                                                                                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.240     ; 3.771      ;
; 11.366 ; vga_driver:u_vga_driver|cnt_v[4]                                                                                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.240     ; 3.765      ;
; 11.378 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[10]                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.044     ; 3.949      ;
; 11.401 ; vga_driver:u_vga_driver|cnt_h[1]                                                                                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.232     ; 3.738      ;
; 11.409 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[11]                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.044     ; 3.918      ;
; 11.409 ; vga_driver:u_vga_driver|cnt_v[8]                                                                                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.240     ; 3.722      ;
; 11.431 ; vga_driver:u_vga_driver|cnt_v[9]                                                                                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.240     ; 3.700      ;
; 11.457 ; vga_driver:u_vga_driver|cnt_h[2]                                                                                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.034     ; 3.880      ;
; 11.466 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[12]                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.036     ; 3.869      ;
; 11.469 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[12]                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.036     ; 3.866      ;
; 11.470 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[12]                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.036     ; 3.865      ;
; 11.475 ; vga_driver:u_vga_driver|cnt_h[0]                                                                                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.232     ; 3.664      ;
; 11.480 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[9]                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.036     ; 3.855      ;
; 11.483 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[9]                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.036     ; 3.852      ;
; 11.484 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[9]                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.036     ; 3.851      ;
; 11.489 ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.240     ; 3.642      ;
; 11.491 ; vga_driver:u_vga_driver|cnt_v[0]                                                                                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.240     ; 3.640      ;
; 11.523 ; vga_driver:u_vga_driver|cnt_h[1]                                                                                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.034     ; 3.814      ;
; 11.532 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[12]                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a7  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.230     ; 3.609      ;
; 11.544 ; vga_driver:u_vga_driver|cnt_v[6]                                                                                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.240     ; 3.587      ;
; 11.546 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[9]                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a7  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.230     ; 3.595      ;
; 11.566 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[12]                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a6  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.230     ; 3.575      ;
; 11.566 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[10]                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.036     ; 3.769      ;
; 11.567 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[12]                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.041     ; 3.763      ;
; 11.569 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[10]                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.036     ; 3.766      ;
; 11.570 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[10]                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.036     ; 3.765      ;
; 11.577 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[12]                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.041     ; 3.753      ;
; 11.580 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[9]                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a6  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.230     ; 3.561      ;
; 11.580 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[9]                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.041     ; 3.750      ;
; 11.590 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[9]                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.041     ; 3.740      ;
; 11.597 ; vga_driver:u_vga_driver|cnt_h[0]                                                                                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.034     ; 3.740      ;
; 11.597 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[11]                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.036     ; 3.738      ;
; 11.600 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[12]                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.041     ; 3.730      ;
; 11.600 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[11]                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.036     ; 3.735      ;
; 11.601 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[11]                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.036     ; 3.734      ;
; 11.613 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[9]                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.041     ; 3.717      ;
; 11.632 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[10]                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a7  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.230     ; 3.509      ;
; 11.634 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[12]                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a2  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.230     ; 3.507      ;
; 11.645 ; vga_driver:u_vga_driver|cnt_h[2]                                                                                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.026     ; 3.700      ;
; 11.648 ; vga_driver:u_vga_driver|cnt_h[2]                                                                                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.026     ; 3.697      ;
; 11.648 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[9]                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a2  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.230     ; 3.493      ;
; 11.649 ; vga_driver:u_vga_driver|cnt_h[2]                                                                                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.026     ; 3.696      ;
; 11.654 ; vga_driver:u_vga_driver|cnt_v[10]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.240     ; 3.477      ;
; 11.654 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[10]                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.041     ; 3.676      ;
; 11.663 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[11]                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a7  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.230     ; 3.478      ;
; 11.664 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[10]                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.041     ; 3.666      ;
; 11.666 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[10]                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a6  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.230     ; 3.475      ;
; 11.687 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[10]                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.041     ; 3.643      ;
; 11.691 ; vga_driver:u_vga_driver|cnt_h[6]                                                                                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.232     ; 3.448      ;
; 11.697 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[11]                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a6  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.230     ; 3.444      ;
; 11.698 ; vga_driver:u_vga_driver|cnt_v[2]                                                                                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.240     ; 3.433      ;
; 11.699 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[11]                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.041     ; 3.631      ;
; 11.704 ; vga_driver:u_vga_driver|cnt_h[5]                                                                                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.232     ; 3.435      ;
; 11.705 ; vga_driver:u_vga_driver|cnt_h[4]                                                                                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.232     ; 3.434      ;
; 11.709 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[11]                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.041     ; 3.621      ;
; 11.711 ; vga_driver:u_vga_driver|cnt_h[2]                                                                                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a7  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.220     ; 3.440      ;
; 11.711 ; vga_driver:u_vga_driver|cnt_h[1]                                                                                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.026     ; 3.634      ;
; 11.714 ; vga_driver:u_vga_driver|cnt_h[1]                                                                                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.026     ; 3.631      ;
; 11.715 ; vga_driver:u_vga_driver|cnt_h[1]                                                                                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.026     ; 3.630      ;
; 11.720 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[12]                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a5  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.230     ; 3.421      ;
; 11.731 ; vga_driver:u_vga_driver|cnt_v[3]                                                                                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.039     ; 3.601      ;
; 11.732 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[11]                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.041     ; 3.598      ;
; 11.734 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[10]                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a2  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.230     ; 3.407      ;
; 11.734 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[9]                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a5  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.230     ; 3.407      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'sys_rst_n'                                                                                                                                                                                                                                          ;
+-------+----------------------------------------------------------------------------+------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                  ; To Node                                                                      ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------+------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; 0.460 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[20] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[20]~53 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 1.545      ; 1.552      ;
; 0.469 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[19] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19]~49 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 1.535      ; 1.535      ;
; 0.472 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]~9   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 1.565      ; 1.554      ;
; 0.475 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[11] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11]~17 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 1.632      ; 1.559      ;
; 0.477 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[21] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[21]~57 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 1.561      ; 1.549      ;
; 0.477 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[16] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[16]~37 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 1.555      ; 1.541      ;
; 0.478 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10]~13 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 1.546      ; 1.530      ;
; 0.483 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[13] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13]~25 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 1.628      ; 1.546      ;
; 0.489 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[12] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[12]~21 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 1.549      ; 1.523      ;
; 0.493 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[17] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[17]~41 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 1.547      ; 1.516      ;
; 0.495 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[21] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[21]~57 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 1.547      ; 1.521      ;
; 0.499 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[15] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15]~33 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 1.554      ; 1.518      ;
; 0.500 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[23] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[23]~5  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 1.556      ; 1.519      ;
; 0.501 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[16] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[16]~37 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 1.552      ; 1.514      ;
; 0.501 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[12] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12]~21 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 1.547      ; 1.507      ;
; 0.504 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[14] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[14]~29 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 1.561      ; 1.524      ;
; 0.514 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[22] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22]~1  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 1.557      ; 1.508      ;
; 0.527 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[17] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17]~41 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 1.545      ; 1.481      ;
; 0.529 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[10]~13 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 1.547      ; 1.483      ;
; 0.530 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[22] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[22]~1  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 1.557      ; 1.489      ;
; 0.530 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[19] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[19]~49 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 1.542      ; 1.499      ;
; 0.530 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[14] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14]~29 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 1.565      ; 1.499      ;
; 0.536 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[20] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[20]~53 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 1.557      ; 1.489      ;
; 0.544 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[18] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[18]~45 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 1.562      ; 1.481      ;
; 0.636 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[15] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[15]~33 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 1.552      ; 1.476      ;
; 0.643 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[23] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[23]~5  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 1.553      ; 1.467      ;
; 0.670 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[9]~9   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 1.620      ; 1.515      ;
; 0.682 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[11] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[11]~17 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 1.627      ; 1.514      ;
; 0.698 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[13] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[13]~25 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 1.629      ; 1.501      ;
; 0.718 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[18] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18]~45 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 1.624      ; 1.471      ;
+-------+----------------------------------------------------------------------------+------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'cam1_pclk'                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                               ; To Node                                                                                                                                                                               ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; -0.865 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdptr_g[1]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.445      ; 0.744      ;
; -0.830 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdptr_g[5]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.445      ; 0.779      ;
; -0.766 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdptr_g[9]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.444      ; 0.842      ;
; -0.762 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdptr_g[3]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.445      ; 0.847      ;
; -0.707 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdptr_g[11]                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.444      ; 0.901      ;
; -0.670 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdptr_g[2]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.445      ; 0.939      ;
; -0.662 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdptr_g[7]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.444      ; 0.946      ;
; -0.447 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdptr_g[0]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.438      ; 1.155      ;
; -0.410 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdptr_g[4]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.445      ; 1.199      ;
; -0.335 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdptr_g[8]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.444      ; 1.273      ;
; -0.308 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdptr_g[6]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.444      ; 1.300      ;
; -0.266 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdptr_g[10]                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.444      ; 1.342      ;
; 0.162  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[7]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.184      ; 0.450      ;
; 0.168  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[9]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.184      ; 0.456      ;
; 0.197  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[4]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.197      ; 0.498      ;
; 0.199  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[8]                                                ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.043      ; 0.326      ;
; 0.199  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[2]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.176      ; 0.479      ;
; 0.201  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4                    ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1                    ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2                    ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                    ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5                    ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[1]               ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.046      ; 0.331      ;
; 0.201  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                    ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                    ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                    ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                    ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0                    ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                         ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                       ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                         ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                       ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                         ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                       ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                         ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                       ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                         ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                       ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.202  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[4]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.218      ; 0.524      ;
; 0.203  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[7]                                                ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.043      ; 0.330      ;
; 0.208  ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|byte_flag                                                                                              ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|byte_flag                                                                                                            ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.022      ; 0.314      ;
; 0.213  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[8]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.184      ; 0.501      ;
; 0.220  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[1]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.176      ; 0.500      ;
; 0.227  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[0]                                                ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.025      ; 0.336      ;
; 0.227  ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                         ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                       ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.022      ; 0.333      ;
; 0.227  ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                         ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                       ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.022      ; 0.333      ;
; 0.228  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[7]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[7]                                        ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.156      ; 0.468      ;
; 0.235  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[8]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[8]                                        ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.156      ; 0.475      ;
; 0.238  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[6]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.142      ; 0.484      ;
; 0.239  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[10]                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[10]                                       ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.156      ; 0.479      ;
; 0.261  ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]                                                                                         ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                                                                      ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.044      ; 0.389      ;
; 0.261  ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]                                                                                         ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                                      ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.044      ; 0.389      ;
; 0.263  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7                       ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.025      ; 0.372      ;
; 0.264  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[1]               ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.046      ; 0.394      ;
; 0.275  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                    ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.044      ; 0.403      ;
; 0.290  ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]                                                                                         ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                                                                      ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.085      ; 0.459      ;
; 0.303  ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                           ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                                         ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.022      ; 0.409      ;
; 0.307  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7                       ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.025      ; 0.416      ;
; 0.319  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[8]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.163      ; 0.586      ;
; 0.321  ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                           ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                       ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.022      ; 0.427      ;
; 0.326  ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]                                                                                         ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                                                                      ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.044      ; 0.454      ;
; 0.327  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[2]               ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.083      ; 0.494      ;
; 0.327  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0                    ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.025      ; 0.436      ;
; 0.328  ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]                                                                                         ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                                                      ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.044      ; 0.456      ;
; 0.329  ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                         ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                       ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.022      ; 0.435      ;
; 0.329  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7                       ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.081      ; 0.494      ;
; 0.334  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[2]               ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.083      ; 0.501      ;
; 0.336  ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                           ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                       ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.022      ; 0.442      ;
; 0.336  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[3]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.218      ; 0.658      ;
; 0.342  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[7]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.163      ; 0.609      ;
; 0.348  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[2]               ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.083      ; 0.515      ;
; 0.351  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[9]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.163      ; 0.618      ;
; 0.357  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[7]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.142      ; 0.603      ;
; 0.359  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[6]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.145      ; 0.608      ;
; 0.361  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[9]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.142      ; 0.607      ;
; 0.361  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[7]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.145      ; 0.610      ;
; 0.363  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[9]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.145      ; 0.612      ;
; 0.364  ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                         ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                       ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.070      ; 0.518      ;
; 0.365  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[5]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.163      ; 0.632      ;
; 0.368  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[8]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.145      ; 0.617      ;
; 0.376  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[0]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.145      ; 0.625      ;
; 0.380  ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                         ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                       ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.022      ; 0.486      ;
; 0.387  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[11]                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.184      ; 0.675      ;
; 0.391  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[1]                                                ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.047      ; 0.522      ;
; 0.393  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[6]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[6]                                        ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.156      ; 0.633      ;
; 0.393  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1                    ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.027      ; 0.504      ;
; 0.394  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[10]                                               ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.083      ; 0.561      ;
; 0.394  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[3]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.197      ; 0.695      ;
; 0.397  ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]                                                                                         ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                                                      ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.111      ; 0.592      ;
; 0.403  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1                    ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.027      ; 0.514      ;
; 0.407  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4                    ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.011      ; 0.502      ;
; 0.409  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[5]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.142      ; 0.655      ;
; 0.411  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[5]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.145      ; 0.660      ;
; 0.415  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[2]                                                ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.028      ; 0.527      ;
; 0.416  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[0]               ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.028      ; 0.528      ;
; 0.421  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[6]                                                ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.055      ; 0.560      ;
; 0.422  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2                    ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.065      ; 0.571      ;
; 0.426  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[10]                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.184      ; 0.714      ;
; 0.431  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[2]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.218      ; 0.753      ;
; 0.437  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[1]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.179      ; 0.720      ;
; 0.448  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[3]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.179      ; 0.731      ;
; 0.449  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[2]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.197      ; 0.750      ;
; 0.461  ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_datain_reg0   ; cam1_pclk                                             ; cam1_pclk   ; 0.000        ; 0.178      ; 0.743      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'sys_rst_n'                                                                                                                                                                                                                                            ;
+--------+----------------------------------------------------------------------------+------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                  ; To Node                                                                      ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------+------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; -0.725 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[18] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18]~45 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 1.885      ; 1.240      ;
; -0.716 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[13] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[13]~25 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 1.889      ; 1.253      ;
; -0.697 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[11] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[11]~17 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 1.888      ; 1.271      ;
; -0.684 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[9]~9   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 1.881      ; 1.277      ;
; -0.665 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[13] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13]~25 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 1.889      ; 1.304      ;
; -0.665 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[11] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11]~17 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 1.893      ; 1.308      ;
; -0.653 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[23] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[23]~5  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 1.810      ; 1.237      ;
; -0.639 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[15] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[15]~33 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 1.809      ; 1.250      ;
; -0.635 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[18] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[18]~45 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 1.820      ; 1.265      ;
; -0.626 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[14] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14]~29 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 1.824      ; 1.278      ;
; -0.625 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[20] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[20]~53 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 1.815      ; 1.270      ;
; -0.623 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[16] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[16]~37 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 1.809      ; 1.266      ;
; -0.622 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[15] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15]~33 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 1.812      ; 1.270      ;
; -0.621 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[19] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[19]~49 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 1.800      ; 1.259      ;
; -0.617 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[22] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[22]~1  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 1.815      ; 1.278      ;
; -0.616 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[16] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[16]~37 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 1.812      ; 1.276      ;
; -0.616 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[10]~13 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 1.805      ; 1.269      ;
; -0.613 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[17] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17]~41 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 1.802      ; 1.269      ;
; -0.610 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[23] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[23]~5  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 1.813      ; 1.283      ;
; -0.598 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[22] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22]~1  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 1.815      ; 1.297      ;
; -0.595 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[12] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12]~21 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 1.804      ; 1.289      ;
; -0.594 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[12] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[12]~21 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 1.807      ; 1.293      ;
; -0.589 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[14] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[14]~29 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 1.819      ; 1.310      ;
; -0.587 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[17] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[17]~41 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 1.804      ; 1.297      ;
; -0.584 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[21] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[21]~57 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 1.804      ; 1.300      ;
; -0.578 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10]~13 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 1.803      ; 1.305      ;
; -0.577 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[21] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[21]~57 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 1.819      ; 1.322      ;
; -0.572 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]~9   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 1.823      ; 1.331      ;
; -0.572 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[19] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19]~49 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 1.791      ; 1.299      ;
; -0.556 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[20] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[20]~53 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 1.803      ; 1.327      ;
+--------+----------------------------------------------------------------------------+------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'cam0_pclk'                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                               ; To Node                                                                                                                                                                              ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; -0.549 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdptr_g[1]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.368      ; 0.983      ;
; -0.548 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdptr_g[5]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.368      ; 0.984      ;
; -0.526 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdptr_g[10]                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.374      ; 1.012      ;
; -0.524 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdptr_g[7]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.374      ; 1.014      ;
; -0.509 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdptr_g[0]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.368      ; 1.023      ;
; -0.445 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdptr_g[8]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.374      ; 1.093      ;
; -0.443 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdptr_g[2]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.368      ; 1.089      ;
; -0.432 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdptr_g[9]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.374      ; 1.106      ;
; -0.431 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdptr_g[3]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.368      ; 1.101      ;
; -0.423 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdptr_g[6]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.374      ; 1.115      ;
; -0.371 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdptr_g[11]                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.374      ; 1.167      ;
; -0.360 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdptr_g[4]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.374      ; 1.178      ;
; 0.193  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[3]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0 ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.191      ; 0.488      ;
; 0.199  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[7]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0 ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.191      ; 0.494      ;
; 0.201  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4                   ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2                   ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0                   ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5                   ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                   ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                   ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                   ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                   ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                  ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1                   ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                  ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                         ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                      ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                         ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                      ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                         ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                      ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                         ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                      ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                         ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                      ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.204  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[0]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0 ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.191      ; 0.499      ;
; 0.206  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[5]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0 ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.191      ; 0.501      ;
; 0.207  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[2]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0 ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.191      ; 0.502      ;
; 0.208  ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|byte_flag                                                                                              ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|byte_flag                                                                                                           ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.022      ; 0.314      ;
; 0.210  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[6]                                               ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.040      ; 0.334      ;
; 0.217  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[9]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0 ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.338      ; 0.659      ;
; 0.218  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[2]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0 ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.315      ; 0.637      ;
; 0.228  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[7]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0 ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.315      ; 0.647      ;
; 0.232  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[4]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0 ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.329      ; 0.665      ;
; 0.234  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0                   ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.023      ; 0.341      ;
; 0.245  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[0]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0 ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.315      ; 0.664      ;
; 0.249  ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]                                                                                         ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                                                     ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.041      ; 0.374      ;
; 0.262  ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]                                                                                         ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                                                     ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.041      ; 0.387      ;
; 0.262  ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]                                                                                         ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                                                      ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.041      ; 0.387      ;
; 0.264  ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]                                                                                         ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                                     ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.041      ; 0.389      ;
; 0.265  ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]                                                                                         ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                                                                     ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.041      ; 0.390      ;
; 0.268  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[8]                                               ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.047      ; 0.399      ;
; 0.272  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[1]              ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.040      ; 0.396      ;
; 0.292  ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                           ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                                        ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.023      ; 0.399      ;
; 0.293  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[5]                                               ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.040      ; 0.417      ;
; 0.294  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4                   ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.021      ; 0.399      ;
; 0.311  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[1]              ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.040      ; 0.435      ;
; 0.320  ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                           ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                      ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.023      ; 0.427      ;
; 0.323  ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                         ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                      ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.024      ; 0.431      ;
; 0.328  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                  ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.024      ; 0.436      ;
; 0.331  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                   ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.024      ; 0.439      ;
; 0.332  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[9]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0 ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.214      ; 0.650      ;
; 0.333  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1                   ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.046      ; 0.463      ;
; 0.335  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                  ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.024      ; 0.443      ;
; 0.337  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                   ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.023      ; 0.444      ;
; 0.341  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[4]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0 ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.205      ; 0.650      ;
; 0.343  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                   ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.024      ; 0.451      ;
; 0.344  ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]                                                                                         ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                                                                     ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.041      ; 0.469      ;
; 0.352  ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                         ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                      ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.024      ; 0.460      ;
; 0.352  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[10]                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0 ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.191      ; 0.647      ;
; 0.353  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[5]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0 ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.315      ; 0.772      ;
; 0.363  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2                   ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.046      ; 0.493      ;
; 0.365  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[6]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0 ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.315      ; 0.784      ;
; 0.369  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[2]              ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.047      ; 0.500      ;
; 0.389  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[10]                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0 ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.315      ; 0.808      ;
; 0.394  ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                         ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                      ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.024      ; 0.502      ;
; 0.394  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[8]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0 ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.315      ; 0.813      ;
; 0.395  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1                   ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.046      ; 0.525      ;
; 0.397  ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_datain_reg0  ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.111      ; 0.612      ;
; 0.402  ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_datain_reg0  ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.111      ; 0.617      ;
; 0.403  ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                           ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                      ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.023      ; 0.510      ;
; 0.404  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[9]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[9]                                       ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.130      ; 0.618      ;
; 0.405  ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_datain_reg0  ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.111      ; 0.620      ;
; 0.407  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                   ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.034      ; 0.525      ;
; 0.413  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7                      ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.108      ; 0.605      ;
; 0.418  ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_datain_reg0  ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.235      ; 0.757      ;
; 0.425  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[8]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[8]                                       ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.116      ; 0.625      ;
; 0.426  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[6]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[6]                                       ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.116      ; 0.626      ;
; 0.430  ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]                                                                                         ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                                                                      ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.104      ; 0.618      ;
; 0.434  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7                      ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.108      ; 0.626      ;
; 0.437  ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_datain_reg0  ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.235      ; 0.776      ;
; 0.456  ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|byte_flag                                                                                              ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                                        ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.071      ; 0.611      ;
; 0.475  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[11]                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0 ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.191      ; 0.770      ;
; 0.475  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7                      ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.098      ; 0.657      ;
; 0.476  ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                         ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                      ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; -0.003     ; 0.557      ;
; 0.477  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[9]                                               ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.032      ; 0.593      ;
; 0.482  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[8]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0 ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.191      ; 0.777      ;
; 0.485  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                   ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.034      ; 0.603      ;
; 0.485  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2                   ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.024      ; 0.593      ;
; 0.493  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[1]              ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; -0.027     ; 0.550      ;
; 0.500  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[3]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0 ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.315      ; 0.919      ;
; 0.503  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2                   ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.046      ; 0.633      ;
; 0.507  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[1]              ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.047      ; 0.638      ;
; 0.512  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[11]                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0 ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.315      ; 0.931      ;
; 0.513  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[6]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0 ; cam0_pclk                                             ; cam0_pclk   ; 0.000        ; 0.191      ; 0.808      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                               ; To Node                                                                                                                                                                              ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; -0.047 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk                                                                                                                    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk                                                                                                                                 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; -0.004       ; 0.076      ; 0.314      ;
; -0.047 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk                                                                                                                    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk                                                                                                                                 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; -0.004       ; 0.076      ; 0.314      ;
; -0.042 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk                                                                                                                    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk                                                                                                                                 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 0.323      ;
; -0.042 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk                                                                                                                    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk                                                                                                                                 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 0.323      ;
; 0.178  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 0.307      ;
; 0.179  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.307      ;
; 0.186  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a0                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a1                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a3                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a5                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a4                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a6                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a7                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a2                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a0                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a1                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a5                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a7                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a6                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a4                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a3                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a2                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.212  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|parity4         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a1                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.332      ;
; 0.214  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|parity4         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a0                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.335      ;
; 0.214  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|parity4         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a1                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.335      ;
; 0.214  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a4                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.335      ;
; 0.215  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.178      ; 0.497      ;
; 0.215  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|parity4         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a0                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.335      ;
; 0.216  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[0]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.337      ;
; 0.217  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[1]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.337      ;
; 0.218  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a3                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.339      ;
; 0.221  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.178      ; 0.503      ;
; 0.222  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.178      ; 0.504      ;
; 0.222  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.178      ; 0.504      ;
; 0.222  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a6                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.342      ;
; 0.229  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.178      ; 0.511      ;
; 0.237  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.178      ; 0.519      ;
; 0.251  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|parity4                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.371      ;
; 0.253  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|parity4                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.374      ;
; 0.255  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[12]                                                                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[12]                                                                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 0.384      ;
; 0.265  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.239      ; 0.588      ;
; 0.266  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.239      ; 0.589      ;
; 0.266  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[1]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.386      ;
; 0.269  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.239      ; 0.592      ;
; 0.272  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[0]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.392      ;
; 0.274  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[0]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.395      ;
; 0.276  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a2                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.397      ;
; 0.280  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[0]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.400      ;
; 0.285  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a6                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.406      ;
; 0.287  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a7                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.408      ;
; 0.289  ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|clk_cnt[9]                                                                                                                 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|clk_cnt[9]                                                                                                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.417      ;
; 0.289  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[1]                                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[1]                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 0.418      ;
; 0.289  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a7                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.409      ;
; 0.290  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[1]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.411      ;
; 0.290  ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|clk_cnt[2]                                                                                                                 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|clk_cnt[2]                                                                                                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.418      ;
; 0.290  ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|clk_cnt[1]                                                                                                                 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|clk_cnt[1]                                                                                                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.418      ;
; 0.290  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[5]                                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[5]                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 0.419      ;
; 0.290  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[4]                                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[4]                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 0.419      ;
; 0.290  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[3]                                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[3]                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 0.419      ;
; 0.291  ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|clk_cnt[7]                                                                                                                 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|clk_cnt[7]                                                                                                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.419      ;
; 0.291  ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|clk_cnt[3]                                                                                                                 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|clk_cnt[3]                                                                                                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.419      ;
; 0.291  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[7]                                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[7]                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 0.420      ;
; 0.291  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[6]                                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[6]                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 0.420      ;
; 0.292  ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|clk_cnt[8]                                                                                                                 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|clk_cnt[8]                                                                                                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.420      ;
; 0.292  ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|clk_cnt[6]                                                                                                                 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|clk_cnt[6]                                                                                                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.420      ;
; 0.292  ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|clk_cnt[4]                                                                                                                 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|clk_cnt[4]                                                                                                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.420      ;
; 0.292  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[8]                                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[8]                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 0.421      ;
; 0.292  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[2]                                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[2]                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 0.421      ;
; 0.293  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|parity4                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.414      ;
; 0.296  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[11]                                                                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[11]                                                                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 0.425      ;
; 0.297  ; vga_driver:u_vga_driver|cnt_v[10]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[10]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.425      ;
; 0.297  ; vga_driver:u_vga_driver|cnt_h[1]                                                                                                                                        ; vga_driver:u_vga_driver|cnt_h[1]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.425      ;
; 0.297  ; vga_driver:u_vga_driver|cnt_h[2]                                                                                                                                        ; vga_driver:u_vga_driver|cnt_h[2]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.425      ;
; 0.297  ; vga_driver:u_vga_driver|cnt_h[3]                                                                                                                                        ; vga_driver:u_vga_driver|cnt_h[3]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.425      ;
; 0.298  ; vga_driver:u_vga_driver|cnt_v[6]                                                                                                                                        ; vga_driver:u_vga_driver|cnt_v[6]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.426      ;
; 0.298  ; vga_driver:u_vga_driver|cnt_v[8]                                                                                                                                        ; vga_driver:u_vga_driver|cnt_v[8]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.426      ;
; 0.298  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|parity4                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.418      ;
; 0.299  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[10]                                                                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[10]                                                                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 0.428      ;
; 0.300  ; vga_driver:u_vga_driver|cnt_v[3]                                                                                                                                        ; vga_driver:u_vga_driver|cnt_v[3]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.428      ;
; 0.300  ; vga_driver:u_vga_driver|cnt_v[1]                                                                                                                                        ; vga_driver:u_vga_driver|cnt_v[1]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.428      ;
; 0.301  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[9]                                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[9]                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 0.430      ;
; 0.302  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[0]                                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[0]                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 0.431      ;
; 0.302  ; vga_driver:u_vga_driver|cnt_v[2]                                                                                                                                        ; vga_driver:u_vga_driver|cnt_v[2]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.430      ;
; 0.302  ; vga_driver:u_vga_driver|cnt_h[10]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[10]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.430      ;
; 0.302  ; vga_driver:u_vga_driver|cnt_h[9]                                                                                                                                        ; vga_driver:u_vga_driver|cnt_h[9]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.430      ;
; 0.302  ; vga_driver:u_vga_driver|cnt_h[5]                                                                                                                                        ; vga_driver:u_vga_driver|cnt_h[5]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.430      ;
; 0.303  ; vga_driver:u_vga_driver|cnt_h[7]                                                                                                                                        ; vga_driver:u_vga_driver|cnt_h[7]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.431      ;
; 0.304  ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|clk_cnt[0]                                                                                                                 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|clk_cnt[0]                                                                                                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.432      ;
; 0.304  ; vga_driver:u_vga_driver|cnt_h[8]                                                                                                                                        ; vga_driver:u_vga_driver|cnt_h[8]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.432      ;
; 0.304  ; vga_driver:u_vga_driver|cnt_h[0]                                                                                                                                        ; vga_driver:u_vga_driver|cnt_h[0]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.432      ;
; 0.304  ; vga_driver:u_vga_driver|cnt_h[4]                                                                                                                                        ; vga_driver:u_vga_driver|cnt_h[4]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.432      ;
; 0.305  ; vga_driver:u_vga_driver|cnt_v[0]                                                                                                                                        ; vga_driver:u_vga_driver|cnt_v[0]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.433      ;
; 0.306  ; vga_driver:u_vga_driver|cnt_v[5]                                                                                                                                        ; vga_driver:u_vga_driver|cnt_v[5]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.434      ;
; 0.309  ; vga_driver:u_vga_driver|cnt_v[4]                                                                                                                                        ; vga_driver:u_vga_driver|cnt_v[4]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.437      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                ; To Node                                                                                                                                                                               ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.171 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|wrptr_g[4]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.493      ;
; 0.178 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[0]                                                                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[0]                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.179 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a7                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a7                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_ref_req                                                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_ref_req                                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.180 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a7                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a7                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a6                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a6                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0]                                                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0]                                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2]                                                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2]                                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr1[22]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr1[22]                                                                                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag1                                                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag1                                                                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sw_bank_en1                                                                                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sw_bank_en1                                                                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag0                                                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag0                                                                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sw_bank_en0                                                                                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sw_bank_en0                                                                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                                                            ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|state.sdram_done                                                                                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|state.sdram_done                                                                                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.314      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a2                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a2                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a0                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a0                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a1                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a1                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a6                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a6                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a3                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a3                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a5                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a5                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a4                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a4                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a0                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a0                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a3                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a3                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a4                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a4                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a5                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a5                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a1                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a1                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a2                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a2                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|wrptr_g[5]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.509      ;
; 0.193 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[0]                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|parity4                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.313      ;
; 0.196 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[0]                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.317      ;
; 0.200 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.328      ;
; 0.202 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|wrptr_g[6]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.523      ;
; 0.207 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|parity4                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a1                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.327      ;
; 0.207 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.335      ;
; 0.209 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.329      ;
; 0.209 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.330      ;
; 0.210 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|parity4                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a0                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.330      ;
; 0.211 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|wrptr_g[0]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.238      ; 0.553      ;
; 0.212 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a1                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[0]               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.332      ;
; 0.213 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.340      ;
; 0.215 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a1                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~portb_address_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 0.497      ;
; 0.216 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.337      ;
; 0.219 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|wrptr_g[2]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.238      ; 0.561      ;
; 0.219 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[0]               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.340      ;
; 0.239 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.360      ;
; 0.240 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|wrptr_g[7]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|dffpipe_qe9:ws_bwp|dffe10a[7]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.239      ; 0.563      ;
; 0.242 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|wrptr_g[2]                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.242      ; 0.568      ;
; 0.245 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr1[22]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[22]~_emulated                                                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.563      ;
; 0.248 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|alt_synch_pipe_2e8:rs_dgwp|dffpipe_te9:dffpipe10|dffe11a[1]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|dffpipe_qe9:rs_bwp|dffe10a[1]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.377      ;
; 0.251 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[1]                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|parity4                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.371      ;
; 0.252 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[2]                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|parity4                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.372      ;
; 0.253 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|alt_synch_pipe_2e8:rs_dgwp|dffpipe_te9:dffpipe10|dffe11a[7]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|dffpipe_qe9:rs_bwp|dffe10a[7]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.381      ;
; 0.253 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe3|dffe4a[10]   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|dffpipe_qe9:ws_brp|dffe10a[10]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.382      ;
; 0.254 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe3|dffe4a[7]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|dffpipe_qe9:ws_brp|dffe10a[7]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.383      ;
; 0.254 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|alt_synch_pipe_2e8:rs_dgwp|dffpipe_te9:dffpipe10|dffe11a[4]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|dffpipe_qe9:rs_bwp|dffe10a[4]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.383      ;
; 0.255 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|alt_synch_pipe_2e8:rs_dgwp|dffpipe_te9:dffpipe10|dffe11a[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|dffpipe_qe9:rs_bwp|dffe10a[10]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.383      ;
; 0.255 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.376      ;
; 0.260 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe3|dffe4a[11]   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|dffpipe_qe9:ws_brp|dffe10a[10]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.389      ;
; 0.263 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|wrptr_g[2]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|dffpipe_qe9:ws_bwp|dffe10a[2]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.383      ;
; 0.267 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|wrptr_g[4]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.592      ;
; 0.269 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a6                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[1]               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.389      ;
; 0.274 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[12]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12]~_emulated                                                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.394      ;
; 0.275 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a2                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[0]               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.395      ;
; 0.275 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[20]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[20]~_emulated                                                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.396      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk'                                                                                                                                                                                                                                                                                                              ;
+-------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                     ; To Node                                                                                                                                         ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.175 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]  ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]                                                                    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.048      ; 0.307      ;
; 0.176 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]    ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]                                                                      ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.047      ; 0.307      ;
; 0.184 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done          ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                                                            ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cur_state.st_idle                ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cur_state.st_idle                                                                                  ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cur_state.st_sladdr              ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cur_state.st_sladdr                                                                                ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.039      ; 0.307      ;
; 0.206 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_exec           ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]                                                                      ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.047      ; 0.337      ;
; 0.255 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[4]                           ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[5]                                                                                             ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.263      ; 0.602      ;
; 0.256 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[14] ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[14]                                                                   ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.048      ; 0.388      ;
; 0.282 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cur_state.st_addr8               ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cur_state.st_data_wr                                                                               ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.038      ; 0.404      ;
; 0.283 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]    ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]                                                                      ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.069      ; 0.436      ;
; 0.287 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]  ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]                                                                    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.048      ; 0.419      ;
; 0.287 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.048      ; 0.419      ;
; 0.287 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]                                                                    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.048      ; 0.419      ;
; 0.288 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]                                                                    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.048      ; 0.420      ;
; 0.289 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cur_state.st_stop                ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|sda_dir                                                                                            ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.236      ; 0.609      ;
; 0.294 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11]                                                                   ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.048      ; 0.426      ;
; 0.294 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]  ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]                                                                    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.048      ; 0.426      ;
; 0.294 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]                                                                    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.048      ; 0.426      ;
; 0.294 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]  ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]                                                                    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.048      ; 0.426      ;
; 0.295 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10] ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10]                                                                   ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.048      ; 0.427      ;
; 0.295 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]                                                                    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.048      ; 0.427      ;
; 0.298 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]    ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]                                                                      ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.048      ; 0.430      ;
; 0.299 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]    ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]                                                                      ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.048      ; 0.431      ;
; 0.299 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]    ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]                                                                      ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.048      ; 0.431      ;
; 0.299 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]    ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]                                                                      ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.048      ; 0.431      ;
; 0.299 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]    ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]                                                                      ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.048      ; 0.431      ;
; 0.299 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[13] ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[13]                                                                   ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.048      ; 0.431      ;
; 0.299 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]                                                                    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.048      ; 0.431      ;
; 0.300 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]    ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]                                                                      ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.048      ; 0.432      ;
; 0.300 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12] ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12]                                                                   ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.048      ; 0.432      ;
; 0.303 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[5]                           ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[5]                                                                                             ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.048      ; 0.435      ;
; 0.312 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[3]                           ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[5]                                                                                             ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.263      ; 0.659      ;
; 0.315 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[1]                           ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[1]                                                                                             ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.048      ; 0.447      ;
; 0.316 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[0]                           ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[0]                                                                                             ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.048      ; 0.448      ;
; 0.316 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[6]                           ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[6]                                                                                             ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.039      ; 0.439      ;
; 0.318 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[2]                           ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[2]                                                                                             ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.039      ; 0.441      ;
; 0.318 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[2]                           ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[5]                                                                                             ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.263      ; 0.665      ;
; 0.321 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[4]                           ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[4]                                                                                             ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.039      ; 0.444      ;
; 0.322 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cur_state.st_idle                ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cur_state.st_sladdr                                                                                ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.039      ; 0.445      ;
; 0.324 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[3]                           ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[3]                                                                                             ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.039      ; 0.447      ;
; 0.332 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[3]                           ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|st_done                                                                                            ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.039      ; 0.455      ;
; 0.335 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[3]                           ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|i2c_done                                                                                           ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.275      ; 0.694      ;
; 0.352 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cur_state.st_addr16              ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cur_state.st_addr8                                                                                 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.038      ; 0.474      ;
; 0.366 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cur_state.st_data_wr             ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|sda_dir                                                                                            ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.236      ; 0.686      ;
; 0.367 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]  ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]                                                                    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.049      ; 0.500      ;
; 0.369 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]    ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]                                                                      ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.048      ; 0.501      ;
; 0.370 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[3]                           ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[1]                                                                                             ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.263      ; 0.717      ;
; 0.370 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[3]                           ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[0]                                                                                             ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.263      ; 0.717      ;
; 0.387 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]    ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; -0.008     ; 0.483      ;
; 0.388 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]    ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; -0.008     ; 0.484      ;
; 0.391 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]    ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; -0.008     ; 0.487      ;
; 0.397 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]    ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; -0.008     ; 0.493      ;
; 0.398 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]    ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; -0.008     ; 0.494      ;
; 0.405 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cur_state.st_stop                ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cur_state.st_idle                                                                                  ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.040      ; 0.529      ;
; 0.409 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|st_done                          ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cur_state.st_idle                                                                                  ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.040      ; 0.533      ;
; 0.417 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|st_done                          ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cur_state.st_sladdr                                                                                ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.040      ; 0.541      ;
; 0.423 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cur_state.st_sladdr              ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|sda_dir                                                                                            ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.235      ; 0.742      ;
; 0.436 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]                                                                    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.048      ; 0.568      ;
; 0.436 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]  ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]                                                                    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.048      ; 0.568      ;
; 0.436 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]    ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]                                                                      ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.069      ; 0.589      ;
; 0.438 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|Ram0~0             ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[14]                                                                                         ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.034      ; 0.556      ;
; 0.439 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]    ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]                                                                      ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.069      ; 0.592      ;
; 0.439 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[2]                           ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|st_done                                                                                            ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.039      ; 0.562      ;
; 0.443 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]  ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]                                                                    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.048      ; 0.575      ;
; 0.443 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]  ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]                                                                    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.048      ; 0.575      ;
; 0.444 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10] ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11]                                                                   ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.048      ; 0.576      ;
; 0.445 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.048      ; 0.577      ;
; 0.446 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]                                                                    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.048      ; 0.578      ;
; 0.447 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]    ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]                                                                      ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.048      ; 0.579      ;
; 0.448 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]    ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]                                                                      ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.048      ; 0.580      ;
; 0.448 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]    ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]                                                                      ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.048      ; 0.580      ;
; 0.448 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]                                                                    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.048      ; 0.580      ;
; 0.449 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12] ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[13]                                                                   ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.048      ; 0.581      ;
; 0.449 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]                                                                    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.048      ; 0.581      ;
; 0.452 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]                                                                    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.048      ; 0.584      ;
; 0.452 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]                                                                    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.048      ; 0.584      ;
; 0.452 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12]                                                                   ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.048      ; 0.584      ;
; 0.453 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cur_state.st_idle                ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|sda_out                                                                                            ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.235      ; 0.772      ;
; 0.453 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10]                                                                   ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.048      ; 0.585      ;
; 0.454 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cur_state.st_stop                ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|i2c_done                                                                                           ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.275      ; 0.813      ;
; 0.455 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]                                                                    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.048      ; 0.587      ;
; 0.455 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]                                                                    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.048      ; 0.587      ;
; 0.455 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[13]                                                                   ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.048      ; 0.587      ;
; 0.456 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11]                                                                   ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.048      ; 0.588      ;
; 0.457 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[13] ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[14]                                                                   ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.048      ; 0.589      ;
; 0.457 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]    ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]                                                                      ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.048      ; 0.589      ;
; 0.457 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]    ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]                                                                      ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.048      ; 0.589      ;
; 0.460 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]    ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]                                                                      ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.048      ; 0.592      ;
; 0.460 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]    ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]                                                                      ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.048      ; 0.592      ;
; 0.462 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]    ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.013      ; 0.579      ;
; 0.463 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[0]                           ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[1]                                                                                             ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.048      ; 0.595      ;
; 0.468 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_exec           ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]                                                                      ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.069      ; 0.621      ;
; 0.468 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_exec           ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]                                                                      ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.069      ; 0.621      ;
; 0.468 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_exec           ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]                                                                      ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.069      ; 0.621      ;
; 0.468 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_exec           ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]                                                                      ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.069      ; 0.621      ;
; 0.468 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_exec           ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]                                                                      ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.069      ; 0.621      ;
; 0.468 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_exec           ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]                                                                      ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.069      ; 0.621      ;
; 0.468 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_exec           ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]                                                                      ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.069      ; 0.621      ;
; 0.469 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cur_state.st_idle                ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|sda_dir                                                                                            ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.235      ; 0.788      ;
; 0.471 ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cur_state.st_idle                ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[1]                                                                                             ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.262      ; 0.817      ;
+-------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk'                                                                                                                                                                                                                                            ;
+-------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                     ; To Node                                                                       ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.176 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]    ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]  ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.047      ; 0.307      ;
; 0.184 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cur_state.st_sladdr              ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cur_state.st_sladdr              ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cur_state.st_idle                ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cur_state.st_idle                ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.039      ; 0.307      ;
; 0.185 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done          ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done          ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.038      ; 0.307      ;
; 0.209 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cur_state.st_idle                ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cur_state.st_sladdr              ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.039      ; 0.332      ;
; 0.257 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[14] ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[14] ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.048      ; 0.389      ;
; 0.260 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[4]                           ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[5]                           ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.262      ; 0.606      ;
; 0.263 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[4]                           ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[6]                           ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.262      ; 0.609      ;
; 0.278 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cur_state.st_addr16              ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cur_state.st_addr8               ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.039      ; 0.401      ;
; 0.284 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cur_state.st_sladdr              ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cur_state.st_addr16              ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.039      ; 0.407      ;
; 0.287 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.048      ; 0.419      ;
; 0.287 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.048      ; 0.419      ;
; 0.287 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]  ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.048      ; 0.419      ;
; 0.288 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.048      ; 0.420      ;
; 0.294 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]  ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.048      ; 0.426      ;
; 0.294 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.048      ; 0.426      ;
; 0.294 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]  ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.048      ; 0.426      ;
; 0.294 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.048      ; 0.426      ;
; 0.295 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10] ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10] ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.048      ; 0.427      ;
; 0.295 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.048      ; 0.427      ;
; 0.299 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]    ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.048      ; 0.431      ;
; 0.299 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12] ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12] ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.048      ; 0.431      ;
; 0.299 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.048      ; 0.431      ;
; 0.299 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[13] ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[13] ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.048      ; 0.431      ;
; 0.300 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]    ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.048      ; 0.432      ;
; 0.300 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[6]                           ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[6]                           ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.047      ; 0.431      ;
; 0.303 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]    ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.048      ; 0.435      ;
; 0.304 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[1]                           ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[1]                           ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.047      ; 0.435      ;
; 0.305 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]    ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.048      ; 0.437      ;
; 0.313 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[3]                           ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[5]                           ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.262      ; 0.659      ;
; 0.316 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[3]                           ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[6]                           ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.262      ; 0.662      ;
; 0.317 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[2]                           ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[2]                           ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.047      ; 0.448      ;
; 0.324 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[5]                           ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[5]                           ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.047      ; 0.455      ;
; 0.325 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[3]                           ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[3]                           ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.038      ; 0.447      ;
; 0.326 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[4]                           ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[4]                           ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.038      ; 0.448      ;
; 0.333 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[0]                           ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[0]                           ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.047      ; 0.464      ;
; 0.348 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cur_state.st_addr16              ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|sda_dir                          ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.254      ; 0.686      ;
; 0.350 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[3]                           ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|st_done                          ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.038      ; 0.472      ;
; 0.361 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]    ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.048      ; 0.493      ;
; 0.368 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]  ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.048      ; 0.500      ;
; 0.372 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cur_state.st_addr8               ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|sda_dir                          ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.254      ; 0.710      ;
; 0.390 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cur_state.st_data_wr             ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cur_state.st_stop                ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.038      ; 0.512      ;
; 0.414 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cur_state.st_addr8               ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cur_state.st_data_wr             ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.028      ; 0.526      ;
; 0.434 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[3]                           ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[1]                           ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.262      ; 0.780      ;
; 0.434 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[3]                           ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[0]                           ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.262      ; 0.780      ;
; 0.434 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[3]                           ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[2]                           ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.262      ; 0.780      ;
; 0.436 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.048      ; 0.568      ;
; 0.436 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]  ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.048      ; 0.568      ;
; 0.443 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]  ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.048      ; 0.575      ;
; 0.443 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]  ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.048      ; 0.575      ;
; 0.444 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10] ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.048      ; 0.576      ;
; 0.445 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.048      ; 0.577      ;
; 0.446 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.048      ; 0.578      ;
; 0.448 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12] ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[13] ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.048      ; 0.580      ;
; 0.448 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.048      ; 0.580      ;
; 0.449 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.048      ; 0.581      ;
; 0.451 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12] ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.047      ; 0.582      ;
; 0.452 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.048      ; 0.584      ;
; 0.452 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.048      ; 0.584      ;
; 0.452 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12] ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.048      ; 0.584      ;
; 0.453 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|i2c_done                         ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|i2c_done                         ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.047      ; 0.584      ;
; 0.453 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10] ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.048      ; 0.585      ;
; 0.453 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[1]                           ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[2]                           ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.047      ; 0.584      ;
; 0.454 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cur_state.st_stop                ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cur_state.st_idle                ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.049      ; 0.587      ;
; 0.455 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.048      ; 0.587      ;
; 0.455 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.048      ; 0.587      ;
; 0.455 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[13] ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.048      ; 0.587      ;
; 0.456 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.048      ; 0.588      ;
; 0.457 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]    ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.048      ; 0.589      ;
; 0.457 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[13] ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[14] ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.048      ; 0.589      ;
; 0.458 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]    ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.048      ; 0.590      ;
; 0.458 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]    ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.048      ; 0.590      ;
; 0.460 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]    ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.048      ; 0.592      ;
; 0.461 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]    ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.048      ; 0.593      ;
; 0.461 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]    ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.048      ; 0.593      ;
; 0.461 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]    ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.048      ; 0.593      ;
; 0.473 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]    ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.048      ; 0.605      ;
; 0.473 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[5]                           ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[6]                           ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.047      ; 0.604      ;
; 0.474 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[3]                           ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[4]                           ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.038      ; 0.596      ;
; 0.480 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[0]                           ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[1]                           ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.047      ; 0.611      ;
; 0.483 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[0]                           ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[2]                           ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.047      ; 0.614      ;
; 0.487 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10] ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_exec           ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.047      ; 0.618      ;
; 0.488 ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|scl                              ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|scl                              ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.047      ; 0.619      ;
; 0.499 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.048      ; 0.631      ;
; 0.499 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]  ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10] ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.048      ; 0.631      ;
; 0.502 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.048      ; 0.634      ;
; 0.502 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]  ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.048      ; 0.634      ;
; 0.506 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]  ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.048      ; 0.638      ;
; 0.506 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[13] ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.047      ; 0.637      ;
; 0.506 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]  ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.048      ; 0.638      ;
; 0.507 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|Ram0~0             ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|data_wr_t[3]                     ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; -0.156     ; 0.435      ;
; 0.507 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10] ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12] ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.048      ; 0.639      ;
; 0.508 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|Ram0~0             ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[11]                       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; -0.156     ; 0.436      ;
; 0.508 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|Ram0~0             ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[13]                       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; -0.156     ; 0.436      ;
; 0.508 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|Ram0~0             ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[12]                       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; -0.156     ; 0.436      ;
; 0.508 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|Ram0~0             ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|data_wr_t[1]                     ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; -0.156     ; 0.436      ;
; 0.508 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]  ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_exec           ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.047      ; 0.639      ;
; 0.509 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|Ram0~0             ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|data_wr_t[6]                     ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; -0.156     ; 0.437      ;
; 0.509 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|Ram0~0             ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|data_wr_t[2]                     ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; -0.156     ; 0.437      ;
+-------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                     ;
+--------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                                                                                                                                               ; Launch Clock ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+
; -2.428 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[12]                          ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; 0.009      ; 2.336      ;
; -2.428 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[13]                          ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; 0.009      ; 2.336      ;
; -2.428 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[14]                          ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; 0.009      ; 2.336      ;
; -2.428 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[15]                          ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; 0.009      ; 2.336      ;
; -2.427 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[0]                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; 0.009      ; 2.335      ;
; -2.427 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[1]                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; 0.009      ; 2.335      ;
; -2.427 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[2]                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; 0.009      ; 2.335      ;
; -2.427 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[3]                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; 0.009      ; 2.335      ;
; -2.427 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[4]                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; 0.009      ; 2.335      ;
; -2.427 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[5]                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; 0.009      ; 2.335      ;
; -2.427 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[6]                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; 0.009      ; 2.335      ;
; -2.427 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[7]                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; 0.009      ; 2.335      ;
; -2.427 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[8]                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; 0.009      ; 2.335      ;
; -2.427 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[9]                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; 0.009      ; 2.335      ;
; -2.427 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[10]                          ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; 0.009      ; 2.335      ;
; -2.427 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[11]                          ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; 0.009      ; 2.335      ;
; -2.421 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[4]                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; 0.016      ; 2.336      ;
; -2.421 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[5]                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; 0.016      ; 2.336      ;
; -2.421 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[6]                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; 0.016      ; 2.336      ;
; -2.421 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[7]                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; 0.016      ; 2.336      ;
; -2.421 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[8]                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; 0.012      ; 2.332      ;
; -2.421 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[9]                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; 0.012      ; 2.332      ;
; -2.421 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[10]                          ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; 0.012      ; 2.332      ;
; -2.421 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[11]                          ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; 0.012      ; 2.332      ;
; -2.420 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[0]                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; 0.014      ; 2.333      ;
; -2.420 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[1]                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; 0.014      ; 2.333      ;
; -2.420 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[2]                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; 0.014      ; 2.333      ;
; -2.420 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[3]                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; 0.014      ; 2.333      ;
; -2.420 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[12]                          ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; 0.020      ; 2.339      ;
; -2.420 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[13]                          ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; 0.020      ; 2.339      ;
; -2.420 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[14]                          ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; 0.020      ; 2.339      ;
; -2.420 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[15]                          ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; 0.020      ; 2.339      ;
; -2.391 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~portb_address_reg0 ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; 0.009      ; 2.353      ;
; -2.390 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~portb_address_reg0  ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; 0.009      ; 2.352      ;
; -2.390 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~portb_address_reg0  ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; 0.009      ; 2.352      ;
; -2.390 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~portb_address_reg0  ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; 0.009      ; 2.352      ;
; -2.384 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~portb_address_reg0  ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; 0.016      ; 2.353      ;
; -2.384 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~portb_address_reg0  ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; 0.012      ; 2.349      ;
; -2.383 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~portb_address_reg0  ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; 0.014      ; 2.350      ;
; -2.383 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~portb_address_reg0 ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; 0.020      ; 2.356      ;
; -2.325 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdptr_g[5]                                                ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; -0.145     ; 2.111      ;
; -2.325 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdptr_g[2]                                                ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; -0.145     ; 2.111      ;
; -2.325 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdptr_g[3]                                                ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; -0.145     ; 2.111      ;
; -2.325 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdptr_g[0]                                                ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; -0.145     ; 2.111      ;
; -2.325 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdptr_g[1]                                                ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; -0.145     ; 2.111      ;
; -2.325 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a1                    ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; -0.134     ; 2.122      ;
; -2.325 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a2                    ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; -0.134     ; 2.122      ;
; -2.325 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a3                    ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; -0.134     ; 2.122      ;
; -2.325 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a4                    ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; -0.134     ; 2.122      ;
; -2.325 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a5                    ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; -0.134     ; 2.122      ;
; -2.325 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a6                    ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; -0.134     ; 2.122      ;
; -2.325 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a7                    ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; -0.134     ; 2.122      ;
; -2.325 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[1]               ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; -0.134     ; 2.122      ;
; -2.325 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[2]               ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; -0.133     ; 2.123      ;
; -2.325 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[0]               ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; -0.134     ; 2.122      ;
; -2.325 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|parity4                       ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; -0.134     ; 2.122      ;
; -2.325 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a0                    ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; -0.134     ; 2.122      ;
; -2.324 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a0                    ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; -0.143     ; 2.112      ;
; -2.324 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a1                    ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; -0.143     ; 2.112      ;
; -2.324 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a2                    ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; -0.146     ; 2.109      ;
; -2.324 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a3                    ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; -0.146     ; 2.109      ;
; -2.324 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a4                    ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; -0.143     ; 2.112      ;
; -2.324 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a7                    ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; -0.143     ; 2.112      ;
; -2.324 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[1]               ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; -0.143     ; 2.112      ;
; -2.324 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[0]               ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; -0.143     ; 2.112      ;
; -2.324 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8                    ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; -0.146     ; 2.109      ;
; -2.324 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|parity4                       ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; -0.143     ; 2.112      ;
; -2.324 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a5                    ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; -0.143     ; 2.112      ;
; -2.324 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a6                    ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; -0.143     ; 2.112      ;
; -2.324 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; -0.146     ; 2.109      ;
; -2.324 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdptr_g[4]                                                ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; -0.143     ; 2.112      ;
; -2.324 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; -0.146     ; 2.109      ;
; -2.318 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk                                                                                                                                  ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; -0.130     ; 2.119      ;
; -2.318 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk                                                                                                                                  ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; -0.130     ; 2.119      ;
; -2.317 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdptr_g[8]                                                ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; -0.129     ; 2.119      ;
; -2.317 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdptr_g[9]                                                ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; -0.129     ; 2.119      ;
; -2.317 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdptr_g[7]                                                ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; -0.129     ; 2.119      ;
; -2.317 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdptr_g[11]                                               ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; -0.129     ; 2.119      ;
; -2.317 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdptr_g[10]                                               ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; -0.129     ; 2.119      ;
; -2.317 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdptr_g[6]                                                ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; -0.129     ; 2.119      ;
; -2.141 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|clk_cnt[0]                                                                                                                               ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; 0.047      ; 2.119      ;
; -2.141 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|clk_cnt[1]                                                                                                                               ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; 0.047      ; 2.119      ;
; -2.141 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|clk_cnt[2]                                                                                                                               ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; 0.047      ; 2.119      ;
; -2.141 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|clk_cnt[3]                                                                                                                               ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; 0.047      ; 2.119      ;
; -2.141 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|clk_cnt[4]                                                                                                                               ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; 0.047      ; 2.119      ;
; -2.141 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|clk_cnt[5]                                                                                                                               ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; 0.047      ; 2.119      ;
; -2.141 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|clk_cnt[6]                                                                                                                               ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; 0.047      ; 2.119      ;
; -2.141 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|clk_cnt[7]                                                                                                                               ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; 0.047      ; 2.119      ;
; -2.141 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|clk_cnt[8]                                                                                                                               ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; 0.047      ; 2.119      ;
; -2.141 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|clk_cnt[9]                                                                                                                               ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; 0.047      ; 2.119      ;
; -2.138 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[2]               ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; 0.035      ; 2.104      ;
; -2.138 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdptr_g[6]                                                ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; 0.035      ; 2.104      ;
; -2.138 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdptr_g[7]                                                ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; 0.035      ; 2.104      ;
; -2.138 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdptr_g[8]                                                ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; 0.035      ; 2.104      ;
; -2.138 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdptr_g[9]                                                ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; 0.035      ; 2.104      ;
; -2.137 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdptr_g[0]                                                ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; 0.043      ; 2.111      ;
; -2.137 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdptr_g[1]                                                ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; 0.043      ; 2.111      ;
; -2.137 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdptr_g[5]                                                ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; 0.043      ; 2.111      ;
; -2.137 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdptr_g[4]                                                ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; 0.043      ; 2.111      ;
; -2.137 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdptr_g[2]                                                ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; 0.043      ; 2.111      ;
+--------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                     ;
+--------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                                                                                                                                               ; Launch Clock ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+
; -1.933 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[8]                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.000      ; 2.328      ;
; -1.933 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[9]                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.000      ; 2.328      ;
; -1.933 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[10]                          ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.000      ; 2.328      ;
; -1.933 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[11]                          ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.000      ; 2.328      ;
; -1.927 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[0]                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.002     ; 2.320      ;
; -1.927 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[1]                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.002     ; 2.320      ;
; -1.927 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[2]                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.002     ; 2.320      ;
; -1.927 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[3]                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.002     ; 2.320      ;
; -1.927 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[4]                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.006      ; 2.328      ;
; -1.927 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[5]                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.006      ; 2.328      ;
; -1.927 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[6]                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.006      ; 2.328      ;
; -1.927 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[7]                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.006      ; 2.328      ;
; -1.927 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[12]                          ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.001     ; 2.321      ;
; -1.927 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[13]                          ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.001     ; 2.321      ;
; -1.927 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[14]                          ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.001     ; 2.321      ;
; -1.927 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[15]                          ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.001     ; 2.321      ;
; -1.927 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[12]                          ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.003     ; 2.319      ;
; -1.927 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[13]                          ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.003     ; 2.319      ;
; -1.927 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[14]                          ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.003     ; 2.319      ;
; -1.927 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[15]                          ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.003     ; 2.319      ;
; -1.926 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[0]                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.001     ; 2.320      ;
; -1.926 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[1]                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.001     ; 2.320      ;
; -1.926 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[2]                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.001     ; 2.320      ;
; -1.926 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[3]                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.001     ; 2.320      ;
; -1.926 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[4]                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.007      ; 2.328      ;
; -1.926 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[5]                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.007      ; 2.328      ;
; -1.926 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[6]                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.007      ; 2.328      ;
; -1.926 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[7]                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.007      ; 2.328      ;
; -1.920 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[8]                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.016      ; 2.331      ;
; -1.920 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[9]                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.016      ; 2.331      ;
; -1.920 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[10]                          ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.016      ; 2.331      ;
; -1.920 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[11]                          ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.016      ; 2.331      ;
; -1.896 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~portb_address_reg0  ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.000      ; 2.345      ;
; -1.890 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~portb_address_reg0  ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.002     ; 2.337      ;
; -1.890 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~portb_address_reg0  ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.006      ; 2.345      ;
; -1.890 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~portb_address_reg0 ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.001     ; 2.338      ;
; -1.890 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~portb_address_reg0 ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.003     ; 2.336      ;
; -1.889 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~portb_address_reg0  ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.001     ; 2.337      ;
; -1.889 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~portb_address_reg0  ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.007      ; 2.345      ;
; -1.883 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~portb_address_reg0  ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.016      ; 2.348      ;
; -1.831 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|delayed_wrptr_g[4]                                        ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.147     ; 2.111      ;
; -1.831 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|delayed_wrptr_g[5]                                        ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.147     ; 2.111      ;
; -1.831 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|delayed_wrptr_g[3]                                        ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.147     ; 2.111      ;
; -1.831 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|delayed_wrptr_g[2]                                        ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.147     ; 2.111      ;
; -1.831 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|delayed_wrptr_g[0]                                        ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.147     ; 2.111      ;
; -1.831 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|delayed_wrptr_g[1]                                        ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.147     ; 2.111      ;
; -1.831 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|dffpipe_qe9:rs_bwp|dffe10a[6]                             ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.143     ; 2.115      ;
; -1.831 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|dffpipe_qe9:rs_bwp|dffe10a[9]                             ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.143     ; 2.115      ;
; -1.831 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.147     ; 2.111      ;
; -1.830 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdptr_g[4]                                                ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.147     ; 2.110      ;
; -1.830 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdptr_g[6]                                                ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.142     ; 2.115      ;
; -1.830 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdptr_g[7]                                                ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.142     ; 2.115      ;
; -1.830 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdptr_g[10]                                               ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.142     ; 2.115      ;
; -1.830 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdptr_g[11]                                               ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.142     ; 2.115      ;
; -1.830 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdptr_g[8]                                                ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.142     ; 2.115      ;
; -1.830 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdptr_g[9]                                                ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.142     ; 2.115      ;
; -1.830 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[11]                                                                                                            ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.140     ; 2.117      ;
; -1.830 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[13]                                                                                                            ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.140     ; 2.117      ;
; -1.830 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[14]                                                                                                            ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.140     ; 2.117      ;
; -1.830 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[15]                                                                                                            ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.140     ; 2.117      ;
; -1.830 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[18]                                                                                                            ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.140     ; 2.117      ;
; -1.830 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[9]                                                                                                             ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.139     ; 2.118      ;
; -1.830 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sw_bank_en0                                                                                                                   ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.140     ; 2.117      ;
; -1.830 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag0                                                                                                                 ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.140     ; 2.117      ;
; -1.830 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[22]                                                                                                            ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.140     ; 2.117      ;
; -1.830 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[22]                                                                                                            ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.140     ; 2.117      ;
; -1.830 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[23]                                                                                                            ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.139     ; 2.118      ;
; -1.829 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[2]               ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.155     ; 2.101      ;
; -1.829 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[1]               ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.155     ; 2.101      ;
; -1.829 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|wrptr_g[4]                                                ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.155     ; 2.101      ;
; -1.829 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|dffpipe_qe9:ws_bwp|dffe10a[0]                             ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.129     ; 2.127      ;
; -1.829 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|dffpipe_qe9:ws_bwp|dffe10a[2]                             ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.129     ; 2.127      ;
; -1.829 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|dffpipe_qe9:ws_bwp|dffe10a[3]                             ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.129     ; 2.127      ;
; -1.829 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|dffpipe_qe9:ws_brp|dffe10a[6]                             ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.128     ; 2.128      ;
; -1.829 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|dffpipe_qe9:ws_brp|dffe10a[9]                             ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.137     ; 2.119      ;
; -1.824 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2]                                                                                       ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.135     ; 2.116      ;
; -1.824 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1]                                                                                       ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.135     ; 2.116      ;
; -1.824 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0]                                                                                       ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.135     ; 2.116      ;
; -1.824 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdptr_g[2]                                                ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.141     ; 2.110      ;
; -1.824 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdptr_g[3]                                                ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.141     ; 2.110      ;
; -1.824 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdptr_g[5]                                                ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.141     ; 2.110      ;
; -1.824 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdptr_g[1]                                                ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.141     ; 2.110      ;
; -1.824 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_ack_r1                                                                                                                     ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.135     ; 2.116      ;
; -1.824 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_ack_r2                                                                                                                     ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.135     ; 2.116      ;
; -1.824 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|state.idle                                                                                                                    ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.135     ; 2.116      ;
; -1.824 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_ack_r1                                                                                                                     ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.135     ; 2.116      ;
; -1.824 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_ack_r2                                                                                                                     ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.135     ; 2.116      ;
; -1.824 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a1                    ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.136     ; 2.115      ;
; -1.824 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a2                    ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.136     ; 2.115      ;
; -1.824 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a3                    ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.136     ; 2.115      ;
; -1.824 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a4                    ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.136     ; 2.115      ;
; -1.824 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a5                    ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.136     ; 2.115      ;
; -1.824 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[0]               ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.136     ; 2.115      ;
; -1.824 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a0                    ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.136     ; 2.115      ;
; -1.824 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdptr_g[0]                                                ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.136     ; 2.115      ;
; -1.824 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdptr_g[5]                                                ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.143     ; 2.108      ;
; -1.824 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdptr_g[2]                                                ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.143     ; 2.108      ;
; -1.824 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdptr_g[3]                                                ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.143     ; 2.108      ;
; -1.824 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1                    ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.132     ; 2.119      ;
; -1.824 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2                    ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.132     ; 2.119      ;
+--------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'cam0_pclk'                                                                                                                                                                                                                                                                                                                            ;
+--------+----------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                            ; To Node                                                                                                                                                                 ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; -1.031 ; sys_rst_n                                                            ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|byte_flag                                                                                              ; sys_rst_n                                            ; cam0_pclk   ; 0.500        ; 1.147      ; 2.655      ;
; -0.977 ; sys_rst_n                                                            ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                           ; sys_rst_n                                            ; cam0_pclk   ; 0.500        ; 1.175      ; 2.629      ;
; -0.977 ; sys_rst_n                                                            ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                         ; sys_rst_n                                            ; cam0_pclk   ; 0.500        ; 1.175      ; 2.629      ;
; -0.977 ; sys_rst_n                                                            ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                         ; sys_rst_n                                            ; cam0_pclk   ; 0.500        ; 1.175      ; 2.629      ;
; -0.977 ; sys_rst_n                                                            ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                         ; sys_rst_n                                            ; cam0_pclk   ; 0.500        ; 1.175      ; 2.629      ;
; -0.977 ; sys_rst_n                                                            ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                         ; sys_rst_n                                            ; cam0_pclk   ; 0.500        ; 1.175      ; 2.629      ;
; -0.977 ; sys_rst_n                                                            ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]                                                                                         ; sys_rst_n                                            ; cam0_pclk   ; 0.500        ; 1.175      ; 2.629      ;
; -0.949 ; sys_rst_n                                                            ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]                                                                                         ; sys_rst_n                                            ; cam0_pclk   ; 0.500        ; 1.297      ; 2.723      ;
; -0.949 ; sys_rst_n                                                            ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]                                                                                         ; sys_rst_n                                            ; cam0_pclk   ; 0.500        ; 1.297      ; 2.723      ;
; -0.949 ; sys_rst_n                                                            ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]                                                                                         ; sys_rst_n                                            ; cam0_pclk   ; 0.500        ; 1.297      ; 2.723      ;
; -0.949 ; sys_rst_n                                                            ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]                                                                                         ; sys_rst_n                                            ; cam0_pclk   ; 0.500        ; 1.297      ; 2.723      ;
; -0.936 ; sys_rst_n                                                            ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]                                                                                         ; sys_rst_n                                            ; cam0_pclk   ; 0.500        ; 1.310      ; 2.723      ;
; -0.936 ; sys_rst_n                                                            ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]                                                                                         ; sys_rst_n                                            ; cam0_pclk   ; 0.500        ; 1.310      ; 2.723      ;
; -0.936 ; sys_rst_n                                                            ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]                                                                                         ; sys_rst_n                                            ; cam0_pclk   ; 0.500        ; 1.310      ; 2.723      ;
; -0.936 ; sys_rst_n                                                            ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]                                                                                         ; sys_rst_n                                            ; cam0_pclk   ; 0.500        ; 1.310      ; 2.723      ;
; -0.936 ; sys_rst_n                                                            ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                        ; sys_rst_n                                            ; cam0_pclk   ; 0.500        ; 1.310      ; 2.723      ;
; -0.936 ; sys_rst_n                                                            ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                                         ; sys_rst_n                                            ; cam0_pclk   ; 0.500        ; 1.310      ; 2.723      ;
; -0.936 ; sys_rst_n                                                            ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                                        ; sys_rst_n                                            ; cam0_pclk   ; 0.500        ; 1.310      ; 2.723      ;
; -0.925 ; sys_rst_n                                                            ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                           ; sys_rst_n                                            ; cam0_pclk   ; 0.500        ; 1.221      ; 2.623      ;
; -0.925 ; sys_rst_n                                                            ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                           ; sys_rst_n                                            ; cam0_pclk   ; 0.500        ; 1.221      ; 2.623      ;
; -0.925 ; sys_rst_n                                                            ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                         ; sys_rst_n                                            ; cam0_pclk   ; 0.500        ; 1.221      ; 2.623      ;
; -0.925 ; sys_rst_n                                                            ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]                                                                                         ; sys_rst_n                                            ; cam0_pclk   ; 0.500        ; 1.221      ; 2.623      ;
; -0.925 ; sys_rst_n                                                            ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]                                                                                         ; sys_rst_n                                            ; cam0_pclk   ; 0.500        ; 1.221      ; 2.623      ;
; -0.925 ; sys_rst_n                                                            ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]                                                                                         ; sys_rst_n                                            ; cam0_pclk   ; 0.500        ; 1.221      ; 2.623      ;
; -0.912 ; sys_rst_n                                                            ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]                                                                                         ; sys_rst_n                                            ; cam0_pclk   ; 0.500        ; 1.234      ; 2.623      ;
; -0.912 ; sys_rst_n                                                            ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]                                                                                         ; sys_rst_n                                            ; cam0_pclk   ; 0.500        ; 1.234      ; 2.623      ;
; -0.912 ; sys_rst_n                                                            ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                                                         ; sys_rst_n                                            ; cam0_pclk   ; 0.500        ; 1.234      ; 2.623      ;
; -0.912 ; sys_rst_n                                                            ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]                                                                                         ; sys_rst_n                                            ; cam0_pclk   ; 0.500        ; 1.234      ; 2.623      ;
; -0.912 ; sys_rst_n                                                            ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                                        ; sys_rst_n                                            ; cam0_pclk   ; 0.500        ; 1.234      ; 2.623      ;
; -0.912 ; sys_rst_n                                                            ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                                                         ; sys_rst_n                                            ; cam0_pclk   ; 0.500        ; 1.234      ; 2.623      ;
; -0.912 ; sys_rst_n                                                            ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                                                        ; sys_rst_n                                            ; cam0_pclk   ; 0.500        ; 1.234      ; 2.623      ;
; -0.912 ; sys_rst_n                                                            ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                                                        ; sys_rst_n                                            ; cam0_pclk   ; 0.500        ; 1.234      ; 2.623      ;
; -0.912 ; sys_rst_n                                                            ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                                                        ; sys_rst_n                                            ; cam0_pclk   ; 0.500        ; 1.234      ; 2.623      ;
; -0.857 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|byte_flag                                                                                              ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cam0_pclk   ; 0.500        ; 0.005      ; 1.339      ;
; -0.790 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                           ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cam0_pclk   ; 0.500        ; 0.033      ; 1.300      ;
; -0.790 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                         ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cam0_pclk   ; 0.500        ; 0.033      ; 1.300      ;
; -0.790 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                         ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cam0_pclk   ; 0.500        ; 0.033      ; 1.300      ;
; -0.790 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                         ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cam0_pclk   ; 0.500        ; 0.033      ; 1.300      ;
; -0.790 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                         ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cam0_pclk   ; 0.500        ; 0.033      ; 1.300      ;
; -0.790 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]                                                                                         ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cam0_pclk   ; 0.500        ; 0.033      ; 1.300      ;
; -0.771 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]                                                                                         ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cam0_pclk   ; 0.500        ; 0.155      ; 1.403      ;
; -0.771 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]                                                                                         ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cam0_pclk   ; 0.500        ; 0.155      ; 1.403      ;
; -0.771 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]                                                                                         ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cam0_pclk   ; 0.500        ; 0.155      ; 1.403      ;
; -0.771 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]                                                                                         ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cam0_pclk   ; 0.500        ; 0.155      ; 1.403      ;
; -0.758 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]                                                                                         ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cam0_pclk   ; 0.500        ; 0.168      ; 1.403      ;
; -0.758 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]                                                                                         ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cam0_pclk   ; 0.500        ; 0.168      ; 1.403      ;
; -0.758 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]                                                                                         ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cam0_pclk   ; 0.500        ; 0.168      ; 1.403      ;
; -0.758 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]                                                                                         ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cam0_pclk   ; 0.500        ; 0.168      ; 1.403      ;
; -0.758 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                        ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cam0_pclk   ; 0.500        ; 0.168      ; 1.403      ;
; -0.758 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                                         ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cam0_pclk   ; 0.500        ; 0.168      ; 1.403      ;
; -0.758 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                                        ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cam0_pclk   ; 0.500        ; 0.168      ; 1.403      ;
; -0.748 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                           ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cam0_pclk   ; 0.500        ; 0.079      ; 1.304      ;
; -0.748 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                           ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cam0_pclk   ; 0.500        ; 0.079      ; 1.304      ;
; -0.748 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                         ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cam0_pclk   ; 0.500        ; 0.079      ; 1.304      ;
; -0.748 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]                                                                                         ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cam0_pclk   ; 0.500        ; 0.079      ; 1.304      ;
; -0.748 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]                                                                                         ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cam0_pclk   ; 0.500        ; 0.079      ; 1.304      ;
; -0.748 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]                                                                                         ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cam0_pclk   ; 0.500        ; 0.079      ; 1.304      ;
; -0.735 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]                                                                                         ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cam0_pclk   ; 0.500        ; 0.092      ; 1.304      ;
; -0.735 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]                                                                                         ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cam0_pclk   ; 0.500        ; 0.092      ; 1.304      ;
; -0.735 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                                                         ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cam0_pclk   ; 0.500        ; 0.092      ; 1.304      ;
; -0.735 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]                                                                                         ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cam0_pclk   ; 0.500        ; 0.092      ; 1.304      ;
; -0.735 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                                        ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cam0_pclk   ; 0.500        ; 0.092      ; 1.304      ;
; -0.735 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                                                         ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cam0_pclk   ; 0.500        ; 0.092      ; 1.304      ;
; -0.735 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                                                        ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cam0_pclk   ; 0.500        ; 0.092      ; 1.304      ;
; -0.735 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                                                        ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cam0_pclk   ; 0.500        ; 0.092      ; 1.304      ;
; -0.735 ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                                                        ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; cam0_pclk   ; 0.500        ; 0.092      ; 1.304      ;
; -0.528 ; sys_rst_n                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[0]                          ; sys_rst_n                                            ; cam0_pclk   ; 0.500        ; 1.097      ; 2.102      ;
; -0.528 ; sys_rst_n                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[1]                          ; sys_rst_n                                            ; cam0_pclk   ; 0.500        ; 1.097      ; 2.102      ;
; -0.528 ; sys_rst_n                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[4]                          ; sys_rst_n                                            ; cam0_pclk   ; 0.500        ; 1.097      ; 2.102      ;
; -0.528 ; sys_rst_n                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[5]                          ; sys_rst_n                                            ; cam0_pclk   ; 0.500        ; 1.097      ; 2.102      ;
; -0.528 ; sys_rst_n                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[2]                          ; sys_rst_n                                            ; cam0_pclk   ; 0.500        ; 1.097      ; 2.102      ;
; -0.528 ; sys_rst_n                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[3]                          ; sys_rst_n                                            ; cam0_pclk   ; 0.500        ; 1.097      ; 2.102      ;
; -0.503 ; sys_rst_n                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[9]                                  ; sys_rst_n                                            ; cam0_pclk   ; 0.500        ; 1.129      ; 2.109      ;
; -0.495 ; sys_rst_n                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[4]                                  ; sys_rst_n                                            ; cam0_pclk   ; 0.500        ; 1.138      ; 2.110      ;
; -0.486 ; sys_rst_n                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3      ; sys_rst_n                                            ; cam0_pclk   ; 0.500        ; 1.147      ; 2.110      ;
; -0.486 ; sys_rst_n                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7      ; sys_rst_n                                            ; cam0_pclk   ; 0.500        ; 1.147      ; 2.110      ;
; -0.486 ; sys_rst_n                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8      ; sys_rst_n                                            ; cam0_pclk   ; 0.500        ; 1.147      ; 2.110      ;
; -0.486 ; sys_rst_n                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9      ; sys_rst_n                                            ; cam0_pclk   ; 0.500        ; 1.147      ; 2.110      ;
; -0.486 ; sys_rst_n                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10     ; sys_rst_n                                            ; cam0_pclk   ; 0.500        ; 1.147      ; 2.110      ;
; -0.486 ; sys_rst_n                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11     ; sys_rst_n                                            ; cam0_pclk   ; 0.500        ; 1.147      ; 2.110      ;
; -0.482 ; sys_rst_n                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[1] ; sys_rst_n                                            ; cam0_pclk   ; 0.500        ; 1.152      ; 2.111      ;
; -0.482 ; sys_rst_n                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[2] ; sys_rst_n                                            ; cam0_pclk   ; 0.500        ; 1.152      ; 2.111      ;
; -0.482 ; sys_rst_n                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[11]                                 ; sys_rst_n                                            ; cam0_pclk   ; 0.500        ; 1.152      ; 2.111      ;
; -0.482 ; sys_rst_n                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[10]                                 ; sys_rst_n                                            ; cam0_pclk   ; 0.500        ; 1.152      ; 2.111      ;
; -0.482 ; sys_rst_n                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[7]                                  ; sys_rst_n                                            ; cam0_pclk   ; 0.500        ; 1.152      ; 2.111      ;
; -0.482 ; sys_rst_n                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[8]                                  ; sys_rst_n                                            ; cam0_pclk   ; 0.500        ; 1.152      ; 2.111      ;
; -0.482 ; sys_rst_n                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[2]                                  ; sys_rst_n                                            ; cam0_pclk   ; 0.500        ; 1.152      ; 2.111      ;
; -0.482 ; sys_rst_n                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[3]                                  ; sys_rst_n                                            ; cam0_pclk   ; 0.500        ; 1.152      ; 2.111      ;
; -0.482 ; sys_rst_n                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[0]                                  ; sys_rst_n                                            ; cam0_pclk   ; 0.500        ; 1.152      ; 2.111      ;
; -0.482 ; sys_rst_n                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[5]                                  ; sys_rst_n                                            ; cam0_pclk   ; 0.500        ; 1.152      ; 2.111      ;
; -0.482 ; sys_rst_n                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[6]                                  ; sys_rst_n                                            ; cam0_pclk   ; 0.500        ; 1.152      ; 2.111      ;
; -0.480 ; sys_rst_n                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5      ; sys_rst_n                                            ; cam0_pclk   ; 0.500        ; 1.154      ; 2.111      ;
; -0.480 ; sys_rst_n                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6      ; sys_rst_n                                            ; cam0_pclk   ; 0.500        ; 1.154      ; 2.111      ;
; -0.472 ; sys_rst_n                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[0] ; sys_rst_n                                            ; cam0_pclk   ; 0.500        ; 1.162      ; 2.111      ;
; -0.472 ; sys_rst_n                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[1]                                  ; sys_rst_n                                            ; cam0_pclk   ; 0.500        ; 1.162      ; 2.111      ;
; -0.459 ; sys_rst_n                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; sys_rst_n                                            ; cam0_pclk   ; 0.500        ; 1.175      ; 2.111      ;
; -0.459 ; sys_rst_n                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; sys_rst_n                                            ; cam0_pclk   ; 0.500        ; 1.175      ; 2.111      ;
; -0.422 ; sys_rst_n                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0      ; sys_rst_n                                            ; cam0_pclk   ; 0.500        ; 1.216      ; 2.115      ;
; -0.422 ; sys_rst_n                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7         ; sys_rst_n                                            ; cam0_pclk   ; 0.500        ; 1.216      ; 2.115      ;
; -0.417 ; sys_rst_n                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4      ; sys_rst_n                                            ; cam0_pclk   ; 0.500        ; 1.221      ; 2.115      ;
+--------+----------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'cam1_pclk'                                                                                                                                                                                                                                                                                                                            ;
+--------+----------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                            ; To Node                                                                                                                                                                 ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; -0.817 ; sys_rst_n                                                            ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]                                                                                         ; sys_rst_n                                            ; cam1_pclk   ; 0.500        ; 1.206      ; 2.500      ;
; -0.799 ; sys_rst_n                                                            ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                           ; sys_rst_n                                            ; cam1_pclk   ; 0.500        ; 1.232      ; 2.508      ;
; -0.799 ; sys_rst_n                                                            ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                           ; sys_rst_n                                            ; cam1_pclk   ; 0.500        ; 1.232      ; 2.508      ;
; -0.799 ; sys_rst_n                                                            ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                         ; sys_rst_n                                            ; cam1_pclk   ; 0.500        ; 1.232      ; 2.508      ;
; -0.799 ; sys_rst_n                                                            ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                         ; sys_rst_n                                            ; cam1_pclk   ; 0.500        ; 1.232      ; 2.508      ;
; -0.799 ; sys_rst_n                                                            ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                         ; sys_rst_n                                            ; cam1_pclk   ; 0.500        ; 1.232      ; 2.508      ;
; -0.799 ; sys_rst_n                                                            ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                         ; sys_rst_n                                            ; cam1_pclk   ; 0.500        ; 1.232      ; 2.508      ;
; -0.799 ; sys_rst_n                                                            ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]                                                                                         ; sys_rst_n                                            ; cam1_pclk   ; 0.500        ; 1.232      ; 2.508      ;
; -0.799 ; sys_rst_n                                                            ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]                                                                                         ; sys_rst_n                                            ; cam1_pclk   ; 0.500        ; 1.232      ; 2.508      ;
; -0.779 ; sys_rst_n                                                            ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                           ; sys_rst_n                                            ; cam1_pclk   ; 0.500        ; 1.248      ; 2.504      ;
; -0.779 ; sys_rst_n                                                            ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                         ; sys_rst_n                                            ; cam1_pclk   ; 0.500        ; 1.248      ; 2.504      ;
; -0.769 ; sys_rst_n                                                            ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]                                                                                         ; sys_rst_n                                            ; cam1_pclk   ; 0.500        ; 1.262      ; 2.508      ;
; -0.769 ; sys_rst_n                                                            ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]                                                                                         ; sys_rst_n                                            ; cam1_pclk   ; 0.500        ; 1.262      ; 2.508      ;
; -0.769 ; sys_rst_n                                                            ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]                                                                                         ; sys_rst_n                                            ; cam1_pclk   ; 0.500        ; 1.262      ; 2.508      ;
; -0.769 ; sys_rst_n                                                            ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                                         ; sys_rst_n                                            ; cam1_pclk   ; 0.500        ; 1.262      ; 2.508      ;
; -0.769 ; sys_rst_n                                                            ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                                        ; sys_rst_n                                            ; cam1_pclk   ; 0.500        ; 1.262      ; 2.508      ;
; -0.769 ; sys_rst_n                                                            ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                                                        ; sys_rst_n                                            ; cam1_pclk   ; 0.500        ; 1.262      ; 2.508      ;
; -0.697 ; sys_rst_n                                                            ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|byte_flag                                                                                              ; sys_rst_n                                            ; cam1_pclk   ; 0.500        ; 1.272      ; 2.446      ;
; -0.697 ; sys_rst_n                                                            ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]                                                                                         ; sys_rst_n                                            ; cam1_pclk   ; 0.500        ; 1.272      ; 2.446      ;
; -0.697 ; sys_rst_n                                                            ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]                                                                                         ; sys_rst_n                                            ; cam1_pclk   ; 0.500        ; 1.272      ; 2.446      ;
; -0.697 ; sys_rst_n                                                            ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]                                                                                         ; sys_rst_n                                            ; cam1_pclk   ; 0.500        ; 1.272      ; 2.446      ;
; -0.697 ; sys_rst_n                                                            ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]                                                                                         ; sys_rst_n                                            ; cam1_pclk   ; 0.500        ; 1.272      ; 2.446      ;
; -0.697 ; sys_rst_n                                                            ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]                                                                                         ; sys_rst_n                                            ; cam1_pclk   ; 0.500        ; 1.272      ; 2.446      ;
; -0.682 ; sys_rst_n                                                            ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]                                                                                         ; sys_rst_n                                            ; cam1_pclk   ; 0.500        ; 1.287      ; 2.446      ;
; -0.682 ; sys_rst_n                                                            ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]                                                                                         ; sys_rst_n                                            ; cam1_pclk   ; 0.500        ; 1.287      ; 2.446      ;
; -0.682 ; sys_rst_n                                                            ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]                                                                                         ; sys_rst_n                                            ; cam1_pclk   ; 0.500        ; 1.287      ; 2.446      ;
; -0.682 ; sys_rst_n                                                            ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                                                         ; sys_rst_n                                            ; cam1_pclk   ; 0.500        ; 1.287      ; 2.446      ;
; -0.682 ; sys_rst_n                                                            ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]                                                                                         ; sys_rst_n                                            ; cam1_pclk   ; 0.500        ; 1.287      ; 2.446      ;
; -0.682 ; sys_rst_n                                                            ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                                        ; sys_rst_n                                            ; cam1_pclk   ; 0.500        ; 1.287      ; 2.446      ;
; -0.682 ; sys_rst_n                                                            ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                        ; sys_rst_n                                            ; cam1_pclk   ; 0.500        ; 1.287      ; 2.446      ;
; -0.682 ; sys_rst_n                                                            ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                                                         ; sys_rst_n                                            ; cam1_pclk   ; 0.500        ; 1.287      ; 2.446      ;
; -0.682 ; sys_rst_n                                                            ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                                                        ; sys_rst_n                                            ; cam1_pclk   ; 0.500        ; 1.287      ; 2.446      ;
; -0.682 ; sys_rst_n                                                            ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                                                        ; sys_rst_n                                            ; cam1_pclk   ; 0.500        ; 1.287      ; 2.446      ;
; -0.551 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]                                                                                         ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cam1_pclk   ; 0.500        ; 0.068      ; 1.096      ;
; -0.539 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                           ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cam1_pclk   ; 0.500        ; 0.094      ; 1.110      ;
; -0.539 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                           ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cam1_pclk   ; 0.500        ; 0.094      ; 1.110      ;
; -0.539 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                         ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cam1_pclk   ; 0.500        ; 0.094      ; 1.110      ;
; -0.539 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                         ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cam1_pclk   ; 0.500        ; 0.094      ; 1.110      ;
; -0.539 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                         ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cam1_pclk   ; 0.500        ; 0.094      ; 1.110      ;
; -0.539 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                         ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cam1_pclk   ; 0.500        ; 0.094      ; 1.110      ;
; -0.539 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]                                                                                         ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cam1_pclk   ; 0.500        ; 0.094      ; 1.110      ;
; -0.539 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]                                                                                         ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cam1_pclk   ; 0.500        ; 0.094      ; 1.110      ;
; -0.515 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                           ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cam1_pclk   ; 0.500        ; 0.110      ; 1.102      ;
; -0.515 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                         ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cam1_pclk   ; 0.500        ; 0.110      ; 1.102      ;
; -0.509 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]                                                                                         ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cam1_pclk   ; 0.500        ; 0.124      ; 1.110      ;
; -0.509 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]                                                                                         ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cam1_pclk   ; 0.500        ; 0.124      ; 1.110      ;
; -0.509 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]                                                                                         ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cam1_pclk   ; 0.500        ; 0.124      ; 1.110      ;
; -0.509 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                                         ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cam1_pclk   ; 0.500        ; 0.124      ; 1.110      ;
; -0.509 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                                        ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cam1_pclk   ; 0.500        ; 0.124      ; 1.110      ;
; -0.509 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                                                        ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cam1_pclk   ; 0.500        ; 0.124      ; 1.110      ;
; -0.424 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|byte_flag                                                                                              ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cam1_pclk   ; 0.500        ; 0.134      ; 1.035      ;
; -0.424 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]                                                                                         ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cam1_pclk   ; 0.500        ; 0.134      ; 1.035      ;
; -0.424 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]                                                                                         ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cam1_pclk   ; 0.500        ; 0.134      ; 1.035      ;
; -0.424 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]                                                                                         ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cam1_pclk   ; 0.500        ; 0.134      ; 1.035      ;
; -0.424 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]                                                                                         ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cam1_pclk   ; 0.500        ; 0.134      ; 1.035      ;
; -0.424 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]                                                                                         ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cam1_pclk   ; 0.500        ; 0.134      ; 1.035      ;
; -0.409 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]                                                                                         ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cam1_pclk   ; 0.500        ; 0.149      ; 1.035      ;
; -0.409 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]                                                                                         ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cam1_pclk   ; 0.500        ; 0.149      ; 1.035      ;
; -0.409 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]                                                                                         ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cam1_pclk   ; 0.500        ; 0.149      ; 1.035      ;
; -0.409 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                                                         ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cam1_pclk   ; 0.500        ; 0.149      ; 1.035      ;
; -0.409 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]                                                                                         ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cam1_pclk   ; 0.500        ; 0.149      ; 1.035      ;
; -0.409 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                                        ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cam1_pclk   ; 0.500        ; 0.149      ; 1.035      ;
; -0.409 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                        ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cam1_pclk   ; 0.500        ; 0.149      ; 1.035      ;
; -0.409 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                                                         ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cam1_pclk   ; 0.500        ; 0.149      ; 1.035      ;
; -0.409 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                                                        ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cam1_pclk   ; 0.500        ; 0.149      ; 1.035      ;
; -0.409 ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                                                        ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; cam1_pclk   ; 0.500        ; 0.149      ; 1.035      ;
; -0.389 ; sys_rst_n                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[0] ; sys_rst_n                                            ; cam1_pclk   ; 0.500        ; 1.241      ; 2.107      ;
; -0.389 ; sys_rst_n                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[1]                                  ; sys_rst_n                                            ; cam1_pclk   ; 0.500        ; 1.241      ; 2.107      ;
; -0.389 ; sys_rst_n                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[4]                                  ; sys_rst_n                                            ; cam1_pclk   ; 0.500        ; 1.241      ; 2.107      ;
; -0.389 ; sys_rst_n                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[2]                                  ; sys_rst_n                                            ; cam1_pclk   ; 0.500        ; 1.241      ; 2.107      ;
; -0.389 ; sys_rst_n                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[3]                                  ; sys_rst_n                                            ; cam1_pclk   ; 0.500        ; 1.241      ; 2.107      ;
; -0.385 ; sys_rst_n                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[0]                          ; sys_rst_n                                            ; cam1_pclk   ; 0.500        ; 1.253      ; 2.115      ;
; -0.385 ; sys_rst_n                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[1]                          ; sys_rst_n                                            ; cam1_pclk   ; 0.500        ; 1.253      ; 2.115      ;
; -0.385 ; sys_rst_n                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[5]                          ; sys_rst_n                                            ; cam1_pclk   ; 0.500        ; 1.253      ; 2.115      ;
; -0.385 ; sys_rst_n                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[4]                          ; sys_rst_n                                            ; cam1_pclk   ; 0.500        ; 1.253      ; 2.115      ;
; -0.385 ; sys_rst_n                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[2]                          ; sys_rst_n                                            ; cam1_pclk   ; 0.500        ; 1.253      ; 2.115      ;
; -0.385 ; sys_rst_n                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[3]                          ; sys_rst_n                                            ; cam1_pclk   ; 0.500        ; 1.253      ; 2.115      ;
; -0.383 ; sys_rst_n                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1      ; sys_rst_n                                            ; cam1_pclk   ; 0.500        ; 1.248      ; 2.108      ;
; -0.383 ; sys_rst_n                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3      ; sys_rst_n                                            ; cam1_pclk   ; 0.500        ; 1.248      ; 2.108      ;
; -0.383 ; sys_rst_n                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9      ; sys_rst_n                                            ; cam1_pclk   ; 0.500        ; 1.248      ; 2.108      ;
; -0.383 ; sys_rst_n                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11     ; sys_rst_n                                            ; cam1_pclk   ; 0.500        ; 1.248      ; 2.108      ;
; -0.383 ; sys_rst_n                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10     ; sys_rst_n                                            ; cam1_pclk   ; 0.500        ; 1.248      ; 2.108      ;
; -0.383 ; sys_rst_n                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; sys_rst_n                                            ; cam1_pclk   ; 0.500        ; 1.248      ; 2.108      ;
; -0.383 ; sys_rst_n                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; sys_rst_n                                            ; cam1_pclk   ; 0.500        ; 1.248      ; 2.108      ;
; -0.379 ; sys_rst_n                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6      ; sys_rst_n                                            ; cam1_pclk   ; 0.500        ; 1.260      ; 2.116      ;
; -0.379 ; sys_rst_n                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7      ; sys_rst_n                                            ; cam1_pclk   ; 0.500        ; 1.260      ; 2.116      ;
; -0.379 ; sys_rst_n                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8      ; sys_rst_n                                            ; cam1_pclk   ; 0.500        ; 1.260      ; 2.116      ;
; -0.373 ; sys_rst_n                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2      ; sys_rst_n                                            ; cam1_pclk   ; 0.500        ; 1.258      ; 2.108      ;
; -0.373 ; sys_rst_n                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4      ; sys_rst_n                                            ; cam1_pclk   ; 0.500        ; 1.258      ; 2.108      ;
; -0.373 ; sys_rst_n                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5      ; sys_rst_n                                            ; cam1_pclk   ; 0.500        ; 1.258      ; 2.108      ;
; -0.364 ; sys_rst_n                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[5]                                  ; sys_rst_n                                            ; cam1_pclk   ; 0.500        ; 1.275      ; 2.116      ;
; -0.364 ; sys_rst_n                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[7]                                  ; sys_rst_n                                            ; cam1_pclk   ; 0.500        ; 1.275      ; 2.116      ;
; -0.364 ; sys_rst_n                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[10]                                 ; sys_rst_n                                            ; cam1_pclk   ; 0.500        ; 1.275      ; 2.116      ;
; -0.364 ; sys_rst_n                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[11]                                 ; sys_rst_n                                            ; cam1_pclk   ; 0.500        ; 1.275      ; 2.116      ;
; -0.364 ; sys_rst_n                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[8]                                  ; sys_rst_n                                            ; cam1_pclk   ; 0.500        ; 1.275      ; 2.116      ;
; -0.364 ; sys_rst_n                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[9]                                  ; sys_rst_n                                            ; cam1_pclk   ; 0.500        ; 1.275      ; 2.116      ;
; -0.356 ; sys_rst_n                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[1] ; sys_rst_n                                            ; cam1_pclk   ; 0.500        ; 1.275      ; 2.108      ;
; -0.356 ; sys_rst_n                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[2] ; sys_rst_n                                            ; cam1_pclk   ; 0.500        ; 1.275      ; 2.108      ;
; -0.356 ; sys_rst_n                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7         ; sys_rst_n                                            ; cam1_pclk   ; 0.500        ; 1.275      ; 2.108      ;
; -0.356 ; sys_rst_n                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0      ; sys_rst_n                                            ; cam1_pclk   ; 0.500        ; 1.275      ; 2.108      ;
+--------+----------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk'                                                                                                                             ;
+--------+-----------+-------------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                                       ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-------------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; -0.227 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done          ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 1.081      ; 1.785      ;
; -0.220 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[3]                           ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 1.078      ; 1.775      ;
; -0.220 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cur_state.st_addr8               ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 1.087      ; 1.784      ;
; -0.220 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cur_state.st_data_wr             ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 1.077      ; 1.774      ;
; -0.220 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cur_state.st_stop                ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 1.077      ; 1.774      ;
; -0.220 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[4]                           ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 1.078      ; 1.775      ;
; -0.220 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cur_state.st_idle                ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 1.087      ; 1.784      ;
; -0.220 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cur_state.st_sladdr              ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 1.087      ; 1.784      ;
; -0.220 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|st_done                          ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 1.078      ; 1.775      ;
; -0.220 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cur_state.st_addr16              ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 1.087      ; 1.784      ;
; -0.220 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|data_wr_t[3]                     ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 1.094      ; 1.791      ;
; -0.220 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|data_wr_t[7]                     ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 1.094      ; 1.791      ;
; -0.220 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|data_wr_t[5]                     ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 1.094      ; 1.791      ;
; -0.220 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|data_wr_t[1]                     ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 1.094      ; 1.791      ;
; -0.220 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|data_wr_t[2]                     ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 1.094      ; 1.791      ;
; -0.220 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|data_wr_t[6]                     ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 1.094      ; 1.791      ;
; -0.220 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[10]                       ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 1.094      ; 1.791      ;
; -0.220 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[8]                        ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 1.094      ; 1.791      ;
; -0.220 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[12]                       ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 1.094      ; 1.791      ;
; -0.220 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[13]                       ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 1.094      ; 1.791      ;
; -0.220 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[15]                       ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 1.094      ; 1.791      ;
; -0.220 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[11]                       ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 1.094      ; 1.791      ;
; -0.220 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[9]                        ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 1.094      ; 1.791      ;
; -0.220 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[5]                        ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 1.088      ; 1.785      ;
; -0.220 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[7]                        ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 1.088      ; 1.785      ;
; -0.220 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[6]                        ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 1.088      ; 1.785      ;
; -0.220 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[2]                        ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 1.088      ; 1.785      ;
; -0.220 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|sda_out                          ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 1.087      ; 1.784      ;
; -0.058 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done          ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 1.081      ; 2.116      ;
; -0.052 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|data_wr_t[3]                     ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 1.094      ; 2.123      ;
; -0.052 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|data_wr_t[7]                     ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 1.094      ; 2.123      ;
; -0.052 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|data_wr_t[5]                     ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 1.094      ; 2.123      ;
; -0.052 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|data_wr_t[1]                     ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 1.094      ; 2.123      ;
; -0.052 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|data_wr_t[2]                     ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 1.094      ; 2.123      ;
; -0.052 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|data_wr_t[6]                     ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 1.094      ; 2.123      ;
; -0.052 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[10]                       ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 1.094      ; 2.123      ;
; -0.052 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[8]                        ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 1.094      ; 2.123      ;
; -0.052 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[12]                       ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 1.094      ; 2.123      ;
; -0.052 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[13]                       ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 1.094      ; 2.123      ;
; -0.052 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[15]                       ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 1.094      ; 2.123      ;
; -0.052 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[11]                       ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 1.094      ; 2.123      ;
; -0.052 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[9]                        ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 1.094      ; 2.123      ;
; -0.051 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[3]                           ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 1.078      ; 2.106      ;
; -0.051 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cur_state.st_addr8               ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 1.087      ; 2.115      ;
; -0.051 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[4]                           ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 1.078      ; 2.106      ;
; -0.051 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cur_state.st_idle                ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 1.087      ; 2.115      ;
; -0.051 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cur_state.st_sladdr              ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 1.087      ; 2.115      ;
; -0.051 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|st_done                          ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 1.078      ; 2.106      ;
; -0.051 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cur_state.st_addr16              ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 1.087      ; 2.115      ;
; -0.051 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[5]                        ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 1.088      ; 2.116      ;
; -0.051 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[7]                        ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 1.088      ; 2.116      ;
; -0.051 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[6]                        ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 1.088      ; 2.116      ;
; -0.051 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[2]                        ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 1.088      ; 2.116      ;
; -0.051 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|sda_out                          ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 1.087      ; 2.115      ;
; -0.050 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cur_state.st_data_wr             ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 1.077      ; 2.104      ;
; -0.050 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cur_state.st_stop                ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 1.077      ; 2.104      ;
; -0.031 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|data_wr_t[4]                     ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 1.266      ; 1.774      ;
; -0.025 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|Ram0~0             ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 1.289      ; 1.791      ;
; -0.012 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|i2c_done                         ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 1.294      ; 1.783      ;
; -0.012 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|sda_dir                          ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 1.294      ; 1.783      ;
; -0.012 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|scl                              ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 1.294      ; 1.783      ;
; -0.006 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]    ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 1.300      ; 1.783      ;
; -0.006 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 1.310      ; 1.793      ;
; -0.006 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]  ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 1.310      ; 1.793      ;
; -0.006 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 1.310      ; 1.793      ;
; -0.006 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]  ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 1.310      ; 1.793      ;
; -0.006 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 1.310      ; 1.793      ;
; -0.006 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 1.310      ; 1.793      ;
; -0.006 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 1.310      ; 1.793      ;
; -0.006 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]  ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 1.310      ; 1.793      ;
; -0.006 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 1.310      ; 1.793      ;
; -0.006 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 1.310      ; 1.793      ;
; -0.006 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12] ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 1.310      ; 1.793      ;
; -0.006 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[13] ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 1.310      ; 1.793      ;
; -0.006 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[14] ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 1.310      ; 1.793      ;
; -0.006 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10] ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 1.310      ; 1.793      ;
; -0.005 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[0]                           ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 1.293      ; 1.775      ;
; -0.005 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[2]                           ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 1.293      ; 1.775      ;
; -0.005 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[5]                           ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 1.293      ; 1.775      ;
; -0.005 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[6]                           ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 1.293      ; 1.775      ;
; -0.005 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]  ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 1.310      ; 1.792      ;
; -0.005 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_exec           ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 1.310      ; 1.792      ;
; -0.005 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[1]                           ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 1.293      ; 1.775      ;
; -0.005 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|data_wr_t[0]                     ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 1.303      ; 1.785      ;
; -0.005 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[14]                       ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 1.303      ; 1.785      ;
; -0.005 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[3]                        ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 1.303      ; 1.785      ;
; -0.005 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[1]                        ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 1.303      ; 1.785      ;
; -0.005 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[0]                        ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 1.303      ; 1.785      ;
; -0.005 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[4]                        ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 1.303      ; 1.785      ;
; 0.001  ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]    ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 1.309      ; 1.785      ;
; 0.001  ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]    ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 1.309      ; 1.785      ;
; 0.001  ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]    ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 1.309      ; 1.785      ;
; 0.001  ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]    ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 1.309      ; 1.785      ;
; 0.001  ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]    ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 1.309      ; 1.785      ;
; 0.001  ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]    ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 1.309      ; 1.785      ;
; 0.001  ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]    ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 1.309      ; 1.785      ;
; 0.139  ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|data_wr_t[4]                     ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 1.266      ; 2.104      ;
; 0.143  ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|Ram0~0             ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 1.289      ; 2.123      ;
; 0.156  ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|i2c_done                         ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 1.294      ; 2.115      ;
; 0.156  ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|sda_dir                          ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 1.294      ; 2.115      ;
+--------+-----------+-------------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk'                                                                                                                             ;
+--------+-----------+-------------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                                       ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-------------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; -0.225 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[2]                           ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 1.092      ; 1.794      ;
; -0.225 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[3]                           ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 1.092      ; 1.794      ;
; -0.225 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[4]                           ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 1.092      ; 1.794      ;
; -0.225 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[6]                           ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 1.092      ; 1.794      ;
; -0.225 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cur_state.st_idle                ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 1.093      ; 1.795      ;
; -0.225 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cur_state.st_sladdr              ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 1.093      ; 1.795      ;
; -0.225 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cur_state.st_addr16              ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 1.092      ; 1.794      ;
; -0.225 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cur_state.st_addr8               ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 1.092      ; 1.794      ;
; -0.225 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cur_state.st_data_wr             ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 1.092      ; 1.794      ;
; -0.225 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|st_done                          ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 1.092      ; 1.794      ;
; -0.225 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cur_state.st_stop                ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 1.092      ; 1.794      ;
; -0.225 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done          ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 1.084      ; 1.786      ;
; -0.225 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|scl                              ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 1.093      ; 1.795      ;
; -0.218 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[5]                        ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 1.090      ; 1.785      ;
; -0.218 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[7]                        ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 1.090      ; 1.785      ;
; -0.218 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[3]                        ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 1.090      ; 1.785      ;
; -0.218 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[1]                        ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 1.090      ; 1.785      ;
; -0.218 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[2]                        ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 1.090      ; 1.785      ;
; -0.218 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[6]                        ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 1.090      ; 1.785      ;
; -0.218 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[0]                        ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 1.090      ; 1.785      ;
; -0.218 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[4]                        ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 1.090      ; 1.785      ;
; -0.056 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[2]                           ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 1.092      ; 2.125      ;
; -0.056 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[3]                           ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 1.092      ; 2.125      ;
; -0.056 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[4]                           ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 1.092      ; 2.125      ;
; -0.056 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[6]                           ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 1.092      ; 2.125      ;
; -0.056 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cur_state.st_idle                ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 1.093      ; 2.126      ;
; -0.056 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cur_state.st_sladdr              ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 1.093      ; 2.126      ;
; -0.056 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cur_state.st_addr16              ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 1.092      ; 2.125      ;
; -0.056 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cur_state.st_addr8               ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 1.092      ; 2.125      ;
; -0.056 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cur_state.st_data_wr             ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 1.092      ; 2.125      ;
; -0.056 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|st_done                          ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 1.092      ; 2.125      ;
; -0.056 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cur_state.st_stop                ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 1.092      ; 2.125      ;
; -0.056 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|scl                              ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 1.093      ; 2.126      ;
; -0.055 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done          ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 1.084      ; 2.116      ;
; -0.049 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[5]                        ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 1.090      ; 2.116      ;
; -0.049 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[7]                        ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 1.090      ; 2.116      ;
; -0.049 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[3]                        ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 1.090      ; 2.116      ;
; -0.049 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[1]                        ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 1.090      ; 2.116      ;
; -0.049 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[2]                        ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 1.090      ; 2.116      ;
; -0.049 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[6]                        ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 1.090      ; 2.116      ;
; -0.049 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[0]                        ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 1.090      ; 2.116      ;
; -0.049 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[4]                        ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 1.090      ; 2.116      ;
; -0.035 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|sda_out                          ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 1.282      ; 1.794      ;
; -0.035 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|sda_dir                          ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 1.282      ; 1.794      ;
; -0.010 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[0]                           ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 1.307      ; 1.794      ;
; -0.010 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[5]                           ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 1.307      ; 1.794      ;
; -0.010 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[1]                           ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 1.307      ; 1.794      ;
; -0.010 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[14]                       ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 1.306      ; 1.793      ;
; -0.004 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[10]                       ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 1.311      ; 1.792      ;
; -0.004 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[12]                       ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 1.311      ; 1.792      ;
; -0.004 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[8]                        ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 1.311      ; 1.792      ;
; -0.004 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[11]                       ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 1.311      ; 1.792      ;
; -0.004 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[13]                       ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 1.311      ; 1.792      ;
; -0.004 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[15]                       ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 1.311      ; 1.792      ;
; -0.004 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[9]                        ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 1.311      ; 1.792      ;
; -0.004 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|data_wr_t[1]                     ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 1.311      ; 1.792      ;
; -0.004 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|data_wr_t[5]                     ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 1.311      ; 1.792      ;
; -0.004 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|data_wr_t[7]                     ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 1.311      ; 1.792      ;
; -0.004 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|data_wr_t[3]                     ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 1.311      ; 1.792      ;
; -0.004 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|data_wr_t[0]                     ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 1.311      ; 1.792      ;
; -0.004 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|data_wr_t[2]                     ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 1.311      ; 1.792      ;
; -0.004 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|data_wr_t[6]                     ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 1.311      ; 1.792      ;
; -0.004 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|data_wr_t[4]                     ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 1.311      ; 1.792      ;
; -0.003 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]    ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 1.292      ; 1.772      ;
; -0.003 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_exec           ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 1.292      ; 1.772      ;
; 0.010  ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]  ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 1.313      ; 1.780      ;
; 0.011  ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|i2c_done                         ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 1.319      ; 1.785      ;
; 0.011  ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 1.314      ; 1.780      ;
; 0.011  ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]  ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 1.314      ; 1.780      ;
; 0.011  ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]  ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 1.314      ; 1.780      ;
; 0.011  ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 1.314      ; 1.780      ;
; 0.011  ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 1.314      ; 1.780      ;
; 0.011  ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 1.314      ; 1.780      ;
; 0.011  ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]  ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 1.314      ; 1.780      ;
; 0.011  ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 1.314      ; 1.780      ;
; 0.011  ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10] ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 1.314      ; 1.780      ;
; 0.011  ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 1.314      ; 1.780      ;
; 0.011  ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12] ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 1.314      ; 1.780      ;
; 0.011  ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[13] ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 1.314      ; 1.780      ;
; 0.011  ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[14] ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 1.314      ; 1.780      ;
; 0.011  ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 1.314      ; 1.780      ;
; 0.011  ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|Ram0~0             ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 1.319      ; 1.785      ;
; 0.018  ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]    ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 1.313      ; 1.772      ;
; 0.018  ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]    ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 1.313      ; 1.772      ;
; 0.018  ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]    ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 1.313      ; 1.772      ;
; 0.018  ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]    ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 1.313      ; 1.772      ;
; 0.018  ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]    ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 1.313      ; 1.772      ;
; 0.018  ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]    ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 1.313      ; 1.772      ;
; 0.018  ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]    ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.500        ; 1.313      ; 1.772      ;
; 0.134  ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|sda_out                          ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 1.282      ; 2.125      ;
; 0.134  ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|sda_dir                          ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 1.282      ; 2.125      ;
; 0.159  ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[0]                           ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 1.307      ; 2.125      ;
; 0.159  ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[5]                           ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 1.307      ; 2.125      ;
; 0.159  ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[1]                           ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 1.307      ; 2.125      ;
; 0.159  ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[14]                       ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 1.306      ; 2.124      ;
; 0.165  ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[10]                       ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 1.311      ; 2.123      ;
; 0.165  ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[12]                       ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 1.311      ; 2.123      ;
; 0.165  ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[8]                        ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 1.311      ; 2.123      ;
; 0.165  ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[11]                       ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 1.311      ; 2.123      ;
; 0.165  ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[13]                       ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 1.311      ; 2.123      ;
+--------+-----------+-------------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'cam1_pclk'                                                                                                                                                                                                                                                                                                                                ;
+--------+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                       ; To Node                                                                                                                                        ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; -0.264 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.478      ; 1.378      ;
; -0.264 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.478      ; 1.378      ;
; -0.264 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.478      ; 1.378      ;
; -0.264 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.478      ; 1.378      ;
; -0.264 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.478      ; 1.378      ;
; -0.264 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.478      ; 1.378      ;
; -0.264 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.478      ; 1.378      ;
; -0.264 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.478      ; 1.378      ;
; -0.264 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.478      ; 1.378      ;
; -0.264 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.478      ; 1.378      ;
; -0.248 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|byte_flag                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.462      ; 1.378      ;
; -0.248 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.462      ; 1.378      ;
; -0.248 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.462      ; 1.378      ;
; -0.248 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.462      ; 1.378      ;
; -0.248 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.462      ; 1.378      ;
; -0.248 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.462      ; 1.378      ;
; -0.202 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.478      ; 1.440      ;
; -0.202 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.478      ; 1.440      ;
; -0.202 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.478      ; 1.440      ;
; -0.202 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.478      ; 1.440      ;
; -0.202 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.478      ; 1.440      ;
; -0.202 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.478      ; 1.440      ;
; -0.202 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.478      ; 1.440      ;
; -0.202 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.478      ; 1.440      ;
; -0.202 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.478      ; 1.440      ;
; -0.202 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.478      ; 1.440      ;
; -0.186 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|byte_flag                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.462      ; 1.440      ;
; -0.186 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.462      ; 1.440      ;
; -0.186 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.462      ; 1.440      ;
; -0.186 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.462      ; 1.440      ;
; -0.186 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.462      ; 1.440      ;
; -0.186 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.462      ; 1.440      ;
; -0.175 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.478      ; 1.467      ;
; -0.175 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.478      ; 1.467      ;
; -0.175 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.478      ; 1.467      ;
; -0.175 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.478      ; 1.467      ;
; -0.175 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.478      ; 1.467      ;
; -0.175 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.478      ; 1.467      ;
; -0.175 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.478      ; 1.467      ;
; -0.175 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.478      ; 1.467      ;
; -0.175 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.478      ; 1.467      ;
; -0.175 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.478      ; 1.467      ;
; -0.167 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.452      ; 1.449      ;
; -0.167 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.452      ; 1.449      ;
; -0.167 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.452      ; 1.449      ;
; -0.167 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.452      ; 1.449      ;
; -0.167 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.452      ; 1.449      ;
; -0.167 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.452      ; 1.449      ;
; -0.159 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.437      ; 1.442      ;
; -0.159 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.437      ; 1.442      ;
; -0.159 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|byte_flag                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.462      ; 1.467      ;
; -0.159 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.462      ; 1.467      ;
; -0.159 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.462      ; 1.467      ;
; -0.159 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.462      ; 1.467      ;
; -0.159 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.462      ; 1.467      ;
; -0.159 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.462      ; 1.467      ;
; -0.136 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.421      ; 1.449      ;
; -0.136 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.421      ; 1.449      ;
; -0.136 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.421      ; 1.449      ;
; -0.136 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.421      ; 1.449      ;
; -0.136 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.421      ; 1.449      ;
; -0.136 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.421      ; 1.449      ;
; -0.136 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.421      ; 1.449      ;
; -0.136 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.421      ; 1.449      ;
; -0.122 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.394      ; 1.436      ;
; -0.105 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.452      ; 1.511      ;
; -0.105 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.452      ; 1.511      ;
; -0.105 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.452      ; 1.511      ;
; -0.105 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.452      ; 1.511      ;
; -0.105 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.452      ; 1.511      ;
; -0.105 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.452      ; 1.511      ;
; -0.097 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.437      ; 1.504      ;
; -0.097 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.437      ; 1.504      ;
; -0.078 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.452      ; 1.538      ;
; -0.078 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.452      ; 1.538      ;
; -0.078 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.452      ; 1.538      ;
; -0.078 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.452      ; 1.538      ;
; -0.078 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.452      ; 1.538      ;
; -0.078 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.452      ; 1.538      ;
; -0.074 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.421      ; 1.511      ;
; -0.074 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.421      ; 1.511      ;
; -0.074 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.421      ; 1.511      ;
; -0.074 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.421      ; 1.511      ;
; -0.074 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.421      ; 1.511      ;
; -0.074 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.421      ; 1.511      ;
; -0.074 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.421      ; 1.511      ;
; -0.074 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.421      ; 1.511      ;
; -0.070 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.437      ; 1.531      ;
; -0.070 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.437      ; 1.531      ;
; -0.060 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.394      ; 1.498      ;
; -0.047 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.421      ; 1.538      ;
; -0.047 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.421      ; 1.538      ;
; -0.047 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.421      ; 1.538      ;
; -0.047 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.421      ; 1.538      ;
; -0.047 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.421      ; 1.538      ;
; -0.047 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.421      ; 1.538      ;
; -0.047 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.421      ; 1.538      ;
; -0.047 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.421      ; 1.538      ;
; -0.033 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.394      ; 1.525      ;
; 0.173  ; sys_rst_n                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[6] ; sys_rst_n                                             ; cam1_pclk   ; 0.000        ; 1.431      ; 1.718      ;
+--------+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'cam0_pclk'                                                                                                                                                                                                                                                                                                                                                    ;
+--------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                       ; To Node                                                                                                                                                            ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; -0.181 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.423      ; 1.406      ;
; -0.181 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.423      ; 1.406      ;
; -0.181 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.423      ; 1.406      ;
; -0.181 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.423      ; 1.406      ;
; -0.181 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.423      ; 1.406      ;
; -0.181 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.423      ; 1.406      ;
; -0.181 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.423      ; 1.406      ;
; -0.181 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.423      ; 1.406      ;
; -0.181 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.423      ; 1.406      ;
; -0.167 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.409      ; 1.406      ;
; -0.167 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.409      ; 1.406      ;
; -0.167 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.409      ; 1.406      ;
; -0.167 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.409      ; 1.406      ;
; -0.167 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.409      ; 1.406      ;
; -0.167 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.409      ; 1.406      ;
; -0.164 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.502      ; 1.502      ;
; -0.164 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.502      ; 1.502      ;
; -0.164 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.502      ; 1.502      ;
; -0.164 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.502      ; 1.502      ;
; -0.164 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.502      ; 1.502      ;
; -0.164 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.502      ; 1.502      ;
; -0.164 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.502      ; 1.502      ;
; -0.151 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.489      ; 1.502      ;
; -0.151 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.489      ; 1.502      ;
; -0.151 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.489      ; 1.502      ;
; -0.151 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.489      ; 1.502      ;
; -0.123 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.362      ; 1.403      ;
; -0.123 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.362      ; 1.403      ;
; -0.123 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.362      ; 1.403      ;
; -0.123 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.362      ; 1.403      ;
; -0.123 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.362      ; 1.403      ;
; -0.123 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.362      ; 1.403      ;
; -0.119 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.423      ; 1.468      ;
; -0.119 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.423      ; 1.468      ;
; -0.119 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.423      ; 1.468      ;
; -0.119 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.423      ; 1.468      ;
; -0.119 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.423      ; 1.468      ;
; -0.119 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.423      ; 1.468      ;
; -0.119 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.423      ; 1.468      ;
; -0.119 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.423      ; 1.468      ;
; -0.119 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.423      ; 1.468      ;
; -0.105 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.409      ; 1.468      ;
; -0.105 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.409      ; 1.468      ;
; -0.105 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.409      ; 1.468      ;
; -0.105 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.409      ; 1.468      ;
; -0.105 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.409      ; 1.468      ;
; -0.105 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.409      ; 1.468      ;
; -0.102 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.502      ; 1.564      ;
; -0.102 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.502      ; 1.564      ;
; -0.102 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.502      ; 1.564      ;
; -0.102 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.502      ; 1.564      ;
; -0.102 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.502      ; 1.564      ;
; -0.102 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.502      ; 1.564      ;
; -0.102 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.502      ; 1.564      ;
; -0.092 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.423      ; 1.495      ;
; -0.092 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.423      ; 1.495      ;
; -0.092 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.423      ; 1.495      ;
; -0.092 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.423      ; 1.495      ;
; -0.092 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.423      ; 1.495      ;
; -0.092 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.423      ; 1.495      ;
; -0.092 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.423      ; 1.495      ;
; -0.092 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.423      ; 1.495      ;
; -0.092 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.423      ; 1.495      ;
; -0.089 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.489      ; 1.564      ;
; -0.089 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.489      ; 1.564      ;
; -0.089 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.489      ; 1.564      ;
; -0.089 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.489      ; 1.564      ;
; -0.078 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.409      ; 1.495      ;
; -0.078 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.409      ; 1.495      ;
; -0.078 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.409      ; 1.495      ;
; -0.078 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.409      ; 1.495      ;
; -0.078 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.409      ; 1.495      ;
; -0.078 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.409      ; 1.495      ;
; -0.075 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.502      ; 1.591      ;
; -0.075 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.502      ; 1.591      ;
; -0.075 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.502      ; 1.591      ;
; -0.075 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.502      ; 1.591      ;
; -0.075 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.502      ; 1.591      ;
; -0.075 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.502      ; 1.591      ;
; -0.075 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.502      ; 1.591      ;
; -0.062 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.489      ; 1.591      ;
; -0.062 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.489      ; 1.591      ;
; -0.062 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.489      ; 1.591      ;
; -0.062 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.489      ; 1.591      ;
; -0.061 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.362      ; 1.465      ;
; -0.061 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.362      ; 1.465      ;
; -0.061 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.362      ; 1.465      ;
; -0.061 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.362      ; 1.465      ;
; -0.061 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.362      ; 1.465      ;
; -0.061 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.362      ; 1.465      ;
; -0.056 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|byte_flag                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.332      ; 1.440      ;
; -0.034 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.362      ; 1.492      ;
; -0.034 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.362      ; 1.492      ;
; -0.034 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.362      ; 1.492      ;
; -0.034 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.362      ; 1.492      ;
; -0.034 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.362      ; 1.492      ;
; -0.034 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.362      ; 1.492      ;
; 0.006  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|byte_flag                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.332      ; 1.502      ;
; 0.033  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|byte_flag                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.332      ; 1.529      ;
; 0.316  ; sys_rst_n                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2 ; sys_rst_n                                             ; cam0_pclk   ; 0.000        ; 1.288      ; 1.718      ;
+--------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk'                                                                                                                             ;
+-------+-----------+-------------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                                       ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-------------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; 0.548 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]    ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 1.380      ; 2.042      ;
; 0.548 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]    ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 1.380      ; 2.042      ;
; 0.548 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]    ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 1.380      ; 2.042      ;
; 0.548 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]    ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 1.380      ; 2.042      ;
; 0.548 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]    ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 1.380      ; 2.042      ;
; 0.548 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]    ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 1.380      ; 2.042      ;
; 0.548 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]    ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 1.380      ; 2.042      ;
; 0.554 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|i2c_done                         ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 1.386      ; 2.054      ;
; 0.554 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|Ram0~0             ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 1.386      ; 2.054      ;
; 0.555 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]  ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 1.380      ; 2.049      ;
; 0.555 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 1.381      ; 2.050      ;
; 0.555 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]  ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 1.381      ; 2.050      ;
; 0.555 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]  ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 1.381      ; 2.050      ;
; 0.555 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 1.381      ; 2.050      ;
; 0.555 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 1.381      ; 2.050      ;
; 0.555 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 1.381      ; 2.050      ;
; 0.555 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]  ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 1.381      ; 2.050      ;
; 0.555 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 1.381      ; 2.050      ;
; 0.555 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10] ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 1.381      ; 2.050      ;
; 0.555 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 1.381      ; 2.050      ;
; 0.555 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12] ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 1.381      ; 2.050      ;
; 0.555 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[13] ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 1.381      ; 2.050      ;
; 0.555 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[14] ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 1.381      ; 2.050      ;
; 0.555 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 1.381      ; 2.050      ;
; 0.570 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]    ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 1.358      ; 2.042      ;
; 0.570 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_exec           ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 1.358      ; 2.042      ;
; 0.570 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[10]                       ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 1.377      ; 2.061      ;
; 0.570 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[12]                       ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 1.377      ; 2.061      ;
; 0.570 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[8]                        ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 1.377      ; 2.061      ;
; 0.570 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[11]                       ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 1.377      ; 2.061      ;
; 0.570 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[13]                       ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 1.377      ; 2.061      ;
; 0.570 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[15]                       ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 1.377      ; 2.061      ;
; 0.570 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[9]                        ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 1.377      ; 2.061      ;
; 0.570 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|data_wr_t[1]                     ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 1.377      ; 2.061      ;
; 0.570 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|data_wr_t[5]                     ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 1.377      ; 2.061      ;
; 0.570 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|data_wr_t[7]                     ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 1.377      ; 2.061      ;
; 0.570 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|data_wr_t[3]                     ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 1.377      ; 2.061      ;
; 0.570 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|data_wr_t[0]                     ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 1.377      ; 2.061      ;
; 0.570 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|data_wr_t[2]                     ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 1.377      ; 2.061      ;
; 0.570 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|data_wr_t[6]                     ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 1.377      ; 2.061      ;
; 0.570 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|data_wr_t[4]                     ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 1.377      ; 2.061      ;
; 0.575 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[0]                           ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 1.374      ; 2.063      ;
; 0.575 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[5]                           ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 1.374      ; 2.063      ;
; 0.575 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[1]                           ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 1.374      ; 2.063      ;
; 0.576 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[14]                       ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 1.372      ; 2.062      ;
; 0.602 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|sda_out                          ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 1.347      ; 2.063      ;
; 0.602 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|sda_dir                          ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 1.347      ; 2.063      ;
; 0.712 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]    ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 1.380      ; 1.706      ;
; 0.712 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]    ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 1.380      ; 1.706      ;
; 0.712 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]    ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 1.380      ; 1.706      ;
; 0.712 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]    ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 1.380      ; 1.706      ;
; 0.712 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]    ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 1.380      ; 1.706      ;
; 0.712 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]    ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 1.380      ; 1.706      ;
; 0.712 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]    ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 1.380      ; 1.706      ;
; 0.718 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|i2c_done                         ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 1.386      ; 1.718      ;
; 0.718 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|Ram0~0             ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 1.386      ; 1.718      ;
; 0.719 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]  ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 1.380      ; 1.713      ;
; 0.719 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 1.381      ; 1.714      ;
; 0.719 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]  ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 1.381      ; 1.714      ;
; 0.719 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]  ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 1.381      ; 1.714      ;
; 0.719 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 1.381      ; 1.714      ;
; 0.719 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 1.381      ; 1.714      ;
; 0.719 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 1.381      ; 1.714      ;
; 0.719 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]  ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 1.381      ; 1.714      ;
; 0.719 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 1.381      ; 1.714      ;
; 0.719 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10] ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 1.381      ; 1.714      ;
; 0.719 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 1.381      ; 1.714      ;
; 0.719 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12] ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 1.381      ; 1.714      ;
; 0.719 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[13] ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 1.381      ; 1.714      ;
; 0.719 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[14] ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 1.381      ; 1.714      ;
; 0.719 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 1.381      ; 1.714      ;
; 0.734 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]    ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 1.358      ; 1.706      ;
; 0.734 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_exec           ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 1.358      ; 1.706      ;
; 0.734 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[10]                       ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 1.377      ; 1.725      ;
; 0.734 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[12]                       ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 1.377      ; 1.725      ;
; 0.734 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[8]                        ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 1.377      ; 1.725      ;
; 0.734 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[11]                       ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 1.377      ; 1.725      ;
; 0.734 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[13]                       ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 1.377      ; 1.725      ;
; 0.734 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[15]                       ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 1.377      ; 1.725      ;
; 0.734 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[9]                        ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 1.377      ; 1.725      ;
; 0.734 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|data_wr_t[1]                     ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 1.377      ; 1.725      ;
; 0.734 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|data_wr_t[5]                     ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 1.377      ; 1.725      ;
; 0.734 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|data_wr_t[7]                     ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 1.377      ; 1.725      ;
; 0.734 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|data_wr_t[3]                     ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 1.377      ; 1.725      ;
; 0.734 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|data_wr_t[0]                     ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 1.377      ; 1.725      ;
; 0.734 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|data_wr_t[2]                     ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 1.377      ; 1.725      ;
; 0.734 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|data_wr_t[6]                     ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 1.377      ; 1.725      ;
; 0.734 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|data_wr_t[4]                     ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 1.377      ; 1.725      ;
; 0.740 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[0]                           ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 1.374      ; 1.728      ;
; 0.740 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[5]                           ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 1.374      ; 1.728      ;
; 0.740 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[1]                           ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 1.374      ; 1.728      ;
; 0.740 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[14]                       ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 1.372      ; 1.726      ;
; 0.766 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|sda_out                          ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 1.347      ; 1.727      ;
; 0.766 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|sda_dir                          ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 1.347      ; 1.727      ;
; 0.792 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[5]                        ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 1.148      ; 2.054      ;
; 0.792 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[7]                        ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 1.148      ; 2.054      ;
; 0.792 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[3]                        ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 1.148      ; 2.054      ;
; 0.792 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[1]                        ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 1.148      ; 2.054      ;
; 0.792 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[2]                        ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 1.148      ; 2.054      ;
; 0.792 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[6]                        ; sys_rst_n    ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 1.148      ; 2.054      ;
+-------+-----------+-------------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk'                                                                                                                             ;
+-------+-----------+-------------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                                       ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-------------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; 0.564 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]    ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 1.376      ; 2.054      ;
; 0.564 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]    ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 1.376      ; 2.054      ;
; 0.564 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]    ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 1.376      ; 2.054      ;
; 0.564 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]    ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 1.376      ; 2.054      ;
; 0.564 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]    ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 1.376      ; 2.054      ;
; 0.564 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]    ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 1.376      ; 2.054      ;
; 0.564 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]    ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 1.376      ; 2.054      ;
; 0.571 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 1.377      ; 2.062      ;
; 0.571 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]  ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 1.377      ; 2.062      ;
; 0.571 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 1.377      ; 2.062      ;
; 0.571 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]  ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 1.377      ; 2.062      ;
; 0.571 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 1.377      ; 2.062      ;
; 0.571 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 1.377      ; 2.062      ;
; 0.571 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 1.377      ; 2.062      ;
; 0.571 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]  ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 1.377      ; 2.062      ;
; 0.571 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 1.377      ; 2.062      ;
; 0.571 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 1.377      ; 2.062      ;
; 0.571 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12] ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 1.377      ; 2.062      ;
; 0.571 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[13] ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 1.377      ; 2.062      ;
; 0.571 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[14] ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 1.377      ; 2.062      ;
; 0.571 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10] ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 1.377      ; 2.062      ;
; 0.572 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[0]                           ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 1.359      ; 2.045      ;
; 0.572 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[2]                           ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 1.359      ; 2.045      ;
; 0.572 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[5]                           ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 1.359      ; 2.045      ;
; 0.572 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[6]                           ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 1.359      ; 2.045      ;
; 0.572 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]  ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 1.376      ; 2.062      ;
; 0.572 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_exec           ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 1.376      ; 2.062      ;
; 0.572 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[1]                           ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 1.359      ; 2.045      ;
; 0.572 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|data_wr_t[0]                     ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 1.369      ; 2.055      ;
; 0.572 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[14]                       ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 1.369      ; 2.055      ;
; 0.572 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[3]                        ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 1.369      ; 2.055      ;
; 0.572 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[1]                        ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 1.369      ; 2.055      ;
; 0.572 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[0]                        ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 1.369      ; 2.055      ;
; 0.572 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[4]                        ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 1.369      ; 2.055      ;
; 0.573 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]    ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 1.366      ; 2.053      ;
; 0.579 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|i2c_done                         ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 1.360      ; 2.053      ;
; 0.579 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|sda_dir                          ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 1.360      ; 2.053      ;
; 0.579 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|scl                              ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 1.360      ; 2.053      ;
; 0.593 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|Ram0~0             ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 1.354      ; 2.061      ;
; 0.598 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|data_wr_t[4]                     ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 1.331      ; 2.043      ;
; 0.729 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]    ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 1.376      ; 1.719      ;
; 0.729 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]    ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 1.376      ; 1.719      ;
; 0.729 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]    ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 1.376      ; 1.719      ;
; 0.729 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]    ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 1.376      ; 1.719      ;
; 0.729 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]    ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 1.376      ; 1.719      ;
; 0.729 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]    ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 1.376      ; 1.719      ;
; 0.729 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]    ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 1.376      ; 1.719      ;
; 0.735 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 1.377      ; 1.726      ;
; 0.735 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]  ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 1.377      ; 1.726      ;
; 0.735 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 1.377      ; 1.726      ;
; 0.735 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]  ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 1.377      ; 1.726      ;
; 0.735 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 1.377      ; 1.726      ;
; 0.735 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 1.377      ; 1.726      ;
; 0.735 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 1.377      ; 1.726      ;
; 0.735 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]  ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 1.377      ; 1.726      ;
; 0.735 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 1.377      ; 1.726      ;
; 0.735 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 1.377      ; 1.726      ;
; 0.735 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12] ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 1.377      ; 1.726      ;
; 0.735 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[13] ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 1.377      ; 1.726      ;
; 0.735 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[14] ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 1.377      ; 1.726      ;
; 0.735 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10] ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 1.377      ; 1.726      ;
; 0.735 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|data_wr_t[0]                     ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 1.369      ; 1.718      ;
; 0.735 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[14]                       ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 1.369      ; 1.718      ;
; 0.735 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[3]                        ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 1.369      ; 1.718      ;
; 0.735 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[1]                        ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 1.369      ; 1.718      ;
; 0.735 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[0]                        ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 1.369      ; 1.718      ;
; 0.735 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[4]                        ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 1.369      ; 1.718      ;
; 0.736 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[0]                           ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 1.359      ; 1.709      ;
; 0.736 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[2]                           ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 1.359      ; 1.709      ;
; 0.736 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[5]                           ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 1.359      ; 1.709      ;
; 0.736 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[6]                           ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 1.359      ; 1.709      ;
; 0.736 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]  ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 1.376      ; 1.726      ;
; 0.736 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_exec           ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 1.376      ; 1.726      ;
; 0.736 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[1]                           ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 1.359      ; 1.709      ;
; 0.737 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]    ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 1.366      ; 1.717      ;
; 0.743 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|i2c_done                         ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 1.360      ; 1.717      ;
; 0.743 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|sda_dir                          ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 1.360      ; 1.717      ;
; 0.743 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|scl                              ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 1.360      ; 1.717      ;
; 0.757 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|Ram0~0             ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 1.354      ; 1.725      ;
; 0.763 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|data_wr_t[4]                     ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; -0.500       ; 1.331      ; 1.708      ;
; 0.795 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cur_state.st_addr8               ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 1.145      ; 2.054      ;
; 0.795 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cur_state.st_data_wr             ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 1.134      ; 2.043      ;
; 0.795 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cur_state.st_stop                ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 1.134      ; 2.043      ;
; 0.795 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cur_state.st_idle                ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 1.145      ; 2.054      ;
; 0.795 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cur_state.st_sladdr              ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 1.145      ; 2.054      ;
; 0.795 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cur_state.st_addr16              ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 1.145      ; 2.054      ;
; 0.795 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|data_wr_t[3]                     ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 1.152      ; 2.061      ;
; 0.795 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|data_wr_t[7]                     ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 1.152      ; 2.061      ;
; 0.795 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|data_wr_t[5]                     ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 1.152      ; 2.061      ;
; 0.795 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|data_wr_t[1]                     ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 1.152      ; 2.061      ;
; 0.795 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|data_wr_t[2]                     ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 1.152      ; 2.061      ;
; 0.795 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|data_wr_t[6]                     ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 1.152      ; 2.061      ;
; 0.795 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[10]                       ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 1.152      ; 2.061      ;
; 0.795 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[8]                        ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 1.152      ; 2.061      ;
; 0.795 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[12]                       ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 1.152      ; 2.061      ;
; 0.795 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[13]                       ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 1.152      ; 2.061      ;
; 0.795 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[15]                       ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 1.152      ; 2.061      ;
; 0.795 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[11]                       ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 1.152      ; 2.061      ;
; 0.795 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[9]                        ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 1.152      ; 2.061      ;
; 0.795 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|sda_out                          ; sys_rst_n    ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 1.145      ; 2.054      ;
+-------+-----------+-------------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                       ;
+-------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                                                                                                                                                 ; Launch Clock ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+
; 1.235 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[9]                                                                                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.291      ; 1.720      ;
; 1.235 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[11]                                                                                          ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.291      ; 1.720      ;
; 1.235 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[12]                                                                                          ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.291      ; 1.720      ;
; 1.236 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_ba[0]                                                                                             ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.290      ; 1.720      ;
; 1.236 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_ba[1]                                                                                             ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.290      ; 1.720      ;
; 1.236 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[0]                                                                                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.288      ; 1.718      ;
; 1.236 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[5]                                                                                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.288      ; 1.718      ;
; 1.236 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[10]                                                                                          ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.290      ; 1.720      ;
; 1.237 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|dffpipe_qe9:rs_bwp|dffe10a[2]                               ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.290      ; 1.721      ;
; 1.237 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|dffpipe_qe9:rs_brp|dffe10a[2]                               ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.290      ; 1.721      ;
; 1.237 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|dffpipe_qe9:rs_brp|dffe10a[4]                               ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.290      ; 1.721      ;
; 1.237 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|dffpipe_qe9:rs_brp|dffe10a[5]                               ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.290      ; 1.721      ;
; 1.237 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|dffpipe_qe9:rs_bwp|dffe10a[5]                               ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.290      ; 1.721      ;
; 1.237 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|dffpipe_qe9:rs_brp|dffe10a[6]                               ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.290      ; 1.721      ;
; 1.237 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|dffpipe_qe9:rs_brp|dffe10a[7]                               ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.290      ; 1.721      ;
; 1.237 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|dffpipe_qe9:rs_brp|dffe10a[8]                               ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.290      ; 1.721      ;
; 1.237 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|dffpipe_qe9:rs_bwp|dffe10a[8]                               ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.290      ; 1.721      ;
; 1.242 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[1]                                                                                          ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.278      ; 1.714      ;
; 1.242 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[2]                                                                                          ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.278      ; 1.714      ;
; 1.242 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[3]                                                                                          ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.278      ; 1.714      ;
; 1.242 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[4]                                                                                          ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.278      ; 1.714      ;
; 1.242 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[5]                                                                                          ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.278      ; 1.714      ;
; 1.242 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[6]                                                                                          ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.278      ; 1.714      ;
; 1.242 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[7]                                                                                          ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.278      ; 1.714      ;
; 1.242 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[8]                                                                                          ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.278      ; 1.714      ;
; 1.242 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[9]                                                                                          ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.278      ; 1.714      ;
; 1.242 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[11]                                                                                         ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.278      ; 1.714      ;
; 1.242 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[12]                                                                                         ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.278      ; 1.714      ;
; 1.242 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[13]                                                                                         ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.278      ; 1.714      ;
; 1.242 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[14]                                                                                         ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.278      ; 1.714      ;
; 1.242 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[10]                                                                                         ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.278      ; 1.714      ;
; 1.247 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|alt_synch_pipe_2e8:rs_dgwp|dffpipe_te9:dffpipe10|dffe11a[3] ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.279      ; 1.720      ;
; 1.247 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|alt_synch_pipe_2e8:rs_dgwp|dffpipe_te9:dffpipe10|dffe11a[2] ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.279      ; 1.720      ;
; 1.247 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|alt_synch_pipe_2e8:rs_dgwp|dffpipe_te9:dffpipe10|dffe11a[4] ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.279      ; 1.720      ;
; 1.247 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|alt_synch_pipe_2e8:rs_dgwp|dffpipe_te9:dffpipe10|dffe11a[1] ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.279      ; 1.720      ;
; 1.247 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|alt_synch_pipe_2e8:rs_dgwp|dffpipe_te9:dffpipe10|dffe11a[0] ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.279      ; 1.720      ;
; 1.247 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|dffpipe_qe9:rs_bwp|dffe10a[1]                               ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.279      ; 1.720      ;
; 1.247 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|dffpipe_qe9:rs_bwp|dffe10a[4]                               ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.279      ; 1.720      ;
; 1.247 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[0]                                                                                          ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.280      ; 1.721      ;
; 1.247 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[1]                                                                                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.279      ; 1.720      ;
; 1.247 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[3]                                                                                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.279      ; 1.720      ;
; 1.247 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[8]                                                                                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.279      ; 1.720      ;
; 1.248 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[0]                                                                                          ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.273      ; 1.715      ;
; 1.248 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_ref_req                                                                                         ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.279      ; 1.721      ;
; 1.248 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                                                         ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.279      ; 1.721      ;
; 1.248 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|dffpipe_qe9:rs_brp|dffe10a[9]                               ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.275      ; 1.717      ;
; 1.248 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|dffpipe_qe9:rs_brp|dffe10a[10]                              ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.275      ; 1.717      ;
; 1.248 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe3|dffe4a[1]   ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.271      ; 1.713      ;
; 1.248 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe3|dffe4a[0]   ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.267      ; 1.709      ;
; 1.248 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe3|dffe4a[2]   ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.271      ; 1.713      ;
; 1.248 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe3|dffe4a[6]   ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.271      ; 1.713      ;
; 1.248 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe3|dffe4a[5]   ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.271      ; 1.713      ;
; 1.248 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe3|dffe4a[7]   ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.271      ; 1.713      ;
; 1.248 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe3|dffe4a[8]   ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.271      ; 1.713      ;
; 1.248 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe3|dffe4a[10]  ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.271      ; 1.713      ;
; 1.248 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe3|dffe4a[11]  ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.271      ; 1.713      ;
; 1.248 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|dffpipe_qe9:ws_brp|dffe10a[1]                               ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.267      ; 1.709      ;
; 1.248 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|dffpipe_qe9:ws_brp|dffe10a[2]                               ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.267      ; 1.709      ;
; 1.248 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|dffpipe_qe9:ws_brp|dffe10a[4]                               ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.267      ; 1.709      ;
; 1.248 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|dffpipe_qe9:ws_brp|dffe10a[5]                               ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.267      ; 1.709      ;
; 1.248 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|dffpipe_qe9:ws_brp|dffe10a[6]                               ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.267      ; 1.709      ;
; 1.248 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|dffpipe_qe9:ws_brp|dffe10a[7]                               ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.267      ; 1.709      ;
; 1.248 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|dffpipe_qe9:ws_bwp|dffe10a[8]                               ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.267      ; 1.709      ;
; 1.248 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|dffpipe_qe9:ws_brp|dffe10a[8]                               ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.267      ; 1.709      ;
; 1.248 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|dffpipe_qe9:ws_bwp|dffe10a[10]                              ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.267      ; 1.709      ;
; 1.248 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|dffpipe_qe9:ws_brp|dffe10a[10]                              ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.271      ; 1.713      ;
; 1.249 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.265      ; 1.708      ;
; 1.249 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|dffpipe_qe9:ws_bwp|dffe10a[6]                               ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.265      ; 1.708      ;
; 1.249 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|dffpipe_qe9:ws_bwp|dffe10a[7]                               ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.265      ; 1.708      ;
; 1.249 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|dffpipe_qe9:ws_bwp|dffe10a[9]                               ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.265      ; 1.708      ;
; 1.249 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[0]                                                                                        ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.275      ; 1.718      ;
; 1.249 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[1]                                                                                        ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.275      ; 1.718      ;
; 1.249 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[3]                                                                                        ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.275      ; 1.718      ;
; 1.249 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[4]                                                                                        ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.275      ; 1.718      ;
; 1.249 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[6]                                                                                        ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.275      ; 1.718      ;
; 1.249 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[7]                                                                                        ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.275      ; 1.718      ;
; 1.249 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[8]                                                                                        ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.275      ; 1.718      ;
; 1.249 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[9]                                                                                        ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.275      ; 1.718      ;
; 1.249 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[11]                                                                                       ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.275      ; 1.718      ;
; 1.249 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[12]                                                                                       ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.275      ; 1.718      ;
; 1.250 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe3|dffe4a[4]   ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.270      ; 1.714      ;
; 1.250 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe3|dffe4a[9]   ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.266      ; 1.710      ;
; 1.250 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe3|dffe4a[3]   ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.270      ; 1.714      ;
; 1.250 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[9]~_emulated                                                                                                      ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.274      ; 1.718      ;
; 1.250 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[14]~_emulated                                                                                                     ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.274      ; 1.718      ;
; 1.250 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[18]~_emulated                                                                                                     ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.276      ; 1.720      ;
; 1.250 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[21]~_emulated                                                                                                     ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.276      ; 1.720      ;
; 1.251 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.267      ; 1.712      ;
; 1.251 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22]~_emulated                                                                                                     ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.275      ; 1.720      ;
; 1.251 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[23]~_emulated                                                                                                     ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.275      ; 1.720      ;
; 1.252 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[3]                                                                                       ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.272      ; 1.718      ;
; 1.252 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[2]                                                                                       ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.272      ; 1.718      ;
; 1.252 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[1]                                                                                       ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.272      ; 1.718      ;
; 1.252 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[0]                                                                                       ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.272      ; 1.718      ;
; 1.252 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[6]                                                                                       ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.272      ; 1.718      ;
; 1.252 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[5]                                                                                       ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.272      ; 1.718      ;
; 1.252 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[4]                                                                                       ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.272      ; 1.718      ;
; 1.252 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[15]                                                                                      ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.272      ; 1.718      ;
; 1.252 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[6]                                                                                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.273      ; 1.719      ;
; 1.252 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[7]                                                                                           ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.273      ; 1.719      ;
+-------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                       ;
+-------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                                                                                                                                 ; Launch Clock ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+
; 1.249 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdptr_g[10]                                 ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.274      ; 1.717      ;
; 1.249 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdptr_g[11]                                 ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.274      ; 1.717      ;
; 1.251 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdemp_eq_comp_msb_aeb                       ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.285      ; 1.730      ;
; 1.252 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[0]                                                                                                       ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.265      ; 1.711      ;
; 1.252 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[1]                                                                                                       ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.265      ; 1.711      ;
; 1.252 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[2]                                                                                                       ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.265      ; 1.711      ;
; 1.252 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[3]                                                                                                       ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.265      ; 1.711      ;
; 1.252 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[4]                                                                                                       ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.265      ; 1.711      ;
; 1.252 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[5]                                                                                                       ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.265      ; 1.711      ;
; 1.252 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[6]                                                                                                       ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.265      ; 1.711      ;
; 1.252 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[7]                                                                                                       ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.265      ; 1.711      ;
; 1.252 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[8]                                                                                                       ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.265      ; 1.711      ;
; 1.252 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[9]                                                                                                       ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.265      ; 1.711      ;
; 1.252 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[10]                                                                                                      ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.265      ; 1.711      ;
; 1.252 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[11]                                                                                                      ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.265      ; 1.711      ;
; 1.252 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[12]                                                                                                      ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.265      ; 1.711      ;
; 1.252 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9      ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.268      ; 1.714      ;
; 1.252 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11     ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.268      ; 1.714      ;
; 1.252 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10     ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.268      ; 1.714      ;
; 1.254 ; sys_rst_n ; vga_driver:u_vga_driver|cnt_v[0]                                                                                                                                        ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.263      ; 1.711      ;
; 1.254 ; sys_rst_n ; vga_driver:u_vga_driver|cnt_v[1]                                                                                                                                        ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.263      ; 1.711      ;
; 1.254 ; sys_rst_n ; vga_driver:u_vga_driver|cnt_v[2]                                                                                                                                        ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.263      ; 1.711      ;
; 1.254 ; sys_rst_n ; vga_driver:u_vga_driver|cnt_v[4]                                                                                                                                        ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.263      ; 1.711      ;
; 1.254 ; sys_rst_n ; vga_driver:u_vga_driver|cnt_v[5]                                                                                                                                        ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.263      ; 1.711      ;
; 1.254 ; sys_rst_n ; vga_driver:u_vga_driver|cnt_v[6]                                                                                                                                        ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.263      ; 1.711      ;
; 1.254 ; sys_rst_n ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                                                        ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.263      ; 1.711      ;
; 1.254 ; sys_rst_n ; vga_driver:u_vga_driver|cnt_v[8]                                                                                                                                        ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.263      ; 1.711      ;
; 1.254 ; sys_rst_n ; vga_driver:u_vga_driver|cnt_v[9]                                                                                                                                        ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.263      ; 1.711      ;
; 1.254 ; sys_rst_n ; vga_driver:u_vga_driver|cnt_v[10]                                                                                                                                       ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.263      ; 1.711      ;
; 1.254 ; sys_rst_n ; vga_driver:u_vga_driver|cnt_v[3]                                                                                                                                        ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.263      ; 1.711      ;
; 1.257 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9      ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.274      ; 1.725      ;
; 1.257 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11     ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.274      ; 1.725      ;
; 1.257 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10     ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.274      ; 1.725      ;
; 1.258 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8      ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.265      ; 1.717      ;
; 1.258 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.265      ; 1.717      ;
; 1.259 ; sys_rst_n ; vga_driver:u_vga_driver|cnt_h[0]                                                                                                                                        ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.255      ; 1.708      ;
; 1.259 ; sys_rst_n ; vga_driver:u_vga_driver|cnt_h[1]                                                                                                                                        ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.255      ; 1.708      ;
; 1.259 ; sys_rst_n ; vga_driver:u_vga_driver|cnt_h[2]                                                                                                                                        ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.255      ; 1.708      ;
; 1.259 ; sys_rst_n ; vga_driver:u_vga_driver|cnt_h[3]                                                                                                                                        ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.255      ; 1.708      ;
; 1.259 ; sys_rst_n ; vga_driver:u_vga_driver|cnt_h[4]                                                                                                                                        ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.255      ; 1.708      ;
; 1.259 ; sys_rst_n ; vga_driver:u_vga_driver|cnt_h[5]                                                                                                                                        ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.255      ; 1.708      ;
; 1.259 ; sys_rst_n ; vga_driver:u_vga_driver|cnt_h[6]                                                                                                                                        ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.255      ; 1.708      ;
; 1.259 ; sys_rst_n ; vga_driver:u_vga_driver|cnt_h[8]                                                                                                                                        ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.255      ; 1.708      ;
; 1.259 ; sys_rst_n ; vga_driver:u_vga_driver|cnt_h[9]                                                                                                                                        ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.255      ; 1.708      ;
; 1.259 ; sys_rst_n ; vga_driver:u_vga_driver|cnt_h[10]                                                                                                                                       ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.255      ; 1.708      ;
; 1.259 ; sys_rst_n ; vga_driver:u_vga_driver|cnt_h[7]                                                                                                                                        ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.255      ; 1.708      ;
; 1.262 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdptr_g[0]                                  ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.256      ; 1.712      ;
; 1.262 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdptr_g[1]                                  ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.256      ; 1.712      ;
; 1.262 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdptr_g[5]                                  ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.256      ; 1.712      ;
; 1.262 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdptr_g[4]                                  ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.256      ; 1.712      ;
; 1.262 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdptr_g[2]                                  ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.256      ; 1.712      ;
; 1.262 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdptr_g[3]                                  ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.256      ; 1.712      ;
; 1.266 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[2] ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.248      ; 1.708      ;
; 1.266 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdptr_g[6]                                  ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.248      ; 1.708      ;
; 1.266 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdptr_g[7]                                  ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.248      ; 1.708      ;
; 1.266 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdptr_g[8]                                  ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.248      ; 1.708      ;
; 1.266 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdptr_g[9]                                  ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.248      ; 1.708      ;
; 1.268 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|clk_cnt[0]                                                                                                                 ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.260      ; 1.722      ;
; 1.268 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|clk_cnt[1]                                                                                                                 ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.260      ; 1.722      ;
; 1.268 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|clk_cnt[2]                                                                                                                 ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.260      ; 1.722      ;
; 1.268 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|clk_cnt[3]                                                                                                                 ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.260      ; 1.722      ;
; 1.268 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|clk_cnt[4]                                                                                                                 ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.260      ; 1.722      ;
; 1.268 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|clk_cnt[5]                                                                                                                 ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.260      ; 1.722      ;
; 1.268 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|clk_cnt[6]                                                                                                                 ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.260      ; 1.722      ;
; 1.268 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|clk_cnt[7]                                                                                                                 ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.260      ; 1.722      ;
; 1.268 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|clk_cnt[8]                                                                                                                 ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.260      ; 1.722      ;
; 1.268 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|clk_cnt[9]                                                                                                                 ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.260      ; 1.722      ;
; 1.449 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdptr_g[8]                                  ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 1.720      ;
; 1.449 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdptr_g[9]                                  ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 1.720      ;
; 1.449 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdptr_g[7]                                  ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 1.720      ;
; 1.449 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdptr_g[11]                                 ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 1.720      ;
; 1.449 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdptr_g[10]                                 ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 1.720      ;
; 1.449 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdptr_g[6]                                  ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 1.720      ;
; 1.452 ; sys_rst_n ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk                                                                                                                    ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 1.722      ;
; 1.452 ; sys_rst_n ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk                                                                                                                    ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 1.722      ;
; 1.458 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a0      ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.714      ;
; 1.458 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a1      ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.714      ;
; 1.458 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a4      ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.714      ;
; 1.458 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a7      ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.714      ;
; 1.458 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[1] ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.714      ;
; 1.458 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[0] ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.714      ;
; 1.458 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|parity4         ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.714      ;
; 1.458 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a5      ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.714      ;
; 1.458 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a6      ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.714      ;
; 1.458 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdptr_g[4]                                  ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.714      ;
; 1.458 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a1      ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.724      ;
; 1.458 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a2      ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.724      ;
; 1.458 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a3      ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.724      ;
; 1.458 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a4      ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.724      ;
; 1.458 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a5      ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.724      ;
; 1.458 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a6      ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.724      ;
; 1.458 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a7      ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.724      ;
; 1.458 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[1] ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.724      ;
; 1.458 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[2] ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.725      ;
; 1.458 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[0] ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.724      ;
; 1.458 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|parity4         ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.724      ;
; 1.458 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a0      ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.724      ;
; 1.459 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdptr_g[5]                                  ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.060      ; 1.713      ;
; 1.459 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdptr_g[2]                                  ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.060      ; 1.713      ;
; 1.459 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdptr_g[3]                                  ; sys_rst_n    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.060      ; 1.713      ;
+-------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'cam1_pclk'                                                                                                                                                                                                                     ;
+--------+--------------+----------------+-----------------+-----------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock     ; Clock Edge ; Target                                                                                                                                                                                ;
+--------+--------------+----------------+-----------------+-----------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; cam1_pclk ; Rise       ; cam1_pclk                                                                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam1_pclk ; Rise       ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|byte_flag                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam1_pclk ; Rise       ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam1_pclk ; Rise       ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam1_pclk ; Rise       ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam1_pclk ; Rise       ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam1_pclk ; Rise       ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam1_pclk ; Rise       ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam1_pclk ; Rise       ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam1_pclk ; Rise       ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam1_pclk ; Rise       ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam1_pclk ; Rise       ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam1_pclk ; Rise       ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam1_pclk ; Rise       ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam1_pclk ; Rise       ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam1_pclk ; Rise       ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam1_pclk ; Rise       ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam1_pclk ; Rise       ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam1_pclk ; Rise       ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam1_pclk ; Rise       ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam1_pclk ; Rise       ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam1_pclk ; Rise       ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam1_pclk ; Rise       ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam1_pclk ; Rise       ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam1_pclk ; Rise       ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam1_pclk ; Rise       ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam1_pclk ; Rise       ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam1_pclk ; Rise       ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam1_pclk ; Rise       ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam1_pclk ; Rise       ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam1_pclk ; Rise       ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam1_pclk ; Rise       ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam1_pclk ; Rise       ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam1_pclk ; Rise       ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[0]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[1]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[2]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[0]                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[10]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[11]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[1]                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[2]                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[3]                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[4]                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[5]                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[6]                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[7]                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[8]                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[9]                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[0]                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[10]                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[11]                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[1]                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[2]                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[3]                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[4]                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[5]                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[6]                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[7]                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[8]                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[9]                                                ;
; -0.174 ; 0.056        ; 0.230          ; Low Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ;
; -0.174 ; 0.056        ; 0.230          ; Low Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_we_reg        ;
; -0.172 ; 0.058        ; 0.230          ; Low Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_datain_reg0   ;
; -0.171 ; 0.059        ; 0.230          ; Low Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ;
; -0.171 ; 0.059        ; 0.230          ; Low Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_we_reg        ;
; -0.170 ; 0.060        ; 0.230          ; Low Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_datain_reg0   ;
; -0.164 ; 0.020        ; 0.184          ; Low Pulse Width ; cam1_pclk ; Rise       ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                                      ;
; -0.164 ; 0.020        ; 0.184          ; Low Pulse Width ; cam1_pclk ; Rise       ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                                                      ;
; -0.164 ; 0.020        ; 0.184          ; Low Pulse Width ; cam1_pclk ; Rise       ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                                                                      ;
; -0.164 ; 0.020        ; 0.184          ; Low Pulse Width ; cam1_pclk ; Rise       ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                                                                      ;
; -0.164 ; 0.020        ; 0.184          ; Low Pulse Width ; cam1_pclk ; Rise       ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]                                                                                                       ;
; -0.164 ; 0.020        ; 0.184          ; Low Pulse Width ; cam1_pclk ; Rise       ; cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]                                                                                                       ;
+--------+--------------+----------------+-----------------+-----------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'cam0_pclk'                                                                                                                                                                                                                     ;
+--------+--------------+----------------+-----------------+-----------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock     ; Clock Edge ; Target                                                                                                                                                                                ;
+--------+--------------+----------------+-----------------+-----------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; cam0_pclk ; Rise       ; cam0_pclk                                                                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam0_pclk ; Rise       ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|byte_flag                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam0_pclk ; Rise       ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam0_pclk ; Rise       ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam0_pclk ; Rise       ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam0_pclk ; Rise       ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam0_pclk ; Rise       ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam0_pclk ; Rise       ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam0_pclk ; Rise       ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam0_pclk ; Rise       ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam0_pclk ; Rise       ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam0_pclk ; Rise       ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam0_pclk ; Rise       ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam0_pclk ; Rise       ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam0_pclk ; Rise       ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam0_pclk ; Rise       ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam0_pclk ; Rise       ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam0_pclk ; Rise       ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam0_pclk ; Rise       ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam0_pclk ; Rise       ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam0_pclk ; Rise       ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam0_pclk ; Rise       ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam0_pclk ; Rise       ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam0_pclk ; Rise       ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam0_pclk ; Rise       ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam0_pclk ; Rise       ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam0_pclk ; Rise       ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam0_pclk ; Rise       ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam0_pclk ; Rise       ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam0_pclk ; Rise       ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam0_pclk ; Rise       ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam0_pclk ; Rise       ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam0_pclk ; Rise       ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam0_pclk ; Rise       ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[0]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[1]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[2]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[0]                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[10]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[11]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[1]                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[2]                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[3]                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[4]                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[5]                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[6]                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[7]                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[8]                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|delayed_wrptr_g[9]                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[0]                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[10]                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[11]                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[1]                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[2]                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[3]                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[4]                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[5]                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[6]                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[7]                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[8]                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|wrptr_g[9]                                                ;
; -0.180 ; 0.050        ; 0.230          ; Low Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ;
; -0.180 ; 0.050        ; 0.230          ; Low Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_we_reg        ;
; -0.178 ; 0.006        ; 0.184          ; Low Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1                    ;
; -0.178 ; 0.006        ; 0.184          ; Low Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2                    ;
; -0.178 ; 0.052        ; 0.230          ; Low Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_datain_reg0   ;
; -0.177 ; 0.053        ; 0.230          ; Low Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ;
; -0.177 ; 0.053        ; 0.230          ; Low Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_we_reg        ;
; -0.175 ; 0.055        ; 0.230          ; Low Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_datain_reg0   ;
; -0.169 ; 0.015        ; 0.184          ; Low Pulse Width ; cam0_pclk ; Rise       ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                                                      ;
; -0.169 ; 0.015        ; 0.184          ; Low Pulse Width ; cam0_pclk ; Rise       ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                                                                      ;
; -0.169 ; 0.015        ; 0.184          ; Low Pulse Width ; cam0_pclk ; Rise       ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                                                                      ;
; -0.169 ; 0.015        ; 0.184          ; Low Pulse Width ; cam0_pclk ; Rise       ; cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                                                                      ;
+--------+--------------+----------------+-----------------+-----------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'sys_rst_n'                                                                                                             ;
+--------+--------------+----------------+------------------+-----------+------------+------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                                       ;
+--------+--------------+----------------+------------------+-----------+------------+------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; sys_rst_n ; Rise       ; sys_rst_n                                                                    ;
; 0.120  ; 0.120        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sys_rst_n~input|o                                                            ;
; 0.125  ; 0.125        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; rst_n~0|combout                                                              ;
; 0.131  ; 0.131        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; rst_n~0|datad                                                                ;
; 0.140  ; 0.140        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; rst_n~0clkctrl|inclk[0]                                                      ;
; 0.140  ; 0.140        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; rst_n~0clkctrl|outclk                                                        ;
; 0.178  ; 0.178        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19]~49 ;
; 0.181  ; 0.181        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10]~13 ;
; 0.181  ; 0.181        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17]~41 ;
; 0.181  ; 0.181        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[20]~53 ;
; 0.181  ; 0.181        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[10]~13 ;
; 0.181  ; 0.181        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[12]~21 ;
; 0.181  ; 0.181        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[17]~41 ;
; 0.181  ; 0.181        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[18]~45 ;
; 0.181  ; 0.181        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[19]~49 ;
; 0.181  ; 0.181        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[20]~53 ;
; 0.181  ; 0.181        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[21]~57 ;
; 0.182  ; 0.182        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12]~21 ;
; 0.182  ; 0.182        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14]~29 ;
; 0.182  ; 0.182        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[21]~57 ;
; 0.182  ; 0.182        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22]~1  ;
; 0.182  ; 0.182        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]~9   ;
; 0.182  ; 0.182        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[14]~29 ;
; 0.182  ; 0.182        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[22]~1  ;
; 0.183  ; 0.183        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15]~33 ;
; 0.183  ; 0.183        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[16]~37 ;
; 0.183  ; 0.183        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[23]~5  ;
; 0.183  ; 0.183        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[15]~33 ;
; 0.183  ; 0.183        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[16]~37 ;
; 0.183  ; 0.183        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[23]~5  ;
; 0.183  ; 0.183        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[19]~49|datad                     ;
; 0.185  ; 0.185        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[17]~41|datad                     ;
; 0.185  ; 0.185        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[20]~53|datad                     ;
; 0.185  ; 0.185        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[10]~13|datad                     ;
; 0.185  ; 0.185        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[17]~41|datad                     ;
; 0.185  ; 0.185        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[18]~45|datad                     ;
; 0.185  ; 0.185        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[19]~49|datad                     ;
; 0.185  ; 0.185        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[20]~53|datad                     ;
; 0.185  ; 0.185        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[21]~57|datad                     ;
; 0.186  ; 0.186        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[10]~13|datad                     ;
; 0.186  ; 0.186        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[12]~21|datad                     ;
; 0.186  ; 0.186        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[14]~29|datad                     ;
; 0.186  ; 0.186        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[21]~57|datad                     ;
; 0.186  ; 0.186        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[9]~9|datad                       ;
; 0.186  ; 0.186        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[12]~21|datad                     ;
; 0.186  ; 0.186        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[14]~29|datad                     ;
; 0.187  ; 0.187        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[15]~33|datad                     ;
; 0.187  ; 0.187        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[16]~37|datad                     ;
; 0.187  ; 0.187        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[18]~45|datac                     ;
; 0.187  ; 0.187        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[22]~1|datad                      ;
; 0.187  ; 0.187        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[23]~5|datad                      ;
; 0.187  ; 0.187        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[15]~33|datad                     ;
; 0.187  ; 0.187        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[16]~37|datad                     ;
; 0.187  ; 0.187        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[22]~1|datad                      ;
; 0.187  ; 0.187        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[23]~5|datad                      ;
; 0.187  ; 0.187        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[9]~9|datac                       ;
; 0.190  ; 0.190        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18]~45 ;
; 0.190  ; 0.190        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[9]~9   ;
; 0.192  ; 0.192        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[13]~25|datac                     ;
; 0.193  ; 0.193        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[11]~17|datac                     ;
; 0.193  ; 0.193        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[11]~17|datac                     ;
; 0.193  ; 0.193        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[13]~25|datac                     ;
; 0.195  ; 0.195        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13]~25 ;
; 0.196  ; 0.196        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11]~17 ;
; 0.196  ; 0.196        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[11]~17 ;
; 0.196  ; 0.196        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[13]~25 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; sys_rst_n ; Rise       ; sys_rst_n~input|i                                                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sys_rst_n~input|i                                                            ;
; 0.804  ; 0.804        ; 0.000          ; High Pulse Width ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11]~17 ;
; 0.804  ; 0.804        ; 0.000          ; High Pulse Width ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13]~25 ;
; 0.804  ; 0.804        ; 0.000          ; High Pulse Width ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[11]~17 ;
; 0.804  ; 0.804        ; 0.000          ; High Pulse Width ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[13]~25 ;
; 0.807  ; 0.807        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[11]~17|datac                     ;
; 0.807  ; 0.807        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[13]~25|datac                     ;
; 0.807  ; 0.807        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[11]~17|datac                     ;
; 0.807  ; 0.807        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[13]~25|datac                     ;
; 0.808  ; 0.808        ; 0.000          ; High Pulse Width ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[9]~9   ;
; 0.810  ; 0.810        ; 0.000          ; High Pulse Width ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18]~45 ;
; 0.811  ; 0.811        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[9]~9|datac                       ;
; 0.812  ; 0.812        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[14]~29|datad                     ;
; 0.812  ; 0.812        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[15]~33|datad                     ;
; 0.812  ; 0.812        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[16]~37|datad                     ;
; 0.812  ; 0.812        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[23]~5|datad                      ;
; 0.812  ; 0.812        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[9]~9|datad                       ;
; 0.812  ; 0.812        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[14]~29|datad                     ;
; 0.812  ; 0.812        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[15]~33|datad                     ;
; 0.812  ; 0.812        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[16]~37|datad                     ;
; 0.812  ; 0.812        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[23]~5|datad                      ;
; 0.813  ; 0.813        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[12]~21|datad                     ;
; 0.813  ; 0.813        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[18]~45|datac                     ;
; 0.813  ; 0.813        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[21]~57|datad                     ;
; 0.813  ; 0.813        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[22]~1|datad                      ;
; 0.813  ; 0.813        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[22]~1|datad                      ;
; 0.814  ; 0.814        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[10]~13|datad                     ;
; 0.814  ; 0.814        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[17]~41|datad                     ;
; 0.814  ; 0.814        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[20]~53|datad                     ;
; 0.814  ; 0.814        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[10]~13|datad                     ;
; 0.814  ; 0.814        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[12]~21|datad                     ;
; 0.814  ; 0.814        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[17]~41|datad                     ;
; 0.814  ; 0.814        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[18]~45|datad                     ;
+--------+--------------+----------------+------------------+-----------+------------+------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk'                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                                                                                          ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[0]                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[10]                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[11]                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[12]                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[13]                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[14]                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[15]                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[1]                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[2]                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[3]                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[4]                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[5]                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[6]                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[7]                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[8]                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[9]                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[0]                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[1]                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[2]                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[3]                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[4]                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[5]                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[6]                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cur_state.st_addr16                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cur_state.st_addr8                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cur_state.st_data_wr                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cur_state.st_idle                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cur_state.st_sladdr                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cur_state.st_stop                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|data_wr_t[0]                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|data_wr_t[1]                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|data_wr_t[2]                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|data_wr_t[3]                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|data_wr_t[4]                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|data_wr_t[5]                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|data_wr_t[6]                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|data_wr_t[7]                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|i2c_done                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|scl                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|sda_dir                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|sda_out                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|st_done                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|Ram0~0                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_exec                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10]                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11]                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12]                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[13]                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[14]                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]                                                                    ;
; 0.197  ; 0.413        ; 0.216          ; High Pulse Width ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]                                                                      ;
; 0.197  ; 0.413        ; 0.216          ; High Pulse Width ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]                                                                      ;
; 0.197  ; 0.413        ; 0.216          ; High Pulse Width ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]                                                                      ;
; 0.197  ; 0.413        ; 0.216          ; High Pulse Width ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]                                                                      ;
; 0.197  ; 0.413        ; 0.216          ; High Pulse Width ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]                                                                      ;
; 0.197  ; 0.413        ; 0.216          ; High Pulse Width ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]                                                                      ;
; 0.197  ; 0.413        ; 0.216          ; High Pulse Width ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]                                                                      ;
; 0.199  ; 0.415        ; 0.216          ; High Pulse Width ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[10]                                                                                         ;
; 0.199  ; 0.415        ; 0.216          ; High Pulse Width ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[11]                                                                                         ;
; 0.199  ; 0.415        ; 0.216          ; High Pulse Width ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[12]                                                                                         ;
; 0.199  ; 0.415        ; 0.216          ; High Pulse Width ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[13]                                                                                         ;
; 0.199  ; 0.415        ; 0.216          ; High Pulse Width ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[15]                                                                                         ;
; 0.199  ; 0.415        ; 0.216          ; High Pulse Width ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[8]                                                                                          ;
; 0.199  ; 0.415        ; 0.216          ; High Pulse Width ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|addr_t[9]                                                                                          ;
; 0.199  ; 0.415        ; 0.216          ; High Pulse Width ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|data_wr_t[0]                                                                                       ;
; 0.199  ; 0.415        ; 0.216          ; High Pulse Width ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|data_wr_t[1]                                                                                       ;
; 0.199  ; 0.415        ; 0.216          ; High Pulse Width ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|data_wr_t[2]                                                                                       ;
; 0.199  ; 0.415        ; 0.216          ; High Pulse Width ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|data_wr_t[3]                                                                                       ;
; 0.199  ; 0.415        ; 0.216          ; High Pulse Width ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|data_wr_t[4]                                                                                       ;
; 0.199  ; 0.415        ; 0.216          ; High Pulse Width ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|data_wr_t[5]                                                                                       ;
; 0.199  ; 0.415        ; 0.216          ; High Pulse Width ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|data_wr_t[6]                                                                                       ;
; 0.199  ; 0.415        ; 0.216          ; High Pulse Width ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|data_wr_t[7]                                                                                       ;
; 0.199  ; 0.415        ; 0.216          ; High Pulse Width ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|i2c_done                                                                                           ;
; 0.199  ; 0.415        ; 0.216          ; High Pulse Width ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|Ram0~0                                                                               ;
; 0.199  ; 0.415        ; 0.216          ; High Pulse Width ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]                                                                    ;
; 0.199  ; 0.415        ; 0.216          ; High Pulse Width ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10]                                                                   ;
; 0.199  ; 0.415        ; 0.216          ; High Pulse Width ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11]                                                                   ;
; 0.199  ; 0.415        ; 0.216          ; High Pulse Width ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12]                                                                   ;
; 0.199  ; 0.415        ; 0.216          ; High Pulse Width ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[13]                                                                   ;
; 0.199  ; 0.415        ; 0.216          ; High Pulse Width ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[14]                                                                   ;
; 0.199  ; 0.415        ; 0.216          ; High Pulse Width ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]                                                                    ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk'                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                                                                                          ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[0]                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[10]                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[11]                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[12]                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[13]                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[14]                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[15]                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[1]                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[2]                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[3]                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[4]                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[5]                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[6]                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[7]                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[8]                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[9]                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[0]                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[1]                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[2]                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[3]                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[4]                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[5]                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[6]                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cur_state.st_addr16                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cur_state.st_addr8                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cur_state.st_data_wr                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cur_state.st_idle                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cur_state.st_sladdr                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cur_state.st_stop                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|data_wr_t[0]                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|data_wr_t[1]                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|data_wr_t[2]                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|data_wr_t[3]                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|data_wr_t[4]                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|data_wr_t[5]                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|data_wr_t[6]                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|data_wr_t[7]                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|i2c_done                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|scl                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|sda_dir                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|sda_out                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|st_done                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|Ram0~0                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_exec                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10]                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11]                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12]                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[13]                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[14]                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]                                                                    ;
; 0.198  ; 0.414        ; 0.216          ; High Pulse Width ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]                                                                      ;
; 0.198  ; 0.414        ; 0.216          ; High Pulse Width ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]                                                                      ;
; 0.198  ; 0.414        ; 0.216          ; High Pulse Width ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]                                                                      ;
; 0.198  ; 0.414        ; 0.216          ; High Pulse Width ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]                                                                      ;
; 0.198  ; 0.414        ; 0.216          ; High Pulse Width ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]                                                                      ;
; 0.198  ; 0.414        ; 0.216          ; High Pulse Width ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]                                                                      ;
; 0.198  ; 0.414        ; 0.216          ; High Pulse Width ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]                                                                      ;
; 0.201  ; 0.417        ; 0.216          ; High Pulse Width ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[0]                                                                                             ;
; 0.201  ; 0.417        ; 0.216          ; High Pulse Width ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[1]                                                                                             ;
; 0.201  ; 0.417        ; 0.216          ; High Pulse Width ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[2]                                                                                             ;
; 0.201  ; 0.417        ; 0.216          ; High Pulse Width ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[5]                                                                                             ;
; 0.201  ; 0.417        ; 0.216          ; High Pulse Width ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[6]                                                                                             ;
; 0.202  ; 0.418        ; 0.216          ; High Pulse Width ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|i2c_done                                                                                           ;
; 0.202  ; 0.418        ; 0.216          ; High Pulse Width ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|scl                                                                                                ;
; 0.202  ; 0.418        ; 0.216          ; High Pulse Width ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|sda_dir                                                                                            ;
; 0.203  ; 0.419        ; 0.216          ; High Pulse Width ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[0]                                                                                          ;
; 0.203  ; 0.419        ; 0.216          ; High Pulse Width ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[14]                                                                                         ;
; 0.203  ; 0.419        ; 0.216          ; High Pulse Width ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[1]                                                                                          ;
; 0.203  ; 0.419        ; 0.216          ; High Pulse Width ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[3]                                                                                          ;
; 0.203  ; 0.419        ; 0.216          ; High Pulse Width ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|addr_t[4]                                                                                          ;
; 0.203  ; 0.419        ; 0.216          ; High Pulse Width ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|data_wr_t[0]                                                                                       ;
; 0.203  ; 0.419        ; 0.216          ; High Pulse Width ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_exec                                                                             ;
; 0.203  ; 0.419        ; 0.216          ; High Pulse Width ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]                                                                      ;
; 0.203  ; 0.419        ; 0.216          ; High Pulse Width ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]                                                                    ;
; 0.203  ; 0.419        ; 0.216          ; High Pulse Width ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10]                                                                   ;
; 0.203  ; 0.419        ; 0.216          ; High Pulse Width ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11]                                                                   ;
; 0.203  ; 0.419        ; 0.216          ; High Pulse Width ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12]                                                                   ;
; 0.203  ; 0.419        ; 0.216          ; High Pulse Width ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[13]                                                                   ;
; 0.203  ; 0.419        ; 0.216          ; High Pulse Width ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[14]                                                                   ;
; 0.203  ; 0.419        ; 0.216          ; High Pulse Width ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]                                                                    ;
; 0.203  ; 0.419        ; 0.216          ; High Pulse Width ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]                                                                    ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                    ;
+-------+--------------+----------------+-----------------+-------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock                                                 ; Clock Edge ; Target                                                                                                                                                                                ;
+-------+--------------+----------------+-----------------+-------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.732 ; 4.962        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ;
; 4.732 ; 4.962        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_we_reg        ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_we_reg        ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_we_reg        ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_we_reg        ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_we_reg       ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_datain_reg0   ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_we_reg        ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[10]                          ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[11]                          ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[8]                           ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[9]                           ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~portb_address_reg0  ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_we_reg        ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[4]                           ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[5]                           ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[6]                           ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[7]                           ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~portb_address_reg0  ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_datain_reg0   ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_we_reg       ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_datain_reg0   ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_datain_reg0   ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_datain_reg0  ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_datain_reg0   ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[0]                           ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[12]                          ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[13]                          ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[14]                          ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[15]                          ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[1]                           ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[2]                           ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[3]                           ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~portb_address_reg0  ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~portb_address_reg0 ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[0]                           ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[10]                          ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[11]                          ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[12]                          ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[13]                          ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[14]                          ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[15]                          ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[1]                           ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[2]                           ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[3]                           ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[4]                           ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[5]                           ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[6]                           ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[7]                           ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[8]                           ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[9]                           ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~portb_address_reg0  ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~portb_address_reg0 ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~portb_address_reg0  ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~portb_address_reg0  ;
; 4.737 ; 4.967        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_datain_reg0   ;
; 4.738 ; 4.968        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_datain_reg0  ;
; 4.767 ; 4.951        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|dffpipe_qe9:rs_brp|dffe10a[2]                             ;
; 4.767 ; 4.951        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|dffpipe_qe9:rs_brp|dffe10a[4]                             ;
; 4.767 ; 4.951        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|dffpipe_qe9:rs_brp|dffe10a[5]                             ;
; 4.767 ; 4.951        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|dffpipe_qe9:rs_brp|dffe10a[6]                             ;
; 4.767 ; 4.951        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|dffpipe_qe9:rs_brp|dffe10a[7]                             ;
; 4.767 ; 4.951        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|dffpipe_qe9:rs_brp|dffe10a[8]                             ;
; 4.767 ; 4.951        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|dffpipe_qe9:rs_bwp|dffe10a[2]                             ;
; 4.767 ; 4.951        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|dffpipe_qe9:rs_bwp|dffe10a[5]                             ;
; 4.767 ; 4.951        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|dffpipe_qe9:rs_bwp|dffe10a[8]                             ;
; 4.768 ; 4.952        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[0]                                                                                         ;
; 4.768 ; 4.952        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[1]                                                                                         ;
; 4.768 ; 4.952        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[2]                                                                                         ;
; 4.768 ; 4.952        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[3]                                                                                         ;
; 4.768 ; 4.952        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[4]                                                                                         ;
; 4.768 ; 4.952        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[5]                                                                                         ;
; 4.768 ; 4.952        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[6]                                                                                         ;
; 4.768 ; 4.952        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[7]                                                                                         ;
; 4.768 ; 4.952        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[8]                                                                                         ;
; 4.768 ; 4.952        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[0]                                                                                        ;
; 4.768 ; 4.952        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[10]                                                                                    ;
; 4.768 ; 4.952        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[11]                                                                                    ;
; 4.768 ; 4.952        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[12]                                                                                    ;
; 4.768 ; 4.952        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[13]                                                                                    ;
; 4.768 ; 4.952        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[14]                                                                                    ;
; 4.768 ; 4.952        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[7]                                                                                     ;
; 4.768 ; 4.952        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[8]                                                                                     ;
; 4.768 ; 4.952        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[9]                                                                                     ;
; 4.769 ; 4.953        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[10]                                                                                        ;
; 4.769 ; 4.953        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[11]                                                                                        ;
; 4.769 ; 4.953        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[12]                                                                                        ;
; 4.769 ; 4.953        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[9]                                                                                         ;
; 4.769 ; 4.953        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_ba[0]                                                                                           ;
; 4.769 ; 4.953        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_ba[1]                                                                                           ;
; 4.769 ; 4.953        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[10]                                                                                     ;
; 4.769 ; 4.953        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[13]                                                                                     ;
; 4.769 ; 4.953        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[14]                                                                                     ;
+-------+--------------+----------------+-----------------+-------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                    ;
+-------+--------------+----------------+-----------------+-------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock                                                 ; Clock Edge ; Target                                                                                                                                                                                ;
+-------+--------------+----------------+-----------------+-------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.427 ; 7.657        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[12]                          ;
; 7.427 ; 7.657        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[13]                          ;
; 7.427 ; 7.657        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[14]                          ;
; 7.427 ; 7.657        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[15]                          ;
; 7.427 ; 7.657        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~portb_address_reg0 ;
; 7.428 ; 7.658        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[0]                           ;
; 7.428 ; 7.658        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[1]                           ;
; 7.428 ; 7.658        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[2]                           ;
; 7.428 ; 7.658        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[3]                           ;
; 7.428 ; 7.658        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~portb_address_reg0  ;
; 7.428 ; 7.658        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[0]                           ;
; 7.428 ; 7.658        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[10]                          ;
; 7.428 ; 7.658        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[11]                          ;
; 7.428 ; 7.658        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[1]                           ;
; 7.428 ; 7.658        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[2]                           ;
; 7.428 ; 7.658        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[3]                           ;
; 7.428 ; 7.658        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[4]                           ;
; 7.428 ; 7.658        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[5]                           ;
; 7.428 ; 7.658        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[6]                           ;
; 7.428 ; 7.658        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[7]                           ;
; 7.428 ; 7.658        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[8]                           ;
; 7.428 ; 7.658        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[9]                           ;
; 7.428 ; 7.658        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~portb_address_reg0  ;
; 7.428 ; 7.658        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~portb_address_reg0  ;
; 7.428 ; 7.658        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~portb_address_reg0  ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[4]                           ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[5]                           ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[6]                           ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[7]                           ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~portb_address_reg0  ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[12]                          ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[13]                          ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[14]                          ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[15]                          ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~portb_address_reg0 ;
; 7.430 ; 7.660        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[10]                          ;
; 7.430 ; 7.660        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[11]                          ;
; 7.430 ; 7.660        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[8]                           ;
; 7.430 ; 7.660        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|q_b[9]                           ;
; 7.430 ; 7.660        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~portb_address_reg0  ;
; 7.461 ; 7.645        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdptr_g[10]                                               ;
; 7.461 ; 7.645        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdptr_g[11]                                               ;
; 7.463 ; 7.647        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_v[0]                                                                                                                                                      ;
; 7.463 ; 7.647        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_v[10]                                                                                                                                                     ;
; 7.463 ; 7.647        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_v[1]                                                                                                                                                      ;
; 7.463 ; 7.647        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_v[2]                                                                                                                                                      ;
; 7.463 ; 7.647        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_v[3]                                                                                                                                                      ;
; 7.463 ; 7.647        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_v[4]                                                                                                                                                      ;
; 7.463 ; 7.647        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_v[5]                                                                                                                                                      ;
; 7.463 ; 7.647        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_v[6]                                                                                                                                                      ;
; 7.463 ; 7.647        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                                                                      ;
; 7.463 ; 7.647        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_v[8]                                                                                                                                                      ;
; 7.463 ; 7.647        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_v[9]                                                                                                                                                      ;
; 7.465 ; 7.649        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[0]                                                                                                                     ;
; 7.465 ; 7.649        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[10]                                                                                                                    ;
; 7.465 ; 7.649        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[11]                                                                                                                    ;
; 7.465 ; 7.649        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[12]                                                                                                                    ;
; 7.465 ; 7.649        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[1]                                                                                                                     ;
; 7.465 ; 7.649        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[2]                                                                                                                     ;
; 7.465 ; 7.649        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[3]                                                                                                                     ;
; 7.465 ; 7.649        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[4]                                                                                                                     ;
; 7.465 ; 7.649        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[5]                                                                                                                     ;
; 7.465 ; 7.649        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[6]                                                                                                                     ;
; 7.465 ; 7.649        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[7]                                                                                                                     ;
; 7.465 ; 7.649        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[8]                                                                                                                     ;
; 7.465 ; 7.649        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[9]                                                                                                                     ;
; 7.465 ; 7.649        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdemp_eq_comp_msb_aeb                                     ;
; 7.465 ; 7.649        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10                   ;
; 7.465 ; 7.649        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11                   ;
; 7.465 ; 7.649        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9                    ;
; 7.466 ; 7.650        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_h[0]                                                                                                                                                      ;
; 7.466 ; 7.650        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_h[10]                                                                                                                                                     ;
; 7.466 ; 7.650        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_h[1]                                                                                                                                                      ;
; 7.466 ; 7.650        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_h[2]                                                                                                                                                      ;
; 7.466 ; 7.650        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_h[3]                                                                                                                                                      ;
; 7.466 ; 7.650        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_h[4]                                                                                                                                                      ;
; 7.466 ; 7.650        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_h[5]                                                                                                                                                      ;
; 7.466 ; 7.650        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_h[6]                                                                                                                                                      ;
; 7.466 ; 7.650        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_h[7]                                                                                                                                                      ;
; 7.466 ; 7.650        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_h[8]                                                                                                                                                      ;
; 7.466 ; 7.650        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_h[9]                                                                                                                                                      ;
; 7.467 ; 7.651        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10                   ;
; 7.467 ; 7.651        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11                   ;
; 7.467 ; 7.651        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8                    ;
; 7.467 ; 7.651        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9                    ;
; 7.467 ; 7.651        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ;
; 7.473 ; 7.657        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[2]               ;
; 7.473 ; 7.657        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdptr_g[6]                                                ;
; 7.473 ; 7.657        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdptr_g[7]                                                ;
; 7.473 ; 7.657        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdptr_g[8]                                                ;
; 7.473 ; 7.657        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdptr_g[9]                                                ;
; 7.475 ; 7.659        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|clk_cnt[0]                                                                                                                               ;
; 7.475 ; 7.659        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|clk_cnt[1]                                                                                                                               ;
; 7.475 ; 7.659        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|clk_cnt[2]                                                                                                                               ;
; 7.475 ; 7.659        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|clk_cnt[3]                                                                                                                               ;
; 7.475 ; 7.659        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|clk_cnt[4]                                                                                                                               ;
; 7.475 ; 7.659        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|clk_cnt[5]                                                                                                                               ;
; 7.475 ; 7.659        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|clk_cnt[6]                                                                                                                               ;
; 7.475 ; 7.659        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|clk_cnt[7]                                                                                                                               ;
; 7.475 ; 7.659        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|clk_cnt[8]                                                                                                                               ;
+-------+--------------+----------------+-----------------+-------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'sys_clk'                                                                                                ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                          ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------+
; 9.594  ; 9.594        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.594  ; 9.594        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.594  ; 9.594        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2]           ;
; 9.594  ; 9.594        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.620  ; 9.620        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|o                                                 ;
; 9.622  ; 9.622        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|i                                                 ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|i                                                 ;
; 10.377 ; 10.377       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.380 ; 10.380       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|o                                                 ;
; 10.404 ; 10.404       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.404 ; 10.404       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.404 ; 10.404       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2]           ;
; 10.404 ; 10.404       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; sys_clk ; Rise       ; sys_clk                                                         ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                       ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+
; cam0_data[*]    ; cam0_pclk  ; 1.766 ; 2.490 ; Rise       ; cam0_pclk                                             ;
;  cam0_data[0]   ; cam0_pclk  ; 1.766 ; 2.490 ; Rise       ; cam0_pclk                                             ;
;  cam0_data[1]   ; cam0_pclk  ; 1.137 ; 1.784 ; Rise       ; cam0_pclk                                             ;
;  cam0_data[2]   ; cam0_pclk  ; 1.332 ; 2.016 ; Rise       ; cam0_pclk                                             ;
;  cam0_data[3]   ; cam0_pclk  ; 1.291 ; 1.947 ; Rise       ; cam0_pclk                                             ;
;  cam0_data[4]   ; cam0_pclk  ; 1.144 ; 1.791 ; Rise       ; cam0_pclk                                             ;
;  cam0_data[5]   ; cam0_pclk  ; 1.042 ; 1.678 ; Rise       ; cam0_pclk                                             ;
;  cam0_data[6]   ; cam0_pclk  ; 1.115 ; 1.735 ; Rise       ; cam0_pclk                                             ;
;  cam0_data[7]   ; cam0_pclk  ; 1.041 ; 1.667 ; Rise       ; cam0_pclk                                             ;
; cam0_href       ; cam0_pclk  ; 1.869 ; 2.566 ; Rise       ; cam0_pclk                                             ;
; cam0_vsync      ; cam0_pclk  ; 1.189 ; 1.862 ; Rise       ; cam0_pclk                                             ;
; cam1_data[*]    ; cam1_pclk  ; 1.645 ; 2.325 ; Rise       ; cam1_pclk                                             ;
;  cam1_data[0]   ; cam1_pclk  ; 1.296 ; 1.978 ; Rise       ; cam1_pclk                                             ;
;  cam1_data[1]   ; cam1_pclk  ; 1.593 ; 2.317 ; Rise       ; cam1_pclk                                             ;
;  cam1_data[2]   ; cam1_pclk  ; 1.567 ; 2.264 ; Rise       ; cam1_pclk                                             ;
;  cam1_data[3]   ; cam1_pclk  ; 1.448 ; 2.097 ; Rise       ; cam1_pclk                                             ;
;  cam1_data[4]   ; cam1_pclk  ; 1.470 ; 2.147 ; Rise       ; cam1_pclk                                             ;
;  cam1_data[5]   ; cam1_pclk  ; 1.641 ; 2.310 ; Rise       ; cam1_pclk                                             ;
;  cam1_data[6]   ; cam1_pclk  ; 1.645 ; 2.325 ; Rise       ; cam1_pclk                                             ;
;  cam1_data[7]   ; cam1_pclk  ; 1.555 ; 2.236 ; Rise       ; cam1_pclk                                             ;
; cam1_href       ; cam1_pclk  ; 1.893 ; 2.609 ; Rise       ; cam1_pclk                                             ;
; cam1_vsync      ; cam1_pclk  ; 1.004 ; 1.604 ; Rise       ; cam1_pclk                                             ;
; sdram_data[*]   ; sys_clk    ; 2.538 ; 3.186 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 2.447 ; 3.114 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 2.538 ; 3.182 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 2.397 ; 3.028 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 2.510 ; 3.186 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 2.359 ; 2.995 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 2.405 ; 3.026 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 2.447 ; 3.117 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 2.404 ; 3.042 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 2.349 ; 2.965 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 2.240 ; 2.844 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 2.465 ; 3.101 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 2.254 ; 2.868 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 2.320 ; 2.922 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 2.311 ; 2.915 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 2.212 ; 2.803 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 2.423 ; 3.048 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sys_rst_n       ; sys_clk    ; 2.320 ; 2.546 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                          ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------------+
; cam0_data[*]    ; cam0_pclk  ; -0.769 ; -1.386 ; Rise       ; cam0_pclk                                             ;
;  cam0_data[0]   ; cam0_pclk  ; -0.939 ; -1.582 ; Rise       ; cam0_pclk                                             ;
;  cam0_data[1]   ; cam0_pclk  ; -0.842 ; -1.450 ; Rise       ; cam0_pclk                                             ;
;  cam0_data[2]   ; cam0_pclk  ; -1.028 ; -1.673 ; Rise       ; cam0_pclk                                             ;
;  cam0_data[3]   ; cam0_pclk  ; -1.064 ; -1.691 ; Rise       ; cam0_pclk                                             ;
;  cam0_data[4]   ; cam0_pclk  ; -0.924 ; -1.542 ; Rise       ; cam0_pclk                                             ;
;  cam0_data[5]   ; cam0_pclk  ; -0.806 ; -1.425 ; Rise       ; cam0_pclk                                             ;
;  cam0_data[6]   ; cam0_pclk  ; -0.769 ; -1.386 ; Rise       ; cam0_pclk                                             ;
;  cam0_data[7]   ; cam0_pclk  ; -0.824 ; -1.422 ; Rise       ; cam0_pclk                                             ;
; cam0_href       ; cam0_pclk  ; -0.884 ; -1.528 ; Rise       ; cam0_pclk                                             ;
; cam0_vsync      ; cam0_pclk  ; -0.966 ; -1.621 ; Rise       ; cam0_pclk                                             ;
; cam1_data[*]    ; cam1_pclk  ; -0.845 ; -1.451 ; Rise       ; cam1_pclk                                             ;
;  cam1_data[0]   ; cam1_pclk  ; -1.049 ; -1.701 ; Rise       ; cam1_pclk                                             ;
;  cam1_data[1]   ; cam1_pclk  ; -1.251 ; -1.954 ; Rise       ; cam1_pclk                                             ;
;  cam1_data[2]   ; cam1_pclk  ; -0.977 ; -1.625 ; Rise       ; cam1_pclk                                             ;
;  cam1_data[3]   ; cam1_pclk  ; -0.902 ; -1.520 ; Rise       ; cam1_pclk                                             ;
;  cam1_data[4]   ; cam1_pclk  ; -0.890 ; -1.511 ; Rise       ; cam1_pclk                                             ;
;  cam1_data[5]   ; cam1_pclk  ; -0.960 ; -1.572 ; Rise       ; cam1_pclk                                             ;
;  cam1_data[6]   ; cam1_pclk  ; -0.845 ; -1.451 ; Rise       ; cam1_pclk                                             ;
;  cam1_data[7]   ; cam1_pclk  ; -0.971 ; -1.597 ; Rise       ; cam1_pclk                                             ;
; cam1_href       ; cam1_pclk  ; -0.903 ; -1.555 ; Rise       ; cam1_pclk                                             ;
; cam1_vsync      ; cam1_pclk  ; -0.793 ; -1.383 ; Rise       ; cam1_pclk                                             ;
; sdram_data[*]   ; sys_clk    ; -1.838 ; -2.422 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; -2.064 ; -2.719 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; -2.149 ; -2.784 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; -2.014 ; -2.637 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; -2.122 ; -2.787 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; -1.978 ; -2.604 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; -2.022 ; -2.634 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; -2.064 ; -2.722 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; -2.022 ; -2.652 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; -1.970 ; -2.578 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; -1.865 ; -2.461 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; -2.081 ; -2.708 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; -1.878 ; -2.484 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; -1.942 ; -2.537 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; -1.933 ; -2.530 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; -1.838 ; -2.422 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; -2.039 ; -2.656 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sys_rst_n       ; sys_clk    ; -1.442 ; -1.674 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                         ;
+-----------------+------------------------------------------------------+--------+--------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port                                           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+-----------------+------------------------------------------------------+--------+--------+------------+-------------------------------------------------------+
; cam0_scl        ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 3.538  ; 3.456  ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk  ;
; cam0_sda        ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 3.881  ; 3.784  ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk  ;
; cam1_scl        ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 4.142  ; 4.024  ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk  ;
; cam1_sda        ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 4.165  ; 3.998  ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk  ;
; sdram_addr[*]   ; sys_clk                                              ; 3.604  ; 3.451  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[0]  ; sys_clk                                              ; 2.761  ; 2.652  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[1]  ; sys_clk                                              ; 2.791  ; 2.682  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[2]  ; sys_clk                                              ; 2.623  ; 2.542  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[3]  ; sys_clk                                              ; 2.478  ; 2.407  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[4]  ; sys_clk                                              ; 2.652  ; 2.565  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[5]  ; sys_clk                                              ; 2.888  ; 2.781  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[6]  ; sys_clk                                              ; 2.474  ; 2.403  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[7]  ; sys_clk                                              ; 2.680  ; 2.569  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[8]  ; sys_clk                                              ; 2.627  ; 2.530  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[9]  ; sys_clk                                              ; 2.605  ; 2.501  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[10] ; sys_clk                                              ; 3.604  ; 3.451  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[11] ; sys_clk                                              ; 2.617  ; 2.511  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[12] ; sys_clk                                              ; 2.415  ; 2.338  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba[*]     ; sys_clk                                              ; 2.630  ; 2.539  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[0]    ; sys_clk                                              ; 2.630  ; 2.539  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[1]    ; sys_clk                                              ; 2.477  ; 2.397  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n     ; sys_clk                                              ; 2.294  ; 2.205  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cke       ; sys_clk                                              ; 2.243  ; 2.310  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cs_n      ; sys_clk                                              ; 2.244  ; 2.204  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]   ; sys_clk                                              ; 3.296  ; 3.427  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk                                              ; 2.561  ; 2.643  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk                                              ; 2.548  ; 2.646  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk                                              ; 2.479  ; 2.554  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk                                              ; 2.485  ; 2.572  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk                                              ; 2.333  ; 2.392  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk                                              ; 3.296  ; 3.427  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk                                              ; 2.434  ; 2.511  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk                                              ; 2.512  ; 2.604  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk                                              ; 2.581  ; 2.688  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk                                              ; 2.194  ; 2.242  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk                                              ; 2.492  ; 2.589  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk                                              ; 2.409  ; 2.503  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk                                              ; 2.254  ; 2.320  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk                                              ; 2.402  ; 2.488  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk                                              ; 2.402  ; 2.484  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk                                              ; 2.382  ; 2.470  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n     ; sys_clk                                              ; 2.307  ; 2.227  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n      ; sys_clk                                              ; 2.395  ; 2.324  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk       ; sys_clk                                              ; -0.576 ;        ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_clk       ; sys_clk                                              ;        ; -0.530 ; Fall       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; vga_hs          ; sys_clk                                              ; 3.434  ; 3.560  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
; vga_rgb[*]      ; sys_clk                                              ; 5.564  ; 5.786  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[0]     ; sys_clk                                              ; 5.062  ; 5.194  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[1]     ; sys_clk                                              ; 5.080  ; 5.211  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[2]     ; sys_clk                                              ; 5.085  ; 5.214  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[3]     ; sys_clk                                              ; 5.013  ; 5.125  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[4]     ; sys_clk                                              ; 5.047  ; 5.158  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[5]     ; sys_clk                                              ; 5.130  ; 5.294  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[6]     ; sys_clk                                              ; 5.564  ; 5.786  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[7]     ; sys_clk                                              ; 5.081  ; 5.232  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[8]     ; sys_clk                                              ; 5.114  ; 5.274  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[9]     ; sys_clk                                              ; 5.304  ; 5.498  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[10]    ; sys_clk                                              ; 5.247  ; 5.423  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[11]    ; sys_clk                                              ; 5.507  ; 5.709  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[12]    ; sys_clk                                              ; 4.970  ; 5.116  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[13]    ; sys_clk                                              ; 4.962  ; 5.107  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[14]    ; sys_clk                                              ; 4.985  ; 5.123  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[15]    ; sys_clk                                              ; 4.958  ; 5.093  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
; vga_vs          ; sys_clk                                              ; 3.167  ; 3.302  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+------------------------------------------------------+--------+--------+------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                 ;
+-----------------+------------------------------------------------------+--------+--------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port                                           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+-----------------+------------------------------------------------------+--------+--------+------------+-------------------------------------------------------+
; cam0_scl        ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 3.407  ; 3.328  ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk  ;
; cam0_sda        ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 3.738  ; 3.644  ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk  ;
; cam1_scl        ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 3.988  ; 3.874  ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk  ;
; cam1_sda        ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 4.010  ; 3.849  ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk  ;
; sdram_addr[*]   ; sys_clk                                              ; 2.143  ; 2.068  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[0]  ; sys_clk                                              ; 2.472  ; 2.367  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[1]  ; sys_clk                                              ; 2.499  ; 2.394  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[2]  ; sys_clk                                              ; 2.338  ; 2.260  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[3]  ; sys_clk                                              ; 2.199  ; 2.130  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[4]  ; sys_clk                                              ; 2.367  ; 2.283  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[5]  ; sys_clk                                              ; 2.595  ; 2.492  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[6]  ; sys_clk                                              ; 2.197  ; 2.129  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[7]  ; sys_clk                                              ; 2.397  ; 2.290  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[8]  ; sys_clk                                              ; 2.347  ; 2.253  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[9]  ; sys_clk                                              ; 2.325  ; 2.224  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[10] ; sys_clk                                              ; 3.320  ; 3.171  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[11] ; sys_clk                                              ; 2.336  ; 2.234  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[12] ; sys_clk                                              ; 2.143  ; 2.068  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba[*]     ; sys_clk                                              ; 2.200  ; 2.123  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[0]    ; sys_clk                                              ; 2.347  ; 2.259  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[1]    ; sys_clk                                              ; 2.200  ; 2.123  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n     ; sys_clk                                              ; 2.027  ; 1.940  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cke       ; sys_clk                                              ; 1.976  ; 2.042  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cs_n      ; sys_clk                                              ; 1.975  ; 1.936  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]   ; sys_clk                                              ; 1.927  ; 1.973  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk                                              ; 2.278  ; 2.357  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk                                              ; 2.267  ; 2.362  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk                                              ; 2.201  ; 2.273  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk                                              ; 2.206  ; 2.290  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk                                              ; 2.060  ; 2.117  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk                                              ; 3.022  ; 3.151  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk                                              ; 2.156  ; 2.230  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk                                              ; 2.233  ; 2.321  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk                                              ; 2.301  ; 2.405  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk                                              ; 1.927  ; 1.973  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk                                              ; 2.216  ; 2.310  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk                                              ; 2.135  ; 2.227  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk                                              ; 1.987  ; 2.051  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk                                              ; 2.128  ; 2.212  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk                                              ; 2.129  ; 2.208  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk                                              ; 2.110  ; 2.195  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n     ; sys_clk                                              ; 2.036  ; 1.959  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n      ; sys_clk                                              ; 2.120  ; 2.052  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk       ; sys_clk                                              ; -0.811 ;        ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_clk       ; sys_clk                                              ;        ; -0.766 ; Fall       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; vga_hs          ; sys_clk                                              ; 2.585  ; 2.695  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
; vga_rgb[*]      ; sys_clk                                              ; 2.791  ; 2.920  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[0]     ; sys_clk                                              ; 3.031  ; 3.195  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[1]     ; sys_clk                                              ; 3.055  ; 3.231  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[2]     ; sys_clk                                              ; 3.060  ; 3.217  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[3]     ; sys_clk                                              ; 2.977  ; 3.120  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[4]     ; sys_clk                                              ; 3.173  ; 3.334  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[5]     ; sys_clk                                              ; 3.082  ; 3.174  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[6]     ; sys_clk                                              ; 3.154  ; 3.332  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[7]     ; sys_clk                                              ; 3.054  ; 3.233  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[8]     ; sys_clk                                              ; 3.020  ; 3.161  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[9]     ; sys_clk                                              ; 3.273  ; 3.471  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[10]    ; sys_clk                                              ; 3.218  ; 3.311  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[11]    ; sys_clk                                              ; 3.044  ; 3.203  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[12]    ; sys_clk                                              ; 2.791  ; 2.920  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[13]    ; sys_clk                                              ; 2.919  ; 3.004  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[14]    ; sys_clk                                              ; 2.958  ; 3.015  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[15]    ; sys_clk                                              ; 2.942  ; 2.996  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
; vga_vs          ; sys_clk                                              ; 2.479  ; 2.589  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+------------------------------------------------------+--------+--------+------------+-------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                                                         ;
+-----------------+------------------------------------------------------+-------+-------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port                                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+-----------------+------------------------------------------------------+-------+-------+------------+-------------------------------------------------------+
; cam0_sda        ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 3.699 ; 3.685 ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk  ;
; cam1_sda        ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 4.319 ; 4.305 ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk  ;
; sdram_data[*]   ; sys_clk                                              ; 2.391 ; 2.378 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk                                              ; 2.623 ; 2.609 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk                                              ; 2.603 ; 2.590 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk                                              ; 2.567 ; 2.554 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk                                              ; 2.579 ; 2.566 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk                                              ; 2.391 ; 2.378 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk                                              ; 3.342 ; 3.377 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk                                              ; 2.623 ; 2.609 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk                                              ; 2.579 ; 2.566 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk                                              ; 2.617 ; 2.616 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk                                              ; 2.574 ; 2.561 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk                                              ; 2.629 ; 2.628 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk                                              ; 2.636 ; 2.635 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk                                              ; 2.629 ; 2.628 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk                                              ; 2.629 ; 2.628 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk                                              ; 2.446 ; 2.445 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk                                              ; 2.446 ; 2.445 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------------------------------------------------+-------+-------+------------+-------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                                                 ;
+-----------------+------------------------------------------------------+-------+-------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port                                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+-----------------+------------------------------------------------------+-------+-------+------------+-------------------------------------------------------+
; cam0_sda        ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 3.563 ; 3.549 ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk  ;
; cam1_sda        ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 4.158 ; 4.144 ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk  ;
; sdram_data[*]   ; sys_clk                                              ; 2.123 ; 2.110 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk                                              ; 2.339 ; 2.325 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk                                              ; 2.326 ; 2.313 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk                                              ; 2.292 ; 2.279 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk                                              ; 2.303 ; 2.290 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk                                              ; 2.123 ; 2.110 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk                                              ; 3.073 ; 3.108 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk                                              ; 2.339 ; 2.325 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk                                              ; 2.303 ; 2.290 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk                                              ; 2.342 ; 2.341 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk                                              ; 2.299 ; 2.286 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk                                              ; 2.354 ; 2.353 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk                                              ; 2.360 ; 2.359 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk                                              ; 2.354 ; 2.353 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk                                              ; 2.354 ; 2.353 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk                                              ; 2.178 ; 2.177 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk                                              ; 2.178 ; 2.177 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------------------------------------------------+-------+-------+------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                                                ;
+-----------------+------------------------------------------------------+-----------+-----------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port                                           ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                       ;
+-----------------+------------------------------------------------------+-----------+-----------+------------+-------------------------------------------------------+
; cam0_sda        ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 3.768     ; 3.782     ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk  ;
; cam1_sda        ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 4.482     ; 4.496     ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk  ;
; sdram_data[*]   ; sys_clk                                              ; 2.447     ; 2.460     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk                                              ; 2.698     ; 2.712     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk                                              ; 2.692     ; 2.705     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk                                              ; 2.646     ; 2.659     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk                                              ; 2.657     ; 2.670     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk                                              ; 2.447     ; 2.460     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk                                              ; 3.445     ; 3.410     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk                                              ; 2.698     ; 2.712     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk                                              ; 2.657     ; 2.670     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk                                              ; 2.704     ; 2.705     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk                                              ; 2.648     ; 2.661     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk                                              ; 2.715     ; 2.716     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk                                              ; 2.723     ; 2.724     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk                                              ; 2.715     ; 2.716     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk                                              ; 2.715     ; 2.716     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk                                              ; 2.514     ; 2.515     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk                                              ; 2.514     ; 2.515     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------------------------------------------------+-----------+-----------+------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                                                        ;
+-----------------+------------------------------------------------------+-----------+-----------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port                                           ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                       ;
+-----------------+------------------------------------------------------+-----------+-----------+------------+-------------------------------------------------------+
; cam0_sda        ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 3.628     ; 3.642     ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk  ;
; cam1_sda        ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 4.314     ; 4.328     ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk  ;
; sdram_data[*]   ; sys_clk                                              ; 2.176     ; 2.189     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk                                              ; 2.410     ; 2.424     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk                                              ; 2.411     ; 2.424     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk                                              ; 2.368     ; 2.381     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk                                              ; 2.378     ; 2.391     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk                                              ; 2.176     ; 2.189     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk                                              ; 3.174     ; 3.139     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk                                              ; 2.410     ; 2.424     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk                                              ; 2.378     ; 2.391     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk                                              ; 2.425     ; 2.426     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk                                              ; 2.370     ; 2.383     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk                                              ; 2.436     ; 2.437     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk                                              ; 2.444     ; 2.445     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk                                              ; 2.436     ; 2.437     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk                                              ; 2.436     ; 2.437     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk                                              ; 2.243     ; 2.244     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk                                              ; 2.243     ; 2.244     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------------------------------------------------+-----------+-----------+------------+-------------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                     ;
+--------------------------------------------------------+----------+---------+-----------+---------+---------------------+
; Clock                                                  ; Setup    ; Hold    ; Recovery  ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------------+----------+---------+-----------+---------+---------------------+
; Worst-case Slack                                       ; -4.982   ; -1.629  ; -4.405    ; -0.264  ; -3.201              ;
;  cam0_pclk                                             ; -3.110   ; -0.816  ; -2.353    ; -0.181  ; -3.201              ;
;  cam1_pclk                                             ; -3.228   ; -1.629  ; -1.759    ; -0.264  ; -3.201              ;
;  cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk  ; -4.342   ; 0.175   ; -1.113    ; 0.548   ; -3.201              ;
;  cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk  ; -4.457   ; 0.176   ; -1.117    ; 0.564   ; -3.201              ;
;  sys_clk                                               ; N/A      ; N/A     ; N/A       ; N/A     ; 9.594               ;
;  sys_rst_n                                             ; -0.508   ; -1.064  ; N/A       ; N/A     ; -3.000              ;
;  u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; -4.982   ; 0.171   ; -3.908    ; 1.235   ; 4.666               ;
;  u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; -2.472   ; -0.334  ; -4.405    ; 1.249   ; 7.359               ;
; Design-wide TNS                                        ; -887.718 ; -29.616 ; -2629.85  ; -11.835 ; -517.676            ;
;  cam0_pclk                                             ; -136.737 ; -1.577  ; -103.463  ; -5.177  ; -152.991            ;
;  cam1_pclk                                             ; -128.794 ; -3.041  ; -73.409   ; -6.658  ; -153.051            ;
;  cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk  ; -191.517 ; 0.000   ; -52.797   ; 0.000   ; -104.317            ;
;  cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk  ; -216.157 ; 0.000   ; -56.806   ; 0.000   ; -104.317            ;
;  sys_clk                                               ; N/A      ; N/A     ; N/A       ; N/A     ; 0.000               ;
;  sys_rst_n                                             ; -10.815  ; -24.558 ; N/A       ; N/A     ; -3.000              ;
;  u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; -199.233 ; 0.000   ; -1761.528 ; 0.000   ; 0.000               ;
;  u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; -9.570   ; -0.668  ; -581.847  ; 0.000   ; 0.000               ;
+--------------------------------------------------------+----------+---------+-----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                       ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+
; cam0_data[*]    ; cam0_pclk  ; 3.819 ; 4.085 ; Rise       ; cam0_pclk                                             ;
;  cam0_data[0]   ; cam0_pclk  ; 3.819 ; 4.085 ; Rise       ; cam0_pclk                                             ;
;  cam0_data[1]   ; cam0_pclk  ; 2.267 ; 2.555 ; Rise       ; cam0_pclk                                             ;
;  cam0_data[2]   ; cam0_pclk  ; 2.721 ; 2.987 ; Rise       ; cam0_pclk                                             ;
;  cam0_data[3]   ; cam0_pclk  ; 2.690 ; 2.897 ; Rise       ; cam0_pclk                                             ;
;  cam0_data[4]   ; cam0_pclk  ; 2.316 ; 2.601 ; Rise       ; cam0_pclk                                             ;
;  cam0_data[5]   ; cam0_pclk  ; 2.017 ; 2.266 ; Rise       ; cam0_pclk                                             ;
;  cam0_data[6]   ; cam0_pclk  ; 2.289 ; 2.553 ; Rise       ; cam0_pclk                                             ;
;  cam0_data[7]   ; cam0_pclk  ; 2.053 ; 2.338 ; Rise       ; cam0_pclk                                             ;
; cam0_href       ; cam0_pclk  ; 4.059 ; 4.218 ; Rise       ; cam0_pclk                                             ;
; cam0_vsync      ; cam0_pclk  ; 2.342 ; 2.678 ; Rise       ; cam0_pclk                                             ;
; cam1_data[*]    ; cam1_pclk  ; 3.651 ; 3.777 ; Rise       ; cam1_pclk                                             ;
;  cam1_data[0]   ; cam1_pclk  ; 2.649 ; 2.915 ; Rise       ; cam1_pclk                                             ;
;  cam1_data[1]   ; cam1_pclk  ; 3.258 ; 3.559 ; Rise       ; cam1_pclk                                             ;
;  cam1_data[2]   ; cam1_pclk  ; 3.329 ; 3.608 ; Rise       ; cam1_pclk                                             ;
;  cam1_data[3]   ; cam1_pclk  ; 3.118 ; 3.256 ; Rise       ; cam1_pclk                                             ;
;  cam1_data[4]   ; cam1_pclk  ; 3.148 ; 3.396 ; Rise       ; cam1_pclk                                             ;
;  cam1_data[5]   ; cam1_pclk  ; 3.651 ; 3.777 ; Rise       ; cam1_pclk                                             ;
;  cam1_data[6]   ; cam1_pclk  ; 3.510 ; 3.701 ; Rise       ; cam1_pclk                                             ;
;  cam1_data[7]   ; cam1_pclk  ; 3.412 ; 3.585 ; Rise       ; cam1_pclk                                             ;
; cam1_href       ; cam1_pclk  ; 4.092 ; 4.299 ; Rise       ; cam1_pclk                                             ;
; cam1_vsync      ; cam1_pclk  ; 1.931 ; 2.209 ; Rise       ; cam1_pclk                                             ;
; sdram_data[*]   ; sys_clk    ; 5.281 ; 5.498 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 5.006 ; 5.328 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 5.281 ; 5.498 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 4.946 ; 5.220 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 5.188 ; 5.498 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 4.911 ; 5.163 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 4.947 ; 5.171 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 4.989 ; 5.323 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 4.987 ; 5.249 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 4.859 ; 5.103 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 4.610 ; 4.853 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 4.972 ; 5.223 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 4.648 ; 4.899 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 4.807 ; 5.005 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 4.815 ; 5.006 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 4.524 ; 4.762 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 5.005 ; 5.217 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sys_rst_n       ; sys_clk    ; 4.741 ; 4.969 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                          ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------------+
; cam0_data[*]    ; cam0_pclk  ; -0.769 ; -1.218 ; Rise       ; cam0_pclk                                             ;
;  cam0_data[0]   ; cam0_pclk  ; -0.939 ; -1.582 ; Rise       ; cam0_pclk                                             ;
;  cam0_data[1]   ; cam0_pclk  ; -0.842 ; -1.406 ; Rise       ; cam0_pclk                                             ;
;  cam0_data[2]   ; cam0_pclk  ; -1.028 ; -1.673 ; Rise       ; cam0_pclk                                             ;
;  cam0_data[3]   ; cam0_pclk  ; -1.064 ; -1.691 ; Rise       ; cam0_pclk                                             ;
;  cam0_data[4]   ; cam0_pclk  ; -0.924 ; -1.542 ; Rise       ; cam0_pclk                                             ;
;  cam0_data[5]   ; cam0_pclk  ; -0.806 ; -1.245 ; Rise       ; cam0_pclk                                             ;
;  cam0_data[6]   ; cam0_pclk  ; -0.769 ; -1.218 ; Rise       ; cam0_pclk                                             ;
;  cam0_data[7]   ; cam0_pclk  ; -0.824 ; -1.381 ; Rise       ; cam0_pclk                                             ;
; cam0_href       ; cam0_pclk  ; -0.884 ; -1.482 ; Rise       ; cam0_pclk                                             ;
; cam0_vsync      ; cam0_pclk  ; -0.966 ; -1.621 ; Rise       ; cam0_pclk                                             ;
; cam1_data[*]    ; cam1_pclk  ; -0.845 ; -1.378 ; Rise       ; cam1_pclk                                             ;
;  cam1_data[0]   ; cam1_pclk  ; -1.049 ; -1.701 ; Rise       ; cam1_pclk                                             ;
;  cam1_data[1]   ; cam1_pclk  ; -1.251 ; -1.954 ; Rise       ; cam1_pclk                                             ;
;  cam1_data[2]   ; cam1_pclk  ; -0.977 ; -1.625 ; Rise       ; cam1_pclk                                             ;
;  cam1_data[3]   ; cam1_pclk  ; -0.902 ; -1.406 ; Rise       ; cam1_pclk                                             ;
;  cam1_data[4]   ; cam1_pclk  ; -0.890 ; -1.487 ; Rise       ; cam1_pclk                                             ;
;  cam1_data[5]   ; cam1_pclk  ; -0.960 ; -1.572 ; Rise       ; cam1_pclk                                             ;
;  cam1_data[6]   ; cam1_pclk  ; -0.845 ; -1.378 ; Rise       ; cam1_pclk                                             ;
;  cam1_data[7]   ; cam1_pclk  ; -0.971 ; -1.597 ; Rise       ; cam1_pclk                                             ;
; cam1_href       ; cam1_pclk  ; -0.903 ; -1.463 ; Rise       ; cam1_pclk                                             ;
; cam1_vsync      ; cam1_pclk  ; -0.793 ; -1.277 ; Rise       ; cam1_pclk                                             ;
; sdram_data[*]   ; sys_clk    ; -1.838 ; -2.422 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; -2.064 ; -2.719 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; -2.149 ; -2.784 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; -2.014 ; -2.637 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; -2.122 ; -2.787 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; -1.978 ; -2.604 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; -2.022 ; -2.634 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; -2.064 ; -2.722 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; -2.022 ; -2.652 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; -1.970 ; -2.578 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; -1.865 ; -2.461 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; -2.081 ; -2.708 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; -1.878 ; -2.484 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; -1.942 ; -2.537 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; -1.933 ; -2.530 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; -1.838 ; -2.422 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; -2.039 ; -2.656 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sys_rst_n       ; sys_clk    ; -1.442 ; -1.674 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                         ;
+-----------------+------------------------------------------------------+--------+--------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port                                           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+-----------------+------------------------------------------------------+--------+--------+------------+-------------------------------------------------------+
; cam0_scl        ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 7.208  ; 7.349  ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk  ;
; cam0_sda        ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 7.917  ; 8.086  ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk  ;
; cam1_scl        ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 8.445  ; 8.681  ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk  ;
; cam1_sda        ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 8.418  ; 8.613  ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk  ;
; sdram_addr[*]   ; sys_clk                                              ; 7.172  ; 7.198  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[0]  ; sys_clk                                              ; 5.916  ; 5.982  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[1]  ; sys_clk                                              ; 5.918  ; 6.117  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[2]  ; sys_clk                                              ; 5.585  ; 5.731  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[3]  ; sys_clk                                              ; 5.322  ; 5.417  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[4]  ; sys_clk                                              ; 5.649  ; 5.809  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[5]  ; sys_clk                                              ; 6.059  ; 6.210  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[6]  ; sys_clk                                              ; 5.276  ; 5.387  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[7]  ; sys_clk                                              ; 5.676  ; 5.794  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[8]  ; sys_clk                                              ; 5.579  ; 5.688  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[9]  ; sys_clk                                              ; 5.524  ; 5.597  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[10] ; sys_clk                                              ; 7.172  ; 7.198  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[11] ; sys_clk                                              ; 5.545  ; 5.611  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[12] ; sys_clk                                              ; 5.159  ; 5.219  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba[*]     ; sys_clk                                              ; 5.619  ; 5.745  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[0]    ; sys_clk                                              ; 5.619  ; 5.745  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[1]    ; sys_clk                                              ; 5.318  ; 5.423  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n     ; sys_clk                                              ; 4.832  ; 4.916  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cke       ; sys_clk                                              ; 5.040  ; 4.968  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cs_n      ; sys_clk                                              ; 4.857  ; 4.954  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]   ; sys_clk                                              ; 6.824  ; 6.813  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk                                              ; 5.765  ; 5.618  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk                                              ; 5.768  ; 5.631  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk                                              ; 5.672  ; 5.485  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk                                              ; 5.640  ; 5.514  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk                                              ; 5.293  ; 5.173  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk                                              ; 6.824  ; 6.813  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk                                              ; 5.480  ; 5.373  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk                                              ; 5.690  ; 5.558  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk                                              ; 5.789  ; 5.678  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk                                              ; 4.959  ; 4.875  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk                                              ; 5.637  ; 5.516  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk                                              ; 5.439  ; 5.349  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk                                              ; 5.040  ; 4.980  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk                                              ; 5.443  ; 5.313  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk                                              ; 5.423  ; 5.302  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk                                              ; 5.355  ; 5.271  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n     ; sys_clk                                              ; 4.922  ; 5.037  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n      ; sys_clk                                              ; 5.186  ; 5.284  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk       ; sys_clk                                              ; 1.191  ;        ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_clk       ; sys_clk                                              ;        ; 1.083  ; Fall       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; vga_hs          ; sys_clk                                              ; 8.003  ; 7.755  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
; vga_rgb[*]      ; sys_clk                                              ; 12.815 ; 12.525 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[0]     ; sys_clk                                              ; 11.624 ; 11.335 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[1]     ; sys_clk                                              ; 11.653 ; 11.369 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[2]     ; sys_clk                                              ; 11.656 ; 11.389 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[3]     ; sys_clk                                              ; 11.508 ; 11.229 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[4]     ; sys_clk                                              ; 11.552 ; 11.252 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[5]     ; sys_clk                                              ; 11.748 ; 11.597 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[6]     ; sys_clk                                              ; 12.815 ; 12.525 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[7]     ; sys_clk                                              ; 11.697 ; 11.431 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[8]     ; sys_clk                                              ; 11.741 ; 11.582 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[9]     ; sys_clk                                              ; 12.167 ; 11.980 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[10]    ; sys_clk                                              ; 12.074 ; 11.838 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[11]    ; sys_clk                                              ; 12.693 ; 12.430 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[12]    ; sys_clk                                              ; 11.381 ; 11.257 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[13]    ; sys_clk                                              ; 11.368 ; 11.240 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[14]    ; sys_clk                                              ; 11.414 ; 11.266 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[15]    ; sys_clk                                              ; 11.379 ; 11.218 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
; vga_vs          ; sys_clk                                              ; 7.304  ; 7.151  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+------------------------------------------------------+--------+--------+------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                 ;
+-----------------+------------------------------------------------------+--------+--------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port                                           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+-----------------+------------------------------------------------------+--------+--------+------------+-------------------------------------------------------+
; cam0_scl        ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 3.407  ; 3.328  ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk  ;
; cam0_sda        ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk ; 3.738  ; 3.644  ; Fall       ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk  ;
; cam1_scl        ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 3.988  ; 3.874  ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk  ;
; cam1_sda        ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk ; 4.010  ; 3.849  ; Fall       ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk  ;
; sdram_addr[*]   ; sys_clk                                              ; 2.143  ; 2.068  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[0]  ; sys_clk                                              ; 2.472  ; 2.367  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[1]  ; sys_clk                                              ; 2.499  ; 2.394  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[2]  ; sys_clk                                              ; 2.338  ; 2.260  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[3]  ; sys_clk                                              ; 2.199  ; 2.130  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[4]  ; sys_clk                                              ; 2.367  ; 2.283  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[5]  ; sys_clk                                              ; 2.595  ; 2.492  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[6]  ; sys_clk                                              ; 2.197  ; 2.129  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[7]  ; sys_clk                                              ; 2.397  ; 2.290  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[8]  ; sys_clk                                              ; 2.347  ; 2.253  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[9]  ; sys_clk                                              ; 2.325  ; 2.224  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[10] ; sys_clk                                              ; 3.320  ; 3.171  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[11] ; sys_clk                                              ; 2.336  ; 2.234  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[12] ; sys_clk                                              ; 2.143  ; 2.068  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba[*]     ; sys_clk                                              ; 2.200  ; 2.123  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[0]    ; sys_clk                                              ; 2.347  ; 2.259  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[1]    ; sys_clk                                              ; 2.200  ; 2.123  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n     ; sys_clk                                              ; 2.027  ; 1.940  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cke       ; sys_clk                                              ; 1.976  ; 2.042  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cs_n      ; sys_clk                                              ; 1.975  ; 1.936  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]   ; sys_clk                                              ; 1.927  ; 1.973  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk                                              ; 2.278  ; 2.357  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk                                              ; 2.267  ; 2.362  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk                                              ; 2.201  ; 2.273  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk                                              ; 2.206  ; 2.290  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk                                              ; 2.060  ; 2.117  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk                                              ; 3.022  ; 3.151  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk                                              ; 2.156  ; 2.230  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk                                              ; 2.233  ; 2.321  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk                                              ; 2.301  ; 2.405  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk                                              ; 1.927  ; 1.973  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk                                              ; 2.216  ; 2.310  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk                                              ; 2.135  ; 2.227  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk                                              ; 1.987  ; 2.051  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk                                              ; 2.128  ; 2.212  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk                                              ; 2.129  ; 2.208  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk                                              ; 2.110  ; 2.195  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n     ; sys_clk                                              ; 2.036  ; 1.959  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n      ; sys_clk                                              ; 2.120  ; 2.052  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk       ; sys_clk                                              ; -0.811 ;        ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_clk       ; sys_clk                                              ;        ; -0.766 ; Fall       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; vga_hs          ; sys_clk                                              ; 2.585  ; 2.695  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
; vga_rgb[*]      ; sys_clk                                              ; 2.791  ; 2.920  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[0]     ; sys_clk                                              ; 3.031  ; 3.195  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[1]     ; sys_clk                                              ; 3.055  ; 3.231  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[2]     ; sys_clk                                              ; 3.060  ; 3.217  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[3]     ; sys_clk                                              ; 2.977  ; 3.120  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[4]     ; sys_clk                                              ; 3.173  ; 3.334  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[5]     ; sys_clk                                              ; 3.082  ; 3.174  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[6]     ; sys_clk                                              ; 3.154  ; 3.332  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[7]     ; sys_clk                                              ; 3.054  ; 3.233  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[8]     ; sys_clk                                              ; 3.020  ; 3.161  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[9]     ; sys_clk                                              ; 3.273  ; 3.471  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[10]    ; sys_clk                                              ; 3.218  ; 3.311  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[11]    ; sys_clk                                              ; 3.044  ; 3.203  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[12]    ; sys_clk                                              ; 2.791  ; 2.920  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[13]    ; sys_clk                                              ; 2.919  ; 3.004  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[14]    ; sys_clk                                              ; 2.958  ; 3.015  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[15]    ; sys_clk                                              ; 2.942  ; 2.996  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
; vga_vs          ; sys_clk                                              ; 2.479  ; 2.589  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+------------------------------------------------------+--------+--------+------------+-------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin            ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; cam0_rst_n     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cam0_pwdn      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cam0_scl       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cam1_rst_n     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cam1_pwdn      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cam1_scl       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_clk      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cke      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cs_n     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ras_n    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cas_n    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_we_n     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ba[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ba[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dqm[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dqm[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[6]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[7]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[8]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[9]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[10] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[11] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[12] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_hs         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_vs         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[2]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[3]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[4]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[5]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[6]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[7]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[8]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[9]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[10]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[11]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[12]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[13]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[14]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[15]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cam0_sda       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cam1_sda       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[6]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[7]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[8]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[9]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[10] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[11] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[12] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[13] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[14] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[15] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; cam0_sda                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam1_sda                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[0]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[1]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[2]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[3]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[4]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[5]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[6]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[7]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[8]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[9]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[10]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[11]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[12]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[13]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[14]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[15]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sys_rst_n               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sys_clk                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam1_pclk               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam0_pclk               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam1_data[0]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam1_href               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam0_data[0]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam0_href               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam1_data[1]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam0_data[1]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam1_data[2]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam0_data[2]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam1_data[3]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam0_data[3]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam1_data[4]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam0_data[4]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam1_data[5]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam0_data[5]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam1_data[6]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam0_data[6]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam1_data[7]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam0_data[7]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam1_vsync              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam0_vsync              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; cam0_rst_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; cam0_pwdn      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; cam0_scl       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; cam1_rst_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; cam1_pwdn      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; cam1_scl       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_clk      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cke      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cs_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ras_n    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_cas_n    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_we_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_ba[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_ba[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_dqm[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; sdram_addr[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; vga_hs         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_vs         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[8]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[9]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[10]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[11]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[12]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[13]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[14]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[15]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; cam0_sda       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; cam1_sda       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_data[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_data[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_data[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_data[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; sdram_data[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_data[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_data[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; cam0_rst_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; cam0_pwdn      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; cam0_scl       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; cam1_rst_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; cam1_pwdn      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; cam1_scl       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_clk      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cke      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cs_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ras_n    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cas_n    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_we_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; sdram_addr[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; vga_hs         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_vs         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[8]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[9]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[10]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[11]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[12]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[13]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[14]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[15]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; cam0_sda       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; cam1_sda       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; sdram_data[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; cam0_rst_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; cam0_pwdn      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; cam0_scl       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; cam1_rst_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; cam1_pwdn      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; cam1_scl       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_clk      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cke      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_cs_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ras_n    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cas_n    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_we_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_dqm[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; sdram_addr[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; vga_hs         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_vs         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[8]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[9]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[10]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[11]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[12]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[13]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[14]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[15]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; cam0_sda       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; cam1_sda       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; sdram_data[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_data[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_data[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_data[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_data[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_data[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_data[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                           ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                            ; To Clock                                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
; cam0_pclk                                             ; cam0_pclk                                             ; 488      ; 0        ; 0        ; 0        ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk                                             ; 24       ; 0        ; 0        ; 0        ;
; cam1_pclk                                             ; cam1_pclk                                             ; 500      ; 0        ; 0        ; 0        ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk                                             ; 20       ; 0        ; 0        ; 0        ;
; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk  ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk  ; 0        ; 0        ; 0        ; 854      ;
; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk  ; 0        ; 0        ; 0        ; 853      ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n                                             ; 30       ; 0        ; 0        ; 0        ;
; cam0_pclk                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 36       ; 0        ; 0        ; 0        ;
; cam1_pclk                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 36       ; 0        ; 0        ; 0        ;
; sys_rst_n                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 91       ; 31       ; 0        ; 0        ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 14928    ; 0        ; 0        ; 0        ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 68       ; 0        ; 0        ; 0        ;
; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 1        ; 1        ; 0        ; 0        ;
; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 1        ; 1        ; 0        ; 0        ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 48       ; 0        ; 0        ; 0        ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 6312     ; 0        ; 0        ; 0        ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                            ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                            ; To Clock                                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
; cam0_pclk                                             ; cam0_pclk                                             ; 488      ; 0        ; 0        ; 0        ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk                                             ; 24       ; 0        ; 0        ; 0        ;
; cam1_pclk                                             ; cam1_pclk                                             ; 500      ; 0        ; 0        ; 0        ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk                                             ; 20       ; 0        ; 0        ; 0        ;
; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk  ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk  ; 0        ; 0        ; 0        ; 854      ;
; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk  ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk  ; 0        ; 0        ; 0        ; 853      ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n                                             ; 30       ; 0        ; 0        ; 0        ;
; cam0_pclk                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 36       ; 0        ; 0        ; 0        ;
; cam1_pclk                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 36       ; 0        ; 0        ; 0        ;
; sys_rst_n                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 91       ; 31       ; 0        ; 0        ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 14928    ; 0        ; 0        ; 0        ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 68       ; 0        ; 0        ; 0        ;
; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 1        ; 1        ; 0        ; 0        ;
; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 1        ; 1        ; 0        ; 0        ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 48       ; 0        ; 0        ; 0        ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 6312     ; 0        ; 0        ; 0        ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                        ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                            ; To Clock                                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk  ; cam0_pclk                                             ; 0        ; 33       ; 0        ; 0        ;
; sys_rst_n                                             ; cam0_pclk                                             ; 75       ; 75       ; 0        ; 0        ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk                                             ; 99       ; 0        ; 0        ; 0        ;
; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk  ; cam1_pclk                                             ; 0        ; 33       ; 0        ; 0        ;
; sys_rst_n                                             ; cam1_pclk                                             ; 75       ; 75       ; 0        ; 0        ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk                                             ; 99       ; 0        ; 0        ; 0        ;
; sys_rst_n                                             ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk  ; 0        ; 0        ; 68       ; 68       ;
; sys_rst_n                                             ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk  ; 0        ; 0        ; 68       ; 68       ;
; sys_rst_n                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 527      ; 527      ; 0        ; 0        ;
; sys_rst_n                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 147      ; 147      ; 0        ; 0        ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                         ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                            ; To Clock                                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk  ; cam0_pclk                                             ; 0        ; 33       ; 0        ; 0        ;
; sys_rst_n                                             ; cam0_pclk                                             ; 75       ; 75       ; 0        ; 0        ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk                                             ; 99       ; 0        ; 0        ; 0        ;
; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk  ; cam1_pclk                                             ; 0        ; 33       ; 0        ; 0        ;
; sys_rst_n                                             ; cam1_pclk                                             ; 75       ; 75       ; 0        ; 0        ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk                                             ; 99       ; 0        ; 0        ; 0        ;
; sys_rst_n                                             ; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk  ; 0        ; 0        ; 68       ; 68       ;
; sys_rst_n                                             ; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk  ; 0        ; 0        ; 68       ; 68       ;
; sys_rst_n                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 527      ; 527      ; 0        ; 0        ;
; sys_rst_n                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 147      ; 147      ; 0        ; 0        ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 36    ; 36   ;
; Unconstrained Input Port Paths  ; 100   ; 100  ;
; Unconstrained Output Ports      ; 59    ; 59   ;
; Unconstrained Output Port Paths ; 621   ; 621  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Warning (125092): Tcl Script File ../rtl/sdram/rdfifo0.qip not found
    Info (125063): set_global_assignment -name QIP_FILE ../rtl/sdram/rdfifo0.qip
Warning (125092): Tcl Script File ../rtl/sdram/rdfifo1.qip not found
    Info (125063): set_global_assignment -name QIP_FILE ../rtl/sdram/rdfifo1.qip
Warning (125092): Tcl Script File ../rtl/sdram/wrfifo0.qip not found
    Info (125063): set_global_assignment -name QIP_FILE ../rtl/sdram/wrfifo0.qip
Warning (125092): Tcl Script File ../rtl/sdram/wrfifo1.qip not found
    Info (125063): set_global_assignment -name QIP_FILE ../rtl/sdram/wrfifo1.qip
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Sun Jan 19 10:21:07 2020
Info: Command: quartus_sta dual_ov5640_vga -c dual_ov5640_vga
Info: qsta_default_script.tcl version: #1
Warning (20013): Ignored assignments for entity "ov5640_rgb565_1024x768_vga" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity ov5640_rgb565_1024x768_vga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity ov5640_rgb565_1024x768_vga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity ov5640_rgb565_1024x768_vga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity ov5640_rgb565_1024x768_vga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity ov5640_rgb565_1024x768_vga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity ov5640_rgb565_1024x768_vga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity ov5640_rgb565_1024x768_vga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity ov5640_rgb565_1024x768_vga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity ov5640_rgb565_1024x768_vga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity ov5640_rgb565_1024x768_vga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity ov5640_rgb565_1024x768_vga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity ov5640_rgb565_1024x768_vga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity ov5640_rgb565_1024x768_vga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity ov5640_rgb565_1024x768_vga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity ov5640_rgb565_1024x768_vga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity ov5640_rgb565_1024x768_vga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity ov5640_rgb565_1024x768_vga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity ov5640_rgb565_1024x768_vga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity ov5640_rgb565_1024x768_vga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity ov5640_rgb565_1024x768_vga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity ov5640_rgb565_1024x768_vga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity ov5640_rgb565_1024x768_vga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity ov5640_rgb565_1024x768_vga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity ov5640_rgb565_1024x768_vga -section_id Top was ignored
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 30 combinational loops as latches.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_ohm1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_ue9:dffpipe3|dffe4a* 
    Info (332165): Entity dcfifo_sdm1
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_te9:dffpipe10|dffe11a* 
Critical Warning (332012): Synopsys Design Constraints File file not found: 'dual_ov5640_vga.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name sys_clk sys_clk
    Info (332110): create_generated_clock -source {u_pll_clk|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {u_pll_clk|altpll_component|auto_generated|pll1|clk[0]} {u_pll_clk|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {u_pll_clk|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -phase -76.15 -duty_cycle 50.00 -name {u_pll_clk|altpll_component|auto_generated|pll1|clk[1]} {u_pll_clk|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {u_pll_clk|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 10 -multiply_by 13 -duty_cycle 50.00 -name {u_pll_clk|altpll_component|auto_generated|pll1|clk[2]} {u_pll_clk|altpll_component|auto_generated|pll1|clk[2]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk
    Info (332105): create_clock -period 1.000 -name cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk
    Info (332105): create_clock -period 1.000 -name cam0_pclk cam0_pclk
    Info (332105): create_clock -period 1.000 -name cam1_pclk cam1_pclk
    Info (332105): create_clock -period 1.000 -name sys_rst_n sys_rst_n
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.982
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.982            -199.233 u_pll_clk|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -4.457            -216.157 cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk 
    Info (332119):    -4.342            -191.517 cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk 
    Info (332119):    -3.228            -128.794 cam1_pclk 
    Info (332119):    -3.110            -136.737 cam0_pclk 
    Info (332119):    -2.472              -9.570 u_pll_clk|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    -0.336              -5.710 sys_rst_n 
Info (332146): Worst-case hold slack is -1.629
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.629              -3.041 cam1_pclk 
    Info (332119):    -1.064             -24.558 sys_rst_n 
    Info (332119):    -0.816              -1.577 cam0_pclk 
    Info (332119):    -0.220              -0.440 u_pll_clk|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.432               0.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.434               0.000 cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk 
    Info (332119):     0.434               0.000 cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk 
Info (332146): Worst-case recovery slack is -4.405
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.405            -581.847 u_pll_clk|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    -3.908           -1761.528 u_pll_clk|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -2.353            -103.463 cam0_pclk 
    Info (332119):    -1.759             -73.409 cam1_pclk 
    Info (332119):    -1.117             -56.806 cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk 
    Info (332119):    -1.113             -52.797 cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk 
Info (332146): Worst-case removal slack is -0.246
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.246              -4.364 cam1_pclk 
    Info (332119):    -0.085              -1.555 cam0_pclk 
    Info (332119):     0.656               0.000 cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk 
    Info (332119):     0.685               0.000 cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk 
    Info (332119):     2.514               0.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     2.556               0.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201            -152.937 cam0_pclk 
    Info (332119):    -3.201            -152.937 cam1_pclk 
    Info (332119):    -3.201            -104.317 cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk 
    Info (332119):    -3.201            -104.317 cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk 
    Info (332119):    -3.000              -3.000 sys_rst_n 
    Info (332119):     4.689               0.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     7.385               0.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     9.934               0.000 sys_clk 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.583
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.583            -175.863 u_pll_clk|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -4.165            -196.349 cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk 
    Info (332119):    -3.921            -173.055 cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk 
    Info (332119):    -3.038            -116.427 cam1_pclk 
    Info (332119):    -2.886            -124.137 cam0_pclk 
    Info (332119):    -2.300              -8.428 u_pll_clk|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    -0.508             -10.815 sys_rst_n 
Info (332146): Worst-case hold slack is -1.537
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.537              -2.879 cam1_pclk 
    Info (332119):    -0.885             -19.690 sys_rst_n 
    Info (332119):    -0.779              -1.513 cam0_pclk 
    Info (332119):    -0.334              -0.668 u_pll_clk|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.382               0.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.386               0.000 cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk 
    Info (332119):     0.386               0.000 cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk 
Info (332146): Worst-case recovery slack is -3.952
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.952            -519.836 u_pll_clk|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    -3.458           -1543.111 u_pll_clk|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -2.247             -93.135 cam0_pclk 
    Info (332119):    -1.648             -63.265 cam1_pclk 
    Info (332119):    -1.005             -51.422 cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk 
    Info (332119):    -1.003             -48.072 cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk 
Info (332146): Worst-case removal slack is -0.210
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.210              -3.712 cam1_pclk 
    Info (332119):    -0.074              -1.028 cam0_pclk 
    Info (332119):     0.696               0.000 cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk 
    Info (332119):     0.721               0.000 cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk 
    Info (332119):     2.151               0.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     2.193               0.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201            -153.051 cam1_pclk 
    Info (332119):    -3.201            -152.991 cam0_pclk 
    Info (332119):    -3.201            -104.317 cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk 
    Info (332119):    -3.201            -104.317 cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk 
    Info (332119):    -3.000              -3.000 sys_rst_n 
    Info (332119):     4.666               0.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     7.359               0.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     9.943               0.000 sys_clk 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.126
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.126             -76.295 u_pll_clk|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.390             -51.026 cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk 
    Info (332119):    -1.112             -40.175 cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk 
    Info (332119):    -0.889             -15.754 cam1_pclk 
    Info (332119):    -0.806             -18.686 cam0_pclk 
    Info (332119):    -0.646              -2.709 u_pll_clk|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.460               0.000 sys_rst_n 
Info (332146): Worst-case hold slack is -0.865
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.865              -1.631 cam1_pclk 
    Info (332119):    -0.725             -18.670 sys_rst_n 
    Info (332119):    -0.549              -1.075 cam0_pclk 
    Info (332119):    -0.047              -0.094 u_pll_clk|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.171               0.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.175               0.000 cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk 
    Info (332119):     0.176               0.000 cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk 
Info (332146): Worst-case recovery slack is -2.428
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.428            -332.390 u_pll_clk|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    -1.933            -907.314 u_pll_clk|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.031             -50.740 cam0_pclk 
    Info (332119):    -0.817             -39.491 cam1_pclk 
    Info (332119):    -0.227              -6.414 cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk 
    Info (332119):    -0.225              -4.845 cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk 
Info (332146): Worst-case removal slack is -0.264
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.264              -6.658 cam1_pclk 
    Info (332119):    -0.181              -5.177 cam0_pclk 
    Info (332119):     0.548               0.000 cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk 
    Info (332119):     0.564               0.000 cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk 
    Info (332119):     1.235               0.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     1.249               0.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -103.427 cam1_pclk 
    Info (332119):    -3.000            -103.079 cam0_pclk 
    Info (332119):    -3.000              -3.000 sys_rst_n 
    Info (332119):    -1.000             -69.000 cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk 
    Info (332119):    -1.000             -69.000 cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk 
    Info (332119):     4.732               0.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     7.427               0.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     9.594               0.000 sys_clk 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 34 warnings
    Info: Peak virtual memory: 4731 megabytes
    Info: Processing ended: Sun Jan 19 10:21:13 2020
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:06


