// Seed: 3709086821
macromodule module_0 #(
    parameter id_2 = 32'd90,
    parameter id_3 = 32'd40,
    parameter id_4 = 32'd34
) (
    id_1,
    _id_2,
    _id_3,
    _id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout logic [7:0] id_5;
  input wire _id_4;
  inout wire _id_3;
  inout wire _id_2;
  input wire id_1;
  wire [id_3 : -1 'b0][id_2 : -1  -  id_4] id_7;
  assign id_5[id_3] = 1;
  logic [-1 'h0 : id_2  -  -1] id_8, id_9;
endmodule
module module_1 #(
    parameter id_1 = 32'd16,
    parameter id_5 = 32'd24
) (
    input wor  id_0,
    input tri1 _id_1
);
  logic id_3;
  ;
  wire id_4;
  wire _id_5;
  ;
  assign id_5 = id_0;
  logic [7:0][-1 : id_5] id_6;
  assign id_6[id_1] = id_3;
  assign id_3 = -1;
  supply0 id_7 = 1;
  assign id_6 = id_3;
  module_0 modCall_1 (
      id_4,
      id_5,
      id_5,
      id_5,
      id_6,
      id_4
  );
  assign modCall_1.id_2 = 0;
endmodule
