\subsection{lms7002\+\_\+ddin Entity Reference}
\label{classlms7002__ddin}\index{lms7002\+\_\+ddin@{lms7002\+\_\+ddin}}


Inheritance diagram for lms7002\+\_\+ddin\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=550pt]{dc/d7f/classlms7002__ddin__inherit__graph}
\end{center}
\end{figure}


Collaboration diagram for lms7002\+\_\+ddin\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=205pt]{d7/dd6/classlms7002__ddin__coll__graph}
\end{center}
\end{figure}
\subsubsection*{Entities}
\begin{DoxyCompactItemize}
\item 
{\bf arch} architecture
\end{DoxyCompactItemize}
\subsubsection*{Libraries}
 \begin{DoxyCompactItemize}
\item 
{\bf ieee} 
\item 
{\bf altera\+\_\+mf} 
\end{DoxyCompactItemize}
\subsubsection*{Use Clauses}
 \begin{DoxyCompactItemize}
\item 
{\bf std\+\_\+logic\+\_\+1164}   
\item 
{\bf numeric\+\_\+std}   
\item 
{\bf altera\+\_\+mf\+\_\+components}   
\end{DoxyCompactItemize}
\subsubsection*{Generics}
 \begin{DoxyCompactItemize}
\item 
{\bf dev\+\_\+family} {\bfseries {\bfseries \textcolor{comment}{string}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} Cyclone I\+V E \char`\"{}}\textcolor{vhdlchar}{ }}}
\item 
{\bf iq\+\_\+width} {\bfseries {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{12} \textcolor{vhdlchar}{ }}}
\item 
{\bf invert\+\_\+input\+\_\+clocks} {\bfseries {\bfseries \textcolor{comment}{string}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} O\+N \char`\"{}}\textcolor{vhdlchar}{ }}}
\end{DoxyCompactItemize}
\subsubsection*{Ports}
 \begin{DoxyCompactItemize}
\item 
{\bf clk}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf reset\+\_\+n}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf rxiq}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf iq\+\_\+width}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf rxiqsel}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf data\+\_\+out\+\_\+h}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf iq\+\_\+width}} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf data\+\_\+out\+\_\+l}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf iq\+\_\+width}} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}


Definition at line {\bf 18} of file {\bf lms7002\+\_\+ddin.\+vhd}.



\subsubsection{Member Data Documentation}
\index{lms7002\+\_\+ddin@{lms7002\+\_\+ddin}!altera\+\_\+mf@{altera\+\_\+mf}}
\index{altera\+\_\+mf@{altera\+\_\+mf}!lms7002\+\_\+ddin@{lms7002\+\_\+ddin}}
\paragraph[{altera\+\_\+mf}]{\setlength{\rightskip}{0pt plus 5cm}{\bf altera\+\_\+mf}\hspace{0.3cm}{\ttfamily [Library]}}\label{classlms7002__ddin_ad57cd8d31a38ff87ac163fb47757ffbf}


Definition at line {\bf 12} of file {\bf lms7002\+\_\+ddin.\+vhd}.

\index{lms7002\+\_\+ddin@{lms7002\+\_\+ddin}!altera\+\_\+mf\+\_\+components@{altera\+\_\+mf\+\_\+components}}
\index{altera\+\_\+mf\+\_\+components@{altera\+\_\+mf\+\_\+components}!lms7002\+\_\+ddin@{lms7002\+\_\+ddin}}
\paragraph[{altera\+\_\+mf\+\_\+components}]{\setlength{\rightskip}{0pt plus 5cm}{\bf altera\+\_\+mf\+\_\+components}\hspace{0.3cm}{\ttfamily [Package]}}\label{classlms7002__ddin_a421d8a97945a4307e385df667430facb}


Definition at line {\bf 13} of file {\bf lms7002\+\_\+ddin.\+vhd}.

\index{lms7002\+\_\+ddin@{lms7002\+\_\+ddin}!clk@{clk}}
\index{clk@{clk}!lms7002\+\_\+ddin@{lms7002\+\_\+ddin}}
\paragraph[{clk}]{\setlength{\rightskip}{0pt plus 5cm}{\bf clk} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classlms7002__ddin_a4a4609c199d30b3adebbeb3a01276ec5}


Definition at line {\bf 25} of file {\bf lms7002\+\_\+ddin.\+vhd}.

\index{lms7002\+\_\+ddin@{lms7002\+\_\+ddin}!data\+\_\+out\+\_\+h@{data\+\_\+out\+\_\+h}}
\index{data\+\_\+out\+\_\+h@{data\+\_\+out\+\_\+h}!lms7002\+\_\+ddin@{lms7002\+\_\+ddin}}
\paragraph[{data\+\_\+out\+\_\+h}]{\setlength{\rightskip}{0pt plus 5cm}{\bf data\+\_\+out\+\_\+h} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf iq\+\_\+width}} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classlms7002__ddin_a9b1edd2f6706ba271834ccc09513c418}


Definition at line {\bf 30} of file {\bf lms7002\+\_\+ddin.\+vhd}.

\index{lms7002\+\_\+ddin@{lms7002\+\_\+ddin}!data\+\_\+out\+\_\+l@{data\+\_\+out\+\_\+l}}
\index{data\+\_\+out\+\_\+l@{data\+\_\+out\+\_\+l}!lms7002\+\_\+ddin@{lms7002\+\_\+ddin}}
\paragraph[{data\+\_\+out\+\_\+l}]{\setlength{\rightskip}{0pt plus 5cm}{\bf data\+\_\+out\+\_\+l} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf iq\+\_\+width}} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classlms7002__ddin_aa5a169c61fe0ce40c724442e53766c0a}


Definition at line {\bf 33} of file {\bf lms7002\+\_\+ddin.\+vhd}.

\index{lms7002\+\_\+ddin@{lms7002\+\_\+ddin}!dev\+\_\+family@{dev\+\_\+family}}
\index{dev\+\_\+family@{dev\+\_\+family}!lms7002\+\_\+ddin@{lms7002\+\_\+ddin}}
\paragraph[{dev\+\_\+family}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dev\+\_\+family} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{string}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} Cyclone I\+V E \char`\"{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classlms7002__ddin_a1314572919959082d23e5f98e64a0ce2}


Definition at line {\bf 19} of file {\bf lms7002\+\_\+ddin.\+vhd}.

\index{lms7002\+\_\+ddin@{lms7002\+\_\+ddin}!ieee@{ieee}}
\index{ieee@{ieee}!lms7002\+\_\+ddin@{lms7002\+\_\+ddin}}
\paragraph[{ieee}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ieee}\hspace{0.3cm}{\ttfamily [Library]}}\label{classlms7002__ddin_a0a6af6eef40212dbaf130d57ce711256}


Definition at line {\bf 8} of file {\bf lms7002\+\_\+ddin.\+vhd}.

\index{lms7002\+\_\+ddin@{lms7002\+\_\+ddin}!invert\+\_\+input\+\_\+clocks@{invert\+\_\+input\+\_\+clocks}}
\index{invert\+\_\+input\+\_\+clocks@{invert\+\_\+input\+\_\+clocks}!lms7002\+\_\+ddin@{lms7002\+\_\+ddin}}
\paragraph[{invert\+\_\+input\+\_\+clocks}]{\setlength{\rightskip}{0pt plus 5cm}{\bf invert\+\_\+input\+\_\+clocks} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{string}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} O\+N \char`\"{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classlms7002__ddin_a54700257a6ef2469e4f06ba83bf3d972}


Definition at line {\bf 22} of file {\bf lms7002\+\_\+ddin.\+vhd}.

\index{lms7002\+\_\+ddin@{lms7002\+\_\+ddin}!iq\+\_\+width@{iq\+\_\+width}}
\index{iq\+\_\+width@{iq\+\_\+width}!lms7002\+\_\+ddin@{lms7002\+\_\+ddin}}
\paragraph[{iq\+\_\+width}]{\setlength{\rightskip}{0pt plus 5cm}{\bf iq\+\_\+width} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{12} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classlms7002__ddin_ad9eb9b875b008b241e3b7e7c8ff4b62a}


Definition at line {\bf 20} of file {\bf lms7002\+\_\+ddin.\+vhd}.

\index{lms7002\+\_\+ddin@{lms7002\+\_\+ddin}!numeric\+\_\+std@{numeric\+\_\+std}}
\index{numeric\+\_\+std@{numeric\+\_\+std}!lms7002\+\_\+ddin@{lms7002\+\_\+ddin}}
\paragraph[{numeric\+\_\+std}]{\setlength{\rightskip}{0pt plus 5cm}{\bf numeric\+\_\+std}\hspace{0.3cm}{\ttfamily [Package]}}\label{classlms7002__ddin_a2edc34402b573437d5f25fa90ba4013e}


Definition at line {\bf 10} of file {\bf lms7002\+\_\+ddin.\+vhd}.

\index{lms7002\+\_\+ddin@{lms7002\+\_\+ddin}!reset\+\_\+n@{reset\+\_\+n}}
\index{reset\+\_\+n@{reset\+\_\+n}!lms7002\+\_\+ddin@{lms7002\+\_\+ddin}}
\paragraph[{reset\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf reset\+\_\+n} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classlms7002__ddin_a446ea52ed8c4a84181a47d9165ce41a5}


Definition at line {\bf 26} of file {\bf lms7002\+\_\+ddin.\+vhd}.

\index{lms7002\+\_\+ddin@{lms7002\+\_\+ddin}!rxiq@{rxiq}}
\index{rxiq@{rxiq}!lms7002\+\_\+ddin@{lms7002\+\_\+ddin}}
\paragraph[{rxiq}]{\setlength{\rightskip}{0pt plus 5cm}{\bf rxiq} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf iq\+\_\+width}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classlms7002__ddin_ac0b4b32dc020b9b848a6c8ed49ee0dac}


Definition at line {\bf 27} of file {\bf lms7002\+\_\+ddin.\+vhd}.

\index{lms7002\+\_\+ddin@{lms7002\+\_\+ddin}!rxiqsel@{rxiqsel}}
\index{rxiqsel@{rxiqsel}!lms7002\+\_\+ddin@{lms7002\+\_\+ddin}}
\paragraph[{rxiqsel}]{\setlength{\rightskip}{0pt plus 5cm}{\bf rxiqsel} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classlms7002__ddin_a5f8c9b4907f6c220852b7ecbeba0f725}


Definition at line {\bf 28} of file {\bf lms7002\+\_\+ddin.\+vhd}.

\index{lms7002\+\_\+ddin@{lms7002\+\_\+ddin}!std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}}
\index{std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}!lms7002\+\_\+ddin@{lms7002\+\_\+ddin}}
\paragraph[{std\+\_\+logic\+\_\+1164}]{\setlength{\rightskip}{0pt plus 5cm}{\bf std\+\_\+logic\+\_\+1164}\hspace{0.3cm}{\ttfamily [Package]}}\label{classlms7002__ddin_acd03516902501cd1c7296a98e22c6fcb}


Definition at line {\bf 9} of file {\bf lms7002\+\_\+ddin.\+vhd}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/src/altera\+\_\+inst/{\bf lms7002\+\_\+ddin.\+vhd}\end{DoxyCompactItemize}
