#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000001b726e3e4f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001b726e3e680 .scope module, "tb_riscv_processor_q3" "tb_riscv_processor_q3" 3 4;
 .timescale -9 -12;
L_000001b726e3ee20 .functor BUFZ 32, L_000001b726f19770, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001b726eb46a0_0 .net *"_ivl_0", 31 0, L_000001b726f19770;  1 drivers
v000001b726eb3de0_0 .net *"_ivl_2", 31 0, L_000001b726f191d0;  1 drivers
v000001b726eb4100_0 .net *"_ivl_4", 29 0, L_000001b726f19810;  1 drivers
L_000001b726ec03e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001b726eb3ca0_0 .net *"_ivl_6", 1 0, L_000001b726ec03e8;  1 drivers
v000001b726eb4ba0_0 .net "alu_result_out", 31 0, L_000001b726e3f280;  1 drivers
v000001b726eb3e80_0 .var "clk", 0 0;
v000001b726eb3c00 .array "instr_mem", 63 0, 31 0;
v000001b726eb3840_0 .net "instruction_in", 31 0, L_000001b726e3ee20;  1 drivers
v000001b726eb5320_0 .net "mem_read_data_out", 31 0, L_000001b726e3ecd0;  1 drivers
v000001b726eb44c0_0 .net "pc_out", 31 0, L_000001b726e3ea30;  1 drivers
L_000001b726f19770 .array/port v000001b726eb3c00, L_000001b726f191d0;
L_000001b726f19810 .part L_000001b726e3ea30, 2, 30;
L_000001b726f191d0 .concat [ 30 2 0 0], L_000001b726f19810, L_000001b726ec03e8;
S_000001b726e2f000 .scope module, "dut" "riscv_processor" 3 14, 4 8 0, S_000001b726e3e680;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "Instruction";
    .port_info 2 /OUTPUT 32 "PC_out";
    .port_info 3 /OUTPUT 32 "ALUResult_out";
    .port_info 4 /OUTPUT 32 "Mem_ReadData_out";
    .port_info 5 /OUTPUT 32 "WriteData_to_RegFile";
L_000001b726e3efe0 .functor BUFZ 32, L_000001b726eb4c40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001b726e3ec60 .functor AND 1, v000001b726e57410_0, L_000001b726f180f0, C4<1>, C4<1>;
L_000001b726e3e9c0 .functor OR 1, L_000001b726e3ec60, v000001b726e57230_0, C4<0>, C4<0>;
L_000001b726e3ea30 .functor BUFZ 32, v000001b726eb2ff0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001b726e3f280 .functor BUFZ 32, v000001b726e56650_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001b726e3ecd0 .functor BUFZ 32, L_000001b726f19630, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001b726e3ed40 .functor BUFZ 32, v000001b726eb53c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001b726eb1790_0 .net "ALUControl", 2 0, v000001b726e56010_0;  1 drivers
v000001b726eb2230_0 .net "ALUResult_out", 31 0, L_000001b726e3f280;  alias, 1 drivers
v000001b726eb2730_0 .net "ALUSrc", 0 0, v000001b726e56d30_0;  1 drivers
v000001b726eb22d0_0 .net "ALU_InputA", 31 0, L_000001b726e3efe0;  1 drivers
v000001b726eb2370_0 .net "ALU_InputB", 31 0, L_000001b726f19310;  1 drivers
v000001b726eb3450_0 .net "ALU_Result", 31 0, v000001b726e56650_0;  1 drivers
v000001b726eb3590_0 .net "ALU_Zero", 0 0, L_000001b726f180f0;  1 drivers
v000001b726eb2410_0 .net "Branch", 0 0, v000001b726e57410_0;  1 drivers
v000001b726eb3630_0 .net "ImmExtended", 31 0, v000001b726e563d0_0;  1 drivers
v000001b726eb18d0_0 .net "ImmSrc", 2 0, v000001b726e56790_0;  1 drivers
v000001b726eb1a10_0 .net "Instruction", 31 0, L_000001b726e3ee20;  alias, 1 drivers
v000001b726eb1ab0_0 .net "Jump", 0 0, v000001b726e57230_0;  1 drivers
v000001b726eb2870_0 .net "MemWrite", 0 0, v000001b726e577d0_0;  1 drivers
v000001b726eb2050_0 .net "Mem_ReadData", 31 0, L_000001b726f19630;  1 drivers
v000001b726eb20f0_0 .net "Mem_ReadData_out", 31 0, L_000001b726e3ecd0;  alias, 1 drivers
v000001b726eb2190_0 .net "PCSrc", 0 0, L_000001b726e3e9c0;  1 drivers
v000001b726eb2af0_0 .net "PC_current", 31 0, v000001b726eb2ff0_0;  1 drivers
v000001b726eb2550_0 .net "PC_next", 31 0, L_000001b726f19bd0;  1 drivers
v000001b726eb2910_0 .net "PC_out", 31 0, L_000001b726e3ea30;  alias, 1 drivers
v000001b726eb4060_0 .net "PC_plus4", 31 0, L_000001b726f18230;  1 drivers
v000001b726eb5500_0 .net "PC_target", 31 0, L_000001b726f19db0;  1 drivers
v000001b726eb55a0_0 .net "RegWrite", 0 0, v000001b726e56150_0;  1 drivers
v000001b726eb4a60_0 .net "Reg_ReadData1", 31 0, L_000001b726eb4c40;  1 drivers
v000001b726eb4f60_0 .net "Reg_ReadData2", 31 0, L_000001b726eb47e0;  1 drivers
v000001b726eb5640_0 .net "ResultSrc", 1 0, v000001b726e56f10_0;  1 drivers
v000001b726eb53c0_0 .var "Result_WriteData", 31 0;
v000001b726eb42e0_0 .net "WriteData_to_RegFile", 31 0, L_000001b726e3ed40;  1 drivers
L_000001b726ec03a0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001b726eb49c0_0 .net/2u *"_ivl_16", 31 0, L_000001b726ec03a0;  1 drivers
v000001b726eb4b00_0 .net *"_ivl_22", 0 0, L_000001b726e3ec60;  1 drivers
v000001b726eb4560_0 .net "clk", 0 0, v000001b726eb3e80_0;  1 drivers
v000001b726eb5000_0 .net "funct3", 2 0, L_000001b726eb51e0;  1 drivers
v000001b726eb50a0_0 .net "funct7b5", 0 0, L_000001b726eb41a0;  1 drivers
v000001b726eb4420_0 .net "opcode", 6 0, L_000001b726eb3ac0;  1 drivers
v000001b726eb4ec0_0 .net "rd_addr", 4 0, L_000001b726eb5460;  1 drivers
v000001b726eb4600_0 .net "rs1_addr", 4 0, L_000001b726eb5140;  1 drivers
v000001b726eb4740_0 .net "rs2_addr", 4 0, L_000001b726eb3b60;  1 drivers
E_000001b726dff1a0/0 .event anyedge, v000001b726e56f10_0, v000001b726e56650_0, v000001b726e57870_0, v000001b726eb4060_0;
E_000001b726dff1a0/1 .event anyedge, v000001b726e563d0_0;
E_000001b726dff1a0 .event/or E_000001b726dff1a0/0, E_000001b726dff1a0/1;
L_000001b726eb3ac0 .part L_000001b726e3ee20, 0, 7;
L_000001b726eb5140 .part L_000001b726e3ee20, 15, 5;
L_000001b726eb3b60 .part L_000001b726e3ee20, 20, 5;
L_000001b726eb5460 .part L_000001b726e3ee20, 7, 5;
L_000001b726eb51e0 .part L_000001b726e3ee20, 12, 3;
L_000001b726eb41a0 .part L_000001b726e3ee20, 30, 1;
L_000001b726f19310 .functor MUXZ 32, L_000001b726eb47e0, v000001b726e563d0_0, v000001b726e56d30_0, C4<>;
L_000001b726f18230 .arith/sum 32, v000001b726eb2ff0_0, L_000001b726ec03a0;
L_000001b726f19db0 .arith/sum 32, v000001b726eb2ff0_0, v000001b726e563d0_0;
L_000001b726f19bd0 .functor MUXZ 32, L_000001b726f18230, L_000001b726f19db0, L_000001b726e3e9c0, C4<>;
S_000001b726e2f190 .scope module, "alu_unit" "alu" 4 100, 5 1 0, S_000001b726e2f000;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 3 "ALUControl";
    .port_info 3 /OUTPUT 32 "Result";
    .port_info 4 /OUTPUT 1 "Zero";
v000001b726e57730_0 .net "A", 31 0, L_000001b726e3efe0;  alias, 1 drivers
v000001b726e57550_0 .net "ALUControl", 2 0, v000001b726e56010_0;  alias, 1 drivers
v000001b726e55c50_0 .net "B", 31 0, L_000001b726f19310;  alias, 1 drivers
v000001b726e56650_0 .var "Result", 31 0;
v000001b726e570f0_0 .net "Zero", 0 0, L_000001b726f180f0;  alias, 1 drivers
L_000001b726ec0238 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b726e56ab0_0 .net/2u *"_ivl_2", 31 0, L_000001b726ec0238;  1 drivers
v000001b726e57190_0 .net "shift_amount", 4 0, L_000001b726f198b0;  1 drivers
E_000001b726dffe60 .event anyedge, v000001b726e57550_0, v000001b726e57730_0, v000001b726e55c50_0, v000001b726e57190_0;
L_000001b726f198b0 .part L_000001b726f19310, 0, 5;
L_000001b726f180f0 .cmp/eq 32, v000001b726e56650_0, L_000001b726ec0238;
S_000001b726e299c0 .scope module, "ctrl_unit" "control_unit" 4 66, 6 1 0, S_000001b726e2f000;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "Opcode";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 1 "funct7b5";
    .port_info 3 /OUTPUT 1 "RegWrite";
    .port_info 4 /OUTPUT 3 "ImmSrc";
    .port_info 5 /OUTPUT 1 "ALUSrc";
    .port_info 6 /OUTPUT 1 "MemWrite";
    .port_info 7 /OUTPUT 2 "ResultSrc";
    .port_info 8 /OUTPUT 1 "Branch";
    .port_info 9 /OUTPUT 1 "Jump";
    .port_info 10 /OUTPUT 3 "ALUControl";
P_000001b726e29b50 .param/l "BEQ" 1 6 22, C4<1100011>;
P_000001b726e29b88 .param/l "ITYPE_ALU" 1 6 23, C4<0010011>;
P_000001b726e29bc0 .param/l "JAL" 1 6 24, C4<1101111>;
P_000001b726e29bf8 .param/l "LUI" 1 6 25, C4<0110111>;
P_000001b726e29c30 .param/l "LW" 1 6 19, C4<0000011>;
P_000001b726e29c68 .param/l "RTYPE" 1 6 21, C4<0110011>;
P_000001b726e29ca0 .param/l "SW" 1 6 20, C4<0100011>;
v000001b726e56010_0 .var "ALUControl", 2 0;
v000001b726e566f0_0 .var "ALUOp", 1 0;
v000001b726e56d30_0 .var "ALUSrc", 0 0;
v000001b726e57410_0 .var "Branch", 0 0;
v000001b726e56790_0 .var "ImmSrc", 2 0;
v000001b726e57230_0 .var "Jump", 0 0;
v000001b726e577d0_0 .var "MemWrite", 0 0;
v000001b726e56970_0 .net "Opcode", 6 0, L_000001b726eb3ac0;  alias, 1 drivers
v000001b726e56150_0 .var "RegWrite", 0 0;
v000001b726e56f10_0 .var "ResultSrc", 1 0;
v000001b726e561f0_0 .net "funct3", 2 0, L_000001b726eb51e0;  alias, 1 drivers
v000001b726e56b50_0 .net "funct7b5", 0 0, L_000001b726eb41a0;  alias, 1 drivers
E_000001b726dfeea0 .event anyedge, v000001b726e566f0_0, v000001b726e561f0_0, v000001b726e56970_0, v000001b726e56b50_0;
E_000001b726dff360 .event anyedge, v000001b726e56970_0;
S_000001b726e1c870 .scope module, "data_mem" "data_memory" 4 108, 7 1 0, S_000001b726e2f000;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "MemWrite";
    .port_info 2 /INPUT 32 "Address";
    .port_info 3 /INPUT 32 "WriteData";
    .port_info 4 /OUTPUT 32 "ReadData";
P_000001b726e53800 .param/l "ADDR_WIDTH" 1 7 10, +C4<00000000000000000000000000001010>;
P_000001b726e53838 .param/l "MEM_WORDS" 0 7 9, +C4<00000000000000000000010000000000>;
v000001b726e56290_0 .net "Address", 31 0, v000001b726e56650_0;  alias, 1 drivers
v000001b726e579b0_0 .net "MemWrite", 0 0, v000001b726e577d0_0;  alias, 1 drivers
v000001b726e57870_0 .net "ReadData", 31 0, L_000001b726f19630;  alias, 1 drivers
v000001b726e572d0_0 .net "WriteData", 31 0, L_000001b726eb47e0;  alias, 1 drivers
v000001b726e57910_0 .net *"_ivl_10", 31 0, L_000001b726f19130;  1 drivers
v000001b726e57a50_0 .net *"_ivl_12", 11 0, L_000001b726f19590;  1 drivers
L_000001b726ec0310 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001b726e57370_0 .net *"_ivl_15", 1 0, L_000001b726ec0310;  1 drivers
L_000001b726ec0358 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v000001b726e55f70_0 .net *"_ivl_16", 31 0, L_000001b726ec0358;  1 drivers
v000001b726e55bb0_0 .net *"_ivl_2", 31 0, L_000001b726f18370;  1 drivers
L_000001b726ec0280 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b726e56bf0_0 .net *"_ivl_5", 21 0, L_000001b726ec0280;  1 drivers
L_000001b726ec02c8 .functor BUFT 1, C4<00000000000000000000010000000000>, C4<0>, C4<0>, C4<0>;
v000001b726e55cf0_0 .net/2u *"_ivl_6", 31 0, L_000001b726ec02c8;  1 drivers
v000001b726e55d90_0 .net *"_ivl_8", 0 0, L_000001b726f19090;  1 drivers
v000001b726e55e30_0 .net "clk", 0 0, v000001b726eb3e80_0;  alias, 1 drivers
v000001b726e55ed0 .array "memory", 0 1023, 31 0;
v000001b726e56330_0 .net "word_addr", 9 0, L_000001b726f18ff0;  1 drivers
E_000001b726dfef20 .event posedge, v000001b726e55e30_0;
L_000001b726f18ff0 .part v000001b726e56650_0, 2, 10;
L_000001b726f18370 .concat [ 10 22 0 0], L_000001b726f18ff0, L_000001b726ec0280;
L_000001b726f19090 .cmp/gt 32, L_000001b726ec02c8, L_000001b726f18370;
L_000001b726f19130 .array/port v000001b726e55ed0, L_000001b726f19590;
L_000001b726f19590 .concat [ 10 2 0 0], L_000001b726f18ff0, L_000001b726ec0310;
L_000001b726f19630 .functor MUXZ 32, L_000001b726ec0358, L_000001b726f19130, L_000001b726f19090, C4<>;
S_000001b726e1ca00 .scope module, "imm_gen" "immediate_generator" 4 91, 8 1 0, S_000001b726e2f000;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "Instruction";
    .port_info 1 /INPUT 3 "ImmSrc";
    .port_info 2 /OUTPUT 32 "ImmExt";
v000001b726e563d0_0 .var "ImmExt", 31 0;
v000001b726e56470_0 .net "ImmSrc", 2 0, v000001b726e56790_0;  alias, 1 drivers
v000001b726e56510_0 .net "Instruction", 31 0, L_000001b726e3ee20;  alias, 1 drivers
v000001b726e56830_0 .net "imm_11_7", 4 0, L_000001b726eb3980;  1 drivers
v000001b726e568d0_0 .net "imm_11_8", 3 0, L_000001b726eb3d40;  1 drivers
v000001b726e56a10_0 .net "imm_19_12", 7 0, L_000001b726eb4920;  1 drivers
v000001b726e49760_0 .net "imm_20", 0 0, L_000001b726f18f50;  1 drivers
v000001b726eb2eb0_0 .net "imm_30_21", 9 0, L_000001b726f185f0;  1 drivers
v000001b726eb2e10_0 .net "imm_30_25", 5 0, L_000001b726eb3a20;  1 drivers
v000001b726eb2a50_0 .net "imm_31", 0 0, L_000001b726eb38e0;  1 drivers
v000001b726eb1b50_0 .net "imm_31_12", 19 0, L_000001b726eb3fc0;  1 drivers
v000001b726eb2cd0_0 .net "imm_31_20", 11 0, L_000001b726eb4d80;  1 drivers
v000001b726eb2b90_0 .net "imm_31_25", 6 0, L_000001b726eb5280;  1 drivers
v000001b726eb1f10_0 .net "imm_7", 0 0, L_000001b726eb4880;  1 drivers
E_000001b726dfefa0/0 .event anyedge, v000001b726e56790_0, v000001b726eb2a50_0, v000001b726eb2cd0_0, v000001b726eb2b90_0;
E_000001b726dfefa0/1 .event anyedge, v000001b726e56830_0, v000001b726eb1f10_0, v000001b726eb2e10_0, v000001b726e568d0_0;
E_000001b726dfefa0/2 .event anyedge, v000001b726e56a10_0, v000001b726e49760_0, v000001b726eb2eb0_0, v000001b726eb1b50_0;
E_000001b726dfefa0 .event/or E_000001b726dfefa0/0, E_000001b726dfefa0/1, E_000001b726dfefa0/2;
L_000001b726eb38e0 .part L_000001b726e3ee20, 31, 1;
L_000001b726eb4d80 .part L_000001b726e3ee20, 20, 12;
L_000001b726eb5280 .part L_000001b726e3ee20, 25, 7;
L_000001b726eb3980 .part L_000001b726e3ee20, 7, 5;
L_000001b726eb4880 .part L_000001b726e3ee20, 7, 1;
L_000001b726eb3a20 .part L_000001b726e3ee20, 25, 6;
L_000001b726eb3d40 .part L_000001b726e3ee20, 8, 4;
L_000001b726eb3fc0 .part L_000001b726e3ee20, 12, 20;
L_000001b726eb4920 .part L_000001b726e3ee20, 12, 8;
L_000001b726f18f50 .part L_000001b726e3ee20, 20, 1;
L_000001b726f185f0 .part L_000001b726e3ee20, 21, 10;
S_000001b726e18d70 .scope module, "pc_reg" "pc_register" 4 60, 9 1 0, S_000001b726e2f000;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "NextPC";
    .port_info 2 /OUTPUT 32 "PC";
v000001b726eb1bf0_0 .net "NextPC", 31 0, L_000001b726f19bd0;  alias, 1 drivers
v000001b726eb2ff0_0 .var "PC", 31 0;
v000001b726eb25f0_0 .net "clk", 0 0, v000001b726eb3e80_0;  alias, 1 drivers
S_000001b726e18f00 .scope module, "reg_file" "register_file" 4 80, 10 1 0, S_000001b726e2f000;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "RegWrite";
    .port_info 2 /INPUT 5 "rs1_addr";
    .port_info 3 /INPUT 5 "rs2_addr";
    .port_info 4 /INPUT 5 "rd_addr";
    .port_info 5 /INPUT 32 "WriteData";
    .port_info 6 /OUTPUT 32 "ReadData1";
    .port_info 7 /OUTPUT 32 "ReadData2";
v000001b726eb3090_0 .net "ReadData1", 31 0, L_000001b726eb4c40;  alias, 1 drivers
v000001b726eb2690_0 .net "ReadData2", 31 0, L_000001b726eb47e0;  alias, 1 drivers
v000001b726eb27d0_0 .net "RegWrite", 0 0, v000001b726e56150_0;  alias, 1 drivers
v000001b726eb1c90_0 .net "WriteData", 31 0, v000001b726eb53c0_0;  1 drivers
L_000001b726ec0088 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001b726eb2c30_0 .net/2u *"_ivl_0", 4 0, L_000001b726ec0088;  1 drivers
L_000001b726ec0118 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001b726eb1970_0 .net *"_ivl_11", 1 0, L_000001b726ec0118;  1 drivers
L_000001b726ec0160 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001b726eb3130_0 .net/2u *"_ivl_14", 4 0, L_000001b726ec0160;  1 drivers
v000001b726eb31d0_0 .net *"_ivl_16", 0 0, L_000001b726eb4380;  1 drivers
L_000001b726ec01a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b726eb1d30_0 .net/2u *"_ivl_18", 31 0, L_000001b726ec01a8;  1 drivers
v000001b726eb3270_0 .net *"_ivl_2", 0 0, L_000001b726eb3f20;  1 drivers
v000001b726eb1e70_0 .net *"_ivl_20", 31 0, L_000001b726eb4ce0;  1 drivers
v000001b726eb2d70_0 .net *"_ivl_22", 6 0, L_000001b726eb4e20;  1 drivers
L_000001b726ec01f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001b726eb34f0_0 .net *"_ivl_25", 1 0, L_000001b726ec01f0;  1 drivers
L_000001b726ec00d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b726eb24b0_0 .net/2u *"_ivl_4", 31 0, L_000001b726ec00d0;  1 drivers
v000001b726eb2f50_0 .net *"_ivl_6", 31 0, L_000001b726eb4240;  1 drivers
v000001b726eb29b0_0 .net *"_ivl_8", 6 0, L_000001b726eb37a0;  1 drivers
v000001b726eb1dd0_0 .net "clk", 0 0, v000001b726eb3e80_0;  alias, 1 drivers
v000001b726eb1830_0 .net "rd_addr", 4 0, L_000001b726eb5460;  alias, 1 drivers
v000001b726eb1fb0 .array "registers", 0 31, 31 0;
v000001b726eb3310_0 .net "rs1_addr", 4 0, L_000001b726eb5140;  alias, 1 drivers
v000001b726eb33b0_0 .net "rs2_addr", 4 0, L_000001b726eb3b60;  alias, 1 drivers
L_000001b726eb3f20 .cmp/eq 5, L_000001b726eb5140, L_000001b726ec0088;
L_000001b726eb4240 .array/port v000001b726eb1fb0, L_000001b726eb37a0;
L_000001b726eb37a0 .concat [ 5 2 0 0], L_000001b726eb5140, L_000001b726ec0118;
L_000001b726eb4c40 .functor MUXZ 32, L_000001b726eb4240, L_000001b726ec00d0, L_000001b726eb3f20, C4<>;
L_000001b726eb4380 .cmp/eq 5, L_000001b726eb3b60, L_000001b726ec0160;
L_000001b726eb4ce0 .array/port v000001b726eb1fb0, L_000001b726eb4e20;
L_000001b726eb4e20 .concat [ 5 2 0 0], L_000001b726eb3b60, L_000001b726ec01f0;
L_000001b726eb47e0 .functor MUXZ 32, L_000001b726eb4ce0, L_000001b726ec01a8, L_000001b726eb4380, C4<>;
    .scope S_000001b726e18d70;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b726eb2ff0_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_000001b726e18d70;
T_1 ;
    %wait E_000001b726dfef20;
    %load/vec4 v000001b726eb1bf0_0;
    %assign/vec4 v000001b726eb2ff0_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_000001b726e299c0;
T_2 ;
Ewait_0 .event/or E_000001b726dff360, E_0x0;
    %wait Ewait_0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b726e56150_0, 0, 1;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v000001b726e56790_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b726e56d30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b726e577d0_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v000001b726e56f10_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b726e57410_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v000001b726e566f0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b726e57230_0, 0, 1;
    %load/vec4 v000001b726e56970_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b726e56150_0, 0, 1;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v000001b726e56790_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b726e56d30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b726e577d0_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v000001b726e56f10_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b726e57410_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v000001b726e566f0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b726e57230_0, 0, 1;
    %jmp T_2.8;
T_2.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b726e56150_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001b726e56790_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b726e56d30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b726e577d0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001b726e56f10_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b726e57410_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001b726e566f0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b726e57230_0, 0, 1;
    %jmp T_2.8;
T_2.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b726e56150_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001b726e56790_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b726e56d30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b726e577d0_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v000001b726e56f10_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b726e57410_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001b726e566f0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b726e57230_0, 0, 1;
    %jmp T_2.8;
T_2.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b726e56150_0, 0, 1;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v000001b726e56790_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b726e56d30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b726e577d0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001b726e56f10_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b726e57410_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001b726e566f0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b726e57230_0, 0, 1;
    %jmp T_2.8;
T_2.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b726e56150_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001b726e56790_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b726e56d30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b726e577d0_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v000001b726e56f10_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b726e57410_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001b726e566f0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b726e57230_0, 0, 1;
    %jmp T_2.8;
T_2.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b726e56150_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001b726e56790_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b726e56d30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b726e577d0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001b726e56f10_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b726e57410_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001b726e566f0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b726e57230_0, 0, 1;
    %jmp T_2.8;
T_2.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b726e56150_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000001b726e56790_0, 0, 3;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001b726e56d30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b726e577d0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001b726e56f10_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b726e57410_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v000001b726e566f0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b726e57230_0, 0, 1;
    %jmp T_2.8;
T_2.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b726e56150_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000001b726e56790_0, 0, 3;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001b726e56d30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b726e577d0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001b726e56f10_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b726e57410_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v000001b726e566f0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b726e57230_0, 0, 1;
    %jmp T_2.8;
T_2.8 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001b726e299c0;
T_3 ;
Ewait_1 .event/or E_000001b726dfeea0, E_0x0;
    %wait Ewait_1;
    %load/vec4 v000001b726e566f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v000001b726e56010_0, 0, 3;
    %jmp T_3.4;
T_3.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001b726e56010_0, 0, 3;
    %jmp T_3.4;
T_3.1 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001b726e56010_0, 0, 3;
    %jmp T_3.4;
T_3.2 ;
    %load/vec4 v000001b726e561f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v000001b726e56010_0, 0, 3;
    %jmp T_3.11;
T_3.5 ;
    %load/vec4 v000001b726e56970_0;
    %cmpi/e 51, 0, 7;
    %flag_get/vec4 4;
    %jmp/0 T_3.14, 4;
    %load/vec4 v000001b726e56b50_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_3.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.12, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001b726e56010_0, 0, 3;
    %jmp T_3.13;
T_3.12 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001b726e56010_0, 0, 3;
T_3.13 ;
    %jmp T_3.11;
T_3.6 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000001b726e56010_0, 0, 3;
    %jmp T_3.11;
T_3.7 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000001b726e56010_0, 0, 3;
    %jmp T_3.11;
T_3.8 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000001b726e56010_0, 0, 3;
    %jmp T_3.11;
T_3.9 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001b726e56010_0, 0, 3;
    %jmp T_3.11;
T_3.11 ;
    %pop/vec4 1;
    %jmp T_3.4;
T_3.4 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001b726e18f00;
T_4 ;
    %wait E_000001b726dfef20;
    %load/vec4 v000001b726eb27d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v000001b726eb1830_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000001b726eb1c90_0;
    %load/vec4 v000001b726eb1830_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b726eb1fb0, 0, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001b726e1ca00;
T_5 ;
Ewait_2 .event/or E_000001b726dfefa0, E_0x0;
    %wait Ewait_2;
    %load/vec4 v000001b726e56470_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v000001b726e563d0_0, 0, 32;
    %jmp T_5.6;
T_5.0 ;
    %load/vec4 v000001b726eb2a50_0;
    %replicate 20;
    %load/vec4 v000001b726eb2cd0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001b726e563d0_0, 0, 32;
    %jmp T_5.6;
T_5.1 ;
    %load/vec4 v000001b726eb2a50_0;
    %replicate 20;
    %load/vec4 v000001b726eb2b90_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001b726e56830_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001b726e563d0_0, 0, 32;
    %jmp T_5.6;
T_5.2 ;
    %load/vec4 v000001b726eb2a50_0;
    %replicate 19;
    %load/vec4 v000001b726eb1f10_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001b726eb2e10_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001b726e568d0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %pad/u 32;
    %store/vec4 v000001b726e563d0_0, 0, 32;
    %jmp T_5.6;
T_5.3 ;
    %load/vec4 v000001b726eb2a50_0;
    %replicate 11;
    %load/vec4 v000001b726e56a10_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001b726e49760_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001b726eb2eb0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %pad/u 32;
    %store/vec4 v000001b726e563d0_0, 0, 32;
    %jmp T_5.6;
T_5.4 ;
    %load/vec4 v000001b726eb1b50_0;
    %concati/vec4 0, 0, 12;
    %store/vec4 v000001b726e563d0_0, 0, 32;
    %jmp T_5.6;
T_5.6 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000001b726e2f190;
T_6 ;
Ewait_3 .event/or E_000001b726dffe60, E_0x0;
    %wait Ewait_3;
    %load/vec4 v000001b726e57550_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v000001b726e56650_0, 0, 32;
    %jmp T_6.7;
T_6.0 ;
    %load/vec4 v000001b726e57730_0;
    %load/vec4 v000001b726e55c50_0;
    %add;
    %store/vec4 v000001b726e56650_0, 0, 32;
    %jmp T_6.7;
T_6.1 ;
    %load/vec4 v000001b726e57730_0;
    %load/vec4 v000001b726e55c50_0;
    %sub;
    %store/vec4 v000001b726e56650_0, 0, 32;
    %jmp T_6.7;
T_6.2 ;
    %load/vec4 v000001b726e57730_0;
    %load/vec4 v000001b726e55c50_0;
    %and;
    %store/vec4 v000001b726e56650_0, 0, 32;
    %jmp T_6.7;
T_6.3 ;
    %load/vec4 v000001b726e57730_0;
    %load/vec4 v000001b726e55c50_0;
    %or;
    %store/vec4 v000001b726e56650_0, 0, 32;
    %jmp T_6.7;
T_6.4 ;
    %load/vec4 v000001b726e57730_0;
    %ix/getv 4, v000001b726e57190_0;
    %shiftl 4;
    %store/vec4 v000001b726e56650_0, 0, 32;
    %jmp T_6.7;
T_6.5 ;
    %load/vec4 v000001b726e57730_0;
    %load/vec4 v000001b726e55c50_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.9, 8;
T_6.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.9, 8;
 ; End of false expr.
    %blend;
T_6.9;
    %store/vec4 v000001b726e56650_0, 0, 32;
    %jmp T_6.7;
T_6.7 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001b726e1c870;
T_7 ;
    %wait E_000001b726dfef20;
    %load/vec4 v000001b726e579b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001b726e56330_0;
    %pad/u 32;
    %cmpi/u 1024, 0, 32;
    %jmp/0xz  T_7.2, 5;
    %load/vec4 v000001b726e572d0_0;
    %load/vec4 v000001b726e56330_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b726e55ed0, 0, 4;
T_7.2 ;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001b726e2f000;
T_8 ;
Ewait_4 .event/or E_000001b726dff1a0, E_0x0;
    %wait Ewait_4;
    %load/vec4 v000001b726eb5640_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v000001b726eb53c0_0, 0, 32;
    %jmp T_8.5;
T_8.0 ;
    %load/vec4 v000001b726eb3450_0;
    %store/vec4 v000001b726eb53c0_0, 0, 32;
    %jmp T_8.5;
T_8.1 ;
    %load/vec4 v000001b726eb2050_0;
    %store/vec4 v000001b726eb53c0_0, 0, 32;
    %jmp T_8.5;
T_8.2 ;
    %load/vec4 v000001b726eb4060_0;
    %store/vec4 v000001b726eb53c0_0, 0, 32;
    %jmp T_8.5;
T_8.3 ;
    %load/vec4 v000001b726eb3630_0;
    %store/vec4 v000001b726eb53c0_0, 0, 32;
    %jmp T_8.5;
T_8.5 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000001b726e3e680;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b726eb3e80_0, 0, 1;
T_9.0 ;
    %delay 5000, 0;
    %load/vec4 v000001b726eb3e80_0;
    %inv;
    %store/vec4 v000001b726eb3e80_0, 0, 1;
    %jmp T_9.0;
    %end;
    .thread T_9;
    .scope S_000001b726e3e680;
T_10 ;
    %pushi/vec4 2882396855, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001b726eb3c00, 4, 0;
    %pushi/vec4 4919, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001b726eb3c00, 4, 0;
    %pushi/vec4 4294964151, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001b726eb3c00, 4, 0;
    %pushi/vec4 305300115, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001b726eb3c00, 4, 0;
    %pushi/vec4 1245971, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001b726eb3c00, 4, 0;
    %pushi/vec4 4294149011, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001b726eb3c00, 4, 0;
    %vpi_call/w 3 37 "$dumpfile", "wave_q3.vcd" {0 0 0};
    %vpi_call/w 3 38 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001b726e3e680 {0 0 0};
    %delay 60000, 0;
    %vpi_call/w 3 41 "$display", "Simulasyon tamamlandi!" {0 0 0};
    %vpi_call/w 3 42 "$finish" {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "tb_riscv_processor_q3.v";
    "./riscv_processor.v";
    "./alu.v";
    "./control_unit.v";
    "./data_memory.v";
    "./immediate_generator.v";
    "./pc_register.v";
    "./register_file.v";
