Drill report for panel.kicad_pcb
Created on Wed Dec 15 09:31:59 2021

Copper Layer Stackup:
    =============================================================
    L1 :  F.Cu                      front
    L2 :  B.Cu                      back


Drill file 'panel.drl' contains
    plated through holes:
    =============================================================
    T1  0.300mm  0.0118"  (19 holes)
    T2  0.600mm  0.0236"  (4 holes)  (with 4 slots)
    T3  2.200mm  0.0866"  (2 holes)

    Total plated holes count 25


Not plated through holes are merged with plated holes
    unplated through holes:
    =============================================================
    T4  0.500mm  0.0197"  (16 holes)
    T5  0.650mm  0.0256"  (2 holes)

    Total unplated holes count 18
