--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml alu4bit_board_sch.twx alu4bit_board_sch.ncd -o
alu4bit_board_sch.twr alu4bit_board_sch.pcf -ucf alu4bit_board_sch.ucf

Design file:              alu4bit_board_sch.ncd
Physical constraint file: alu4bit_board_sch.pcf
Device,package,speed:     xc3s250e,cp132,-4 (PRODUCTION 1.27 2012-07-09)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock CLK to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
EN_L        |   10.479(R)|CLK_BUFGP         |   0.000|
EN_ML       |   11.928(R)|CLK_BUFGP         |   0.000|
EN_MR       |   11.210(R)|CLK_BUFGP         |   0.000|
EN_R        |   10.518(R)|CLK_BUFGP         |   0.000|
SS<0>       |   13.226(R)|CLK_BUFGP         |   0.000|
SS<1>       |   13.265(R)|CLK_BUFGP         |   0.000|
SS<2>       |   14.063(R)|CLK_BUFGP         |   0.000|
SS<3>       |   14.343(R)|CLK_BUFGP         |   0.000|
SS<4>       |   14.370(R)|CLK_BUFGP         |   0.000|
SS<5>       |   12.178(R)|CLK_BUFGP         |   0.000|
SS<6>       |   13.808(R)|CLK_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    5.882|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
A<0>           |CiOut          |   15.524|
A<0>           |F0             |   11.941|
A<0>           |F1             |   15.005|
A<0>           |F2             |   15.265|
A<0>           |F3             |   16.391|
A<0>           |SS<0>          |   19.368|
A<0>           |SS<1>          |   19.581|
A<0>           |SS<2>          |   20.918|
A<0>           |SS<3>          |   19.829|
A<0>           |SS<4>          |   19.873|
A<0>           |SS<5>          |   18.956|
A<0>           |SS<6>          |   20.635|
A<1>           |CiOut          |   13.830|
A<1>           |F1             |   13.271|
A<1>           |F2             |   13.571|
A<1>           |F3             |   14.697|
A<1>           |SS<0>          |   17.674|
A<1>           |SS<1>          |   17.887|
A<1>           |SS<2>          |   19.224|
A<1>           |SS<3>          |   18.135|
A<1>           |SS<4>          |   18.179|
A<1>           |SS<5>          |   17.262|
A<1>           |SS<6>          |   18.941|
A<2>           |CiOut          |   13.075|
A<2>           |F2             |   12.642|
A<2>           |F3             |   13.942|
A<2>           |SS<0>          |   16.919|
A<2>           |SS<1>          |   17.132|
A<2>           |SS<2>          |   18.469|
A<2>           |SS<3>          |   17.380|
A<2>           |SS<4>          |   17.424|
A<2>           |SS<5>          |   16.507|
A<2>           |SS<6>          |   18.186|
A<3>           |CiOut          |   10.560|
A<3>           |F3             |   11.289|
A<3>           |SS<0>          |   14.266|
A<3>           |SS<1>          |   14.479|
A<3>           |SS<2>          |   15.816|
A<3>           |SS<3>          |   14.727|
A<3>           |SS<4>          |   14.771|
A<3>           |SS<5>          |   13.854|
A<3>           |SS<6>          |   15.533|
B<0>           |CiOut          |   15.752|
B<0>           |F0             |   12.169|
B<0>           |F1             |   15.233|
B<0>           |F2             |   15.493|
B<0>           |F3             |   16.619|
B<0>           |SS<0>          |   19.596|
B<0>           |SS<1>          |   19.809|
B<0>           |SS<2>          |   21.146|
B<0>           |SS<3>          |   20.057|
B<0>           |SS<4>          |   20.101|
B<0>           |SS<5>          |   19.184|
B<0>           |SS<6>          |   20.863|
B<1>           |CiOut          |   14.193|
B<1>           |F1             |   13.634|
B<1>           |F2             |   13.934|
B<1>           |F3             |   15.060|
B<1>           |SS<0>          |   18.037|
B<1>           |SS<1>          |   18.250|
B<1>           |SS<2>          |   19.587|
B<1>           |SS<3>          |   18.498|
B<1>           |SS<4>          |   18.542|
B<1>           |SS<5>          |   17.625|
B<1>           |SS<6>          |   19.304|
B<2>           |CiOut          |   13.914|
B<2>           |F2             |   13.481|
B<2>           |F3             |   14.781|
B<2>           |SS<0>          |   17.758|
B<2>           |SS<1>          |   17.971|
B<2>           |SS<2>          |   19.308|
B<2>           |SS<3>          |   18.219|
B<2>           |SS<4>          |   18.263|
B<2>           |SS<5>          |   17.346|
B<2>           |SS<6>          |   19.025|
B<3>           |CiOut          |   11.199|
B<3>           |F3             |   11.928|
B<3>           |SS<0>          |   14.905|
B<3>           |SS<1>          |   15.118|
B<3>           |SS<2>          |   16.455|
B<3>           |SS<3>          |   15.366|
B<3>           |SS<4>          |   15.410|
B<3>           |SS<5>          |   14.493|
B<3>           |SS<6>          |   16.172|
M              |CiOut          |   16.098|
M              |F0             |   12.515|
M              |F1             |   15.579|
M              |F2             |   15.839|
M              |F3             |   16.965|
M              |SS<0>          |   19.942|
M              |SS<1>          |   20.155|
M              |SS<2>          |   21.492|
M              |SS<3>          |   20.403|
M              |SS<4>          |   20.447|
M              |SS<5>          |   19.530|
M              |SS<6>          |   21.209|
S0             |CiOut          |   15.704|
S0             |F0             |   12.121|
S0             |F1             |   15.185|
S0             |F2             |   15.445|
S0             |F3             |   16.571|
S0             |SS<0>          |   19.548|
S0             |SS<1>          |   19.761|
S0             |SS<2>          |   21.098|
S0             |SS<3>          |   20.009|
S0             |SS<4>          |   20.053|
S0             |SS<5>          |   19.136|
S0             |SS<6>          |   20.815|
S1             |CiOut          |   14.353|
S1             |F0             |   10.770|
S1             |F1             |   13.834|
S1             |F2             |   14.094|
S1             |F3             |   15.220|
S1             |SS<0>          |   18.197|
S1             |SS<1>          |   18.410|
S1             |SS<2>          |   19.747|
S1             |SS<3>          |   18.658|
S1             |SS<4>          |   18.702|
S1             |SS<5>          |   17.785|
S1             |SS<6>          |   19.464|
---------------+---------------+---------+


Analysis completed Fri Jan 19 16:13:21 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 158 MB



