
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003490                       # Number of seconds simulated
sim_ticks                                  3490050642                       # Number of ticks simulated
final_tick                               531500829942                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  28361                       # Simulator instruction rate (inst/s)
host_op_rate                                    35901                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                  98001                       # Simulator tick rate (ticks/s)
host_mem_usage                               16882352                       # Number of bytes of host memory used
host_seconds                                 35612.50                       # Real time elapsed on the host
sim_insts                                  1010000002                       # Number of instructions simulated
sim_ops                                    1278515986                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus.inst         5632                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus.data        26496                       # Number of bytes read from this memory
system.physmem.bytes_read::total                32128                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus.inst         5632                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5632                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        30848                       # Number of bytes written to this memory
system.physmem.bytes_written::total             30848                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus.inst           44                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus.data          207                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                   251                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             241                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.inst                 0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.data                 0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  241                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus.inst      1613730                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus.data      7591867                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                 9205597                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus.inst      1613730                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1613730                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           8838840                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                8838840                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           8838840                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.inst      1613730                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.data      7591867                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               18044437                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.cpu.workload.num_syscalls                   13                       # Number of system calls
system.switch_cpus.numCycles                  8369427                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.BPredUnit.lookups          3190925                       # Number of BP lookups
system.switch_cpus.BPredUnit.condPredicted      2597923                       # Number of conditional branches predicted
system.switch_cpus.BPredUnit.condIncorrect       211153                       # Number of conditional branches incorrect
system.switch_cpus.BPredUnit.BTBLookups       1321876                       # Number of BTB lookups
system.switch_cpus.BPredUnit.BTBHits          1241600                       # Number of BTB hits
system.switch_cpus.BPredUnit.BTBCorrect             0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.BPredUnit.usedRAS           340761                       # Number of times the RAS was used to get a target.
system.switch_cpus.BPredUnit.RASInCorrect         9302                       # Number of incorrect RAS predictions.
system.switch_cpus.fetch.icacheStallCycles      3285071                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts               17433211                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches             3190925                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches      1582361                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles               3653267                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles         1139119                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles         443282                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.CacheLines           1611930                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes         91001                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples      8306449                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.599770                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.376705                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          4653182     56.02%     56.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           255134      3.07%     59.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           264828      3.19%     62.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           420344      5.06%     67.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           197893      2.38%     69.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           282047      3.40%     73.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           189334      2.28%     75.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           138273      1.66%     77.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          1905414     22.94%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      8306449                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.381260                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.082964                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles          3459444                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles        398154                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles           3496306                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles         28995                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles         923539                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved       542628                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred          1293                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts       20826374                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts          4756                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles         923539                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles          3633875                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles           97712                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles        74884                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles           3348971                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles        227458                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts       20075672                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents            27                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         132262                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents         66504                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.RenamedOperands     28101815                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups      93596179                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups     93596179                       # Number of integer rename lookups
system.switch_cpus.rename.CommittedMaps      17160386                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps         10941364                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts         3448                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts         1756                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            593756                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads      1866416                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       965468                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads        10139                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       360876                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded           18821685                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded         3467                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued          14947802                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued        26297                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      6481646                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined     20014133                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved           26                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples      8306449                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.799542                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.928984                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      2838766     34.18%     34.18% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1804929     21.73%     55.90% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1203992     14.49%     70.40% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       797951      9.61%     80.01% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       725492      8.73%     88.74% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       409024      4.92%     93.66% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       367339      4.42%     98.09% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7        81734      0.98%     99.07% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8        77222      0.93%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      8306449                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          112767     78.11%     78.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     78.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     78.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     78.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     78.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     78.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     78.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     78.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     78.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     78.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     78.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     78.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     78.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     78.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     78.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     78.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     78.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     78.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     78.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     78.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     78.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     78.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     78.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     78.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     78.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     78.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     78.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     78.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          15808     10.95%     89.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         15788     10.94%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      12476393     83.47%     83.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       198729      1.33%     84.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     84.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     84.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     84.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     84.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     84.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     84.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     84.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     84.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     84.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     84.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc         1688      0.01%     84.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     84.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      1483573      9.93%     94.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       787419      5.27%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       14947802                       # Type of FU issued
system.switch_cpus.iq.rate                   1.786001                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt              144363                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.009658                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads     38372708                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes     25306911                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     14523181                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses       15092165                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads        21404                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads       743341                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses           62                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation          118                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores       254656                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles         923539                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles           57283                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles         11962                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts     18825155                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts        46231                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts       1866416                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts       965468                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts         1753                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           9665                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents            14                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents          118                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect       127078                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect       118555                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts       245633                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts      14679155                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts       1384427                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       268642                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                     3                       # number of nop insts executed
system.switch_cpus.iew.exec_refs              2145038                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches          2086286                       # Number of branches executed
system.switch_cpus.iew.exec_stores             760611                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.753902                       # Inst execution rate
system.switch_cpus.iew.wb_sent               14534238                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count              14523181                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers           9532266                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers          27102220                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               1.735266                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.351715                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitCommittedInsts     10000001                       # The number of committed instructions
system.switch_cpus.commit.commitCommittedOps     12312361                       # The number of committed instructions
system.switch_cpus.commit.commitSquashedInsts      6512808                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls         3441                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts       212940                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples      7382910                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.667684                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.175727                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      2786565     37.74%     37.74% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2108035     28.55%     66.30% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       836789     11.33%     77.63% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       421402      5.71%     83.34% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       388868      5.27%     88.61% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       178810      2.42%     91.03% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       191856      2.60%     93.63% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        98796      1.34%     94.96% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8       371789      5.04%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      7382910                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps       12312361                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs                1833887                       # Number of memory references committed
system.switch_cpus.commit.loads               1123075                       # Number of loads committed
system.switch_cpus.commit.membars                1714                       # Number of memory barriers committed
system.switch_cpus.commit.branches            1777839                       # Number of branches committed
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts          11091626                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls       253860                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events        371789                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads             25836121                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            38574921                       # The number of ROB writes
system.switch_cpus.timesIdled                    3334                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                   62978                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts            10000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps              12312361                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total      10000001                       # Number of Instructions Simulated
system.switch_cpus.cpi                       0.836943                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.836943                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.194825                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.194825                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads         65913280                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        20136657                       # number of integer regfile writes
system.switch_cpus.misc_regfile_reads        19175250                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes           3428                       # number of misc regfile writes
system.l2.replacements                            251                       # number of replacements
system.l2.tagsinuse                      32765.788515                       # Cycle average of tags in use
system.l2.total_refs                           469872                       # Total number of references to valid blocks.
system.l2.sampled_refs                          33015                       # Sample count of references to valid blocks.
system.l2.avg_refs                          14.232076                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          7590.307245                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.inst      38.209793                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.data      98.880903                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst             129.095819                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data           24909.294755                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.231638                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.inst      0.001166                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.data      0.003018                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.003940                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.760171                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999933                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data         4114                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    4116                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             1229                       # number of Writeback hits
system.l2.Writeback_hits::total                  1229                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus.data           52                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    52                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst             2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data          4166                       # number of demand (read+write) hits
system.l2.demand_hits::total                     4168                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus.data         4166                       # number of overall hits
system.l2.overall_hits::total                    4168                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst           44                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data          207                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   251                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus.inst           44                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data          207                       # number of demand (read+write) misses
system.l2.demand_misses::total                    251                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst           44                       # number of overall misses
system.l2.overall_misses::switch_cpus.data          207                       # number of overall misses
system.l2.overall_misses::total                   251                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst      2888480                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data     11031244                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        13919724                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst      2888480                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data     11031244                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         13919724                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst      2888480                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data     11031244                       # number of overall miss cycles
system.l2.overall_miss_latency::total        13919724                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst           46                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data         4321                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                4367                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         1229                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              1229                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data           52                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                52                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst           46                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data         4373                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 4419                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst           46                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data         4373                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                4419                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.956522                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.047906                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.057477                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.956522                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.047336                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.056800                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.956522                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.047336                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.056800                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 65647.272727                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 53291.033816                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 55457.067729                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 65647.272727                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 53291.033816                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 55457.067729                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 65647.272727                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 53291.033816                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 55457.067729                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  241                       # number of writebacks
system.l2.writebacks::total                       241                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst           44                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data          207                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              251                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst           44                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data          207                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               251                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst           44                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data          207                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              251                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst      2631922                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data      9802309                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     12434231                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst      2631922                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data      9802309                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     12434231                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst      2631922                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data      9802309                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     12434231                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.956522                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.047906                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.057477                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.956522                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.047336                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.056800                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.956522                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.047336                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.056800                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 59816.409091                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 47354.149758                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 49538.768924                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 59816.409091                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 47354.149758                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 49538.768924                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 59816.409091                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 47354.149758                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 49538.768924                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.tagsinuse                502.067560                       # Cycle average of tags in use
system.cpu.icache.total_refs               1001620686                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                    508                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs               1971694.263780                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::switch_cpus.inst    40.067560                       # Average occupied blocks per requestor
system.cpu.icache.occ_blocks::cpu.inst            462                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::switch_cpus.inst     0.064211                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::cpu.inst      0.740385                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.804595                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst      1611871                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1611871                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst      1611871                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1611871                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst      1611871                       # number of overall hits
system.cpu.icache.overall_hits::total         1611871                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst           59                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            59                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst           59                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             59                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst           59                       # number of overall misses
system.cpu.icache.overall_misses::total            59                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst      4007142                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      4007142                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst      4007142                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      4007142                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst      4007142                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      4007142                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst      1611930                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1611930                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst      1611930                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1611930                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst      1611930                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1611930                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000037                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000037                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000037                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000037                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000037                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000037                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 67917.661017                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 67917.661017                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 67917.661017                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 67917.661017                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 67917.661017                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 67917.661017                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst           13                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst           13                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst           13                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst           46                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           46                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst           46                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           46                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst           46                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           46                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst      3121960                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      3121960                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst      3121960                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      3121960                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst      3121960                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      3121960                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 67868.695652                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 67868.695652                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 67868.695652                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 67868.695652                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 67868.695652                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 67868.695652                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                   4373                       # number of replacements
system.cpu.dcache.tagsinuse                       256                       # Cycle average of tags in use
system.cpu.dcache.total_refs                153341521                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                   4629                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs               33126.273709                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::switch_cpus.data   221.553314                       # Average occupied blocks per requestor
system.cpu.dcache.occ_blocks::cpu.data      34.446686                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::switch_cpus.data     0.865443                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::cpu.data      0.134557                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total                1                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data      1083946                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1083946                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data       707196                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         707196                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data         1716                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         1716                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data         1714                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         1714                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data      1791142                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1791142                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data      1791142                       # number of overall hits
system.cpu.dcache.overall_hits::total         1791142                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data        10788                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         10788                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data          167                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          167                       # number of WriteReq misses
system.cpu.dcache.demand_misses::switch_cpus.data        10955                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          10955                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data        10955                       # number of overall misses
system.cpu.dcache.overall_misses::total         10955                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data    278195858                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    278195858                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data      5313994                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      5313994                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data    283509852                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    283509852                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data    283509852                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    283509852                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data      1094734                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1094734                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data       707363                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       707363                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data         1716                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         1716                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data         1714                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         1714                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data      1802097                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1802097                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data      1802097                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1802097                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.009854                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009854                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.000236                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000236                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.006079                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.006079                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.006079                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.006079                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 25787.528550                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 25787.528550                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 31820.323353                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 31820.323353                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 25879.493565                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 25879.493565                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 25879.493565                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 25879.493565                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks         1229                       # number of writebacks
system.cpu.dcache.writebacks::total              1229                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data         6467                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         6467                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data          115                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          115                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data         6582                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         6582                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data         6582                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         6582                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data         4321                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         4321                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data           52                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           52                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data         4373                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         4373                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data         4373                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         4373                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data     44338427                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     44338427                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data      1148213                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      1148213                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data     45486640                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     45486640                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data     45486640                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     45486640                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.003947                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003947                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.000074                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000074                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.002427                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002427                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.002427                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002427                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 10261.149502                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 10261.149502                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 22081.019231                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 22081.019231                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 10401.701349                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 10401.701349                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 10401.701349                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 10401.701349                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
