==============================================================
File generated on Thu Dec 19 02:04:40 +0700 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'conv2D.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 102.719 ; gain = 17.844
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 102.719 ; gain = 17.844
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 104.316 ; gain = 19.441
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 104.570 ; gain = 19.695
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 125.387 ; gain = 40.512
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 125.543 ; gain = 40.668
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv2d' ...
WARNING: [SYN 201-107] Renaming port name 'conv2d/input' to 'conv2d/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'conv2d/output' to 'conv2d/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.562 seconds; current allocated memory: 77.569 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 9 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.163 seconds; current allocated memory: 78.114 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/output_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv2d' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d'.
INFO: [HLS 200-111]  Elapsed time: 0.235 seconds; current allocated memory: 78.904 MB.
INFO: [RTMG 210-278] Implementing memory 'conv2d_line_buffer_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 129.668 ; gain = 44.793
INFO: [SYSC 207-301] Generating SystemC RTL for conv2d.
INFO: [VHDL 208-304] Generating VHDL RTL for conv2d.
INFO: [VLOG 209-307] Generating Verilog RTL for conv2d.
INFO: [HLS 200-112] Total elapsed time: 7.43 seconds; peak allocated memory: 78.904 MB.
==============================================================
File generated on Thu Dec 19 02:06:26 +0700 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'conv2D.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 102.699 ; gain = 17.926
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 102.699 ; gain = 17.926
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 104.316 ; gain = 19.543
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 104.574 ; gain = 19.801
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'conv2d' (conv2D.c:4).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (conv2D.c:19) in function 'conv2d' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (conv2D.c:24) in function 'conv2d' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (conv2D.c:26) in function 'conv2d' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (conv2D.c:32) in function 'conv2d' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (conv2D.c:34) in function 'conv2d' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3' (conv2D.c:39) in function 'conv2d' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.4' (conv2D.c:45) in function 'conv2d' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.4.1' (conv2D.c:51) in function 'conv2d' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.4.1.1' (conv2D.c:52) in function 'conv2d' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'line_buffer' (conv2D.c:13) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.0' (conv2D.c:13) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.1' (conv2D.c:13) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.2' (conv2D.c:13) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d' (conv2D.c:4)...72 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 125.945 ; gain = 41.172
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 126.566 ; gain = 41.793
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv2d' ...
WARNING: [SYN 201-107] Renaming port name 'conv2d/input' to 'conv2d/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'conv2d/output' to 'conv2d/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'conv2d'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_1', conv2D.c:27) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 25, Depth = 29.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.369 seconds; current allocated memory: 78.615 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.254 seconds; current allocated memory: 79.508 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/input_r' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/kernel' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/output_r' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv2d' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'kernel' and 'output_r' to AXI-Lite port cv_io.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d'.
INFO: [HLS 200-111]  Elapsed time: 0.431 seconds; current allocated memory: 81.252 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 133.820 ; gain = 49.047
INFO: [SYSC 207-301] Generating SystemC RTL for conv2d.
INFO: [VHDL 208-304] Generating VHDL RTL for conv2d.
INFO: [VLOG 209-307] Generating Verilog RTL for conv2d.
INFO: [HLS 200-112] Total elapsed time: 9.099 seconds; peak allocated memory: 81.252 MB.
==============================================================
File generated on Thu Dec 19 02:09:09 +0700 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'conv2D.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 102.996 ; gain = 18.262
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 102.996 ; gain = 18.262
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 104.375 ; gain = 19.641
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 104.629 ; gain = 19.895
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 125.844 ; gain = 41.109
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 125.844 ; gain = 41.109
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv2d' ...
WARNING: [SYN 201-107] Renaming port name 'conv2d/input' to 'conv2d/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'conv2d/output' to 'conv2d/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.859 seconds; current allocated memory: 77.880 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 9 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 78.462 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/input_r' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/kernel' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/output_r' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv2d' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'input_r' and 'output_r' to AXI-Lite port cv_io.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d'.
INFO: [HLS 200-111]  Elapsed time: 0.256 seconds; current allocated memory: 79.335 MB.
INFO: [RTMG 210-278] Implementing memory 'conv2d_line_buffer_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 129.918 ; gain = 45.184
INFO: [SYSC 207-301] Generating SystemC RTL for conv2d.
INFO: [VHDL 208-304] Generating VHDL RTL for conv2d.
INFO: [VLOG 209-307] Generating Verilog RTL for conv2d.
INFO: [HLS 200-112] Total elapsed time: 8.011 seconds; peak allocated memory: 79.335 MB.
==============================================================
File generated on Thu Dec 19 02:10:58 +0700 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'conv2D.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 103.008 ; gain = 17.305
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 103.008 ; gain = 17.305
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 104.613 ; gain = 18.910
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 104.875 ; gain = 19.172
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (conv2D.c:21) in function 'conv2d' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (conv2D.c:29) in function 'conv2d' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.4' (conv2D.c:42) in function 'conv2d' completely with a factor of 3.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 126.508 ; gain = 40.805
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 126.844 ; gain = 41.141
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv2d' ...
WARNING: [SYN 201-107] Renaming port name 'conv2d/input' to 'conv2d/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'conv2d/output' to 'conv2d/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.079 seconds; current allocated memory: 78.790 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 13 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 79.529 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/input_r' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/kernel' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/output_r' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv2d' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'input_r' and 'output_r' to AXI-Lite port cv_io.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d'.
INFO: [HLS 200-111]  Elapsed time: 0.323 seconds; current allocated memory: 80.769 MB.
INFO: [RTMG 210-278] Implementing memory 'conv2d_line_buffer_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 133.430 ; gain = 47.727
INFO: [SYSC 207-301] Generating SystemC RTL for conv2d.
INFO: [VHDL 208-304] Generating VHDL RTL for conv2d.
INFO: [VLOG 209-307] Generating Verilog RTL for conv2d.
INFO: [HLS 200-112] Total elapsed time: 8.527 seconds; peak allocated memory: 80.769 MB.
==============================================================
File generated on Thu Dec 19 02:14:06 +0700 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'conv2D.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 102.422 ; gain = 17.543
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 102.422 ; gain = 17.543
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 104.191 ; gain = 19.312
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 104.445 ; gain = 19.566
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 125.961 ; gain = 41.082
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 125.969 ; gain = 41.090
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv2d' ...
WARNING: [SYN 201-107] Renaming port name 'conv2d/input' to 'conv2d/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'conv2d/output' to 'conv2d/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.67 seconds; current allocated memory: 77.553 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 9 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.163 seconds; current allocated memory: 78.099 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/output_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv2d' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d'.
INFO: [HLS 200-111]  Elapsed time: 0.188 seconds; current allocated memory: 78.888 MB.
INFO: [RTMG 210-278] Implementing memory 'conv2d_line_buffer_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 129.555 ; gain = 44.676
INFO: [SYSC 207-301] Generating SystemC RTL for conv2d.
INFO: [VHDL 208-304] Generating VHDL RTL for conv2d.
INFO: [VLOG 209-307] Generating Verilog RTL for conv2d.
INFO: [HLS 200-112] Total elapsed time: 7.565 seconds; peak allocated memory: 78.888 MB.
==============================================================
File generated on Thu Dec 19 02:28:17 +0700 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'conv2D.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 102.598 ; gain = 17.191
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 102.598 ; gain = 17.191
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 104.348 ; gain = 18.941
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 104.602 ; gain = 19.195
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 125.715 ; gain = 40.309
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 125.875 ; gain = 40.469
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv2d' ...
WARNING: [SYN 201-107] Renaming port name 'conv2d/input' to 'conv2d/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'conv2d/output' to 'conv2d/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.11 seconds; current allocated memory: 77.636 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 9 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.143 seconds; current allocated memory: 78.212 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/output_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv2d' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d'.
INFO: [HLS 200-111]  Elapsed time: 0.189 seconds; current allocated memory: 79.003 MB.
INFO: [RTMG 210-278] Implementing memory 'conv2d_line_buffer_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 129.945 ; gain = 44.539
INFO: [SYSC 207-301] Generating SystemC RTL for conv2d.
INFO: [VHDL 208-304] Generating VHDL RTL for conv2d.
INFO: [VLOG 209-307] Generating Verilog RTL for conv2d.
INFO: [HLS 200-112] Total elapsed time: 6.631 seconds; peak allocated memory: 79.003 MB.
